

================================================================
== Vivado HLS Report for 'AXIS2GrayArray66'
================================================================
* Date:           Sat May 20 12:00:27 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cannyReal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.65|    10.648|        1.33|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  264193|  264193|  264193|  264193|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  264192|  264192|       516|          -|          -|   512|    no    |
        | + Loop 1.1  |     513|     513|         3|          1|          1|   512|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %axis_src_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %axis_src_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %axis_src_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %axis_src_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %axis_src_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %axis_src_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %axis_src_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %axis_src_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %axis_src_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %hist_hthr_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str68, i32 0, i32 0, [1 x i8]* @p_str69, [1 x i8]* @p_str70, [1 x i8]* @p_str71, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str72, [11 x i8]* @ScalarProp_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %hist_lthr_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str73, i32 0, i32 0, [1 x i8]* @p_str74, [1 x i8]* @p_str75, [1 x i8]* @p_str76, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str77, [11 x i8]* @ScalarProp_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %hist_lthr, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str42, i32 0, i32 0, [1 x i8]* @p_str43, [1 x i8]* @p_str44, [1 x i8]* @p_str45, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str46, [11 x i8]* @ScalarProp_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %hist_hthr, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str37, i32 0, i32 0, [1 x i8]* @p_str38, [1 x i8]* @p_str39, [1 x i8]* @p_str40, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str41, [11 x i8]* @ScalarProp_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "%hist_hthr_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %hist_hthr)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47]   --->   Operation 20 'read' 'hist_hthr_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%hist_lthr_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %hist_lthr)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47]   --->   Operation 21 'read' 'hist_lthr_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str169, i32 0, i32 0, [1 x i8]* @p_str170, [1 x i8]* @p_str171, [1 x i8]* @p_str172, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str173, [1 x i8]* @p_str174)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %axis_src_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %axis_src_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %axis_src_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %axis_src_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %axis_src_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %axis_src_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %hist_hthr_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str68, i32 0, i32 0, [1 x i8]* @p_str69, [1 x i8]* @p_str70, [1 x i8]* @p_str71, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str72, [11 x i8]* @ScalarProp_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i8P(i8* %hist_hthr_out, i8 %hist_hthr_read)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 30 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %hist_lthr_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str73, i32 0, i32 0, [1 x i8]* @p_str74, [1 x i8]* @p_str75, [1 x i8]* @p_str76, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str77, [11 x i8]* @ScalarProp_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i8P(i8* %hist_lthr_out, i8 %hist_lthr_read)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 32 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %axis_src_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %axis_src_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %axis_src_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "br label %.loopexit" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:86->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%yi_0_i_i_i = phi i10 [ 0, %entry ], [ %yi, %.loopexit.loopexit ]"   --->   Operation 37 'phi' 'yi_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.77ns)   --->   "%icmp_ln86 = icmp eq i10 %yi_0_i_i_i, -512" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:86->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 38 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.73ns)   --->   "%yi = add i10 %yi_0_i_i_i, 1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:86->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 40 'add' 'yi' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %.exit, label %.preheader.i.i.i.preheader" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:86->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.76ns)   --->   "br label %.preheader.i.i.i" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:87->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 42 'br' <Predicate = (!icmp_ln86)> <Delay = 1.76>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 43 'ret' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.38>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%xi_0_i_i_i = phi i10 [ %xi, %hls_label_0 ], [ 0, %.preheader.i.i.i.preheader ]"   --->   Operation 44 'phi' 'xi_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.77ns)   --->   "%icmp_ln87 = icmp eq i10 %xi_0_i_i_i, -512" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:87->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 45 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 46 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.73ns)   --->   "%xi = add i10 %xi_0_i_i_i, 1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:87->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 47 'add' 'xi' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %.loopexit.loopexit, label %hls_label_0" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:87->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%axis_src_data_V_read = call i24 @_ssdm_op_Read.axis.volatile.i24P(i24* %axis_src_data_V)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:95->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 49 'read' 'axis_src_data_V_read' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%ret_V = trunc i24 %axis_src_data_V_read to i8" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:95->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 50 'trunc' 'ret_V' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1355 = zext i8 %ret_V to i23" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:95->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 51 'zext' 'zext_ln1355' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln544 = mul i23 9437, %zext_ln1355" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:97->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 52 'mul' 'mul_ln544' <Predicate = (!icmp_ln87)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln_i = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %axis_src_data_V_read, i32 8, i32 15)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:96->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 53 'partselect' 'trunc_ln_i' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_8_i = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %axis_src_data_V_read, i32 16, i32 23)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:97->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 54 'partselect' 'tmp_8_i' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 10.6>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1503 = zext i8 %trunc_ln_i to i25" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:96->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 55 'zext' 'zext_ln1503' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (3.36ns) (grouped into DSP with root node pix_gray)   --->   "%mul_ln1503 = mul i25 38469, %zext_ln1503" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:96->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 56 'mul' 'mul_ln1503' <Predicate = (!icmp_ln87)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1503_1 = zext i8 %tmp_8_i to i23" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:97->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 57 'zext' 'zext_ln1503_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (3.36ns) (grouped into DSP with root node add_ln544)   --->   "%mul_ln544_1 = mul i23 19595, %zext_ln1503_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:97->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 58 'mul' 'mul_ln544_1' <Predicate = (!icmp_ln87)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln544 = add i23 %mul_ln544, %mul_ln544_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:97->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 59 'add' 'add_ln544' <Predicate = (!icmp_ln87)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i23 %add_ln544 to i25" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:97->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 60 'zext' 'zext_ln544' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (3.02ns) (root node of the DSP)   --->   "%pix_gray = add i25 %zext_ln544, %mul_ln1503" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:97->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 61 'add' 'pix_gray' <Predicate = (!icmp_ln87)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %pix_gray, i32 24)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:105->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 62 'bitselect' 'tmp' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_9_i = call i8 @_ssdm_op_PartSelect.i8.i25.i32.i32(i25 %pix_gray, i32 16, i32 23)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:97->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 63 'partselect' 'tmp_9_i' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.24ns)   --->   "%phitmp318_i_i_i = select i1 %tmp, i8 -1, i8 %tmp_9_i" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:105->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 64 'select' 'phitmp318_i_i_i' <Predicate = (!icmp_ln87)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:87->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 65 'specregionbegin' 'tmp_i_i_i' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:88->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 66 'specpipeline' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* @fifo1, i8 %phitmp318_i_i_i)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:110->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 67 'write' <Predicate = (!icmp_ln87)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_i_i_i)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:111->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 68 'specregionend' 'empty_109' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader.i.i.i" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:87->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:47->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/canny_edge_detection.cpp:39]   --->   Operation 69 'br' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ axis_src_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ hist_hthr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hist_lthr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hist_hthr_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hist_lthr_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
hist_hthr_read       (read             ) [ 0000000]
hist_lthr_read       (read             ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
write_ln47           (write            ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
write_ln47           (write            ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
br_ln86              (br               ) [ 0111111]
yi_0_i_i_i           (phi              ) [ 0010000]
icmp_ln86            (icmp             ) [ 0011111]
empty                (speclooptripcount) [ 0000000]
yi                   (add              ) [ 0111111]
br_ln86              (br               ) [ 0000000]
br_ln87              (br               ) [ 0011111]
ret_ln39             (ret              ) [ 0000000]
xi_0_i_i_i           (phi              ) [ 0001000]
icmp_ln87            (icmp             ) [ 0011111]
empty_108            (speclooptripcount) [ 0000000]
xi                   (add              ) [ 0011111]
br_ln87              (br               ) [ 0000000]
axis_src_data_V_read (read             ) [ 0000000]
ret_V                (trunc            ) [ 0000000]
zext_ln1355          (zext             ) [ 0000000]
mul_ln544            (mul              ) [ 0001100]
trunc_ln_i           (partselect       ) [ 0001100]
tmp_8_i              (partselect       ) [ 0001100]
zext_ln1503          (zext             ) [ 0000000]
mul_ln1503           (mul              ) [ 0000000]
zext_ln1503_1        (zext             ) [ 0000000]
mul_ln544_1          (mul              ) [ 0000000]
add_ln544            (add              ) [ 0000000]
zext_ln544           (zext             ) [ 0000000]
pix_gray             (add              ) [ 0000000]
tmp                  (bitselect        ) [ 0000000]
tmp_9_i              (partselect       ) [ 0000000]
phitmp318_i_i_i      (select           ) [ 0001010]
tmp_i_i_i            (specregionbegin  ) [ 0000000]
specpipeline_ln88    (specpipeline     ) [ 0000000]
write_ln110          (write            ) [ 0000000]
empty_109            (specregionend    ) [ 0000000]
br_ln87              (br               ) [ 0011111]
br_ln0               (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="axis_src_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis_src_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hist_hthr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist_hthr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hist_lthr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist_lthr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="hist_hthr_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist_hthr_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="hist_lthr_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist_lthr_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fifo1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str169"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str170"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str171"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str172"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str173"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str174"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="hist_hthr_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hist_hthr_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="hist_lthr_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hist_lthr_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln47_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln47/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln47_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln47/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="axis_src_data_V_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="24" slack="0"/>
<pin id="162" dir="0" index="1" bw="24" slack="0"/>
<pin id="163" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axis_src_data_V_read/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln110_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="0" index="2" bw="8" slack="1"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln110/5 "/>
</bind>
</comp>

<comp id="173" class="1005" name="yi_0_i_i_i_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="10" slack="1"/>
<pin id="175" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="yi_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="yi_0_i_i_i_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="10" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="yi_0_i_i_i/2 "/>
</bind>
</comp>

<comp id="184" class="1005" name="xi_0_i_i_i_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="1"/>
<pin id="186" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="xi_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="xi_0_i_i_i_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="0"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xi_0_i_i_i/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln86_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="0"/>
<pin id="197" dir="0" index="1" bw="10" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="yi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yi/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln87_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="0"/>
<pin id="209" dir="0" index="1" bw="10" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="xi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xi/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="ret_V_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="24" slack="0"/>
<pin id="221" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln1355_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1355/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln_i_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="24" slack="0"/>
<pin id="230" dir="0" index="2" bw="5" slack="0"/>
<pin id="231" dir="0" index="3" bw="5" slack="0"/>
<pin id="232" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln_i/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_8_i_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="24" slack="0"/>
<pin id="240" dir="0" index="2" bw="6" slack="0"/>
<pin id="241" dir="0" index="3" bw="6" slack="0"/>
<pin id="242" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8_i/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln1503_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="1"/>
<pin id="249" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1503/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln1503_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="1"/>
<pin id="252" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1503_1/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln544_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="23" slack="0"/>
<pin id="255" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="25" slack="0"/>
<pin id="259" dir="0" index="2" bw="6" slack="0"/>
<pin id="260" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_9_i_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="25" slack="0"/>
<pin id="266" dir="0" index="2" bw="6" slack="0"/>
<pin id="267" dir="0" index="3" bw="6" slack="0"/>
<pin id="268" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9_i/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="phitmp318_i_i_i_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="8" slack="0"/>
<pin id="276" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phitmp318_i_i_i/4 "/>
</bind>
</comp>

<comp id="280" class="1007" name="mul_ln544_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="23" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="0"/>
<pin id="283" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln544/3 "/>
</bind>
</comp>

<comp id="286" class="1007" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="25" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="0" index="2" bw="23" slack="0"/>
<pin id="290" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1503/4 pix_gray/4 "/>
</bind>
</comp>

<comp id="296" class="1007" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="23" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="0" index="2" bw="23" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln544_1/4 add_ln544/4 "/>
</bind>
</comp>

<comp id="304" class="1005" name="icmp_ln86_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="308" class="1005" name="yi_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="10" slack="0"/>
<pin id="310" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="yi "/>
</bind>
</comp>

<comp id="313" class="1005" name="icmp_ln87_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln87 "/>
</bind>
</comp>

<comp id="317" class="1005" name="xi_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="0"/>
<pin id="319" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="xi "/>
</bind>
</comp>

<comp id="322" class="1005" name="mul_ln544_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="23" slack="1"/>
<pin id="324" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln544 "/>
</bind>
</comp>

<comp id="327" class="1005" name="trunc_ln_i_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="1"/>
<pin id="329" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln_i "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_8_i_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="1"/>
<pin id="334" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i "/>
</bind>
</comp>

<comp id="337" class="1005" name="phitmp318_i_i_i_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="1"/>
<pin id="339" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phitmp318_i_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="136"><net_src comp="72" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="72" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="86" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="132" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="86" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="138" pin="2"/><net_sink comp="152" pin=2"/></net>

<net id="164"><net_src comp="98" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="128" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="88" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="88" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="177" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="90" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="177" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="96" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="188" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="90" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="188" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="96" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="160" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="102" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="160" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="104" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="106" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="243"><net_src comp="102" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="160" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="108" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="261"><net_src comp="114" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="116" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="269"><net_src comp="118" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="36" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="271"><net_src comp="108" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="277"><net_src comp="256" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="120" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="263" pin="4"/><net_sink comp="272" pin=2"/></net>

<net id="284"><net_src comp="100" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="223" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="110" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="247" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="253" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="294"><net_src comp="286" pin="3"/><net_sink comp="256" pin=1"/></net>

<net id="295"><net_src comp="286" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="301"><net_src comp="112" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="250" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="296" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="307"><net_src comp="195" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="201" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="316"><net_src comp="207" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="213" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="325"><net_src comp="280" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="330"><net_src comp="227" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="335"><net_src comp="237" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="340"><net_src comp="272" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="166" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hist_hthr_out | {1 }
	Port: hist_lthr_out | {1 }
	Port: fifo1 | {5 }
 - Input state : 
	Port: AXIS2GrayArray66 : axis_src_data_V | {3 }
	Port: AXIS2GrayArray66 : hist_hthr | {1 }
	Port: AXIS2GrayArray66 : hist_lthr | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln86 : 1
		yi : 1
		br_ln86 : 2
	State 3
		icmp_ln87 : 1
		xi : 1
		br_ln87 : 2
		zext_ln1355 : 1
		mul_ln544 : 2
	State 4
		mul_ln1503 : 1
		mul_ln544_1 : 1
		add_ln544 : 2
		zext_ln544 : 3
		pix_gray : 4
		tmp : 5
		tmp_9_i : 5
		phitmp318_i_i_i : 6
	State 5
		empty_109 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|    add   |             yi_fu_201            |    0    |    0    |    14   |
|          |             xi_fu_213            |    0    |    0    |    14   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln86_fu_195         |    0    |    0    |    13   |
|          |         icmp_ln87_fu_207         |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|  select  |      phitmp318_i_i_i_fu_272      |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_286            |    1    |    0    |    0    |
|          |            grp_fu_296            |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    mul   |         mul_ln544_fu_280         |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |    hist_hthr_read_read_fu_132    |    0    |    0    |    0    |
|   read   |    hist_lthr_read_read_fu_138    |    0    |    0    |    0    |
|          | axis_src_data_V_read_read_fu_160 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln47_write_fu_144     |    0    |    0    |    0    |
|   write  |      write_ln47_write_fu_152     |    0    |    0    |    0    |
|          |     write_ln110_write_fu_166     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |           ret_V_fu_219           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        zext_ln1355_fu_223        |    0    |    0    |    0    |
|   zext   |        zext_ln1503_fu_247        |    0    |    0    |    0    |
|          |       zext_ln1503_1_fu_250       |    0    |    0    |    0    |
|          |         zext_ln544_fu_253        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         trunc_ln_i_fu_227        |    0    |    0    |    0    |
|partselect|          tmp_8_i_fu_237          |    0    |    0    |    0    |
|          |          tmp_9_i_fu_263          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| bitselect|            tmp_fu_256            |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    3    |    0    |    62   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   icmp_ln86_reg_304   |    1   |
|   icmp_ln87_reg_313   |    1   |
|   mul_ln544_reg_322   |   23   |
|phitmp318_i_i_i_reg_337|    8   |
|    tmp_8_i_reg_332    |    8   |
|   trunc_ln_i_reg_327  |    8   |
|   xi_0_i_i_i_reg_184  |   10   |
|       xi_reg_317      |   10   |
|   yi_0_i_i_i_reg_173  |   10   |
|       yi_reg_308      |   10   |
+-----------------------+--------+
|         Total         |   89   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_296 |  p0  |   2  |  23  |   46   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   46   ||  1.769  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   62   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   89   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   89   |   71   |
+-----------+--------+--------+--------+--------+
