[hls]

clock=3.30
flow_target=vivado
syn.file=test_preloadable_ram.cpp
syn.file_cflags=test_preloadable_ram.cpp,-I${XF_PROJ_ROOT}/L1/include/hw
syn.top=dut
tb.file=test_preloadable_ram.cpp
tb.file_cflags=test_preloadable_ram.cpp,-I${XF_PROJ_ROOT}/L1/include/hw





vivado.flow=${VIVADO_FLOW}
vivado.rtl=verilog


