#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Nov 21 13:29:15 2024
# Process ID: 240248
# Current directory: /media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.runs/synth_1
# Command line: vivado -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: /media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.runs/synth_1/top_module.vds
# Journal file: /media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.runs/synth_1/vivado.jou
# Running On        :Samsung-SmartFridge
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :AMD Ryzen 7 5825U with Radeon Graphics
# CPU Frequency     :3625.082 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16081 MB
# Swap memory       :2147 MB
# Total Virtual     :18229 MB
# Available Virtual :11346 MB
#-----------------------------------------------------------
source top_module.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.srcs/utils_1/imports/synth_1/top_module.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.srcs/utils_1/imports/synth_1/top_module.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 240270
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2154.953 ; gain = 411.746 ; free physical = 2197 ; free virtual = 9447
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'debounce_button' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/debounce_button.v:2]
INFO: [Synth 8-6155] done synthesizing module 'debounce_button' (0#1) [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/debounce_button.v:2]
INFO: [Synth 8-6157] synthesizing module 'pillar_display' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/pillar_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'pillar_dm' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.runs/synth_1/.Xil/Vivado-240248-Samsung-SmartFridge/realtime/pillar_dm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pillar_dm' (0#1) [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.runs/synth_1/.Xil/Vivado-240248-Samsung-SmartFridge/realtime/pillar_dm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pillar_display' (0#1) [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/pillar_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'bomberman_module' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/bomberman_module.sv:4]
INFO: [Synth 8-6157] synthesizing module 'bm_sprite_br' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.runs/synth_1/.Xil/Vivado-240248-Samsung-SmartFridge/realtime/bm_sprite_br_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bm_sprite_br' (0#1) [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.runs/synth_1/.Xil/Vivado-240248-Samsung-SmartFridge/realtime/bm_sprite_br_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'player_death_br' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.runs/synth_1/.Xil/Vivado-240248-Samsung-SmartFridge/realtime/player_death_br_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'player_death_br' (0#1) [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.runs/synth_1/.Xil/Vivado-240248-Samsung-SmartFridge/realtime/player_death_br_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bomberman_module' (0#1) [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/bomberman_module.sv:4]
WARNING: [Synth 8-7071] port 'lives' of module 'bomberman_module' is unconnected for instance 'bm_module' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/top_module.v:97]
WARNING: [Synth 8-7023] instance 'bm_module' of module 'bomberman_module' has 17 connections declared, but only 16 given [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/top_module.v:97]
INFO: [Synth 8-6157] synthesizing module 'block_module' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/block_module.v:4]
INFO: [Synth 8-6157] synthesizing module 'block_dm' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.runs/synth_1/.Xil/Vivado-240248-Samsung-SmartFridge/realtime/block_dm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'block_dm' (0#1) [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.runs/synth_1/.Xil/Vivado-240248-Samsung-SmartFridge/realtime/block_dm_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'block_map' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.runs/synth_1/.Xil/Vivado-240248-Samsung-SmartFridge/realtime/block_map_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'block_map' (0#1) [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.runs/synth_1/.Xil/Vivado-240248-Samsung-SmartFridge/realtime/block_map_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'block_module' (0#1) [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/block_module.v:4]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/top_module.v:108]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.runs/synth_1/.Xil/Vivado-240248-Samsung-SmartFridge/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.runs/synth_1/.Xil/Vivado-240248-Samsung-SmartFridge/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'probe8' does not match port width (12) of module 'ila_0' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/top_module.v:118]
WARNING: [Synth 8-689] width (22) of port connection 'probe9' does not match port width (21) of module 'ila_0' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/top_module.v:119]
WARNING: [Synth 8-689] width (3) of port connection 'probe10' does not match port width (21) of module 'ila_0' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/top_module.v:120]
INFO: [Synth 8-6157] synthesizing module 'bomb_module' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/bomb_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'bomb_dm' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.runs/synth_1/.Xil/Vivado-240248-Samsung-SmartFridge/realtime/bomb_dm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bomb_dm' (0#1) [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.runs/synth_1/.Xil/Vivado-240248-Samsung-SmartFridge/realtime/bomb_dm_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'explosions_br' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.runs/synth_1/.Xil/Vivado-240248-Samsung-SmartFridge/realtime/explosions_br_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'explosions_br' (0#1) [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.runs/synth_1/.Xil/Vivado-240248-Samsung-SmartFridge/realtime/explosions_br_stub.v:6]
WARNING: [Synth 8-689] width (10) of port connection 'addra' does not match port width (12) of module 'explosions_br' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/bomb_module.v:196]
INFO: [Synth 8-6155] done synthesizing module 'bomb_module' (0#1) [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/bomb_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'enemy_module' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:1]
INFO: [Synth 8-6157] synthesizing module 'LFSR_16' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/LFSR_16.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'LFSR_16' (0#1) [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/LFSR_16.sv:1]
WARNING: [Synth 8-6090] variable 'motion_timer_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:165]
WARNING: [Synth 8-6090] variable 'enemy_hit' is written by both blocking and non-blocking assignments, entire logic could be removed [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:166]
WARNING: [Synth 8-6090] variable 'e_state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:167]
WARNING: [Synth 8-6090] variable 'move_cnt_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:171]
WARNING: [Synth 8-6090] variable 'e_state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:172]
WARNING: [Synth 8-6090] variable 'move_cnt_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:174]
WARNING: [Synth 8-6090] variable 'e_state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:175]
WARNING: [Synth 8-6090] variable 'motion_timer_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:178]
WARNING: [Synth 8-6090] variable 'y_e_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:185]
WARNING: [Synth 8-6090] variable 'y_e_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:187]
WARNING: [Synth 8-6090] variable 'x_e_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:189]
WARNING: [Synth 8-6090] variable 'x_e_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:191]
WARNING: [Synth 8-6090] variable 'e_state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:193]
WARNING: [Synth 8-6090] variable 'e_cd_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:198]
WARNING: [Synth 8-6090] variable 'e_state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:200]
WARNING: [Synth 8-6090] variable 'e_state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:205]
WARNING: [Synth 8-6090] variable 'e_state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:207]
WARNING: [Synth 8-6090] variable 'e_state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:209]
WARNING: [Synth 8-6090] variable 'e_state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:211]
WARNING: [Synth 8-6090] variable 'e_state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:213]
WARNING: [Synth 8-6090] variable 'motion_timer_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:219]
WARNING: [Synth 8-6090] variable 'motion_timer_max_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:220]
WARNING: [Synth 8-6090] variable 'enemy_hit' is written by both blocking and non-blocking assignments, entire logic could be removed [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:221]
WARNING: [Synth 8-6090] variable 'e_state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:222]
INFO: [Synth 8-155] case statement is not full and has no default [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:162]
INFO: [Synth 8-6157] synthesizing module 'enemy_sprite_br' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.runs/synth_1/.Xil/Vivado-240248-Samsung-SmartFridge/realtime/enemy_sprite_br_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'enemy_sprite_br' (0#1) [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.runs/synth_1/.Xil/Vivado-240248-Samsung-SmartFridge/realtime/enemy_sprite_br_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'enemy_module' (0#1) [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/enemy_module.v:1]
INFO: [Synth 8-6157] synthesizing module 'game_lives' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/game_lives.v:1]
INFO: [Synth 8-6155] done synthesizing module 'game_lives' (0#1) [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/game_lives.v:1]
INFO: [Synth 8-6157] synthesizing module 'score_display' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/score_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'numbers_rom' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/numbers_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'numbers_rom' (0#1) [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/numbers_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'score_display' (0#1) [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/score_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/vga_sync.sv:1]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/clk_divider.sv:4]
	Parameter CLK_COUNT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/clk_divider.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (0#1) [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/vga_sync.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/top_module.v:3]
WARNING: [Synth 8-3848] Net speed_up in module/entity bomberman_module does not have driver. [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/bomberman_module.sv:75]
WARNING: [Synth 8-6014] Unused sequential element enemy_hit_reg_reg was removed.  [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/score_display.v:28]
WARNING: [Synth 8-6014] Unused sequential element score_reg_reg was removed.  [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/score_display.v:40]
WARNING: [Synth 8-3848] Net bcd0 in module/entity score_display does not have driver. [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/score_display.v:47]
WARNING: [Synth 8-3848] Net bcd1 in module/entity score_display does not have driver. [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/score_display.v:47]
WARNING: [Synth 8-3848] Net bcd2 in module/entity score_display does not have driver. [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/score_display.v:47]
WARNING: [Synth 8-3848] Net bcd3 in module/entity score_display does not have driver. [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/score_display.v:47]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vga_sync_unit'. This will prevent further optimization [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/top_module.v:174]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'score_display_unit'. This will prevent further optimization [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/top_module.v:147]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'game_lives_unit'. This will prevent further optimization [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/top_module.v:141]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'enemy_module_unit'. This will prevent further optimization [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/top_module.v:133]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ilas'. This will prevent further optimization [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/top_module.v:108]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'block_module_unit'. This will prevent further optimization [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/top_module.v:103]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'bm_module'. This will prevent further optimization [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/top_module.v:97]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pillar_disp_unit'. This will prevent further optimization [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/top_module.v:94]
WARNING: [Synth 8-7129] Port reset in module vga_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module score_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port enemy_hit in module score_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[9] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[8] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[7] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[6] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[5] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[4] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[3] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[2] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[1] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[0] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[9] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[8] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[7] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[6] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[5] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[4] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[3] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[2] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[1] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[0] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port display_on in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_b[9] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_b[8] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_b[7] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_b[6] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_b[5] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_b[4] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_b[3] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_b[2] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_b[1] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_b[0] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_b[9] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_b[8] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_b[7] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_b[6] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_b[5] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_b[4] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_b[3] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_b[2] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_b[1] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_b[0] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port cd[1] in module bomb_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port cd[0] in module bomb_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_a[9] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_a[8] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_a[7] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_a[6] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_a[5] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_a[9] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_a[8] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_a[7] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_a[6] in module pillar_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_a[5] in module pillar_display is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2254.922 ; gain = 511.715 ; free physical = 2096 ; free virtual = 9347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2272.734 ; gain = 529.527 ; free physical = 2092 ; free virtual = 9343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2272.734 ; gain = 529.527 ; free physical = 2092 ; free virtual = 9343
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2272.734 ; gain = 0.000 ; free physical = 2092 ; free virtual = 9343
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.gen/sources_1/ip/explosions_br/explosions_br/explosions_in_context.xdc] for cell 'bomb_module_unit/exp_br_unit'
Finished Parsing XDC File [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.gen/sources_1/ip/explosions_br/explosions_br/explosions_in_context.xdc] for cell 'bomb_module_unit/exp_br_unit'
Parsing XDC File [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.gen/sources_1/ip/bomb_dm_1/bomb_dm/dist_mem_gen_1_in_context.xdc] for cell 'bomb_module_unit/bomb_dm_unit'
Finished Parsing XDC File [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.gen/sources_1/ip/bomb_dm_1/bomb_dm/dist_mem_gen_1_in_context.xdc] for cell 'bomb_module_unit/bomb_dm_unit'
Parsing XDC File [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.gen/sources_1/ip/bm_sprite_br/bm_sprite_br/bm_sprite_br_in_context.xdc] for cell 'bm_module/bm_s_unit'
Finished Parsing XDC File [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.gen/sources_1/ip/bm_sprite_br/bm_sprite_br/bm_sprite_br_in_context.xdc] for cell 'bm_module/bm_s_unit'
Parsing XDC File [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.gen/sources_1/ip/player_death_br/player_death_br/player_death_br_in_context.xdc] for cell 'bm_module/death_unit'
Finished Parsing XDC File [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.gen/sources_1/ip/player_death_br/player_death_br/player_death_br_in_context.xdc] for cell 'bm_module/death_unit'
Parsing XDC File [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.gen/sources_1/ip/pillar_dm/pillar_dm/pillar_dm_in_context.xdc] for cell 'pillar_disp_unit/pillar_unit'
Finished Parsing XDC File [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.gen/sources_1/ip/pillar_dm/pillar_dm/pillar_dm_in_context.xdc] for cell 'pillar_disp_unit/pillar_unit'
Parsing XDC File [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.gen/sources_1/ip/block_dm/block_dm/block_dm_in_context.xdc] for cell 'block_module_unit/block_unit'
Finished Parsing XDC File [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.gen/sources_1/ip/block_dm/block_dm/block_dm_in_context.xdc] for cell 'block_module_unit/block_unit'
Parsing XDC File [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.gen/sources_1/ip/block_map_1/block_map/block_map_in_context.xdc] for cell 'block_module_unit/block_map_unit'
Finished Parsing XDC File [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.gen/sources_1/ip/block_map_1/block_map/block_map_in_context.xdc] for cell 'block_module_unit/block_map_unit'
Parsing XDC File [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u_ilas'
Finished Parsing XDC File [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u_ilas'
Parsing XDC File [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.gen/sources_1/ip/enemy_sprite_br/enemy_sprite_br/enemy_sprite_br_in_context.xdc] for cell 'enemy_module_unit/enemy_s_unit'
Finished Parsing XDC File [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.gen/sources_1/ip/enemy_sprite_br/enemy_sprite_br/enemy_sprite_br_in_context.xdc] for cell 'enemy_module_unit/enemy_s_unit'
Parsing XDC File [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/basys3.xdc]
Finished Parsing XDC File [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2404.516 ; gain = 0.000 ; free physical = 2085 ; free virtual = 9337
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2404.516 ; gain = 0.000 ; free physical = 2085 ; free virtual = 9337
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'block_module_unit/block_map_unit' at clock pin 'clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bm_module/bm_s_unit' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bm_module/death_unit' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bomb_module_unit/exp_br_unit' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'enemy_module_unit/enemy_s_unit' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2404.516 ; gain = 661.309 ; free physical = 2063 ; free virtual = 9315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2412.520 ; gain = 669.312 ; free physical = 2063 ; free virtual = 9314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bomb_module_unit/exp_br_unit. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bomb_module_unit/bomb_dm_unit. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bm_module/bm_s_unit. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bm_module/death_unit. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pillar_disp_unit/pillar_unit. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_module_unit/block_unit. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_module_unit/block_map_unit. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_ilas. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for enemy_module_unit/enemy_s_unit. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2412.520 ; gain = 669.312 ; free physical = 2062 ; free virtual = 9313
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'lives_offset_reg_reg' and it is trimmed from '9' to '8' bits. [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/bomberman_module.sv:232]
INFO: [Synth 8-802] inferred FSM for state register 'e_state_reg_reg' in module 'enemy_module'
INFO: [Synth 8-802] inferred FSM for state register 'VSYNC_STATE_reg' in module 'vga_sync'
INFO: [Synth 8-802] inferred FSM for state register 'HSYNC_STATE_reg' in module 'vga_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               exp_enemy |                              001 |                              100
            get_rand_dir |                              010 |                              010
               check_dir |                              011 |                              011
         move_btwn_tiles |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'e_state_reg_reg' using encoding 'sequential' in module 'enemy_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   VIDLE |                              001 |                              000
                   VWAIT |                              010 |                              001
                   VSYNC |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'VSYNC_STATE_reg' using encoding 'one-hot' in module 'vga_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   HIDLE |                              001 |                              000
                   HWAIT |                              010 |                              001
                   HSYNC |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'HSYNC_STATE_reg' using encoding 'one-hot' in module 'vga_sync'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2412.520 ; gain = 669.312 ; free physical = 2077 ; free virtual = 9330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   28 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 4     
	   4 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 21    
	   3 Input    8 Bit       Adders := 5     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 17    
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 11    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   3 Input   26 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 2     
	   6 Input   22 Bit        Muxes := 1     
	   3 Input   21 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 5     
	   3 Input   10 Bit        Muxes := 1     
	   6 Input   10 Bit        Muxes := 2     
	   6 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   3 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 32    
	   3 Input    6 Bit        Muxes := 1     
	   8 Input    6 Bit        Muxes := 10    
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   8 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	  14 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 43    
	   8 Input    1 Bit        Muxes := 10    
	   7 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP exp_block_addr_next0, operation Mode is: C'+(D'+(A:0x3fffffff))*(B:0x21).
DSP Report: register bomb_y_next_reg is absorbed into DSP exp_block_addr_next0.
DSP Report: register bomb_x_next_reg is absorbed into DSP exp_block_addr_next0.
DSP Report: operator exp_block_addr_next0 is absorbed into DSP exp_block_addr_next0.
DSP Report: operator exp_block_addr_next1 is absorbed into DSP exp_block_addr_next0.
DSP Report: operator exp_block_addr_next2 is absorbed into DSP exp_block_addr_next0.
WARNING: [Synth 8-3936] Found unconnected internal register 'LFSR_16_unit/out_reg' and it is trimmed from '16' to '5' bits. [/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/HDL_Incomplete/LFSR_16.sv:17]
WARNING: [Synth 8-7129] Port reset in module vga_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module score_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port enemy_hit in module score_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[9] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[8] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[7] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[6] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[5] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[4] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[3] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[2] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[1] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[0] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[9] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[8] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[7] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[6] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[5] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[4] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[3] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[2] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[1] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[0] in module game_lives is either unconnected or has no load
WARNING: [Synth 8-7129] Port display_on in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_b[9] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_b[8] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_b[7] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_b[6] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_b[5] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_b[4] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_b[3] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_b[2] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_b[1] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_b[0] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_b[9] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_b[8] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_b[7] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_b[6] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_b[5] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_b[4] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_b[3] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_b[2] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_b[1] in module enemy_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_b[0] in module enemy_module is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2412.520 ; gain = 669.312 ; free physical = 2043 ; free virtual = 9303
---------------------------------------------------------------------------------
 Sort Area is  exp_block_addr_next0_0 : 0 0 : 108 108 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+---------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bomb_module | C'+(D'+(A:0x3fffffff))*(B:0x21) | 10     | 6      | 6      | 6      | 10     | 0    | 0    | 1    | 1    | 0     | 0    | 0    | 
+------------+---------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2412.520 ; gain = 669.312 ; free physical = 2040 ; free virtual = 9300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2412.520 ; gain = 669.312 ; free physical = 2026 ; free virtual = 9285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2412.520 ; gain = 669.312 ; free physical = 2006 ; free virtual = 9266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2412.520 ; gain = 669.312 ; free physical = 1993 ; free virtual = 9253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2412.520 ; gain = 669.312 ; free physical = 1993 ; free virtual = 9253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2412.520 ; gain = 669.312 ; free physical = 1989 ; free virtual = 9249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2412.520 ; gain = 669.312 ; free physical = 1989 ; free virtual = 9249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2412.520 ; gain = 669.312 ; free physical = 1989 ; free virtual = 9249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2412.520 ; gain = 669.312 ; free physical = 1989 ; free virtual = 9249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bomb_module | C'+D'+A*B   | 30     | 6      | 6      | 6      | 10     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |pillar_dm       |         1|
|2     |bm_sprite_br    |         1|
|3     |player_death_br |         1|
|4     |block_dm        |         1|
|5     |block_map       |         1|
|6     |ila_0           |         1|
|7     |enemy_sprite_br |         1|
|8     |bomb_dm         |         1|
|9     |explosions_br   |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |block_dm        |     1|
|2     |block_map       |     1|
|3     |bm_sprite_br    |     1|
|4     |bomb_dm         |     1|
|5     |enemy_sprite_br |     1|
|6     |explosions_br   |     1|
|7     |ila             |     1|
|8     |pillar_dm       |     1|
|9     |player_death_br |     1|
|10    |BUFG            |     2|
|11    |CARRY4          |   165|
|12    |DSP48E1         |     1|
|13    |LUT1            |    41|
|14    |LUT2            |   331|
|15    |LUT3            |    73|
|16    |LUT4            |   241|
|17    |LUT5            |   173|
|18    |LUT6            |   299|
|19    |FDCE            |   315|
|20    |FDPE            |    21|
|21    |FDRE            |   198|
|22    |FDSE            |     3|
|23    |IBUF            |     7|
|24    |OBUF            |    14|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2412.520 ; gain = 669.312 ; free physical = 1989 ; free virtual = 9249
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 59 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2412.520 ; gain = 537.531 ; free physical = 1989 ; free virtual = 9249
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2412.527 ; gain = 669.312 ; free physical = 1989 ; free virtual = 9249
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2412.527 ; gain = 0.000 ; free physical = 2281 ; free virtual = 9541
INFO: [Netlist 29-17] Analyzing 166 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2468.547 ; gain = 0.000 ; free physical = 2285 ; free virtual = 9545
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b72a3418
INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2468.547 ; gain = 1055.379 ; free physical = 2285 ; free virtual = 9545
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1953.636; main = 1633.035; forked = 395.124
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3448.742; main = 2468.551; forked = 1036.219
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.559 ; gain = 0.000 ; free physical = 2285 ; free virtual = 9545
INFO: [Common 17-1381] The checkpoint '/media/alex/secondaryLinux/FPGALAB/fpga-final-project/bomberman_student_2024/bomberman_basys3/bomberman_basys3.runs/synth_1/top_module.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 21 13:29:50 2024...
