
Puma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d7f8  08000298  08000298  00010298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  0800da90  0800da90  0001da90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800db54  0800db54  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800db54  0800db54  0001db54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800db5c  0800db5c  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800db5c  0800db5c  0001db5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800db60  0800db60  0001db60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  24000000  0800db64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c64  240001f0  0800dd50  000201f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  24001e54  0800dd50  00021e54  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a723  00000000  00000000  0002021a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004750  00000000  00000000  0004a93d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000017b8  00000000  00000000  0004f090  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001600  00000000  00000000  00050848  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0003a36e  00000000  00000000  00051e48  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00017a49  00000000  00000000  0008c1b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00163b8d  00000000  00000000  000a3bff  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0020778c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065cc  00000000  00000000  00207808  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240001f0 	.word	0x240001f0
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800da78 	.word	0x0800da78

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240001f4 	.word	0x240001f4
 80002d4:	0800da78 	.word	0x0800da78

080002d8 <strlen>:
 80002d8:	4603      	mov	r3, r0
 80002da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002de:	2a00      	cmp	r2, #0
 80002e0:	d1fb      	bne.n	80002da <strlen+0x2>
 80002e2:	1a18      	subs	r0, r3, r0
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr

080002e8 <__aeabi_uldivmod>:
 80002e8:	b953      	cbnz	r3, 8000300 <__aeabi_uldivmod+0x18>
 80002ea:	b94a      	cbnz	r2, 8000300 <__aeabi_uldivmod+0x18>
 80002ec:	2900      	cmp	r1, #0
 80002ee:	bf08      	it	eq
 80002f0:	2800      	cmpeq	r0, #0
 80002f2:	bf1c      	itt	ne
 80002f4:	f04f 31ff 	movne.w	r1, #4294967295
 80002f8:	f04f 30ff 	movne.w	r0, #4294967295
 80002fc:	f000 b972 	b.w	80005e4 <__aeabi_idiv0>
 8000300:	f1ad 0c08 	sub.w	ip, sp, #8
 8000304:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000308:	f000 f806 	bl	8000318 <__udivmoddi4>
 800030c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000310:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000314:	b004      	add	sp, #16
 8000316:	4770      	bx	lr

08000318 <__udivmoddi4>:
 8000318:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800031c:	9e08      	ldr	r6, [sp, #32]
 800031e:	4604      	mov	r4, r0
 8000320:	4688      	mov	r8, r1
 8000322:	2b00      	cmp	r3, #0
 8000324:	d14b      	bne.n	80003be <__udivmoddi4+0xa6>
 8000326:	428a      	cmp	r2, r1
 8000328:	4615      	mov	r5, r2
 800032a:	d967      	bls.n	80003fc <__udivmoddi4+0xe4>
 800032c:	fab2 f282 	clz	r2, r2
 8000330:	b14a      	cbz	r2, 8000346 <__udivmoddi4+0x2e>
 8000332:	f1c2 0720 	rsb	r7, r2, #32
 8000336:	fa01 f302 	lsl.w	r3, r1, r2
 800033a:	fa20 f707 	lsr.w	r7, r0, r7
 800033e:	4095      	lsls	r5, r2
 8000340:	ea47 0803 	orr.w	r8, r7, r3
 8000344:	4094      	lsls	r4, r2
 8000346:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800034a:	0c23      	lsrs	r3, r4, #16
 800034c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000350:	fa1f fc85 	uxth.w	ip, r5
 8000354:	fb0e 8817 	mls	r8, lr, r7, r8
 8000358:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800035c:	fb07 f10c 	mul.w	r1, r7, ip
 8000360:	4299      	cmp	r1, r3
 8000362:	d909      	bls.n	8000378 <__udivmoddi4+0x60>
 8000364:	18eb      	adds	r3, r5, r3
 8000366:	f107 30ff 	add.w	r0, r7, #4294967295
 800036a:	f080 811b 	bcs.w	80005a4 <__udivmoddi4+0x28c>
 800036e:	4299      	cmp	r1, r3
 8000370:	f240 8118 	bls.w	80005a4 <__udivmoddi4+0x28c>
 8000374:	3f02      	subs	r7, #2
 8000376:	442b      	add	r3, r5
 8000378:	1a5b      	subs	r3, r3, r1
 800037a:	b2a4      	uxth	r4, r4
 800037c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000380:	fb0e 3310 	mls	r3, lr, r0, r3
 8000384:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000388:	fb00 fc0c 	mul.w	ip, r0, ip
 800038c:	45a4      	cmp	ip, r4
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x8c>
 8000390:	192c      	adds	r4, r5, r4
 8000392:	f100 33ff 	add.w	r3, r0, #4294967295
 8000396:	f080 8107 	bcs.w	80005a8 <__udivmoddi4+0x290>
 800039a:	45a4      	cmp	ip, r4
 800039c:	f240 8104 	bls.w	80005a8 <__udivmoddi4+0x290>
 80003a0:	3802      	subs	r0, #2
 80003a2:	442c      	add	r4, r5
 80003a4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003a8:	eba4 040c 	sub.w	r4, r4, ip
 80003ac:	2700      	movs	r7, #0
 80003ae:	b11e      	cbz	r6, 80003b8 <__udivmoddi4+0xa0>
 80003b0:	40d4      	lsrs	r4, r2
 80003b2:	2300      	movs	r3, #0
 80003b4:	e9c6 4300 	strd	r4, r3, [r6]
 80003b8:	4639      	mov	r1, r7
 80003ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003be:	428b      	cmp	r3, r1
 80003c0:	d909      	bls.n	80003d6 <__udivmoddi4+0xbe>
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	f000 80eb 	beq.w	800059e <__udivmoddi4+0x286>
 80003c8:	2700      	movs	r7, #0
 80003ca:	e9c6 0100 	strd	r0, r1, [r6]
 80003ce:	4638      	mov	r0, r7
 80003d0:	4639      	mov	r1, r7
 80003d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d6:	fab3 f783 	clz	r7, r3
 80003da:	2f00      	cmp	r7, #0
 80003dc:	d147      	bne.n	800046e <__udivmoddi4+0x156>
 80003de:	428b      	cmp	r3, r1
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xd0>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 80fa 	bhi.w	80005dc <__udivmoddi4+0x2c4>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb61 0303 	sbc.w	r3, r1, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4698      	mov	r8, r3
 80003f2:	2e00      	cmp	r6, #0
 80003f4:	d0e0      	beq.n	80003b8 <__udivmoddi4+0xa0>
 80003f6:	e9c6 4800 	strd	r4, r8, [r6]
 80003fa:	e7dd      	b.n	80003b8 <__udivmoddi4+0xa0>
 80003fc:	b902      	cbnz	r2, 8000400 <__udivmoddi4+0xe8>
 80003fe:	deff      	udf	#255	; 0xff
 8000400:	fab2 f282 	clz	r2, r2
 8000404:	2a00      	cmp	r2, #0
 8000406:	f040 808f 	bne.w	8000528 <__udivmoddi4+0x210>
 800040a:	1b49      	subs	r1, r1, r5
 800040c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000410:	fa1f f885 	uxth.w	r8, r5
 8000414:	2701      	movs	r7, #1
 8000416:	fbb1 fcfe 	udiv	ip, r1, lr
 800041a:	0c23      	lsrs	r3, r4, #16
 800041c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000420:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000424:	fb08 f10c 	mul.w	r1, r8, ip
 8000428:	4299      	cmp	r1, r3
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x124>
 800042c:	18eb      	adds	r3, r5, r3
 800042e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x122>
 8000434:	4299      	cmp	r1, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2bc>
 800043a:	4684      	mov	ip, r0
 800043c:	1a59      	subs	r1, r3, r1
 800043e:	b2a3      	uxth	r3, r4
 8000440:	fbb1 f0fe 	udiv	r0, r1, lr
 8000444:	fb0e 1410 	mls	r4, lr, r0, r1
 8000448:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800044c:	fb08 f800 	mul.w	r8, r8, r0
 8000450:	45a0      	cmp	r8, r4
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x14c>
 8000454:	192c      	adds	r4, r5, r4
 8000456:	f100 33ff 	add.w	r3, r0, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x14a>
 800045c:	45a0      	cmp	r8, r4
 800045e:	f200 80b6 	bhi.w	80005ce <__udivmoddi4+0x2b6>
 8000462:	4618      	mov	r0, r3
 8000464:	eba4 0408 	sub.w	r4, r4, r8
 8000468:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800046c:	e79f      	b.n	80003ae <__udivmoddi4+0x96>
 800046e:	f1c7 0c20 	rsb	ip, r7, #32
 8000472:	40bb      	lsls	r3, r7
 8000474:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000478:	ea4e 0e03 	orr.w	lr, lr, r3
 800047c:	fa01 f407 	lsl.w	r4, r1, r7
 8000480:	fa20 f50c 	lsr.w	r5, r0, ip
 8000484:	fa21 f30c 	lsr.w	r3, r1, ip
 8000488:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800048c:	4325      	orrs	r5, r4
 800048e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000492:	0c2c      	lsrs	r4, r5, #16
 8000494:	fb08 3319 	mls	r3, r8, r9, r3
 8000498:	fa1f fa8e 	uxth.w	sl, lr
 800049c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a0:	fb09 f40a 	mul.w	r4, r9, sl
 80004a4:	429c      	cmp	r4, r3
 80004a6:	fa02 f207 	lsl.w	r2, r2, r7
 80004aa:	fa00 f107 	lsl.w	r1, r0, r7
 80004ae:	d90b      	bls.n	80004c8 <__udivmoddi4+0x1b0>
 80004b0:	eb1e 0303 	adds.w	r3, lr, r3
 80004b4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b8:	f080 8087 	bcs.w	80005ca <__udivmoddi4+0x2b2>
 80004bc:	429c      	cmp	r4, r3
 80004be:	f240 8084 	bls.w	80005ca <__udivmoddi4+0x2b2>
 80004c2:	f1a9 0902 	sub.w	r9, r9, #2
 80004c6:	4473      	add	r3, lr
 80004c8:	1b1b      	subs	r3, r3, r4
 80004ca:	b2ad      	uxth	r5, r5
 80004cc:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d0:	fb08 3310 	mls	r3, r8, r0, r3
 80004d4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004d8:	fb00 fa0a 	mul.w	sl, r0, sl
 80004dc:	45a2      	cmp	sl, r4
 80004de:	d908      	bls.n	80004f2 <__udivmoddi4+0x1da>
 80004e0:	eb1e 0404 	adds.w	r4, lr, r4
 80004e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80004e8:	d26b      	bcs.n	80005c2 <__udivmoddi4+0x2aa>
 80004ea:	45a2      	cmp	sl, r4
 80004ec:	d969      	bls.n	80005c2 <__udivmoddi4+0x2aa>
 80004ee:	3802      	subs	r0, #2
 80004f0:	4474      	add	r4, lr
 80004f2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004f6:	fba0 8902 	umull	r8, r9, r0, r2
 80004fa:	eba4 040a 	sub.w	r4, r4, sl
 80004fe:	454c      	cmp	r4, r9
 8000500:	46c2      	mov	sl, r8
 8000502:	464b      	mov	r3, r9
 8000504:	d354      	bcc.n	80005b0 <__udivmoddi4+0x298>
 8000506:	d051      	beq.n	80005ac <__udivmoddi4+0x294>
 8000508:	2e00      	cmp	r6, #0
 800050a:	d069      	beq.n	80005e0 <__udivmoddi4+0x2c8>
 800050c:	ebb1 050a 	subs.w	r5, r1, sl
 8000510:	eb64 0403 	sbc.w	r4, r4, r3
 8000514:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000518:	40fd      	lsrs	r5, r7
 800051a:	40fc      	lsrs	r4, r7
 800051c:	ea4c 0505 	orr.w	r5, ip, r5
 8000520:	e9c6 5400 	strd	r5, r4, [r6]
 8000524:	2700      	movs	r7, #0
 8000526:	e747      	b.n	80003b8 <__udivmoddi4+0xa0>
 8000528:	f1c2 0320 	rsb	r3, r2, #32
 800052c:	fa20 f703 	lsr.w	r7, r0, r3
 8000530:	4095      	lsls	r5, r2
 8000532:	fa01 f002 	lsl.w	r0, r1, r2
 8000536:	fa21 f303 	lsr.w	r3, r1, r3
 800053a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800053e:	4338      	orrs	r0, r7
 8000540:	0c01      	lsrs	r1, r0, #16
 8000542:	fbb3 f7fe 	udiv	r7, r3, lr
 8000546:	fa1f f885 	uxth.w	r8, r5
 800054a:	fb0e 3317 	mls	r3, lr, r7, r3
 800054e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000552:	fb07 f308 	mul.w	r3, r7, r8
 8000556:	428b      	cmp	r3, r1
 8000558:	fa04 f402 	lsl.w	r4, r4, r2
 800055c:	d907      	bls.n	800056e <__udivmoddi4+0x256>
 800055e:	1869      	adds	r1, r5, r1
 8000560:	f107 3cff 	add.w	ip, r7, #4294967295
 8000564:	d22f      	bcs.n	80005c6 <__udivmoddi4+0x2ae>
 8000566:	428b      	cmp	r3, r1
 8000568:	d92d      	bls.n	80005c6 <__udivmoddi4+0x2ae>
 800056a:	3f02      	subs	r7, #2
 800056c:	4429      	add	r1, r5
 800056e:	1acb      	subs	r3, r1, r3
 8000570:	b281      	uxth	r1, r0
 8000572:	fbb3 f0fe 	udiv	r0, r3, lr
 8000576:	fb0e 3310 	mls	r3, lr, r0, r3
 800057a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057e:	fb00 f308 	mul.w	r3, r0, r8
 8000582:	428b      	cmp	r3, r1
 8000584:	d907      	bls.n	8000596 <__udivmoddi4+0x27e>
 8000586:	1869      	adds	r1, r5, r1
 8000588:	f100 3cff 	add.w	ip, r0, #4294967295
 800058c:	d217      	bcs.n	80005be <__udivmoddi4+0x2a6>
 800058e:	428b      	cmp	r3, r1
 8000590:	d915      	bls.n	80005be <__udivmoddi4+0x2a6>
 8000592:	3802      	subs	r0, #2
 8000594:	4429      	add	r1, r5
 8000596:	1ac9      	subs	r1, r1, r3
 8000598:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800059c:	e73b      	b.n	8000416 <__udivmoddi4+0xfe>
 800059e:	4637      	mov	r7, r6
 80005a0:	4630      	mov	r0, r6
 80005a2:	e709      	b.n	80003b8 <__udivmoddi4+0xa0>
 80005a4:	4607      	mov	r7, r0
 80005a6:	e6e7      	b.n	8000378 <__udivmoddi4+0x60>
 80005a8:	4618      	mov	r0, r3
 80005aa:	e6fb      	b.n	80003a4 <__udivmoddi4+0x8c>
 80005ac:	4541      	cmp	r1, r8
 80005ae:	d2ab      	bcs.n	8000508 <__udivmoddi4+0x1f0>
 80005b0:	ebb8 0a02 	subs.w	sl, r8, r2
 80005b4:	eb69 020e 	sbc.w	r2, r9, lr
 80005b8:	3801      	subs	r0, #1
 80005ba:	4613      	mov	r3, r2
 80005bc:	e7a4      	b.n	8000508 <__udivmoddi4+0x1f0>
 80005be:	4660      	mov	r0, ip
 80005c0:	e7e9      	b.n	8000596 <__udivmoddi4+0x27e>
 80005c2:	4618      	mov	r0, r3
 80005c4:	e795      	b.n	80004f2 <__udivmoddi4+0x1da>
 80005c6:	4667      	mov	r7, ip
 80005c8:	e7d1      	b.n	800056e <__udivmoddi4+0x256>
 80005ca:	4681      	mov	r9, r0
 80005cc:	e77c      	b.n	80004c8 <__udivmoddi4+0x1b0>
 80005ce:	3802      	subs	r0, #2
 80005d0:	442c      	add	r4, r5
 80005d2:	e747      	b.n	8000464 <__udivmoddi4+0x14c>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	442b      	add	r3, r5
 80005da:	e72f      	b.n	800043c <__udivmoddi4+0x124>
 80005dc:	4638      	mov	r0, r7
 80005de:	e708      	b.n	80003f2 <__udivmoddi4+0xda>
 80005e0:	4637      	mov	r7, r6
 80005e2:	e6e9      	b.n	80003b8 <__udivmoddi4+0xa0>

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <HAL_GPIO_EXTI_Callback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
extern uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len);
//handle GPIO interrupt
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	4603      	mov	r3, r0
 80005f0:	80fb      	strh	r3, [r7, #6]
		GPIO_TypeDef* port;
		uint16_t  pin_num;
    }PINS;*/
	//pins: 0,1,2,3,4,7 - PA0(PC10)y, PA1(PD5)y, PB2(PC7)y, PE3(PE4)y, PD4(PD3)y, PD7(PE2)y
	// HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
	switch (GPIO_Pin){
 80005f2:	88fb      	ldrh	r3, [r7, #6]
 80005f4:	2b04      	cmp	r3, #4
 80005f6:	f000 80b9 	beq.w	800076c <HAL_GPIO_EXTI_Callback+0x184>
 80005fa:	2b04      	cmp	r3, #4
 80005fc:	dc04      	bgt.n	8000608 <HAL_GPIO_EXTI_Callback+0x20>
 80005fe:	2b01      	cmp	r3, #1
 8000600:	d00c      	beq.n	800061c <HAL_GPIO_EXTI_Callback+0x34>
 8000602:	2b02      	cmp	r3, #2
 8000604:	d05e      	beq.n	80006c4 <HAL_GPIO_EXTI_Callback+0xdc>
		  else{
			  motor_steps[5]--;
		  }
		break;
	default:
		break;
 8000606:	e212      	b.n	8000a2e <HAL_GPIO_EXTI_Callback+0x446>
	switch (GPIO_Pin){
 8000608:	2b10      	cmp	r3, #16
 800060a:	f000 8164 	beq.w	80008d6 <HAL_GPIO_EXTI_Callback+0x2ee>
 800060e:	2b80      	cmp	r3, #128	; 0x80
 8000610:	f000 81b7 	beq.w	8000982 <HAL_GPIO_EXTI_Callback+0x39a>
 8000614:	2b08      	cmp	r3, #8
 8000616:	f000 80fd 	beq.w	8000814 <HAL_GPIO_EXTI_Callback+0x22c>
		break;
 800061a:	e208      	b.n	8000a2e <HAL_GPIO_EXTI_Callback+0x446>
		 Lstate[0] = HAL_GPIO_ReadPin(encoders[0].port, encoders[0].pin_num);
 800061c:	4b94      	ldr	r3, [pc, #592]	; (8000870 <HAL_GPIO_EXTI_Callback+0x288>)
 800061e:	681a      	ldr	r2, [r3, #0]
 8000620:	4b93      	ldr	r3, [pc, #588]	; (8000870 <HAL_GPIO_EXTI_Callback+0x288>)
 8000622:	889b      	ldrh	r3, [r3, #4]
 8000624:	4619      	mov	r1, r3
 8000626:	4610      	mov	r0, r2
 8000628:	f002 fa48 	bl	8002abc <HAL_GPIO_ReadPin>
 800062c:	4603      	mov	r3, r0
 800062e:	461a      	mov	r2, r3
 8000630:	4b90      	ldr	r3, [pc, #576]	; (8000874 <HAL_GPIO_EXTI_Callback+0x28c>)
 8000632:	601a      	str	r2, [r3, #0]
		  if((val_encoderA[0] == LOW) && Lstate[0]==HIGH)
 8000634:	4b90      	ldr	r3, [pc, #576]	; (8000878 <HAL_GPIO_EXTI_Callback+0x290>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	2b00      	cmp	r3, #0
 800063a:	d12b      	bne.n	8000694 <HAL_GPIO_EXTI_Callback+0xac>
 800063c:	4b8d      	ldr	r3, [pc, #564]	; (8000874 <HAL_GPIO_EXTI_Callback+0x28c>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	2b01      	cmp	r3, #1
 8000642:	d127      	bne.n	8000694 <HAL_GPIO_EXTI_Callback+0xac>
			val_encoderB[0] = HAL_GPIO_ReadPin(encoders[1].port, encoders[1].pin_num);
 8000644:	4b8a      	ldr	r3, [pc, #552]	; (8000870 <HAL_GPIO_EXTI_Callback+0x288>)
 8000646:	689a      	ldr	r2, [r3, #8]
 8000648:	4b89      	ldr	r3, [pc, #548]	; (8000870 <HAL_GPIO_EXTI_Callback+0x288>)
 800064a:	899b      	ldrh	r3, [r3, #12]
 800064c:	4619      	mov	r1, r3
 800064e:	4610      	mov	r0, r2
 8000650:	f002 fa34 	bl	8002abc <HAL_GPIO_ReadPin>
 8000654:	4603      	mov	r3, r0
 8000656:	461a      	mov	r2, r3
 8000658:	4b88      	ldr	r3, [pc, #544]	; (800087c <HAL_GPIO_EXTI_Callback+0x294>)
 800065a:	601a      	str	r2, [r3, #0]
		    if(val_encoderB[0] == LOW && direction[0])
 800065c:	4b87      	ldr	r3, [pc, #540]	; (800087c <HAL_GPIO_EXTI_Callback+0x294>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	2b00      	cmp	r3, #0
 8000662:	d108      	bne.n	8000676 <HAL_GPIO_EXTI_Callback+0x8e>
 8000664:	4b86      	ldr	r3, [pc, #536]	; (8000880 <HAL_GPIO_EXTI_Callback+0x298>)
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	b2db      	uxtb	r3, r3
 800066a:	2b00      	cmp	r3, #0
 800066c:	d003      	beq.n	8000676 <HAL_GPIO_EXTI_Callback+0x8e>
		      direction[0] = false; //Reverse
 800066e:	4b84      	ldr	r3, [pc, #528]	; (8000880 <HAL_GPIO_EXTI_Callback+0x298>)
 8000670:	2200      	movs	r2, #0
 8000672:	701a      	strb	r2, [r3, #0]
 8000674:	e00e      	b.n	8000694 <HAL_GPIO_EXTI_Callback+0xac>
		    else if(val_encoderB[0] == HIGH && !direction[0])
 8000676:	4b81      	ldr	r3, [pc, #516]	; (800087c <HAL_GPIO_EXTI_Callback+0x294>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	2b01      	cmp	r3, #1
 800067c:	d10a      	bne.n	8000694 <HAL_GPIO_EXTI_Callback+0xac>
 800067e:	4b80      	ldr	r3, [pc, #512]	; (8000880 <HAL_GPIO_EXTI_Callback+0x298>)
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	b2db      	uxtb	r3, r3
 8000684:	f083 0301 	eor.w	r3, r3, #1
 8000688:	b2db      	uxtb	r3, r3
 800068a:	2b00      	cmp	r3, #0
 800068c:	d002      	beq.n	8000694 <HAL_GPIO_EXTI_Callback+0xac>
		    	direction[0] = true;  //Forward
 800068e:	4b7c      	ldr	r3, [pc, #496]	; (8000880 <HAL_GPIO_EXTI_Callback+0x298>)
 8000690:	2201      	movs	r2, #1
 8000692:	701a      	strb	r2, [r3, #0]
		  val_encoderA[0] = Lstate[0];
 8000694:	4b77      	ldr	r3, [pc, #476]	; (8000874 <HAL_GPIO_EXTI_Callback+0x28c>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a77      	ldr	r2, [pc, #476]	; (8000878 <HAL_GPIO_EXTI_Callback+0x290>)
 800069a:	6013      	str	r3, [r2, #0]
		  if(!direction[0]){
 800069c:	4b78      	ldr	r3, [pc, #480]	; (8000880 <HAL_GPIO_EXTI_Callback+0x298>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	b2db      	uxtb	r3, r3
 80006a2:	f083 0301 	eor.w	r3, r3, #1
 80006a6:	b2db      	uxtb	r3, r3
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d005      	beq.n	80006b8 <HAL_GPIO_EXTI_Callback+0xd0>
			  motor_steps[0]++;
 80006ac:	4b75      	ldr	r3, [pc, #468]	; (8000884 <HAL_GPIO_EXTI_Callback+0x29c>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	3301      	adds	r3, #1
 80006b2:	4a74      	ldr	r2, [pc, #464]	; (8000884 <HAL_GPIO_EXTI_Callback+0x29c>)
 80006b4:	6013      	str	r3, [r2, #0]
		break;
 80006b6:	e1ba      	b.n	8000a2e <HAL_GPIO_EXTI_Callback+0x446>
			  motor_steps[0]--;
 80006b8:	4b72      	ldr	r3, [pc, #456]	; (8000884 <HAL_GPIO_EXTI_Callback+0x29c>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	3b01      	subs	r3, #1
 80006be:	4a71      	ldr	r2, [pc, #452]	; (8000884 <HAL_GPIO_EXTI_Callback+0x29c>)
 80006c0:	6013      	str	r3, [r2, #0]
		break;
 80006c2:	e1b4      	b.n	8000a2e <HAL_GPIO_EXTI_Callback+0x446>
		 Lstate[1] = HAL_GPIO_ReadPin(encoders[2].port, encoders[2].pin_num);
 80006c4:	4b6a      	ldr	r3, [pc, #424]	; (8000870 <HAL_GPIO_EXTI_Callback+0x288>)
 80006c6:	691a      	ldr	r2, [r3, #16]
 80006c8:	4b69      	ldr	r3, [pc, #420]	; (8000870 <HAL_GPIO_EXTI_Callback+0x288>)
 80006ca:	8a9b      	ldrh	r3, [r3, #20]
 80006cc:	4619      	mov	r1, r3
 80006ce:	4610      	mov	r0, r2
 80006d0:	f002 f9f4 	bl	8002abc <HAL_GPIO_ReadPin>
 80006d4:	4603      	mov	r3, r0
 80006d6:	461a      	mov	r2, r3
 80006d8:	4b66      	ldr	r3, [pc, #408]	; (8000874 <HAL_GPIO_EXTI_Callback+0x28c>)
 80006da:	605a      	str	r2, [r3, #4]
		  if((val_encoderA[1] == LOW) && Lstate[1]==HIGH)
 80006dc:	4b66      	ldr	r3, [pc, #408]	; (8000878 <HAL_GPIO_EXTI_Callback+0x290>)
 80006de:	685b      	ldr	r3, [r3, #4]
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d12b      	bne.n	800073c <HAL_GPIO_EXTI_Callback+0x154>
 80006e4:	4b63      	ldr	r3, [pc, #396]	; (8000874 <HAL_GPIO_EXTI_Callback+0x28c>)
 80006e6:	685b      	ldr	r3, [r3, #4]
 80006e8:	2b01      	cmp	r3, #1
 80006ea:	d127      	bne.n	800073c <HAL_GPIO_EXTI_Callback+0x154>
			val_encoderB[1] = HAL_GPIO_ReadPin(encoders[3].port, encoders[3].pin_num);
 80006ec:	4b60      	ldr	r3, [pc, #384]	; (8000870 <HAL_GPIO_EXTI_Callback+0x288>)
 80006ee:	699a      	ldr	r2, [r3, #24]
 80006f0:	4b5f      	ldr	r3, [pc, #380]	; (8000870 <HAL_GPIO_EXTI_Callback+0x288>)
 80006f2:	8b9b      	ldrh	r3, [r3, #28]
 80006f4:	4619      	mov	r1, r3
 80006f6:	4610      	mov	r0, r2
 80006f8:	f002 f9e0 	bl	8002abc <HAL_GPIO_ReadPin>
 80006fc:	4603      	mov	r3, r0
 80006fe:	461a      	mov	r2, r3
 8000700:	4b5e      	ldr	r3, [pc, #376]	; (800087c <HAL_GPIO_EXTI_Callback+0x294>)
 8000702:	605a      	str	r2, [r3, #4]
		    if(val_encoderB[1] == LOW && direction[1])
 8000704:	4b5d      	ldr	r3, [pc, #372]	; (800087c <HAL_GPIO_EXTI_Callback+0x294>)
 8000706:	685b      	ldr	r3, [r3, #4]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d108      	bne.n	800071e <HAL_GPIO_EXTI_Callback+0x136>
 800070c:	4b5c      	ldr	r3, [pc, #368]	; (8000880 <HAL_GPIO_EXTI_Callback+0x298>)
 800070e:	785b      	ldrb	r3, [r3, #1]
 8000710:	b2db      	uxtb	r3, r3
 8000712:	2b00      	cmp	r3, #0
 8000714:	d003      	beq.n	800071e <HAL_GPIO_EXTI_Callback+0x136>
		      direction[1] = false; //Reverse
 8000716:	4b5a      	ldr	r3, [pc, #360]	; (8000880 <HAL_GPIO_EXTI_Callback+0x298>)
 8000718:	2200      	movs	r2, #0
 800071a:	705a      	strb	r2, [r3, #1]
 800071c:	e00e      	b.n	800073c <HAL_GPIO_EXTI_Callback+0x154>
		    else if(val_encoderB[1] == HIGH && !direction[1])
 800071e:	4b57      	ldr	r3, [pc, #348]	; (800087c <HAL_GPIO_EXTI_Callback+0x294>)
 8000720:	685b      	ldr	r3, [r3, #4]
 8000722:	2b01      	cmp	r3, #1
 8000724:	d10a      	bne.n	800073c <HAL_GPIO_EXTI_Callback+0x154>
 8000726:	4b56      	ldr	r3, [pc, #344]	; (8000880 <HAL_GPIO_EXTI_Callback+0x298>)
 8000728:	785b      	ldrb	r3, [r3, #1]
 800072a:	b2db      	uxtb	r3, r3
 800072c:	f083 0301 	eor.w	r3, r3, #1
 8000730:	b2db      	uxtb	r3, r3
 8000732:	2b00      	cmp	r3, #0
 8000734:	d002      	beq.n	800073c <HAL_GPIO_EXTI_Callback+0x154>
		    	direction[1] = true;  //Forward
 8000736:	4b52      	ldr	r3, [pc, #328]	; (8000880 <HAL_GPIO_EXTI_Callback+0x298>)
 8000738:	2201      	movs	r2, #1
 800073a:	705a      	strb	r2, [r3, #1]
		  val_encoderA[1] = Lstate[1];
 800073c:	4b4d      	ldr	r3, [pc, #308]	; (8000874 <HAL_GPIO_EXTI_Callback+0x28c>)
 800073e:	685b      	ldr	r3, [r3, #4]
 8000740:	4a4d      	ldr	r2, [pc, #308]	; (8000878 <HAL_GPIO_EXTI_Callback+0x290>)
 8000742:	6053      	str	r3, [r2, #4]
		  if(!direction[1]){
 8000744:	4b4e      	ldr	r3, [pc, #312]	; (8000880 <HAL_GPIO_EXTI_Callback+0x298>)
 8000746:	785b      	ldrb	r3, [r3, #1]
 8000748:	b2db      	uxtb	r3, r3
 800074a:	f083 0301 	eor.w	r3, r3, #1
 800074e:	b2db      	uxtb	r3, r3
 8000750:	2b00      	cmp	r3, #0
 8000752:	d005      	beq.n	8000760 <HAL_GPIO_EXTI_Callback+0x178>
			  motor_steps[1]++;
 8000754:	4b4b      	ldr	r3, [pc, #300]	; (8000884 <HAL_GPIO_EXTI_Callback+0x29c>)
 8000756:	685b      	ldr	r3, [r3, #4]
 8000758:	3301      	adds	r3, #1
 800075a:	4a4a      	ldr	r2, [pc, #296]	; (8000884 <HAL_GPIO_EXTI_Callback+0x29c>)
 800075c:	6053      	str	r3, [r2, #4]
		break;
 800075e:	e166      	b.n	8000a2e <HAL_GPIO_EXTI_Callback+0x446>
			  motor_steps[1]--;
 8000760:	4b48      	ldr	r3, [pc, #288]	; (8000884 <HAL_GPIO_EXTI_Callback+0x29c>)
 8000762:	685b      	ldr	r3, [r3, #4]
 8000764:	3b01      	subs	r3, #1
 8000766:	4a47      	ldr	r2, [pc, #284]	; (8000884 <HAL_GPIO_EXTI_Callback+0x29c>)
 8000768:	6053      	str	r3, [r2, #4]
		break;
 800076a:	e160      	b.n	8000a2e <HAL_GPIO_EXTI_Callback+0x446>
		 Lstate[2] = HAL_GPIO_ReadPin(encoders[4].port, encoders[4].pin_num);
 800076c:	4b40      	ldr	r3, [pc, #256]	; (8000870 <HAL_GPIO_EXTI_Callback+0x288>)
 800076e:	6a1a      	ldr	r2, [r3, #32]
 8000770:	4b3f      	ldr	r3, [pc, #252]	; (8000870 <HAL_GPIO_EXTI_Callback+0x288>)
 8000772:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000774:	4619      	mov	r1, r3
 8000776:	4610      	mov	r0, r2
 8000778:	f002 f9a0 	bl	8002abc <HAL_GPIO_ReadPin>
 800077c:	4603      	mov	r3, r0
 800077e:	461a      	mov	r2, r3
 8000780:	4b3c      	ldr	r3, [pc, #240]	; (8000874 <HAL_GPIO_EXTI_Callback+0x28c>)
 8000782:	609a      	str	r2, [r3, #8]
		  if((val_encoderA[2] == LOW) && Lstate[2]==HIGH)
 8000784:	4b3c      	ldr	r3, [pc, #240]	; (8000878 <HAL_GPIO_EXTI_Callback+0x290>)
 8000786:	689b      	ldr	r3, [r3, #8]
 8000788:	2b00      	cmp	r3, #0
 800078a:	d12b      	bne.n	80007e4 <HAL_GPIO_EXTI_Callback+0x1fc>
 800078c:	4b39      	ldr	r3, [pc, #228]	; (8000874 <HAL_GPIO_EXTI_Callback+0x28c>)
 800078e:	689b      	ldr	r3, [r3, #8]
 8000790:	2b01      	cmp	r3, #1
 8000792:	d127      	bne.n	80007e4 <HAL_GPIO_EXTI_Callback+0x1fc>
			val_encoderB[2] = HAL_GPIO_ReadPin(encoders[5].port, encoders[5].pin_num);
 8000794:	4b36      	ldr	r3, [pc, #216]	; (8000870 <HAL_GPIO_EXTI_Callback+0x288>)
 8000796:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000798:	4b35      	ldr	r3, [pc, #212]	; (8000870 <HAL_GPIO_EXTI_Callback+0x288>)
 800079a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800079c:	4619      	mov	r1, r3
 800079e:	4610      	mov	r0, r2
 80007a0:	f002 f98c 	bl	8002abc <HAL_GPIO_ReadPin>
 80007a4:	4603      	mov	r3, r0
 80007a6:	461a      	mov	r2, r3
 80007a8:	4b34      	ldr	r3, [pc, #208]	; (800087c <HAL_GPIO_EXTI_Callback+0x294>)
 80007aa:	609a      	str	r2, [r3, #8]
		    if(val_encoderB[2] == LOW && direction[2])
 80007ac:	4b33      	ldr	r3, [pc, #204]	; (800087c <HAL_GPIO_EXTI_Callback+0x294>)
 80007ae:	689b      	ldr	r3, [r3, #8]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d108      	bne.n	80007c6 <HAL_GPIO_EXTI_Callback+0x1de>
 80007b4:	4b32      	ldr	r3, [pc, #200]	; (8000880 <HAL_GPIO_EXTI_Callback+0x298>)
 80007b6:	789b      	ldrb	r3, [r3, #2]
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d003      	beq.n	80007c6 <HAL_GPIO_EXTI_Callback+0x1de>
		      direction[2] = false; //Reverse
 80007be:	4b30      	ldr	r3, [pc, #192]	; (8000880 <HAL_GPIO_EXTI_Callback+0x298>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	709a      	strb	r2, [r3, #2]
 80007c4:	e00e      	b.n	80007e4 <HAL_GPIO_EXTI_Callback+0x1fc>
		    else if(val_encoderB[2] == HIGH && !direction[2])
 80007c6:	4b2d      	ldr	r3, [pc, #180]	; (800087c <HAL_GPIO_EXTI_Callback+0x294>)
 80007c8:	689b      	ldr	r3, [r3, #8]
 80007ca:	2b01      	cmp	r3, #1
 80007cc:	d10a      	bne.n	80007e4 <HAL_GPIO_EXTI_Callback+0x1fc>
 80007ce:	4b2c      	ldr	r3, [pc, #176]	; (8000880 <HAL_GPIO_EXTI_Callback+0x298>)
 80007d0:	789b      	ldrb	r3, [r3, #2]
 80007d2:	b2db      	uxtb	r3, r3
 80007d4:	f083 0301 	eor.w	r3, r3, #1
 80007d8:	b2db      	uxtb	r3, r3
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d002      	beq.n	80007e4 <HAL_GPIO_EXTI_Callback+0x1fc>
		    	direction[2] = true;  //Forward
 80007de:	4b28      	ldr	r3, [pc, #160]	; (8000880 <HAL_GPIO_EXTI_Callback+0x298>)
 80007e0:	2201      	movs	r2, #1
 80007e2:	709a      	strb	r2, [r3, #2]
		  val_encoderA[2] = Lstate[2];
 80007e4:	4b23      	ldr	r3, [pc, #140]	; (8000874 <HAL_GPIO_EXTI_Callback+0x28c>)
 80007e6:	689b      	ldr	r3, [r3, #8]
 80007e8:	4a23      	ldr	r2, [pc, #140]	; (8000878 <HAL_GPIO_EXTI_Callback+0x290>)
 80007ea:	6093      	str	r3, [r2, #8]
		  if(!direction[2]){
 80007ec:	4b24      	ldr	r3, [pc, #144]	; (8000880 <HAL_GPIO_EXTI_Callback+0x298>)
 80007ee:	789b      	ldrb	r3, [r3, #2]
 80007f0:	b2db      	uxtb	r3, r3
 80007f2:	f083 0301 	eor.w	r3, r3, #1
 80007f6:	b2db      	uxtb	r3, r3
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d005      	beq.n	8000808 <HAL_GPIO_EXTI_Callback+0x220>
			  motor_steps[2]++;
 80007fc:	4b21      	ldr	r3, [pc, #132]	; (8000884 <HAL_GPIO_EXTI_Callback+0x29c>)
 80007fe:	689b      	ldr	r3, [r3, #8]
 8000800:	3301      	adds	r3, #1
 8000802:	4a20      	ldr	r2, [pc, #128]	; (8000884 <HAL_GPIO_EXTI_Callback+0x29c>)
 8000804:	6093      	str	r3, [r2, #8]
		break;
 8000806:	e112      	b.n	8000a2e <HAL_GPIO_EXTI_Callback+0x446>
			  motor_steps[2]--;
 8000808:	4b1e      	ldr	r3, [pc, #120]	; (8000884 <HAL_GPIO_EXTI_Callback+0x29c>)
 800080a:	689b      	ldr	r3, [r3, #8]
 800080c:	3b01      	subs	r3, #1
 800080e:	4a1d      	ldr	r2, [pc, #116]	; (8000884 <HAL_GPIO_EXTI_Callback+0x29c>)
 8000810:	6093      	str	r3, [r2, #8]
		break;
 8000812:	e10c      	b.n	8000a2e <HAL_GPIO_EXTI_Callback+0x446>
		 Lstate[3] = HAL_GPIO_ReadPin(encoders[6].port, encoders[6].pin_num);
 8000814:	4b16      	ldr	r3, [pc, #88]	; (8000870 <HAL_GPIO_EXTI_Callback+0x288>)
 8000816:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000818:	4b15      	ldr	r3, [pc, #84]	; (8000870 <HAL_GPIO_EXTI_Callback+0x288>)
 800081a:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800081c:	4619      	mov	r1, r3
 800081e:	4610      	mov	r0, r2
 8000820:	f002 f94c 	bl	8002abc <HAL_GPIO_ReadPin>
 8000824:	4603      	mov	r3, r0
 8000826:	461a      	mov	r2, r3
 8000828:	4b12      	ldr	r3, [pc, #72]	; (8000874 <HAL_GPIO_EXTI_Callback+0x28c>)
 800082a:	60da      	str	r2, [r3, #12]
		  if((val_encoderA[3] == LOW) && Lstate[3]==HIGH)
 800082c:	4b12      	ldr	r3, [pc, #72]	; (8000878 <HAL_GPIO_EXTI_Callback+0x290>)
 800082e:	68db      	ldr	r3, [r3, #12]
 8000830:	2b00      	cmp	r3, #0
 8000832:	d138      	bne.n	80008a6 <HAL_GPIO_EXTI_Callback+0x2be>
 8000834:	4b0f      	ldr	r3, [pc, #60]	; (8000874 <HAL_GPIO_EXTI_Callback+0x28c>)
 8000836:	68db      	ldr	r3, [r3, #12]
 8000838:	2b01      	cmp	r3, #1
 800083a:	d134      	bne.n	80008a6 <HAL_GPIO_EXTI_Callback+0x2be>
			val_encoderB[3] = HAL_GPIO_ReadPin(encoders[7].port, encoders[7].pin_num);
 800083c:	4b0c      	ldr	r3, [pc, #48]	; (8000870 <HAL_GPIO_EXTI_Callback+0x288>)
 800083e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000840:	4b0b      	ldr	r3, [pc, #44]	; (8000870 <HAL_GPIO_EXTI_Callback+0x288>)
 8000842:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8000844:	4619      	mov	r1, r3
 8000846:	4610      	mov	r0, r2
 8000848:	f002 f938 	bl	8002abc <HAL_GPIO_ReadPin>
 800084c:	4603      	mov	r3, r0
 800084e:	461a      	mov	r2, r3
 8000850:	4b0a      	ldr	r3, [pc, #40]	; (800087c <HAL_GPIO_EXTI_Callback+0x294>)
 8000852:	60da      	str	r2, [r3, #12]
		    if(val_encoderB[3] == LOW && direction[3])
 8000854:	4b09      	ldr	r3, [pc, #36]	; (800087c <HAL_GPIO_EXTI_Callback+0x294>)
 8000856:	68db      	ldr	r3, [r3, #12]
 8000858:	2b00      	cmp	r3, #0
 800085a:	d115      	bne.n	8000888 <HAL_GPIO_EXTI_Callback+0x2a0>
 800085c:	4b08      	ldr	r3, [pc, #32]	; (8000880 <HAL_GPIO_EXTI_Callback+0x298>)
 800085e:	78db      	ldrb	r3, [r3, #3]
 8000860:	b2db      	uxtb	r3, r3
 8000862:	2b00      	cmp	r3, #0
 8000864:	d010      	beq.n	8000888 <HAL_GPIO_EXTI_Callback+0x2a0>
		      direction[3] = false; //Reverse
 8000866:	4b06      	ldr	r3, [pc, #24]	; (8000880 <HAL_GPIO_EXTI_Callback+0x298>)
 8000868:	2200      	movs	r2, #0
 800086a:	70da      	strb	r2, [r3, #3]
 800086c:	e01b      	b.n	80008a6 <HAL_GPIO_EXTI_Callback+0x2be>
 800086e:	bf00      	nop
 8000870:	2400033c 	.word	0x2400033c
 8000874:	24000324 	.word	0x24000324
 8000878:	2400030c 	.word	0x2400030c
 800087c:	2400041c 	.word	0x2400041c
 8000880:	24000000 	.word	0x24000000
 8000884:	2400020c 	.word	0x2400020c
		    else if(val_encoderB[3] == HIGH && !direction[3])
 8000888:	4b6b      	ldr	r3, [pc, #428]	; (8000a38 <HAL_GPIO_EXTI_Callback+0x450>)
 800088a:	68db      	ldr	r3, [r3, #12]
 800088c:	2b01      	cmp	r3, #1
 800088e:	d10a      	bne.n	80008a6 <HAL_GPIO_EXTI_Callback+0x2be>
 8000890:	4b6a      	ldr	r3, [pc, #424]	; (8000a3c <HAL_GPIO_EXTI_Callback+0x454>)
 8000892:	78db      	ldrb	r3, [r3, #3]
 8000894:	b2db      	uxtb	r3, r3
 8000896:	f083 0301 	eor.w	r3, r3, #1
 800089a:	b2db      	uxtb	r3, r3
 800089c:	2b00      	cmp	r3, #0
 800089e:	d002      	beq.n	80008a6 <HAL_GPIO_EXTI_Callback+0x2be>
		    	direction[3] = true;  //Forward
 80008a0:	4b66      	ldr	r3, [pc, #408]	; (8000a3c <HAL_GPIO_EXTI_Callback+0x454>)
 80008a2:	2201      	movs	r2, #1
 80008a4:	70da      	strb	r2, [r3, #3]
		  val_encoderA[3] = Lstate[3];
 80008a6:	4b66      	ldr	r3, [pc, #408]	; (8000a40 <HAL_GPIO_EXTI_Callback+0x458>)
 80008a8:	68db      	ldr	r3, [r3, #12]
 80008aa:	4a66      	ldr	r2, [pc, #408]	; (8000a44 <HAL_GPIO_EXTI_Callback+0x45c>)
 80008ac:	60d3      	str	r3, [r2, #12]
		  if(!direction[3]){
 80008ae:	4b63      	ldr	r3, [pc, #396]	; (8000a3c <HAL_GPIO_EXTI_Callback+0x454>)
 80008b0:	78db      	ldrb	r3, [r3, #3]
 80008b2:	b2db      	uxtb	r3, r3
 80008b4:	f083 0301 	eor.w	r3, r3, #1
 80008b8:	b2db      	uxtb	r3, r3
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d005      	beq.n	80008ca <HAL_GPIO_EXTI_Callback+0x2e2>
			  motor_steps[3]++;
 80008be:	4b62      	ldr	r3, [pc, #392]	; (8000a48 <HAL_GPIO_EXTI_Callback+0x460>)
 80008c0:	68db      	ldr	r3, [r3, #12]
 80008c2:	3301      	adds	r3, #1
 80008c4:	4a60      	ldr	r2, [pc, #384]	; (8000a48 <HAL_GPIO_EXTI_Callback+0x460>)
 80008c6:	60d3      	str	r3, [r2, #12]
		break;
 80008c8:	e0b1      	b.n	8000a2e <HAL_GPIO_EXTI_Callback+0x446>
			  motor_steps[3]--;
 80008ca:	4b5f      	ldr	r3, [pc, #380]	; (8000a48 <HAL_GPIO_EXTI_Callback+0x460>)
 80008cc:	68db      	ldr	r3, [r3, #12]
 80008ce:	3b01      	subs	r3, #1
 80008d0:	4a5d      	ldr	r2, [pc, #372]	; (8000a48 <HAL_GPIO_EXTI_Callback+0x460>)
 80008d2:	60d3      	str	r3, [r2, #12]
		break;
 80008d4:	e0ab      	b.n	8000a2e <HAL_GPIO_EXTI_Callback+0x446>
		 Lstate[4] = HAL_GPIO_ReadPin(encoders[8].port, encoders[9].pin_num);
 80008d6:	4b5d      	ldr	r3, [pc, #372]	; (8000a4c <HAL_GPIO_EXTI_Callback+0x464>)
 80008d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80008da:	4b5c      	ldr	r3, [pc, #368]	; (8000a4c <HAL_GPIO_EXTI_Callback+0x464>)
 80008dc:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
 80008e0:	4619      	mov	r1, r3
 80008e2:	4610      	mov	r0, r2
 80008e4:	f002 f8ea 	bl	8002abc <HAL_GPIO_ReadPin>
 80008e8:	4603      	mov	r3, r0
 80008ea:	461a      	mov	r2, r3
 80008ec:	4b54      	ldr	r3, [pc, #336]	; (8000a40 <HAL_GPIO_EXTI_Callback+0x458>)
 80008ee:	611a      	str	r2, [r3, #16]
		  if((val_encoderA[4] == LOW) && Lstate[4]==HIGH)
 80008f0:	4b54      	ldr	r3, [pc, #336]	; (8000a44 <HAL_GPIO_EXTI_Callback+0x45c>)
 80008f2:	691b      	ldr	r3, [r3, #16]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d12c      	bne.n	8000952 <HAL_GPIO_EXTI_Callback+0x36a>
 80008f8:	4b51      	ldr	r3, [pc, #324]	; (8000a40 <HAL_GPIO_EXTI_Callback+0x458>)
 80008fa:	691b      	ldr	r3, [r3, #16]
 80008fc:	2b01      	cmp	r3, #1
 80008fe:	d128      	bne.n	8000952 <HAL_GPIO_EXTI_Callback+0x36a>
			val_encoderB[4] = HAL_GPIO_ReadPin(encoders[9].port, encoders[9].pin_num);
 8000900:	4b52      	ldr	r3, [pc, #328]	; (8000a4c <HAL_GPIO_EXTI_Callback+0x464>)
 8000902:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000904:	4b51      	ldr	r3, [pc, #324]	; (8000a4c <HAL_GPIO_EXTI_Callback+0x464>)
 8000906:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
 800090a:	4619      	mov	r1, r3
 800090c:	4610      	mov	r0, r2
 800090e:	f002 f8d5 	bl	8002abc <HAL_GPIO_ReadPin>
 8000912:	4603      	mov	r3, r0
 8000914:	461a      	mov	r2, r3
 8000916:	4b48      	ldr	r3, [pc, #288]	; (8000a38 <HAL_GPIO_EXTI_Callback+0x450>)
 8000918:	611a      	str	r2, [r3, #16]
		    if(val_encoderB[4] == LOW && direction[4])
 800091a:	4b47      	ldr	r3, [pc, #284]	; (8000a38 <HAL_GPIO_EXTI_Callback+0x450>)
 800091c:	691b      	ldr	r3, [r3, #16]
 800091e:	2b00      	cmp	r3, #0
 8000920:	d108      	bne.n	8000934 <HAL_GPIO_EXTI_Callback+0x34c>
 8000922:	4b46      	ldr	r3, [pc, #280]	; (8000a3c <HAL_GPIO_EXTI_Callback+0x454>)
 8000924:	791b      	ldrb	r3, [r3, #4]
 8000926:	b2db      	uxtb	r3, r3
 8000928:	2b00      	cmp	r3, #0
 800092a:	d003      	beq.n	8000934 <HAL_GPIO_EXTI_Callback+0x34c>
		      direction[4] = false; //Reverse
 800092c:	4b43      	ldr	r3, [pc, #268]	; (8000a3c <HAL_GPIO_EXTI_Callback+0x454>)
 800092e:	2200      	movs	r2, #0
 8000930:	711a      	strb	r2, [r3, #4]
 8000932:	e00e      	b.n	8000952 <HAL_GPIO_EXTI_Callback+0x36a>
		    else if(val_encoderB[4] == HIGH && !direction[4])
 8000934:	4b40      	ldr	r3, [pc, #256]	; (8000a38 <HAL_GPIO_EXTI_Callback+0x450>)
 8000936:	691b      	ldr	r3, [r3, #16]
 8000938:	2b01      	cmp	r3, #1
 800093a:	d10a      	bne.n	8000952 <HAL_GPIO_EXTI_Callback+0x36a>
 800093c:	4b3f      	ldr	r3, [pc, #252]	; (8000a3c <HAL_GPIO_EXTI_Callback+0x454>)
 800093e:	791b      	ldrb	r3, [r3, #4]
 8000940:	b2db      	uxtb	r3, r3
 8000942:	f083 0301 	eor.w	r3, r3, #1
 8000946:	b2db      	uxtb	r3, r3
 8000948:	2b00      	cmp	r3, #0
 800094a:	d002      	beq.n	8000952 <HAL_GPIO_EXTI_Callback+0x36a>
		    	direction[4] = true;  //Forward
 800094c:	4b3b      	ldr	r3, [pc, #236]	; (8000a3c <HAL_GPIO_EXTI_Callback+0x454>)
 800094e:	2201      	movs	r2, #1
 8000950:	711a      	strb	r2, [r3, #4]
		  val_encoderA[4] = Lstate[4];
 8000952:	4b3b      	ldr	r3, [pc, #236]	; (8000a40 <HAL_GPIO_EXTI_Callback+0x458>)
 8000954:	691b      	ldr	r3, [r3, #16]
 8000956:	4a3b      	ldr	r2, [pc, #236]	; (8000a44 <HAL_GPIO_EXTI_Callback+0x45c>)
 8000958:	6113      	str	r3, [r2, #16]
		  if(!direction[4]){
 800095a:	4b38      	ldr	r3, [pc, #224]	; (8000a3c <HAL_GPIO_EXTI_Callback+0x454>)
 800095c:	791b      	ldrb	r3, [r3, #4]
 800095e:	b2db      	uxtb	r3, r3
 8000960:	f083 0301 	eor.w	r3, r3, #1
 8000964:	b2db      	uxtb	r3, r3
 8000966:	2b00      	cmp	r3, #0
 8000968:	d005      	beq.n	8000976 <HAL_GPIO_EXTI_Callback+0x38e>
			  motor_steps[4]++;
 800096a:	4b37      	ldr	r3, [pc, #220]	; (8000a48 <HAL_GPIO_EXTI_Callback+0x460>)
 800096c:	691b      	ldr	r3, [r3, #16]
 800096e:	3301      	adds	r3, #1
 8000970:	4a35      	ldr	r2, [pc, #212]	; (8000a48 <HAL_GPIO_EXTI_Callback+0x460>)
 8000972:	6113      	str	r3, [r2, #16]
		break;
 8000974:	e05b      	b.n	8000a2e <HAL_GPIO_EXTI_Callback+0x446>
			  motor_steps[4]--;
 8000976:	4b34      	ldr	r3, [pc, #208]	; (8000a48 <HAL_GPIO_EXTI_Callback+0x460>)
 8000978:	691b      	ldr	r3, [r3, #16]
 800097a:	3b01      	subs	r3, #1
 800097c:	4a32      	ldr	r2, [pc, #200]	; (8000a48 <HAL_GPIO_EXTI_Callback+0x460>)
 800097e:	6113      	str	r3, [r2, #16]
		break;
 8000980:	e055      	b.n	8000a2e <HAL_GPIO_EXTI_Callback+0x446>
		 Lstate[5] = HAL_GPIO_ReadPin(encoders[10].port, encoders[10].pin_num);
 8000982:	4b32      	ldr	r3, [pc, #200]	; (8000a4c <HAL_GPIO_EXTI_Callback+0x464>)
 8000984:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000986:	4b31      	ldr	r3, [pc, #196]	; (8000a4c <HAL_GPIO_EXTI_Callback+0x464>)
 8000988:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800098c:	4619      	mov	r1, r3
 800098e:	4610      	mov	r0, r2
 8000990:	f002 f894 	bl	8002abc <HAL_GPIO_ReadPin>
 8000994:	4603      	mov	r3, r0
 8000996:	461a      	mov	r2, r3
 8000998:	4b29      	ldr	r3, [pc, #164]	; (8000a40 <HAL_GPIO_EXTI_Callback+0x458>)
 800099a:	615a      	str	r2, [r3, #20]
		  if((val_encoderA[5] == LOW) && Lstate[5]==HIGH)
 800099c:	4b29      	ldr	r3, [pc, #164]	; (8000a44 <HAL_GPIO_EXTI_Callback+0x45c>)
 800099e:	695b      	ldr	r3, [r3, #20]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d12c      	bne.n	80009fe <HAL_GPIO_EXTI_Callback+0x416>
 80009a4:	4b26      	ldr	r3, [pc, #152]	; (8000a40 <HAL_GPIO_EXTI_Callback+0x458>)
 80009a6:	695b      	ldr	r3, [r3, #20]
 80009a8:	2b01      	cmp	r3, #1
 80009aa:	d128      	bne.n	80009fe <HAL_GPIO_EXTI_Callback+0x416>
			val_encoderB[5] = HAL_GPIO_ReadPin(encoders[11].port, encoders[11].pin_num);
 80009ac:	4b27      	ldr	r3, [pc, #156]	; (8000a4c <HAL_GPIO_EXTI_Callback+0x464>)
 80009ae:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80009b0:	4b26      	ldr	r3, [pc, #152]	; (8000a4c <HAL_GPIO_EXTI_Callback+0x464>)
 80009b2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80009b6:	4619      	mov	r1, r3
 80009b8:	4610      	mov	r0, r2
 80009ba:	f002 f87f 	bl	8002abc <HAL_GPIO_ReadPin>
 80009be:	4603      	mov	r3, r0
 80009c0:	461a      	mov	r2, r3
 80009c2:	4b1d      	ldr	r3, [pc, #116]	; (8000a38 <HAL_GPIO_EXTI_Callback+0x450>)
 80009c4:	615a      	str	r2, [r3, #20]
		    if(val_encoderB[5] == LOW && direction[5])
 80009c6:	4b1c      	ldr	r3, [pc, #112]	; (8000a38 <HAL_GPIO_EXTI_Callback+0x450>)
 80009c8:	695b      	ldr	r3, [r3, #20]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d108      	bne.n	80009e0 <HAL_GPIO_EXTI_Callback+0x3f8>
 80009ce:	4b1b      	ldr	r3, [pc, #108]	; (8000a3c <HAL_GPIO_EXTI_Callback+0x454>)
 80009d0:	795b      	ldrb	r3, [r3, #5]
 80009d2:	b2db      	uxtb	r3, r3
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d003      	beq.n	80009e0 <HAL_GPIO_EXTI_Callback+0x3f8>
		      direction[5] = false; //Reverse
 80009d8:	4b18      	ldr	r3, [pc, #96]	; (8000a3c <HAL_GPIO_EXTI_Callback+0x454>)
 80009da:	2200      	movs	r2, #0
 80009dc:	715a      	strb	r2, [r3, #5]
 80009de:	e00e      	b.n	80009fe <HAL_GPIO_EXTI_Callback+0x416>
		    else if(val_encoderB[5] == HIGH && !direction[5])
 80009e0:	4b15      	ldr	r3, [pc, #84]	; (8000a38 <HAL_GPIO_EXTI_Callback+0x450>)
 80009e2:	695b      	ldr	r3, [r3, #20]
 80009e4:	2b01      	cmp	r3, #1
 80009e6:	d10a      	bne.n	80009fe <HAL_GPIO_EXTI_Callback+0x416>
 80009e8:	4b14      	ldr	r3, [pc, #80]	; (8000a3c <HAL_GPIO_EXTI_Callback+0x454>)
 80009ea:	795b      	ldrb	r3, [r3, #5]
 80009ec:	b2db      	uxtb	r3, r3
 80009ee:	f083 0301 	eor.w	r3, r3, #1
 80009f2:	b2db      	uxtb	r3, r3
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d002      	beq.n	80009fe <HAL_GPIO_EXTI_Callback+0x416>
		    	direction[5] = true;  //Forward
 80009f8:	4b10      	ldr	r3, [pc, #64]	; (8000a3c <HAL_GPIO_EXTI_Callback+0x454>)
 80009fa:	2201      	movs	r2, #1
 80009fc:	715a      	strb	r2, [r3, #5]
		  val_encoderA[5] = Lstate[5];
 80009fe:	4b10      	ldr	r3, [pc, #64]	; (8000a40 <HAL_GPIO_EXTI_Callback+0x458>)
 8000a00:	695b      	ldr	r3, [r3, #20]
 8000a02:	4a10      	ldr	r2, [pc, #64]	; (8000a44 <HAL_GPIO_EXTI_Callback+0x45c>)
 8000a04:	6153      	str	r3, [r2, #20]
		  if(!direction[5]){
 8000a06:	4b0d      	ldr	r3, [pc, #52]	; (8000a3c <HAL_GPIO_EXTI_Callback+0x454>)
 8000a08:	795b      	ldrb	r3, [r3, #5]
 8000a0a:	b2db      	uxtb	r3, r3
 8000a0c:	f083 0301 	eor.w	r3, r3, #1
 8000a10:	b2db      	uxtb	r3, r3
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d005      	beq.n	8000a22 <HAL_GPIO_EXTI_Callback+0x43a>
			  motor_steps[5]++;
 8000a16:	4b0c      	ldr	r3, [pc, #48]	; (8000a48 <HAL_GPIO_EXTI_Callback+0x460>)
 8000a18:	695b      	ldr	r3, [r3, #20]
 8000a1a:	3301      	adds	r3, #1
 8000a1c:	4a0a      	ldr	r2, [pc, #40]	; (8000a48 <HAL_GPIO_EXTI_Callback+0x460>)
 8000a1e:	6153      	str	r3, [r2, #20]
		break;
 8000a20:	e004      	b.n	8000a2c <HAL_GPIO_EXTI_Callback+0x444>
			  motor_steps[5]--;
 8000a22:	4b09      	ldr	r3, [pc, #36]	; (8000a48 <HAL_GPIO_EXTI_Callback+0x460>)
 8000a24:	695b      	ldr	r3, [r3, #20]
 8000a26:	3b01      	subs	r3, #1
 8000a28:	4a07      	ldr	r2, [pc, #28]	; (8000a48 <HAL_GPIO_EXTI_Callback+0x460>)
 8000a2a:	6153      	str	r3, [r2, #20]
		break;
 8000a2c:	bf00      	nop
	}
}
 8000a2e:	bf00      	nop
 8000a30:	3708      	adds	r7, #8
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	2400041c 	.word	0x2400041c
 8000a3c:	24000000 	.word	0x24000000
 8000a40:	24000324 	.word	0x24000324
 8000a44:	2400030c 	.word	0x2400030c
 8000a48:	2400020c 	.word	0x2400020c
 8000a4c:	2400033c 	.word	0x2400033c

08000a50 <PWM3_change_duty_cycle>:

void PWM3_change_duty_cycle (int valuePA6, int valuePB1, int valuePA7){
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b08c      	sub	sp, #48	; 0x30
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	60f8      	str	r0, [r7, #12]
 8000a58:	60b9      	str	r1, [r7, #8]
 8000a5a:	607a      	str	r2, [r7, #4]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8000a5c:	f107 0314 	add.w	r3, r7, #20
 8000a60:	2200      	movs	r2, #0
 8000a62:	601a      	str	r2, [r3, #0]
 8000a64:	605a      	str	r2, [r3, #4]
 8000a66:	609a      	str	r2, [r3, #8]
 8000a68:	60da      	str	r2, [r3, #12]
 8000a6a:	611a      	str	r2, [r3, #16]
 8000a6c:	615a      	str	r2, [r3, #20]
 8000a6e:	619a      	str	r2, [r3, #24]
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a70:	2360      	movs	r3, #96	; 0x60
 8000a72:	617b      	str	r3, [r7, #20]
	  sConfigOC.Pulse = valuePA6;
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	61bb      	str	r3, [r7, #24]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	61fb      	str	r3, [r7, #28]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	627b      	str	r3, [r7, #36]	; 0x24
	  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a80:	f107 0314 	add.w	r3, r7, #20
 8000a84:	2200      	movs	r2, #0
 8000a86:	4619      	mov	r1, r3
 8000a88:	4819      	ldr	r0, [pc, #100]	; (8000af0 <PWM3_change_duty_cycle+0xa0>)
 8000a8a:	f005 fea1 	bl	80067d0 <HAL_TIM_PWM_ConfigChannel>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <PWM3_change_duty_cycle+0x48>
	  {
	    Error_Handler();
 8000a94:	f000 fefe 	bl	8001894 <Error_Handler>
	  /*sConfigOC.Pulse = valuePB0;
	  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
	  {
	    Error_Handler();
	  }*/
	  sConfigOC.Pulse = valuePB1;
 8000a98:	68bb      	ldr	r3, [r7, #8]
 8000a9a:	61bb      	str	r3, [r7, #24]
	  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000a9c:	f107 0314 	add.w	r3, r7, #20
 8000aa0:	220c      	movs	r2, #12
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	4812      	ldr	r0, [pc, #72]	; (8000af0 <PWM3_change_duty_cycle+0xa0>)
 8000aa6:	f005 fe93 	bl	80067d0 <HAL_TIM_PWM_ConfigChannel>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <PWM3_change_duty_cycle+0x64>
	  {
	    Error_Handler();
 8000ab0:	f000 fef0 	bl	8001894 <Error_Handler>
	  }
	  sConfigOC.Pulse = valuePA7;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	61bb      	str	r3, [r7, #24]
	  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ab8:	f107 0314 	add.w	r3, r7, #20
 8000abc:	2204      	movs	r2, #4
 8000abe:	4619      	mov	r1, r3
 8000ac0:	480b      	ldr	r0, [pc, #44]	; (8000af0 <PWM3_change_duty_cycle+0xa0>)
 8000ac2:	f005 fe85 	bl	80067d0 <HAL_TIM_PWM_ConfigChannel>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <PWM3_change_duty_cycle+0x80>
	  	  {
	  	    Error_Handler();
 8000acc:	f000 fee2 	bl	8001894 <Error_Handler>
	  	  }
	  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	4807      	ldr	r0, [pc, #28]	; (8000af0 <PWM3_change_duty_cycle+0xa0>)
 8000ad4:	f005 fd04 	bl	80064e0 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000ad8:	2104      	movs	r1, #4
 8000ada:	4805      	ldr	r0, [pc, #20]	; (8000af0 <PWM3_change_duty_cycle+0xa0>)
 8000adc:	f005 fd00 	bl	80064e0 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8000ae0:	210c      	movs	r1, #12
 8000ae2:	4803      	ldr	r0, [pc, #12]	; (8000af0 <PWM3_change_duty_cycle+0xa0>)
 8000ae4:	f005 fcfc 	bl	80064e0 <HAL_TIM_PWM_Start>
}
 8000ae8:	bf00      	nop
 8000aea:	3730      	adds	r7, #48	; 0x30
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	240003dc 	.word	0x240003dc
 8000af4:	00000000 	.word	0x00000000

08000af8 <HAL_TIM_PeriodElapsedCallback>:
  //HAL_UART_Transmit(&UartHandle, (uint8_t *)&ch, 1, 0xFFFF);
  CDC_Transmit_FS((uint8_t *)&ch, 1);
  return ch;
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000af8:	b480      	push	{r7}
 8000afa:	b085      	sub	sp, #20
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
	int j;
	for (j = 0; j < NUM_JOINTS; j++){
 8000b00:	2300      	movs	r3, #0
 8000b02:	60fb      	str	r3, [r7, #12]
 8000b04:	e069      	b.n	8000bda <HAL_TIM_PeriodElapsedCallback+0xe2>
		if (j <3){
 8000b06:	68fb      	ldr	r3, [r7, #12]
 8000b08:	2b02      	cmp	r3, #2
 8000b0a:	dc1e      	bgt.n	8000b4a <HAL_TIM_PeriodElapsedCallback+0x52>
			joint_speed[j] = (double)delta_pos[j] *2.0*3.1415926/REV_COUNT_1/0.01*2.0;
 8000b0c:	4a44      	ldr	r2, [pc, #272]	; (8000c20 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b14:	ee07 3a90 	vmov	s15, r3
 8000b18:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000b1c:	ee37 7b07 	vadd.f64	d7, d7, d7
 8000b20:	ed9f 6b35 	vldr	d6, [pc, #212]	; 8000bf8 <HAL_TIM_PeriodElapsedCallback+0x100>
 8000b24:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b28:	ed9f 5b35 	vldr	d5, [pc, #212]	; 8000c00 <HAL_TIM_PeriodElapsedCallback+0x108>
 8000b2c:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8000b30:	ed9f 5b35 	vldr	d5, [pc, #212]	; 8000c08 <HAL_TIM_PeriodElapsedCallback+0x110>
 8000b34:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000b38:	ee37 7b07 	vadd.f64	d7, d7, d7
 8000b3c:	4a39      	ldr	r2, [pc, #228]	; (8000c24 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	00db      	lsls	r3, r3, #3
 8000b42:	4413      	add	r3, r2
 8000b44:	ed83 7b00 	vstr	d7, [r3]
 8000b48:	e03f      	b.n	8000bca <HAL_TIM_PeriodElapsedCallback+0xd2>
		}
		else if (j < 5){
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	2b04      	cmp	r3, #4
 8000b4e:	dc1e      	bgt.n	8000b8e <HAL_TIM_PeriodElapsedCallback+0x96>
			joint_speed[j] = (double)delta_pos[j] *2.0*3.1415926/REV_COUNT_2/0.01*2.0;
 8000b50:	4a33      	ldr	r2, [pc, #204]	; (8000c20 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b58:	ee07 3a90 	vmov	s15, r3
 8000b5c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000b60:	ee37 7b07 	vadd.f64	d7, d7, d7
 8000b64:	ed9f 6b24 	vldr	d6, [pc, #144]	; 8000bf8 <HAL_TIM_PeriodElapsedCallback+0x100>
 8000b68:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b6c:	ed9f 5b28 	vldr	d5, [pc, #160]	; 8000c10 <HAL_TIM_PeriodElapsedCallback+0x118>
 8000b70:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8000b74:	ed9f 5b24 	vldr	d5, [pc, #144]	; 8000c08 <HAL_TIM_PeriodElapsedCallback+0x110>
 8000b78:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000b7c:	ee37 7b07 	vadd.f64	d7, d7, d7
 8000b80:	4a28      	ldr	r2, [pc, #160]	; (8000c24 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	00db      	lsls	r3, r3, #3
 8000b86:	4413      	add	r3, r2
 8000b88:	ed83 7b00 	vstr	d7, [r3]
 8000b8c:	e01d      	b.n	8000bca <HAL_TIM_PeriodElapsedCallback+0xd2>
		}
		else{
			joint_speed[j] = (double)delta_pos[j] *2.0*3.1415926/REV_COUNT_3/0.01*2.0;
 8000b8e:	4a24      	ldr	r2, [pc, #144]	; (8000c20 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b96:	ee07 3a90 	vmov	s15, r3
 8000b9a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000b9e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8000ba2:	ed9f 6b15 	vldr	d6, [pc, #84]	; 8000bf8 <HAL_TIM_PeriodElapsedCallback+0x100>
 8000ba6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000baa:	ed9f 5b1b 	vldr	d5, [pc, #108]	; 8000c18 <HAL_TIM_PeriodElapsedCallback+0x120>
 8000bae:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8000bb2:	ed9f 5b15 	vldr	d5, [pc, #84]	; 8000c08 <HAL_TIM_PeriodElapsedCallback+0x110>
 8000bb6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000bba:	ee37 7b07 	vadd.f64	d7, d7, d7
 8000bbe:	4a19      	ldr	r2, [pc, #100]	; (8000c24 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	00db      	lsls	r3, r3, #3
 8000bc4:	4413      	add	r3, r2
 8000bc6:	ed83 7b00 	vstr	d7, [r3]
		}
		delta_pos[j] = 0;
 8000bca:	4a15      	ldr	r2, [pc, #84]	; (8000c20 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	2100      	movs	r1, #0
 8000bd0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (j = 0; j < NUM_JOINTS; j++){
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	3301      	adds	r3, #1
 8000bd8:	60fb      	str	r3, [r7, #12]
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	2b05      	cmp	r3, #5
 8000bde:	dd92      	ble.n	8000b06 <HAL_TIM_PeriodElapsedCallback+0xe>
	}

	need_control = true;
 8000be0:	4b11      	ldr	r3, [pc, #68]	; (8000c28 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8000be2:	2201      	movs	r2, #1
 8000be4:	701a      	strb	r2, [r3, #0]
}
 8000be6:	bf00      	nop
 8000be8:	3714      	adds	r7, #20
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop
 8000bf4:	f3af 8000 	nop.w
 8000bf8:	4d12d84a 	.word	0x4d12d84a
 8000bfc:	400921fb 	.word	0x400921fb
 8000c00:	00000000 	.word	0x00000000
 8000c04:	40d0e000 	.word	0x40d0e000
 8000c08:	47ae147b 	.word	0x47ae147b
 8000c0c:	3f847ae1 	.word	0x3f847ae1
 8000c10:	00000000 	.word	0x00000000
 8000c14:	40b67c00 	.word	0x40b67c00
 8000c18:	00000000 	.word	0x00000000
 8000c1c:	405cc000 	.word	0x405cc000
 8000c20:	24000258 	.word	0x24000258
 8000c24:	24000228 	.word	0x24000228
 8000c28:	24000006 	.word	0x24000006

08000c2c <Joint_controller>:

void Joint_controller(bool homing){
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	4603      	mov	r3, r0
 8000c34:	71fb      	strb	r3, [r7, #7]

}
 8000c36:	bf00      	nop
 8000c38:	370c      	adds	r7, #12
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr
	...

08000c44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b098      	sub	sp, #96	; 0x60
 8000c48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	char* msg = "Hello Nucleo Fun!\n\r";
 8000c4a:	4b7b      	ldr	r3, [pc, #492]	; (8000e38 <main+0x1f4>)
 8000c4c:	65bb      	str	r3, [r7, #88]	; 0x58
	char* EOL = "]\n\r";
 8000c4e:	4b7b      	ldr	r3, [pc, #492]	; (8000e3c <main+0x1f8>)
 8000c50:	657b      	str	r3, [r7, #84]	; 0x54
	char* EOJ = ", ";
 8000c52:	4b7b      	ldr	r3, [pc, #492]	; (8000e40 <main+0x1fc>)
 8000c54:	653b      	str	r3, [r7, #80]	; 0x50
	char* timer_tester = "timed";
 8000c56:	4b7b      	ldr	r3, [pc, #492]	; (8000e44 <main+0x200>)
 8000c58:	64fb      	str	r3, [r7, #76]	; 0x4c
	char one_motor[10];
	char print_string[60];
	int i;
	//pins: 0,1,2,3,4,7 - PA0(PC10)y, PA1(PD5)y, PB2(PC7)y, PE3(PE4)y, PD4(PD3)y, PD7(PE2)y
	// HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
	encoders[0].port = GPIOA; encoders[0].pin_num = GPIO_PIN_0;
 8000c5a:	4b7b      	ldr	r3, [pc, #492]	; (8000e48 <main+0x204>)
 8000c5c:	4a7b      	ldr	r2, [pc, #492]	; (8000e4c <main+0x208>)
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	4b79      	ldr	r3, [pc, #484]	; (8000e48 <main+0x204>)
 8000c62:	2201      	movs	r2, #1
 8000c64:	809a      	strh	r2, [r3, #4]
	encoders[1].port = GPIOC; encoders[1].pin_num = GPIO_PIN_10;
 8000c66:	4b78      	ldr	r3, [pc, #480]	; (8000e48 <main+0x204>)
 8000c68:	4a79      	ldr	r2, [pc, #484]	; (8000e50 <main+0x20c>)
 8000c6a:	609a      	str	r2, [r3, #8]
 8000c6c:	4b76      	ldr	r3, [pc, #472]	; (8000e48 <main+0x204>)
 8000c6e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c72:	819a      	strh	r2, [r3, #12]
	encoders[2].port = GPIOA; encoders[2].pin_num = GPIO_PIN_1;
 8000c74:	4b74      	ldr	r3, [pc, #464]	; (8000e48 <main+0x204>)
 8000c76:	4a75      	ldr	r2, [pc, #468]	; (8000e4c <main+0x208>)
 8000c78:	611a      	str	r2, [r3, #16]
 8000c7a:	4b73      	ldr	r3, [pc, #460]	; (8000e48 <main+0x204>)
 8000c7c:	2202      	movs	r2, #2
 8000c7e:	829a      	strh	r2, [r3, #20]
	encoders[3].port = GPIOD; encoders[3].pin_num = GPIO_PIN_5;
 8000c80:	4b71      	ldr	r3, [pc, #452]	; (8000e48 <main+0x204>)
 8000c82:	4a74      	ldr	r2, [pc, #464]	; (8000e54 <main+0x210>)
 8000c84:	619a      	str	r2, [r3, #24]
 8000c86:	4b70      	ldr	r3, [pc, #448]	; (8000e48 <main+0x204>)
 8000c88:	2220      	movs	r2, #32
 8000c8a:	839a      	strh	r2, [r3, #28]
	encoders[4].port = GPIOB; encoders[4].pin_num = GPIO_PIN_2;
 8000c8c:	4b6e      	ldr	r3, [pc, #440]	; (8000e48 <main+0x204>)
 8000c8e:	4a72      	ldr	r2, [pc, #456]	; (8000e58 <main+0x214>)
 8000c90:	621a      	str	r2, [r3, #32]
 8000c92:	4b6d      	ldr	r3, [pc, #436]	; (8000e48 <main+0x204>)
 8000c94:	2204      	movs	r2, #4
 8000c96:	849a      	strh	r2, [r3, #36]	; 0x24
	encoders[5].port = GPIOC; encoders[5].pin_num = GPIO_PIN_7;
 8000c98:	4b6b      	ldr	r3, [pc, #428]	; (8000e48 <main+0x204>)
 8000c9a:	4a6d      	ldr	r2, [pc, #436]	; (8000e50 <main+0x20c>)
 8000c9c:	629a      	str	r2, [r3, #40]	; 0x28
 8000c9e:	4b6a      	ldr	r3, [pc, #424]	; (8000e48 <main+0x204>)
 8000ca0:	2280      	movs	r2, #128	; 0x80
 8000ca2:	859a      	strh	r2, [r3, #44]	; 0x2c
	encoders[6].port = GPIOE; encoders[6].pin_num = GPIO_PIN_3;
 8000ca4:	4b68      	ldr	r3, [pc, #416]	; (8000e48 <main+0x204>)
 8000ca6:	4a6d      	ldr	r2, [pc, #436]	; (8000e5c <main+0x218>)
 8000ca8:	631a      	str	r2, [r3, #48]	; 0x30
 8000caa:	4b67      	ldr	r3, [pc, #412]	; (8000e48 <main+0x204>)
 8000cac:	2208      	movs	r2, #8
 8000cae:	869a      	strh	r2, [r3, #52]	; 0x34
	encoders[7].port = GPIOE; encoders[7].pin_num = GPIO_PIN_4;
 8000cb0:	4b65      	ldr	r3, [pc, #404]	; (8000e48 <main+0x204>)
 8000cb2:	4a6a      	ldr	r2, [pc, #424]	; (8000e5c <main+0x218>)
 8000cb4:	639a      	str	r2, [r3, #56]	; 0x38
 8000cb6:	4b64      	ldr	r3, [pc, #400]	; (8000e48 <main+0x204>)
 8000cb8:	2210      	movs	r2, #16
 8000cba:	879a      	strh	r2, [r3, #60]	; 0x3c
	encoders[8].port = GPIOD; encoders[8].pin_num = GPIO_PIN_4;
 8000cbc:	4b62      	ldr	r3, [pc, #392]	; (8000e48 <main+0x204>)
 8000cbe:	4a65      	ldr	r2, [pc, #404]	; (8000e54 <main+0x210>)
 8000cc0:	641a      	str	r2, [r3, #64]	; 0x40
 8000cc2:	4b61      	ldr	r3, [pc, #388]	; (8000e48 <main+0x204>)
 8000cc4:	2210      	movs	r2, #16
 8000cc6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	encoders[9].port = GPIOD; encoders[9].pin_num = GPIO_PIN_3;
 8000cca:	4b5f      	ldr	r3, [pc, #380]	; (8000e48 <main+0x204>)
 8000ccc:	4a61      	ldr	r2, [pc, #388]	; (8000e54 <main+0x210>)
 8000cce:	649a      	str	r2, [r3, #72]	; 0x48
 8000cd0:	4b5d      	ldr	r3, [pc, #372]	; (8000e48 <main+0x204>)
 8000cd2:	2208      	movs	r2, #8
 8000cd4:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
	encoders[10].port = GPIOD; encoders[10].pin_num = GPIO_PIN_7;
 8000cd8:	4b5b      	ldr	r3, [pc, #364]	; (8000e48 <main+0x204>)
 8000cda:	4a5e      	ldr	r2, [pc, #376]	; (8000e54 <main+0x210>)
 8000cdc:	651a      	str	r2, [r3, #80]	; 0x50
 8000cde:	4b5a      	ldr	r3, [pc, #360]	; (8000e48 <main+0x204>)
 8000ce0:	2280      	movs	r2, #128	; 0x80
 8000ce2:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    encoders[11].port = GPIOE; encoders[11].pin_num = GPIO_PIN_2;
 8000ce6:	4b58      	ldr	r3, [pc, #352]	; (8000e48 <main+0x204>)
 8000ce8:	4a5c      	ldr	r2, [pc, #368]	; (8000e5c <main+0x218>)
 8000cea:	659a      	str	r2, [r3, #88]	; 0x58
 8000cec:	4b56      	ldr	r3, [pc, #344]	; (8000e48 <main+0x204>)
 8000cee:	2204      	movs	r2, #4
 8000cf0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    for(i = 0; i < NUM_JOINTS; i++){
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000cf8:	e011      	b.n	8000d1e <main+0xda>
    	val_encoderA [i] = HIGH;
 8000cfa:	4a59      	ldr	r2, [pc, #356]	; (8000e60 <main+0x21c>)
 8000cfc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000cfe:	2101      	movs	r1, #1
 8000d00:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    	val_encoderB [i] = HIGH;
 8000d04:	4a57      	ldr	r2, [pc, #348]	; (8000e64 <main+0x220>)
 8000d06:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000d08:	2101      	movs	r1, #1
 8000d0a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    	direction [i] = true;
 8000d0e:	4a56      	ldr	r2, [pc, #344]	; (8000e68 <main+0x224>)
 8000d10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000d12:	4413      	add	r3, r2
 8000d14:	2201      	movs	r2, #1
 8000d16:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < NUM_JOINTS; i++){
 8000d18:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000d1a:	3301      	adds	r3, #1
 8000d1c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000d1e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000d20:	2b05      	cmp	r3, #5
 8000d22:	ddea      	ble.n	8000cfa <main+0xb6>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d24:	f001 f906 	bl	8001f34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d28:	f000 f8a6 	bl	8000e78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d2c:	f000 fbf6 	bl	800151c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000d30:	f000 fba8 	bl	8001484 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8000d34:	f000 f95e 	bl	8000ff4 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000d38:	f000 f9f8 	bl	800112c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000d3c:	f000 fa50 	bl	80011e0 <MX_TIM3_Init>
  MX_TIM5_Init();
 8000d40:	f000 fac0 	bl	80012c4 <MX_TIM5_Init>
  MX_USART1_UART_Init();
 8000d44:	f000 fb52 	bl	80013ec <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8000d48:	f00b fffc 	bl	800cd44 <MX_USB_DEVICE_Init>
  MX_TIM7_Init();
 8000d4c:	f000 fb16 	bl	800137c <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  PWM3_change_duty_cycle(1024, 500, 100);
 8000d50:	2264      	movs	r2, #100	; 0x64
 8000d52:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000d56:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000d5a:	f7ff fe79 	bl	8000a50 <PWM3_change_duty_cycle>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //printf(msg);
	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)){
 8000d5e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d62:	483b      	ldr	r0, [pc, #236]	; (8000e50 <main+0x20c>)
 8000d64:	f001 feaa 	bl	8002abc <HAL_GPIO_ReadPin>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d04c      	beq.n	8000e08 <main+0x1c4>
		  itoa(motor_steps[0], one_motor, 10);
 8000d6e:	4b3f      	ldr	r3, [pc, #252]	; (8000e6c <main+0x228>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8000d76:	220a      	movs	r2, #10
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f00c fd53 	bl	800d824 <itoa>
		  strcpy(print_string, one_motor);
 8000d7e:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8000d82:	1d3b      	adds	r3, r7, #4
 8000d84:	4611      	mov	r1, r2
 8000d86:	4618      	mov	r0, r3
 8000d88:	f00c fe2d 	bl	800d9e6 <strcpy>
		  for (i = 1; i < NUM_JOINTS; i++){
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000d90:	e018      	b.n	8000dc4 <main+0x180>
			  itoa(motor_steps[i], one_motor, 10);
 8000d92:	4a36      	ldr	r2, [pc, #216]	; (8000e6c <main+0x228>)
 8000d94:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000d96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d9a:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8000d9e:	220a      	movs	r2, #10
 8000da0:	4618      	mov	r0, r3
 8000da2:	f00c fd3f 	bl	800d824 <itoa>
			  strcat(print_string, EOJ);
 8000da6:	1d3b      	adds	r3, r7, #4
 8000da8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8000daa:	4618      	mov	r0, r3
 8000dac:	f00c fe0c 	bl	800d9c8 <strcat>
			  strcat(print_string, one_motor);
 8000db0:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8000db4:	1d3b      	adds	r3, r7, #4
 8000db6:	4611      	mov	r1, r2
 8000db8:	4618      	mov	r0, r3
 8000dba:	f00c fe05 	bl	800d9c8 <strcat>
		  for (i = 1; i < NUM_JOINTS; i++){
 8000dbe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000dc0:	3301      	adds	r3, #1
 8000dc2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000dc4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000dc6:	2b05      	cmp	r3, #5
 8000dc8:	dde3      	ble.n	8000d92 <main+0x14e>
		  }
		  strcat(print_string, EOL);
 8000dca:	1d3b      	adds	r3, r7, #4
 8000dcc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f00c fdfa 	bl	800d9c8 <strcat>
		  CDC_Transmit_FS((uint8_t*)"motor is at [", strlen(msg));
 8000dd4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8000dd6:	f7ff fa7f 	bl	80002d8 <strlen>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	b29b      	uxth	r3, r3
 8000dde:	4619      	mov	r1, r3
 8000de0:	4823      	ldr	r0, [pc, #140]	; (8000e70 <main+0x22c>)
 8000de2:	f00c f8a7 	bl	800cf34 <CDC_Transmit_FS>
		  HAL_Delay(2);
 8000de6:	2002      	movs	r0, #2
 8000de8:	f001 f936 	bl	8002058 <HAL_Delay>
		  CDC_Transmit_FS((uint8_t*)print_string, strlen(print_string));
 8000dec:	1d3b      	adds	r3, r7, #4
 8000dee:	4618      	mov	r0, r3
 8000df0:	f7ff fa72 	bl	80002d8 <strlen>
 8000df4:	4603      	mov	r3, r0
 8000df6:	b29a      	uxth	r2, r3
 8000df8:	1d3b      	adds	r3, r7, #4
 8000dfa:	4611      	mov	r1, r2
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f00c f899 	bl	800cf34 <CDC_Transmit_FS>
		  HAL_Delay(2);
 8000e02:	2002      	movs	r0, #2
 8000e04:	f001 f928 	bl	8002058 <HAL_Delay>
	  }
	  if (need_control){
 8000e08:	4b1a      	ldr	r3, [pc, #104]	; (8000e74 <main+0x230>)
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d0a5      	beq.n	8000d5e <main+0x11a>
		  Joint_controller(false);
 8000e12:	2000      	movs	r0, #0
 8000e14:	f7ff ff0a 	bl	8000c2c <Joint_controller>
		  need_control = false;
 8000e18:	4b16      	ldr	r3, [pc, #88]	; (8000e74 <main+0x230>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	701a      	strb	r2, [r3, #0]
		  CDC_Transmit_FS((uint8_t*)timer_tester, strlen(timer_tester));
 8000e1e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8000e20:	f7ff fa5a 	bl	80002d8 <strlen>
 8000e24:	4603      	mov	r3, r0
 8000e26:	b29b      	uxth	r3, r3
 8000e28:	4619      	mov	r1, r3
 8000e2a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8000e2c:	f00c f882 	bl	800cf34 <CDC_Transmit_FS>
		  HAL_Delay(1);
 8000e30:	2001      	movs	r0, #1
 8000e32:	f001 f911 	bl	8002058 <HAL_Delay>
	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)){
 8000e36:	e792      	b.n	8000d5e <main+0x11a>
 8000e38:	0800da90 	.word	0x0800da90
 8000e3c:	0800daa4 	.word	0x0800daa4
 8000e40:	0800daa8 	.word	0x0800daa8
 8000e44:	0800daac 	.word	0x0800daac
 8000e48:	2400033c 	.word	0x2400033c
 8000e4c:	58020000 	.word	0x58020000
 8000e50:	58020800 	.word	0x58020800
 8000e54:	58020c00 	.word	0x58020c00
 8000e58:	58020400 	.word	0x58020400
 8000e5c:	58021000 	.word	0x58021000
 8000e60:	2400030c 	.word	0x2400030c
 8000e64:	2400041c 	.word	0x2400041c
 8000e68:	24000000 	.word	0x24000000
 8000e6c:	2400020c 	.word	0x2400020c
 8000e70:	0800dab4 	.word	0x0800dab4
 8000e74:	24000006 	.word	0x24000006

08000e78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b0cc      	sub	sp, #304	; 0x130
 8000e7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e7e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000e82:	224c      	movs	r2, #76	; 0x4c
 8000e84:	2100      	movs	r1, #0
 8000e86:	4618      	mov	r0, r3
 8000e88:	f00c fcde 	bl	800d848 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e8c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000e90:	2220      	movs	r2, #32
 8000e92:	2100      	movs	r1, #0
 8000e94:	4618      	mov	r0, r3
 8000e96:	f00c fcd7 	bl	800d848 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e9a:	f107 0308 	add.w	r3, r7, #8
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	23bc      	movs	r3, #188	; 0xbc
 8000ea2:	461a      	mov	r2, r3
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	f00c fccf 	bl	800d848 <memset>

  /** Supply configuration update enable 
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000eaa:	2002      	movs	r0, #2
 8000eac:	f003 f82c 	bl	8003f08 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000eb0:	1d3b      	adds	r3, r7, #4
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	601a      	str	r2, [r3, #0]
 8000eb6:	4b4c      	ldr	r3, [pc, #304]	; (8000fe8 <SystemClock_Config+0x170>)
 8000eb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000eba:	4a4b      	ldr	r2, [pc, #300]	; (8000fe8 <SystemClock_Config+0x170>)
 8000ebc:	f023 0301 	bic.w	r3, r3, #1
 8000ec0:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000ec2:	4b49      	ldr	r3, [pc, #292]	; (8000fe8 <SystemClock_Config+0x170>)
 8000ec4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ec6:	f003 0201 	and.w	r2, r3, #1
 8000eca:	1d3b      	adds	r3, r7, #4
 8000ecc:	601a      	str	r2, [r3, #0]
 8000ece:	4b47      	ldr	r3, [pc, #284]	; (8000fec <SystemClock_Config+0x174>)
 8000ed0:	699b      	ldr	r3, [r3, #24]
 8000ed2:	4a46      	ldr	r2, [pc, #280]	; (8000fec <SystemClock_Config+0x174>)
 8000ed4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000ed8:	6193      	str	r3, [r2, #24]
 8000eda:	4b44      	ldr	r3, [pc, #272]	; (8000fec <SystemClock_Config+0x174>)
 8000edc:	699b      	ldr	r3, [r3, #24]
 8000ede:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 8000ee2:	1d3b      	adds	r3, r7, #4
 8000ee4:	601a      	str	r2, [r3, #0]
 8000ee6:	1d3b      	adds	r3, r7, #4
 8000ee8:	681b      	ldr	r3, [r3, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000eea:	bf00      	nop
 8000eec:	4b3f      	ldr	r3, [pc, #252]	; (8000fec <SystemClock_Config+0x174>)
 8000eee:	699b      	ldr	r3, [r3, #24]
 8000ef0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000ef4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000ef8:	d1f8      	bne.n	8000eec <SystemClock_Config+0x74>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000efa:	2301      	movs	r3, #1
 8000efc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000f00:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000f04:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f08:	2302      	movs	r3, #2
 8000f0a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f0e:	2302      	movs	r3, #2
 8000f10:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000f14:	2301      	movs	r3, #1
 8000f16:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  RCC_OscInitStruct.PLL.PLLN = 54;
 8000f1a:	2336      	movs	r3, #54	; 0x36
 8000f1c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000f20:	2302      	movs	r3, #2
 8000f22:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000f26:	2309      	movs	r3, #9
 8000f28:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000f32:	230c      	movs	r3, #12
 8000f34:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f44:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f003 f827 	bl	8003f9c <HAL_RCC_OscConfig>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d001      	beq.n	8000f58 <SystemClock_Config+0xe0>
  {
    Error_Handler();
 8000f54:	f000 fc9e 	bl	8001894 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f58:	233f      	movs	r3, #63	; 0x3f
 8000f5a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f5e:	2303      	movs	r3, #3
 8000f60:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000f64:	2300      	movs	r3, #0
 8000f66:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000f70:	2340      	movs	r3, #64	; 0x40
 8000f72:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000f76:	2340      	movs	r3, #64	; 0x40
 8000f78:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000f7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f80:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000f84:	2340      	movs	r3, #64	; 0x40
 8000f86:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000f8a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000f8e:	2103      	movs	r1, #3
 8000f90:	4618      	mov	r0, r3
 8000f92:	f003 fbdb 	bl	800474c <HAL_RCC_ClockConfig>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <SystemClock_Config+0x128>
  {
    Error_Handler();
 8000f9c:	f000 fc7a 	bl	8001894 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_USART1
 8000fa0:	f107 0308 	add.w	r3, r7, #8
 8000fa4:	4a12      	ldr	r2, [pc, #72]	; (8000ff0 <SystemClock_Config+0x178>)
 8000fa6:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_USB;
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000fa8:	f107 0308 	add.w	r3, r7, #8
 8000fac:	2200      	movs	r2, #0
 8000fae:	675a      	str	r2, [r3, #116]	; 0x74
  PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8000fb0:	f107 0308 	add.w	r3, r7, #8
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	679a      	str	r2, [r3, #120]	; 0x78
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8000fb8:	f107 0308 	add.w	r3, r7, #8
 8000fbc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000fc0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fc4:	f107 0308 	add.w	r3, r7, #8
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f003 ff43 	bl	8004e54 <HAL_RCCEx_PeriphCLKConfig>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <SystemClock_Config+0x160>
  {
    Error_Handler();
 8000fd4:	f000 fc5e 	bl	8001894 <Error_Handler>
  }
  /** Enable USB Voltage detector 
  */
  HAL_PWREx_EnableUSBVoltageDetector();
 8000fd8:	f002 ffd0 	bl	8003f7c <HAL_PWREx_EnableUSBVoltageDetector>
}
 8000fdc:	bf00      	nop
 8000fde:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	58000400 	.word	0x58000400
 8000fec:	58024800 	.word	0x58024800
 8000ff0:	00040003 	.word	0x00040003

08000ff4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b096      	sub	sp, #88	; 0x58
 8000ff8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ffa:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000ffe:	2200      	movs	r2, #0
 8001000:	601a      	str	r2, [r3, #0]
 8001002:	605a      	str	r2, [r3, #4]
 8001004:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001006:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	605a      	str	r2, [r3, #4]
 8001010:	609a      	str	r2, [r3, #8]
 8001012:	60da      	str	r2, [r3, #12]
 8001014:	611a      	str	r2, [r3, #16]
 8001016:	615a      	str	r2, [r3, #20]
 8001018:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800101a:	1d3b      	adds	r3, r7, #4
 800101c:	222c      	movs	r2, #44	; 0x2c
 800101e:	2100      	movs	r1, #0
 8001020:	4618      	mov	r0, r3
 8001022:	f00c fc11 	bl	800d848 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001026:	4b3f      	ldr	r3, [pc, #252]	; (8001124 <MX_TIM1_Init+0x130>)
 8001028:	4a3f      	ldr	r2, [pc, #252]	; (8001128 <MX_TIM1_Init+0x134>)
 800102a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1080-1;
 800102c:	4b3d      	ldr	r3, [pc, #244]	; (8001124 <MX_TIM1_Init+0x130>)
 800102e:	f240 4237 	movw	r2, #1079	; 0x437
 8001032:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001034:	4b3b      	ldr	r3, [pc, #236]	; (8001124 <MX_TIM1_Init+0x130>)
 8001036:	2200      	movs	r2, #0
 8001038:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024-1;
 800103a:	4b3a      	ldr	r3, [pc, #232]	; (8001124 <MX_TIM1_Init+0x130>)
 800103c:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8001040:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001042:	4b38      	ldr	r3, [pc, #224]	; (8001124 <MX_TIM1_Init+0x130>)
 8001044:	2200      	movs	r2, #0
 8001046:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001048:	4b36      	ldr	r3, [pc, #216]	; (8001124 <MX_TIM1_Init+0x130>)
 800104a:	2200      	movs	r2, #0
 800104c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800104e:	4b35      	ldr	r3, [pc, #212]	; (8001124 <MX_TIM1_Init+0x130>)
 8001050:	2200      	movs	r2, #0
 8001052:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001054:	4833      	ldr	r0, [pc, #204]	; (8001124 <MX_TIM1_Init+0x130>)
 8001056:	f005 fa18 	bl	800648a <HAL_TIM_PWM_Init>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <MX_TIM1_Init+0x70>
  {
    Error_Handler();
 8001060:	f000 fc18 	bl	8001894 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001064:	2300      	movs	r3, #0
 8001066:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001068:	2300      	movs	r3, #0
 800106a:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800106c:	2300      	movs	r3, #0
 800106e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001070:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001074:	4619      	mov	r1, r3
 8001076:	482b      	ldr	r0, [pc, #172]	; (8001124 <MX_TIM1_Init+0x130>)
 8001078:	f006 f878 	bl	800716c <HAL_TIMEx_MasterConfigSynchronization>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8001082:	f000 fc07 	bl	8001894 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001086:	2360      	movs	r3, #96	; 0x60
 8001088:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 800108a:	2300      	movs	r3, #0
 800108c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800108e:	2300      	movs	r3, #0
 8001090:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001092:	2300      	movs	r3, #0
 8001094:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001096:	2300      	movs	r3, #0
 8001098:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800109a:	2300      	movs	r3, #0
 800109c:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800109e:	2300      	movs	r3, #0
 80010a0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80010a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010a6:	2204      	movs	r2, #4
 80010a8:	4619      	mov	r1, r3
 80010aa:	481e      	ldr	r0, [pc, #120]	; (8001124 <MX_TIM1_Init+0x130>)
 80010ac:	f005 fb90 	bl	80067d0 <HAL_TIM_PWM_ConfigChannel>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 80010b6:	f000 fbed 	bl	8001894 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80010ba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010be:	2208      	movs	r2, #8
 80010c0:	4619      	mov	r1, r3
 80010c2:	4818      	ldr	r0, [pc, #96]	; (8001124 <MX_TIM1_Init+0x130>)
 80010c4:	f005 fb84 	bl	80067d0 <HAL_TIM_PWM_ConfigChannel>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <MX_TIM1_Init+0xde>
  {
    Error_Handler();
 80010ce:	f000 fbe1 	bl	8001894 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80010d2:	2300      	movs	r3, #0
 80010d4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80010d6:	2300      	movs	r3, #0
 80010d8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80010da:	2300      	movs	r3, #0
 80010dc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80010de:	2300      	movs	r3, #0
 80010e0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80010e2:	2300      	movs	r3, #0
 80010e4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80010e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010ea:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80010ec:	2300      	movs	r3, #0
 80010ee:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80010f0:	2300      	movs	r3, #0
 80010f2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80010f4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80010f8:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80010fa:	2300      	movs	r3, #0
 80010fc:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80010fe:	2300      	movs	r3, #0
 8001100:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001102:	1d3b      	adds	r3, r7, #4
 8001104:	4619      	mov	r1, r3
 8001106:	4807      	ldr	r0, [pc, #28]	; (8001124 <MX_TIM1_Init+0x130>)
 8001108:	f006 f8b8 	bl	800727c <HAL_TIMEx_ConfigBreakDeadTime>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_TIM1_Init+0x122>
  {
    Error_Handler();
 8001112:	f000 fbbf 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001116:	4803      	ldr	r0, [pc, #12]	; (8001124 <MX_TIM1_Init+0x130>)
 8001118:	f000 fc6c 	bl	80019f4 <HAL_TIM_MspPostInit>

}
 800111c:	bf00      	nop
 800111e:	3758      	adds	r7, #88	; 0x58
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	240004c0 	.word	0x240004c0
 8001128:	40010000 	.word	0x40010000

0800112c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b08a      	sub	sp, #40	; 0x28
 8001130:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001132:	f107 031c 	add.w	r3, r7, #28
 8001136:	2200      	movs	r2, #0
 8001138:	601a      	str	r2, [r3, #0]
 800113a:	605a      	str	r2, [r3, #4]
 800113c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800113e:	463b      	mov	r3, r7
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
 8001144:	605a      	str	r2, [r3, #4]
 8001146:	609a      	str	r2, [r3, #8]
 8001148:	60da      	str	r2, [r3, #12]
 800114a:	611a      	str	r2, [r3, #16]
 800114c:	615a      	str	r2, [r3, #20]
 800114e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001150:	4b22      	ldr	r3, [pc, #136]	; (80011dc <MX_TIM2_Init+0xb0>)
 8001152:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001156:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1080-1;
 8001158:	4b20      	ldr	r3, [pc, #128]	; (80011dc <MX_TIM2_Init+0xb0>)
 800115a:	f240 4237 	movw	r2, #1079	; 0x437
 800115e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001160:	4b1e      	ldr	r3, [pc, #120]	; (80011dc <MX_TIM2_Init+0xb0>)
 8001162:	2200      	movs	r2, #0
 8001164:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1024-1;
 8001166:	4b1d      	ldr	r3, [pc, #116]	; (80011dc <MX_TIM2_Init+0xb0>)
 8001168:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800116c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800116e:	4b1b      	ldr	r3, [pc, #108]	; (80011dc <MX_TIM2_Init+0xb0>)
 8001170:	2200      	movs	r2, #0
 8001172:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001174:	4b19      	ldr	r3, [pc, #100]	; (80011dc <MX_TIM2_Init+0xb0>)
 8001176:	2200      	movs	r2, #0
 8001178:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800117a:	4818      	ldr	r0, [pc, #96]	; (80011dc <MX_TIM2_Init+0xb0>)
 800117c:	f005 f985 	bl	800648a <HAL_TIM_PWM_Init>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 8001186:	f000 fb85 	bl	8001894 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800118a:	2300      	movs	r3, #0
 800118c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800118e:	2300      	movs	r3, #0
 8001190:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001192:	f107 031c 	add.w	r3, r7, #28
 8001196:	4619      	mov	r1, r3
 8001198:	4810      	ldr	r0, [pc, #64]	; (80011dc <MX_TIM2_Init+0xb0>)
 800119a:	f005 ffe7 	bl	800716c <HAL_TIMEx_MasterConfigSynchronization>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 80011a4:	f000 fb76 	bl	8001894 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011a8:	2360      	movs	r3, #96	; 0x60
 80011aa:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80011ac:	2300      	movs	r3, #0
 80011ae:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011b0:	2300      	movs	r3, #0
 80011b2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011b4:	2300      	movs	r3, #0
 80011b6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011b8:	463b      	mov	r3, r7
 80011ba:	2200      	movs	r2, #0
 80011bc:	4619      	mov	r1, r3
 80011be:	4807      	ldr	r0, [pc, #28]	; (80011dc <MX_TIM2_Init+0xb0>)
 80011c0:	f005 fb06 	bl	80067d0 <HAL_TIM_PWM_ConfigChannel>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 80011ca:	f000 fb63 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80011ce:	4803      	ldr	r0, [pc, #12]	; (80011dc <MX_TIM2_Init+0xb0>)
 80011d0:	f000 fc10 	bl	80019f4 <HAL_TIM_MspPostInit>

}
 80011d4:	bf00      	nop
 80011d6:	3728      	adds	r7, #40	; 0x28
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	24000500 	.word	0x24000500

080011e0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b08a      	sub	sp, #40	; 0x28
 80011e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011e6:	f107 031c 	add.w	r3, r7, #28
 80011ea:	2200      	movs	r2, #0
 80011ec:	601a      	str	r2, [r3, #0]
 80011ee:	605a      	str	r2, [r3, #4]
 80011f0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011f2:	463b      	mov	r3, r7
 80011f4:	2200      	movs	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
 80011f8:	605a      	str	r2, [r3, #4]
 80011fa:	609a      	str	r2, [r3, #8]
 80011fc:	60da      	str	r2, [r3, #12]
 80011fe:	611a      	str	r2, [r3, #16]
 8001200:	615a      	str	r2, [r3, #20]
 8001202:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001204:	4b2d      	ldr	r3, [pc, #180]	; (80012bc <MX_TIM3_Init+0xdc>)
 8001206:	4a2e      	ldr	r2, [pc, #184]	; (80012c0 <MX_TIM3_Init+0xe0>)
 8001208:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1080-1;
 800120a:	4b2c      	ldr	r3, [pc, #176]	; (80012bc <MX_TIM3_Init+0xdc>)
 800120c:	f240 4237 	movw	r2, #1079	; 0x437
 8001210:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001212:	4b2a      	ldr	r3, [pc, #168]	; (80012bc <MX_TIM3_Init+0xdc>)
 8001214:	2200      	movs	r2, #0
 8001216:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1024-1;
 8001218:	4b28      	ldr	r3, [pc, #160]	; (80012bc <MX_TIM3_Init+0xdc>)
 800121a:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800121e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001220:	4b26      	ldr	r3, [pc, #152]	; (80012bc <MX_TIM3_Init+0xdc>)
 8001222:	2200      	movs	r2, #0
 8001224:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001226:	4b25      	ldr	r3, [pc, #148]	; (80012bc <MX_TIM3_Init+0xdc>)
 8001228:	2200      	movs	r2, #0
 800122a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800122c:	4823      	ldr	r0, [pc, #140]	; (80012bc <MX_TIM3_Init+0xdc>)
 800122e:	f005 f92c 	bl	800648a <HAL_TIM_PWM_Init>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 8001238:	f000 fb2c 	bl	8001894 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800123c:	2300      	movs	r3, #0
 800123e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001240:	2300      	movs	r3, #0
 8001242:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001244:	f107 031c 	add.w	r3, r7, #28
 8001248:	4619      	mov	r1, r3
 800124a:	481c      	ldr	r0, [pc, #112]	; (80012bc <MX_TIM3_Init+0xdc>)
 800124c:	f005 ff8e 	bl	800716c <HAL_TIMEx_MasterConfigSynchronization>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 8001256:	f000 fb1d 	bl	8001894 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800125a:	2360      	movs	r3, #96	; 0x60
 800125c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800125e:	2300      	movs	r3, #0
 8001260:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001262:	2300      	movs	r3, #0
 8001264:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001266:	2300      	movs	r3, #0
 8001268:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800126a:	463b      	mov	r3, r7
 800126c:	2200      	movs	r2, #0
 800126e:	4619      	mov	r1, r3
 8001270:	4812      	ldr	r0, [pc, #72]	; (80012bc <MX_TIM3_Init+0xdc>)
 8001272:	f005 faad 	bl	80067d0 <HAL_TIM_PWM_ConfigChannel>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 800127c:	f000 fb0a 	bl	8001894 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001280:	463b      	mov	r3, r7
 8001282:	2204      	movs	r2, #4
 8001284:	4619      	mov	r1, r3
 8001286:	480d      	ldr	r0, [pc, #52]	; (80012bc <MX_TIM3_Init+0xdc>)
 8001288:	f005 faa2 	bl	80067d0 <HAL_TIM_PWM_ConfigChannel>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_TIM3_Init+0xb6>
  {
    Error_Handler();
 8001292:	f000 faff 	bl	8001894 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001296:	463b      	mov	r3, r7
 8001298:	220c      	movs	r2, #12
 800129a:	4619      	mov	r1, r3
 800129c:	4807      	ldr	r0, [pc, #28]	; (80012bc <MX_TIM3_Init+0xdc>)
 800129e:	f005 fa97 	bl	80067d0 <HAL_TIM_PWM_ConfigChannel>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MX_TIM3_Init+0xcc>
  {
    Error_Handler();
 80012a8:	f000 faf4 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80012ac:	4803      	ldr	r0, [pc, #12]	; (80012bc <MX_TIM3_Init+0xdc>)
 80012ae:	f000 fba1 	bl	80019f4 <HAL_TIM_MspPostInit>

}
 80012b2:	bf00      	nop
 80012b4:	3728      	adds	r7, #40	; 0x28
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	240003dc 	.word	0x240003dc
 80012c0:	40000400 	.word	0x40000400

080012c4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b08a      	sub	sp, #40	; 0x28
 80012c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012ca:	f107 031c 	add.w	r3, r7, #28
 80012ce:	2200      	movs	r2, #0
 80012d0:	601a      	str	r2, [r3, #0]
 80012d2:	605a      	str	r2, [r3, #4]
 80012d4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012d6:	463b      	mov	r3, r7
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]
 80012de:	609a      	str	r2, [r3, #8]
 80012e0:	60da      	str	r2, [r3, #12]
 80012e2:	611a      	str	r2, [r3, #16]
 80012e4:	615a      	str	r2, [r3, #20]
 80012e6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80012e8:	4b22      	ldr	r3, [pc, #136]	; (8001374 <MX_TIM5_Init+0xb0>)
 80012ea:	4a23      	ldr	r2, [pc, #140]	; (8001378 <MX_TIM5_Init+0xb4>)
 80012ec:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 1080-1;
 80012ee:	4b21      	ldr	r3, [pc, #132]	; (8001374 <MX_TIM5_Init+0xb0>)
 80012f0:	f240 4237 	movw	r2, #1079	; 0x437
 80012f4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012f6:	4b1f      	ldr	r3, [pc, #124]	; (8001374 <MX_TIM5_Init+0xb0>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1024-1;
 80012fc:	4b1d      	ldr	r3, [pc, #116]	; (8001374 <MX_TIM5_Init+0xb0>)
 80012fe:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8001302:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001304:	4b1b      	ldr	r3, [pc, #108]	; (8001374 <MX_TIM5_Init+0xb0>)
 8001306:	2200      	movs	r2, #0
 8001308:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800130a:	4b1a      	ldr	r3, [pc, #104]	; (8001374 <MX_TIM5_Init+0xb0>)
 800130c:	2200      	movs	r2, #0
 800130e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001310:	4818      	ldr	r0, [pc, #96]	; (8001374 <MX_TIM5_Init+0xb0>)
 8001312:	f005 f8ba 	bl	800648a <HAL_TIM_PWM_Init>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <MX_TIM5_Init+0x5c>
  {
    Error_Handler();
 800131c:	f000 faba 	bl	8001894 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001320:	2300      	movs	r3, #0
 8001322:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001324:	2300      	movs	r3, #0
 8001326:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001328:	f107 031c 	add.w	r3, r7, #28
 800132c:	4619      	mov	r1, r3
 800132e:	4811      	ldr	r0, [pc, #68]	; (8001374 <MX_TIM5_Init+0xb0>)
 8001330:	f005 ff1c 	bl	800716c <HAL_TIMEx_MasterConfigSynchronization>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_TIM5_Init+0x7a>
  {
    Error_Handler();
 800133a:	f000 faab 	bl	8001894 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800133e:	2360      	movs	r3, #96	; 0x60
 8001340:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001342:	2300      	movs	r3, #0
 8001344:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001346:	2300      	movs	r3, #0
 8001348:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800134a:	2300      	movs	r3, #0
 800134c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800134e:	463b      	mov	r3, r7
 8001350:	220c      	movs	r2, #12
 8001352:	4619      	mov	r1, r3
 8001354:	4807      	ldr	r0, [pc, #28]	; (8001374 <MX_TIM5_Init+0xb0>)
 8001356:	f005 fa3b 	bl	80067d0 <HAL_TIM_PWM_ConfigChannel>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <MX_TIM5_Init+0xa0>
  {
    Error_Handler();
 8001360:	f000 fa98 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001364:	4803      	ldr	r0, [pc, #12]	; (8001374 <MX_TIM5_Init+0xb0>)
 8001366:	f000 fb45 	bl	80019f4 <HAL_TIM_MspPostInit>

}
 800136a:	bf00      	nop
 800136c:	3728      	adds	r7, #40	; 0x28
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	2400039c 	.word	0x2400039c
 8001378:	40000c00 	.word	0x40000c00

0800137c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001382:	1d3b      	adds	r3, r7, #4
 8001384:	2200      	movs	r2, #0
 8001386:	601a      	str	r2, [r3, #0]
 8001388:	605a      	str	r2, [r3, #4]
 800138a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800138c:	4b15      	ldr	r3, [pc, #84]	; (80013e4 <MX_TIM7_Init+0x68>)
 800138e:	4a16      	ldr	r2, [pc, #88]	; (80013e8 <MX_TIM7_Init+0x6c>)
 8001390:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 1080-1;
 8001392:	4b14      	ldr	r3, [pc, #80]	; (80013e4 <MX_TIM7_Init+0x68>)
 8001394:	f240 4237 	movw	r2, #1079	; 0x437
 8001398:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800139a:	4b12      	ldr	r3, [pc, #72]	; (80013e4 <MX_TIM7_Init+0x68>)
 800139c:	2200      	movs	r2, #0
 800139e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 80013a0:	4b10      	ldr	r3, [pc, #64]	; (80013e4 <MX_TIM7_Init+0x68>)
 80013a2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80013a6:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80013a8:	4b0e      	ldr	r3, [pc, #56]	; (80013e4 <MX_TIM7_Init+0x68>)
 80013aa:	2280      	movs	r2, #128	; 0x80
 80013ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80013ae:	480d      	ldr	r0, [pc, #52]	; (80013e4 <MX_TIM7_Init+0x68>)
 80013b0:	f005 f840 	bl	8006434 <HAL_TIM_Base_Init>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 80013ba:	f000 fa6b 	bl	8001894 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013be:	2300      	movs	r3, #0
 80013c0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013c2:	2300      	movs	r3, #0
 80013c4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80013c6:	1d3b      	adds	r3, r7, #4
 80013c8:	4619      	mov	r1, r3
 80013ca:	4806      	ldr	r0, [pc, #24]	; (80013e4 <MX_TIM7_Init+0x68>)
 80013cc:	f005 fece 	bl	800716c <HAL_TIMEx_MasterConfigSynchronization>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 80013d6:	f000 fa5d 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80013da:	bf00      	nop
 80013dc:	3710      	adds	r7, #16
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	24000540 	.word	0x24000540
 80013e8:	40001400 	.word	0x40001400

080013ec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80013f0:	4b22      	ldr	r3, [pc, #136]	; (800147c <MX_USART1_UART_Init+0x90>)
 80013f2:	4a23      	ldr	r2, [pc, #140]	; (8001480 <MX_USART1_UART_Init+0x94>)
 80013f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80013f6:	4b21      	ldr	r3, [pc, #132]	; (800147c <MX_USART1_UART_Init+0x90>)
 80013f8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80013fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80013fe:	4b1f      	ldr	r3, [pc, #124]	; (800147c <MX_USART1_UART_Init+0x90>)
 8001400:	2200      	movs	r2, #0
 8001402:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001404:	4b1d      	ldr	r3, [pc, #116]	; (800147c <MX_USART1_UART_Init+0x90>)
 8001406:	2200      	movs	r2, #0
 8001408:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800140a:	4b1c      	ldr	r3, [pc, #112]	; (800147c <MX_USART1_UART_Init+0x90>)
 800140c:	2200      	movs	r2, #0
 800140e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001410:	4b1a      	ldr	r3, [pc, #104]	; (800147c <MX_USART1_UART_Init+0x90>)
 8001412:	220c      	movs	r2, #12
 8001414:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001416:	4b19      	ldr	r3, [pc, #100]	; (800147c <MX_USART1_UART_Init+0x90>)
 8001418:	2200      	movs	r2, #0
 800141a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800141c:	4b17      	ldr	r3, [pc, #92]	; (800147c <MX_USART1_UART_Init+0x90>)
 800141e:	2200      	movs	r2, #0
 8001420:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001422:	4b16      	ldr	r3, [pc, #88]	; (800147c <MX_USART1_UART_Init+0x90>)
 8001424:	2200      	movs	r2, #0
 8001426:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001428:	4b14      	ldr	r3, [pc, #80]	; (800147c <MX_USART1_UART_Init+0x90>)
 800142a:	2200      	movs	r2, #0
 800142c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800142e:	4b13      	ldr	r3, [pc, #76]	; (800147c <MX_USART1_UART_Init+0x90>)
 8001430:	2200      	movs	r2, #0
 8001432:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001434:	4811      	ldr	r0, [pc, #68]	; (800147c <MX_USART1_UART_Init+0x90>)
 8001436:	f005 ffbd 	bl	80073b4 <HAL_UART_Init>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001440:	f000 fa28 	bl	8001894 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001444:	2100      	movs	r1, #0
 8001446:	480d      	ldr	r0, [pc, #52]	; (800147c <MX_USART1_UART_Init+0x90>)
 8001448:	f008 fd2d 	bl	8009ea6 <HAL_UARTEx_SetTxFifoThreshold>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001452:	f000 fa1f 	bl	8001894 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001456:	2100      	movs	r1, #0
 8001458:	4808      	ldr	r0, [pc, #32]	; (800147c <MX_USART1_UART_Init+0x90>)
 800145a:	f008 fd62 	bl	8009f22 <HAL_UARTEx_SetRxFifoThreshold>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001464:	f000 fa16 	bl	8001894 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001468:	4804      	ldr	r0, [pc, #16]	; (800147c <MX_USART1_UART_Init+0x90>)
 800146a:	f008 fce3 	bl	8009e34 <HAL_UARTEx_DisableFifoMode>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d001      	beq.n	8001478 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001474:	f000 fa0e 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001478:	bf00      	nop
 800147a:	bd80      	pop	{r7, pc}
 800147c:	24000434 	.word	0x24000434
 8001480:	40011000 	.word	0x40011000

08001484 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001488:	4b22      	ldr	r3, [pc, #136]	; (8001514 <MX_USART3_UART_Init+0x90>)
 800148a:	4a23      	ldr	r2, [pc, #140]	; (8001518 <MX_USART3_UART_Init+0x94>)
 800148c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800148e:	4b21      	ldr	r3, [pc, #132]	; (8001514 <MX_USART3_UART_Init+0x90>)
 8001490:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001494:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001496:	4b1f      	ldr	r3, [pc, #124]	; (8001514 <MX_USART3_UART_Init+0x90>)
 8001498:	2200      	movs	r2, #0
 800149a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800149c:	4b1d      	ldr	r3, [pc, #116]	; (8001514 <MX_USART3_UART_Init+0x90>)
 800149e:	2200      	movs	r2, #0
 80014a0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80014a2:	4b1c      	ldr	r3, [pc, #112]	; (8001514 <MX_USART3_UART_Init+0x90>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80014a8:	4b1a      	ldr	r3, [pc, #104]	; (8001514 <MX_USART3_UART_Init+0x90>)
 80014aa:	220c      	movs	r2, #12
 80014ac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014ae:	4b19      	ldr	r3, [pc, #100]	; (8001514 <MX_USART3_UART_Init+0x90>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80014b4:	4b17      	ldr	r3, [pc, #92]	; (8001514 <MX_USART3_UART_Init+0x90>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014ba:	4b16      	ldr	r3, [pc, #88]	; (8001514 <MX_USART3_UART_Init+0x90>)
 80014bc:	2200      	movs	r2, #0
 80014be:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80014c0:	4b14      	ldr	r3, [pc, #80]	; (8001514 <MX_USART3_UART_Init+0x90>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014c6:	4b13      	ldr	r3, [pc, #76]	; (8001514 <MX_USART3_UART_Init+0x90>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80014cc:	4811      	ldr	r0, [pc, #68]	; (8001514 <MX_USART3_UART_Init+0x90>)
 80014ce:	f005 ff71 	bl	80073b4 <HAL_UART_Init>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80014d8:	f000 f9dc 	bl	8001894 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014dc:	2100      	movs	r1, #0
 80014de:	480d      	ldr	r0, [pc, #52]	; (8001514 <MX_USART3_UART_Init+0x90>)
 80014e0:	f008 fce1 	bl	8009ea6 <HAL_UARTEx_SetTxFifoThreshold>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80014ea:	f000 f9d3 	bl	8001894 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014ee:	2100      	movs	r1, #0
 80014f0:	4808      	ldr	r0, [pc, #32]	; (8001514 <MX_USART3_UART_Init+0x90>)
 80014f2:	f008 fd16 	bl	8009f22 <HAL_UARTEx_SetRxFifoThreshold>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80014fc:	f000 f9ca 	bl	8001894 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001500:	4804      	ldr	r0, [pc, #16]	; (8001514 <MX_USART3_UART_Init+0x90>)
 8001502:	f008 fc97 	bl	8009e34 <HAL_UARTEx_DisableFifoMode>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800150c:	f000 f9c2 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001510:	bf00      	nop
 8001512:	bd80      	pop	{r7, pc}
 8001514:	24000280 	.word	0x24000280
 8001518:	40004800 	.word	0x40004800

0800151c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b08e      	sub	sp, #56	; 0x38
 8001520:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001522:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001526:	2200      	movs	r2, #0
 8001528:	601a      	str	r2, [r3, #0]
 800152a:	605a      	str	r2, [r3, #4]
 800152c:	609a      	str	r2, [r3, #8]
 800152e:	60da      	str	r2, [r3, #12]
 8001530:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001532:	4bc0      	ldr	r3, [pc, #768]	; (8001834 <MX_GPIO_Init+0x318>)
 8001534:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001538:	4abe      	ldr	r2, [pc, #760]	; (8001834 <MX_GPIO_Init+0x318>)
 800153a:	f043 0310 	orr.w	r3, r3, #16
 800153e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001542:	4bbc      	ldr	r3, [pc, #752]	; (8001834 <MX_GPIO_Init+0x318>)
 8001544:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001548:	f003 0310 	and.w	r3, r3, #16
 800154c:	623b      	str	r3, [r7, #32]
 800154e:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001550:	4bb8      	ldr	r3, [pc, #736]	; (8001834 <MX_GPIO_Init+0x318>)
 8001552:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001556:	4ab7      	ldr	r2, [pc, #732]	; (8001834 <MX_GPIO_Init+0x318>)
 8001558:	f043 0304 	orr.w	r3, r3, #4
 800155c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001560:	4bb4      	ldr	r3, [pc, #720]	; (8001834 <MX_GPIO_Init+0x318>)
 8001562:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001566:	f003 0304 	and.w	r3, r3, #4
 800156a:	61fb      	str	r3, [r7, #28]
 800156c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800156e:	4bb1      	ldr	r3, [pc, #708]	; (8001834 <MX_GPIO_Init+0x318>)
 8001570:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001574:	4aaf      	ldr	r2, [pc, #700]	; (8001834 <MX_GPIO_Init+0x318>)
 8001576:	f043 0320 	orr.w	r3, r3, #32
 800157a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800157e:	4bad      	ldr	r3, [pc, #692]	; (8001834 <MX_GPIO_Init+0x318>)
 8001580:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001584:	f003 0320 	and.w	r3, r3, #32
 8001588:	61bb      	str	r3, [r7, #24]
 800158a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800158c:	4ba9      	ldr	r3, [pc, #676]	; (8001834 <MX_GPIO_Init+0x318>)
 800158e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001592:	4aa8      	ldr	r2, [pc, #672]	; (8001834 <MX_GPIO_Init+0x318>)
 8001594:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001598:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800159c:	4ba5      	ldr	r3, [pc, #660]	; (8001834 <MX_GPIO_Init+0x318>)
 800159e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80015a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015a6:	617b      	str	r3, [r7, #20]
 80015a8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015aa:	4ba2      	ldr	r3, [pc, #648]	; (8001834 <MX_GPIO_Init+0x318>)
 80015ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80015b0:	4aa0      	ldr	r2, [pc, #640]	; (8001834 <MX_GPIO_Init+0x318>)
 80015b2:	f043 0301 	orr.w	r3, r3, #1
 80015b6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80015ba:	4b9e      	ldr	r3, [pc, #632]	; (8001834 <MX_GPIO_Init+0x318>)
 80015bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80015c0:	f003 0301 	and.w	r3, r3, #1
 80015c4:	613b      	str	r3, [r7, #16]
 80015c6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015c8:	4b9a      	ldr	r3, [pc, #616]	; (8001834 <MX_GPIO_Init+0x318>)
 80015ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80015ce:	4a99      	ldr	r2, [pc, #612]	; (8001834 <MX_GPIO_Init+0x318>)
 80015d0:	f043 0302 	orr.w	r3, r3, #2
 80015d4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80015d8:	4b96      	ldr	r3, [pc, #600]	; (8001834 <MX_GPIO_Init+0x318>)
 80015da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80015de:	f003 0302 	and.w	r3, r3, #2
 80015e2:	60fb      	str	r3, [r7, #12]
 80015e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015e6:	4b93      	ldr	r3, [pc, #588]	; (8001834 <MX_GPIO_Init+0x318>)
 80015e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80015ec:	4a91      	ldr	r2, [pc, #580]	; (8001834 <MX_GPIO_Init+0x318>)
 80015ee:	f043 0308 	orr.w	r3, r3, #8
 80015f2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80015f6:	4b8f      	ldr	r3, [pc, #572]	; (8001834 <MX_GPIO_Init+0x318>)
 80015f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80015fc:	f003 0308 	and.w	r3, r3, #8
 8001600:	60bb      	str	r3, [r7, #8]
 8001602:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001604:	4b8b      	ldr	r3, [pc, #556]	; (8001834 <MX_GPIO_Init+0x318>)
 8001606:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800160a:	4a8a      	ldr	r2, [pc, #552]	; (8001834 <MX_GPIO_Init+0x318>)
 800160c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001610:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001614:	4b87      	ldr	r3, [pc, #540]	; (8001834 <MX_GPIO_Init+0x318>)
 8001616:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800161a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800161e:	607b      	str	r3, [r7, #4]
 8001620:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001622:	2200      	movs	r2, #0
 8001624:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8001628:	4883      	ldr	r0, [pc, #524]	; (8001838 <MX_GPIO_Init+0x31c>)
 800162a:	f001 fa5f 	bl	8002aec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800162e:	2200      	movs	r2, #0
 8001630:	2140      	movs	r1, #64	; 0x40
 8001632:	4882      	ldr	r0, [pc, #520]	; (800183c <MX_GPIO_Init+0x320>)
 8001634:	f001 fa5a 	bl	8002aec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4;
 8001638:	2314      	movs	r3, #20
 800163a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800163c:	2300      	movs	r3, #0
 800163e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001640:	2300      	movs	r3, #0
 8001642:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001644:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001648:	4619      	mov	r1, r3
 800164a:	487d      	ldr	r0, [pc, #500]	; (8001840 <MX_GPIO_Init+0x324>)
 800164c:	f001 f886 	bl	800275c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001650:	2308      	movs	r3, #8
 8001652:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001654:	4b7b      	ldr	r3, [pc, #492]	; (8001844 <MX_GPIO_Init+0x328>)
 8001656:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001658:	2301      	movs	r3, #1
 800165a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800165c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001660:	4619      	mov	r1, r3
 8001662:	4877      	ldr	r0, [pc, #476]	; (8001840 <MX_GPIO_Init+0x324>)
 8001664:	f001 f87a 	bl	800275c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001668:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800166c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800166e:	2300      	movs	r3, #0
 8001670:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001672:	2302      	movs	r3, #2
 8001674:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001676:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800167a:	4619      	mov	r1, r3
 800167c:	4872      	ldr	r0, [pc, #456]	; (8001848 <MX_GPIO_Init+0x32c>)
 800167e:	f001 f86d 	bl	800275c <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001682:	2380      	movs	r3, #128	; 0x80
 8001684:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001686:	2300      	movs	r3, #0
 8001688:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168a:	2300      	movs	r3, #0
 800168c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800168e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001692:	4619      	mov	r1, r3
 8001694:	486d      	ldr	r0, [pc, #436]	; (800184c <MX_GPIO_Init+0x330>)
 8001696:	f001 f861 	bl	800275c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC7 PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7|GPIO_PIN_10;
 800169a:	f240 4382 	movw	r3, #1154	; 0x482
 800169e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016a0:	2300      	movs	r3, #0
 80016a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016a4:	2301      	movs	r3, #1
 80016a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016ac:	4619      	mov	r1, r3
 80016ae:	4866      	ldr	r0, [pc, #408]	; (8001848 <MX_GPIO_Init+0x32c>)
 80016b0:	f001 f854 	bl	800275c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA13 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_13;
 80016b4:	f242 0303 	movw	r3, #8195	; 0x2003
 80016b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80016ba:	4b62      	ldr	r3, [pc, #392]	; (8001844 <MX_GPIO_Init+0x328>)
 80016bc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016be:	2301      	movs	r3, #1
 80016c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016c6:	4619      	mov	r1, r3
 80016c8:	4861      	ldr	r0, [pc, #388]	; (8001850 <MX_GPIO_Init+0x334>)
 80016ca:	f001 f847 	bl	800275c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_MDIO_Pin */
  GPIO_InitStruct.Pin = RMII_MDIO_Pin;
 80016ce:	2304      	movs	r3, #4
 80016d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d2:	2302      	movs	r3, #2
 80016d4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d6:	2300      	movs	r3, #0
 80016d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016da:	2300      	movs	r3, #0
 80016dc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80016de:	230b      	movs	r3, #11
 80016e0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_MDIO_GPIO_Port, &GPIO_InitStruct);
 80016e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016e6:	4619      	mov	r1, r3
 80016e8:	4859      	ldr	r0, [pc, #356]	; (8001850 <MX_GPIO_Init+0x334>)
 80016ea:	f001 f837 	bl	800275c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_RXD0_Pin|RMII_RXD1_Pin;
 80016ee:	2330      	movs	r3, #48	; 0x30
 80016f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f2:	2302      	movs	r3, #2
 80016f4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f6:	2300      	movs	r3, #0
 80016f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fa:	2300      	movs	r3, #0
 80016fc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80016fe:	230b      	movs	r3, #11
 8001700:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001702:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001706:	4619      	mov	r1, r3
 8001708:	484f      	ldr	r0, [pc, #316]	; (8001848 <MX_GPIO_Init+0x32c>)
 800170a:	f001 f827 	bl	800275c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800170e:	2304      	movs	r3, #4
 8001710:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001712:	4b4c      	ldr	r3, [pc, #304]	; (8001844 <MX_GPIO_Init+0x328>)
 8001714:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001716:	2301      	movs	r3, #1
 8001718:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800171a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800171e:	4619      	mov	r1, r3
 8001720:	4845      	ldr	r0, [pc, #276]	; (8001838 <MX_GPIO_Init+0x31c>)
 8001722:	f001 f81b 	bl	800275c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001726:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800172a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800172c:	2302      	movs	r3, #2
 800172e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001730:	2300      	movs	r3, #0
 8001732:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001734:	2300      	movs	r3, #0
 8001736:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001738:	230b      	movs	r3, #11
 800173a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800173c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001740:	4619      	mov	r1, r3
 8001742:	483d      	ldr	r0, [pc, #244]	; (8001838 <MX_GPIO_Init+0x31c>)
 8001744:	f001 f80a 	bl	800275c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8001748:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 800174c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800174e:	2301      	movs	r3, #1
 8001750:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001752:	2300      	movs	r3, #0
 8001754:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001756:	2300      	movs	r3, #0
 8001758:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800175a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800175e:	4619      	mov	r1, r3
 8001760:	4835      	ldr	r0, [pc, #212]	; (8001838 <MX_GPIO_Init+0x31c>)
 8001762:	f000 fffb 	bl	800275c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001766:	2340      	movs	r3, #64	; 0x40
 8001768:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800176a:	2301      	movs	r3, #1
 800176c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176e:	2300      	movs	r3, #0
 8001770:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001772:	2300      	movs	r3, #0
 8001774:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001776:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800177a:	4619      	mov	r1, r3
 800177c:	482f      	ldr	r0, [pc, #188]	; (800183c <MX_GPIO_Init+0x320>)
 800177e:	f000 ffed 	bl	800275c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001782:	2380      	movs	r3, #128	; 0x80
 8001784:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001786:	2300      	movs	r3, #0
 8001788:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800178a:	2301      	movs	r3, #1
 800178c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800178e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001792:	4619      	mov	r1, r3
 8001794:	4829      	ldr	r0, [pc, #164]	; (800183c <MX_GPIO_Init+0x320>)
 8001796:	f000 ffe1 	bl	800275c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800179a:	2308      	movs	r3, #8
 800179c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800179e:	2300      	movs	r3, #0
 80017a0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a2:	2300      	movs	r3, #0
 80017a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017aa:	4619      	mov	r1, r3
 80017ac:	4829      	ldr	r0, [pc, #164]	; (8001854 <MX_GPIO_Init+0x338>)
 80017ae:	f000 ffd5 	bl	800275c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD4 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7;
 80017b2:	23d0      	movs	r3, #208	; 0xd0
 80017b4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80017b6:	4b23      	ldr	r3, [pc, #140]	; (8001844 <MX_GPIO_Init+0x328>)
 80017b8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017ba:	2301      	movs	r3, #1
 80017bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017c2:	4619      	mov	r1, r3
 80017c4:	4823      	ldr	r0, [pc, #140]	; (8001854 <MX_GPIO_Init+0x338>)
 80017c6:	f000 ffc9 	bl	800275c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80017ca:	2320      	movs	r3, #32
 80017cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017ce:	2300      	movs	r3, #0
 80017d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017d2:	2301      	movs	r3, #1
 80017d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017da:	4619      	mov	r1, r3
 80017dc:	481d      	ldr	r0, [pc, #116]	; (8001854 <MX_GPIO_Init+0x338>)
 80017de:	f000 ffbd 	bl	800275c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80017e2:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80017e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e8:	2302      	movs	r3, #2
 80017ea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ec:	2300      	movs	r3, #0
 80017ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f0:	2300      	movs	r3, #0
 80017f2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80017f4:	230b      	movs	r3, #11
 80017f6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80017f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017fc:	4619      	mov	r1, r3
 80017fe:	480f      	ldr	r0, [pc, #60]	; (800183c <MX_GPIO_Init+0x320>)
 8001800:	f000 ffac 	bl	800275c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001804:	2200      	movs	r2, #0
 8001806:	2100      	movs	r1, #0
 8001808:	2006      	movs	r0, #6
 800180a:	f000 fd2e 	bl	800226a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800180e:	2006      	movs	r0, #6
 8001810:	f000 fd45 	bl	800229e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001814:	2200      	movs	r2, #0
 8001816:	2100      	movs	r1, #0
 8001818:	2007      	movs	r0, #7
 800181a:	f000 fd26 	bl	800226a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800181e:	2007      	movs	r0, #7
 8001820:	f000 fd3d 	bl	800229e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001824:	2200      	movs	r2, #0
 8001826:	2100      	movs	r1, #0
 8001828:	2008      	movs	r0, #8
 800182a:	f000 fd1e 	bl	800226a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800182e:	2008      	movs	r0, #8
 8001830:	e012      	b.n	8001858 <MX_GPIO_Init+0x33c>
 8001832:	bf00      	nop
 8001834:	58024400 	.word	0x58024400
 8001838:	58020400 	.word	0x58020400
 800183c:	58021800 	.word	0x58021800
 8001840:	58021000 	.word	0x58021000
 8001844:	11310000 	.word	0x11310000
 8001848:	58020800 	.word	0x58020800
 800184c:	58021400 	.word	0x58021400
 8001850:	58020000 	.word	0x58020000
 8001854:	58020c00 	.word	0x58020c00
 8001858:	f000 fd21 	bl	800229e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800185c:	2200      	movs	r2, #0
 800185e:	2100      	movs	r1, #0
 8001860:	2009      	movs	r0, #9
 8001862:	f000 fd02 	bl	800226a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001866:	2009      	movs	r0, #9
 8001868:	f000 fd19 	bl	800229e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800186c:	2200      	movs	r2, #0
 800186e:	2100      	movs	r1, #0
 8001870:	200a      	movs	r0, #10
 8001872:	f000 fcfa 	bl	800226a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001876:	200a      	movs	r0, #10
 8001878:	f000 fd11 	bl	800229e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800187c:	2200      	movs	r2, #0
 800187e:	2100      	movs	r1, #0
 8001880:	2017      	movs	r0, #23
 8001882:	f000 fcf2 	bl	800226a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001886:	2017      	movs	r0, #23
 8001888:	f000 fd09 	bl	800229e <HAL_NVIC_EnableIRQ>

}
 800188c:	bf00      	nop
 800188e:	3738      	adds	r7, #56	; 0x38
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}

08001894 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001898:	bf00      	nop
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
	...

080018a4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018aa:	4b0a      	ldr	r3, [pc, #40]	; (80018d4 <HAL_MspInit+0x30>)
 80018ac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80018b0:	4a08      	ldr	r2, [pc, #32]	; (80018d4 <HAL_MspInit+0x30>)
 80018b2:	f043 0302 	orr.w	r3, r3, #2
 80018b6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80018ba:	4b06      	ldr	r3, [pc, #24]	; (80018d4 <HAL_MspInit+0x30>)
 80018bc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80018c0:	f003 0302 	and.w	r3, r3, #2
 80018c4:	607b      	str	r3, [r7, #4]
 80018c6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018c8:	bf00      	nop
 80018ca:	370c      	adds	r7, #12
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr
 80018d4:	58024400 	.word	0x58024400

080018d8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80018d8:	b480      	push	{r7}
 80018da:	b087      	sub	sp, #28
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a2b      	ldr	r2, [pc, #172]	; (8001994 <HAL_TIM_PWM_MspInit+0xbc>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d10f      	bne.n	800190a <HAL_TIM_PWM_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80018ea:	4b2b      	ldr	r3, [pc, #172]	; (8001998 <HAL_TIM_PWM_MspInit+0xc0>)
 80018ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80018f0:	4a29      	ldr	r2, [pc, #164]	; (8001998 <HAL_TIM_PWM_MspInit+0xc0>)
 80018f2:	f043 0301 	orr.w	r3, r3, #1
 80018f6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80018fa:	4b27      	ldr	r3, [pc, #156]	; (8001998 <HAL_TIM_PWM_MspInit+0xc0>)
 80018fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001900:	f003 0301 	and.w	r3, r3, #1
 8001904:	617b      	str	r3, [r7, #20]
 8001906:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001908:	e03d      	b.n	8001986 <HAL_TIM_PWM_MspInit+0xae>
  else if(htim_pwm->Instance==TIM2)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001912:	d10f      	bne.n	8001934 <HAL_TIM_PWM_MspInit+0x5c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001914:	4b20      	ldr	r3, [pc, #128]	; (8001998 <HAL_TIM_PWM_MspInit+0xc0>)
 8001916:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800191a:	4a1f      	ldr	r2, [pc, #124]	; (8001998 <HAL_TIM_PWM_MspInit+0xc0>)
 800191c:	f043 0301 	orr.w	r3, r3, #1
 8001920:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001924:	4b1c      	ldr	r3, [pc, #112]	; (8001998 <HAL_TIM_PWM_MspInit+0xc0>)
 8001926:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800192a:	f003 0301 	and.w	r3, r3, #1
 800192e:	613b      	str	r3, [r7, #16]
 8001930:	693b      	ldr	r3, [r7, #16]
}
 8001932:	e028      	b.n	8001986 <HAL_TIM_PWM_MspInit+0xae>
  else if(htim_pwm->Instance==TIM3)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a18      	ldr	r2, [pc, #96]	; (800199c <HAL_TIM_PWM_MspInit+0xc4>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d10f      	bne.n	800195e <HAL_TIM_PWM_MspInit+0x86>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800193e:	4b16      	ldr	r3, [pc, #88]	; (8001998 <HAL_TIM_PWM_MspInit+0xc0>)
 8001940:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001944:	4a14      	ldr	r2, [pc, #80]	; (8001998 <HAL_TIM_PWM_MspInit+0xc0>)
 8001946:	f043 0302 	orr.w	r3, r3, #2
 800194a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800194e:	4b12      	ldr	r3, [pc, #72]	; (8001998 <HAL_TIM_PWM_MspInit+0xc0>)
 8001950:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001954:	f003 0302 	and.w	r3, r3, #2
 8001958:	60fb      	str	r3, [r7, #12]
 800195a:	68fb      	ldr	r3, [r7, #12]
}
 800195c:	e013      	b.n	8001986 <HAL_TIM_PWM_MspInit+0xae>
  else if(htim_pwm->Instance==TIM5)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a0f      	ldr	r2, [pc, #60]	; (80019a0 <HAL_TIM_PWM_MspInit+0xc8>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d10e      	bne.n	8001986 <HAL_TIM_PWM_MspInit+0xae>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001968:	4b0b      	ldr	r3, [pc, #44]	; (8001998 <HAL_TIM_PWM_MspInit+0xc0>)
 800196a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800196e:	4a0a      	ldr	r2, [pc, #40]	; (8001998 <HAL_TIM_PWM_MspInit+0xc0>)
 8001970:	f043 0308 	orr.w	r3, r3, #8
 8001974:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001978:	4b07      	ldr	r3, [pc, #28]	; (8001998 <HAL_TIM_PWM_MspInit+0xc0>)
 800197a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800197e:	f003 0308 	and.w	r3, r3, #8
 8001982:	60bb      	str	r3, [r7, #8]
 8001984:	68bb      	ldr	r3, [r7, #8]
}
 8001986:	bf00      	nop
 8001988:	371c      	adds	r7, #28
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	40010000 	.word	0x40010000
 8001998:	58024400 	.word	0x58024400
 800199c:	40000400 	.word	0x40000400
 80019a0:	40000c00 	.word	0x40000c00

080019a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a0e      	ldr	r2, [pc, #56]	; (80019ec <HAL_TIM_Base_MspInit+0x48>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d116      	bne.n	80019e4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80019b6:	4b0e      	ldr	r3, [pc, #56]	; (80019f0 <HAL_TIM_Base_MspInit+0x4c>)
 80019b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80019bc:	4a0c      	ldr	r2, [pc, #48]	; (80019f0 <HAL_TIM_Base_MspInit+0x4c>)
 80019be:	f043 0320 	orr.w	r3, r3, #32
 80019c2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80019c6:	4b0a      	ldr	r3, [pc, #40]	; (80019f0 <HAL_TIM_Base_MspInit+0x4c>)
 80019c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80019cc:	f003 0320 	and.w	r3, r3, #32
 80019d0:	60fb      	str	r3, [r7, #12]
 80019d2:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80019d4:	2200      	movs	r2, #0
 80019d6:	2100      	movs	r1, #0
 80019d8:	2037      	movs	r0, #55	; 0x37
 80019da:	f000 fc46 	bl	800226a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80019de:	2037      	movs	r0, #55	; 0x37
 80019e0:	f000 fc5d 	bl	800229e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80019e4:	bf00      	nop
 80019e6:	3710      	adds	r7, #16
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	40001400 	.word	0x40001400
 80019f0:	58024400 	.word	0x58024400

080019f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b08c      	sub	sp, #48	; 0x30
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fc:	f107 031c 	add.w	r3, r7, #28
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
 8001a04:	605a      	str	r2, [r3, #4]
 8001a06:	609a      	str	r2, [r3, #8]
 8001a08:	60da      	str	r2, [r3, #12]
 8001a0a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a5a      	ldr	r2, [pc, #360]	; (8001b7c <HAL_TIM_MspPostInit+0x188>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d120      	bne.n	8001a58 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a16:	4b5a      	ldr	r3, [pc, #360]	; (8001b80 <HAL_TIM_MspPostInit+0x18c>)
 8001a18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a1c:	4a58      	ldr	r2, [pc, #352]	; (8001b80 <HAL_TIM_MspPostInit+0x18c>)
 8001a1e:	f043 0310 	orr.w	r3, r3, #16
 8001a22:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001a26:	4b56      	ldr	r3, [pc, #344]	; (8001b80 <HAL_TIM_MspPostInit+0x18c>)
 8001a28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a2c:	f003 0310 	and.w	r3, r3, #16
 8001a30:	61bb      	str	r3, [r7, #24]
 8001a32:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration    
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8001a34:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001a38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3a:	2302      	movs	r3, #2
 8001a3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a42:	2300      	movs	r3, #0
 8001a44:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001a46:	2301      	movs	r3, #1
 8001a48:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a4a:	f107 031c 	add.w	r3, r7, #28
 8001a4e:	4619      	mov	r1, r3
 8001a50:	484c      	ldr	r0, [pc, #304]	; (8001b84 <HAL_TIM_MspPostInit+0x190>)
 8001a52:	f000 fe83 	bl	800275c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8001a56:	e08c      	b.n	8001b72 <HAL_TIM_MspPostInit+0x17e>
  else if(htim->Instance==TIM2)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a60:	d11f      	bne.n	8001aa2 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a62:	4b47      	ldr	r3, [pc, #284]	; (8001b80 <HAL_TIM_MspPostInit+0x18c>)
 8001a64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a68:	4a45      	ldr	r2, [pc, #276]	; (8001b80 <HAL_TIM_MspPostInit+0x18c>)
 8001a6a:	f043 0301 	orr.w	r3, r3, #1
 8001a6e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001a72:	4b43      	ldr	r3, [pc, #268]	; (8001b80 <HAL_TIM_MspPostInit+0x18c>)
 8001a74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a78:	f003 0301 	and.w	r3, r3, #1
 8001a7c:	617b      	str	r3, [r7, #20]
 8001a7e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001a80:	2320      	movs	r3, #32
 8001a82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a84:	2302      	movs	r3, #2
 8001a86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001a90:	2301      	movs	r3, #1
 8001a92:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a94:	f107 031c 	add.w	r3, r7, #28
 8001a98:	4619      	mov	r1, r3
 8001a9a:	483b      	ldr	r0, [pc, #236]	; (8001b88 <HAL_TIM_MspPostInit+0x194>)
 8001a9c:	f000 fe5e 	bl	800275c <HAL_GPIO_Init>
}
 8001aa0:	e067      	b.n	8001b72 <HAL_TIM_MspPostInit+0x17e>
  else if(htim->Instance==TIM3)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4a39      	ldr	r2, [pc, #228]	; (8001b8c <HAL_TIM_MspPostInit+0x198>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d13e      	bne.n	8001b2a <HAL_TIM_MspPostInit+0x136>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aac:	4b34      	ldr	r3, [pc, #208]	; (8001b80 <HAL_TIM_MspPostInit+0x18c>)
 8001aae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ab2:	4a33      	ldr	r2, [pc, #204]	; (8001b80 <HAL_TIM_MspPostInit+0x18c>)
 8001ab4:	f043 0301 	orr.w	r3, r3, #1
 8001ab8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001abc:	4b30      	ldr	r3, [pc, #192]	; (8001b80 <HAL_TIM_MspPostInit+0x18c>)
 8001abe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	613b      	str	r3, [r7, #16]
 8001ac8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aca:	4b2d      	ldr	r3, [pc, #180]	; (8001b80 <HAL_TIM_MspPostInit+0x18c>)
 8001acc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ad0:	4a2b      	ldr	r2, [pc, #172]	; (8001b80 <HAL_TIM_MspPostInit+0x18c>)
 8001ad2:	f043 0302 	orr.w	r3, r3, #2
 8001ad6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001ada:	4b29      	ldr	r3, [pc, #164]	; (8001b80 <HAL_TIM_MspPostInit+0x18c>)
 8001adc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ae0:	f003 0302 	and.w	r3, r3, #2
 8001ae4:	60fb      	str	r3, [r7, #12]
 8001ae6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ae8:	23c0      	movs	r3, #192	; 0xc0
 8001aea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aec:	2302      	movs	r3, #2
 8001aee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af0:	2300      	movs	r3, #0
 8001af2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af4:	2300      	movs	r3, #0
 8001af6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001af8:	2302      	movs	r3, #2
 8001afa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001afc:	f107 031c 	add.w	r3, r7, #28
 8001b00:	4619      	mov	r1, r3
 8001b02:	4821      	ldr	r0, [pc, #132]	; (8001b88 <HAL_TIM_MspPostInit+0x194>)
 8001b04:	f000 fe2a 	bl	800275c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001b08:	2302      	movs	r3, #2
 8001b0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b10:	2300      	movs	r3, #0
 8001b12:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b14:	2300      	movs	r3, #0
 8001b16:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001b18:	2302      	movs	r3, #2
 8001b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b1c:	f107 031c 	add.w	r3, r7, #28
 8001b20:	4619      	mov	r1, r3
 8001b22:	481b      	ldr	r0, [pc, #108]	; (8001b90 <HAL_TIM_MspPostInit+0x19c>)
 8001b24:	f000 fe1a 	bl	800275c <HAL_GPIO_Init>
}
 8001b28:	e023      	b.n	8001b72 <HAL_TIM_MspPostInit+0x17e>
  else if(htim->Instance==TIM5)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4a19      	ldr	r2, [pc, #100]	; (8001b94 <HAL_TIM_MspPostInit+0x1a0>)
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d11e      	bne.n	8001b72 <HAL_TIM_MspPostInit+0x17e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b34:	4b12      	ldr	r3, [pc, #72]	; (8001b80 <HAL_TIM_MspPostInit+0x18c>)
 8001b36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b3a:	4a11      	ldr	r2, [pc, #68]	; (8001b80 <HAL_TIM_MspPostInit+0x18c>)
 8001b3c:	f043 0301 	orr.w	r3, r3, #1
 8001b40:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001b44:	4b0e      	ldr	r3, [pc, #56]	; (8001b80 <HAL_TIM_MspPostInit+0x18c>)
 8001b46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b4a:	f003 0301 	and.w	r3, r3, #1
 8001b4e:	60bb      	str	r3, [r7, #8]
 8001b50:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001b52:	2308      	movs	r3, #8
 8001b54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b56:	2302      	movs	r3, #2
 8001b58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001b62:	2302      	movs	r3, #2
 8001b64:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b66:	f107 031c 	add.w	r3, r7, #28
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4806      	ldr	r0, [pc, #24]	; (8001b88 <HAL_TIM_MspPostInit+0x194>)
 8001b6e:	f000 fdf5 	bl	800275c <HAL_GPIO_Init>
}
 8001b72:	bf00      	nop
 8001b74:	3730      	adds	r7, #48	; 0x30
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	40010000 	.word	0x40010000
 8001b80:	58024400 	.word	0x58024400
 8001b84:	58021000 	.word	0x58021000
 8001b88:	58020000 	.word	0x58020000
 8001b8c:	40000400 	.word	0x40000400
 8001b90:	58020400 	.word	0x58020400
 8001b94:	40000c00 	.word	0x40000c00

08001b98 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b08c      	sub	sp, #48	; 0x30
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba0:	f107 031c 	add.w	r3, r7, #28
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	601a      	str	r2, [r3, #0]
 8001ba8:	605a      	str	r2, [r3, #4]
 8001baa:	609a      	str	r2, [r3, #8]
 8001bac:	60da      	str	r2, [r3, #12]
 8001bae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a41      	ldr	r2, [pc, #260]	; (8001cbc <HAL_UART_MspInit+0x124>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d13f      	bne.n	8001c3a <HAL_UART_MspInit+0xa2>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001bba:	4b41      	ldr	r3, [pc, #260]	; (8001cc0 <HAL_UART_MspInit+0x128>)
 8001bbc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001bc0:	4a3f      	ldr	r2, [pc, #252]	; (8001cc0 <HAL_UART_MspInit+0x128>)
 8001bc2:	f043 0310 	orr.w	r3, r3, #16
 8001bc6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001bca:	4b3d      	ldr	r3, [pc, #244]	; (8001cc0 <HAL_UART_MspInit+0x128>)
 8001bcc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001bd0:	f003 0310 	and.w	r3, r3, #16
 8001bd4:	61bb      	str	r3, [r7, #24]
 8001bd6:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bd8:	4b39      	ldr	r3, [pc, #228]	; (8001cc0 <HAL_UART_MspInit+0x128>)
 8001bda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001bde:	4a38      	ldr	r2, [pc, #224]	; (8001cc0 <HAL_UART_MspInit+0x128>)
 8001be0:	f043 0302 	orr.w	r3, r3, #2
 8001be4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001be8:	4b35      	ldr	r3, [pc, #212]	; (8001cc0 <HAL_UART_MspInit+0x128>)
 8001bea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001bee:	f003 0302 	and.w	r3, r3, #2
 8001bf2:	617b      	str	r3, [r7, #20]
 8001bf4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration    
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001bf6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001bfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bfc:	2302      	movs	r3, #2
 8001bfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c00:	2300      	movs	r3, #0
 8001c02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c04:	2300      	movs	r3, #0
 8001c06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001c08:	2304      	movs	r3, #4
 8001c0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c0c:	f107 031c 	add.w	r3, r7, #28
 8001c10:	4619      	mov	r1, r3
 8001c12:	482c      	ldr	r0, [pc, #176]	; (8001cc4 <HAL_UART_MspInit+0x12c>)
 8001c14:	f000 fda2 	bl	800275c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c18:	2340      	movs	r3, #64	; 0x40
 8001c1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c20:	2300      	movs	r3, #0
 8001c22:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c24:	2300      	movs	r3, #0
 8001c26:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c28:	2307      	movs	r3, #7
 8001c2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c2c:	f107 031c 	add.w	r3, r7, #28
 8001c30:	4619      	mov	r1, r3
 8001c32:	4824      	ldr	r0, [pc, #144]	; (8001cc4 <HAL_UART_MspInit+0x12c>)
 8001c34:	f000 fd92 	bl	800275c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001c38:	e03b      	b.n	8001cb2 <HAL_UART_MspInit+0x11a>
  else if(huart->Instance==USART3)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4a22      	ldr	r2, [pc, #136]	; (8001cc8 <HAL_UART_MspInit+0x130>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d136      	bne.n	8001cb2 <HAL_UART_MspInit+0x11a>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001c44:	4b1e      	ldr	r3, [pc, #120]	; (8001cc0 <HAL_UART_MspInit+0x128>)
 8001c46:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001c4a:	4a1d      	ldr	r2, [pc, #116]	; (8001cc0 <HAL_UART_MspInit+0x128>)
 8001c4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c50:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001c54:	4b1a      	ldr	r3, [pc, #104]	; (8001cc0 <HAL_UART_MspInit+0x128>)
 8001c56:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001c5a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c5e:	613b      	str	r3, [r7, #16]
 8001c60:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c62:	4b17      	ldr	r3, [pc, #92]	; (8001cc0 <HAL_UART_MspInit+0x128>)
 8001c64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c68:	4a15      	ldr	r2, [pc, #84]	; (8001cc0 <HAL_UART_MspInit+0x128>)
 8001c6a:	f043 0308 	orr.w	r3, r3, #8
 8001c6e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001c72:	4b13      	ldr	r3, [pc, #76]	; (8001cc0 <HAL_UART_MspInit+0x128>)
 8001c74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c78:	f003 0308 	and.w	r3, r3, #8
 8001c7c:	60fb      	str	r3, [r7, #12]
 8001c7e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001c80:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001c84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c86:	2302      	movs	r3, #2
 8001c88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c92:	2307      	movs	r3, #7
 8001c94:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c96:	f107 031c 	add.w	r3, r7, #28
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	480b      	ldr	r0, [pc, #44]	; (8001ccc <HAL_UART_MspInit+0x134>)
 8001c9e:	f000 fd5d 	bl	800275c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	2027      	movs	r0, #39	; 0x27
 8001ca8:	f000 fadf 	bl	800226a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001cac:	2027      	movs	r0, #39	; 0x27
 8001cae:	f000 faf6 	bl	800229e <HAL_NVIC_EnableIRQ>
}
 8001cb2:	bf00      	nop
 8001cb4:	3730      	adds	r7, #48	; 0x30
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	40011000 	.word	0x40011000
 8001cc0:	58024400 	.word	0x58024400
 8001cc4:	58020400 	.word	0x58020400
 8001cc8:	40004800 	.word	0x40004800
 8001ccc:	58020c00 	.word	0x58020c00

08001cd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001cd4:	bf00      	nop
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr

08001cde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cde:	b480      	push	{r7}
 8001ce0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ce2:	e7fe      	b.n	8001ce2 <HardFault_Handler+0x4>

08001ce4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ce8:	e7fe      	b.n	8001ce8 <MemManage_Handler+0x4>

08001cea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cea:	b480      	push	{r7}
 8001cec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cee:	e7fe      	b.n	8001cee <BusFault_Handler+0x4>

08001cf0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cf4:	e7fe      	b.n	8001cf4 <UsageFault_Handler+0x4>

08001cf6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cf6:	b480      	push	{r7}
 8001cf8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cfa:	bf00      	nop
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr

08001d04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d08:	bf00      	nop
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr

08001d12 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d12:	b480      	push	{r7}
 8001d14:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d16:	bf00      	nop
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr

08001d20 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d24:	f000 f978 	bl	8002018 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d28:	bf00      	nop
 8001d2a:	bd80      	pop	{r7, pc}

08001d2c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001d30:	2001      	movs	r0, #1
 8001d32:	f000 fef4 	bl	8002b1e <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001d36:	bf00      	nop
 8001d38:	bd80      	pop	{r7, pc}

08001d3a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001d3a:	b580      	push	{r7, lr}
 8001d3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001d3e:	2002      	movs	r0, #2
 8001d40:	f000 feed 	bl	8002b1e <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001d44:	bf00      	nop
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8001d4c:	2004      	movs	r0, #4
 8001d4e:	f000 fee6 	bl	8002b1e <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001d52:	bf00      	nop
 8001d54:	bd80      	pop	{r7, pc}

08001d56 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001d56:	b580      	push	{r7, lr}
 8001d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001d5a:	2008      	movs	r0, #8
 8001d5c:	f000 fedf 	bl	8002b1e <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001d60:	bf00      	nop
 8001d62:	bd80      	pop	{r7, pc}

08001d64 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001d68:	2010      	movs	r0, #16
 8001d6a:	f000 fed8 	bl	8002b1e <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001d6e:	bf00      	nop
 8001d70:	bd80      	pop	{r7, pc}

08001d72 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001d72:	b580      	push	{r7, lr}
 8001d74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001d76:	2040      	movs	r0, #64	; 0x40
 8001d78:	f000 fed1 	bl	8002b1e <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001d7c:	2080      	movs	r0, #128	; 0x80
 8001d7e:	f000 fece 	bl	8002b1e <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001d82:	bf00      	nop
 8001d84:	bd80      	pop	{r7, pc}
	...

08001d88 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001d8c:	4802      	ldr	r0, [pc, #8]	; (8001d98 <USART3_IRQHandler+0x10>)
 8001d8e:	f005 fb61 	bl	8007454 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001d92:	bf00      	nop
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	24000280 	.word	0x24000280

08001d9c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001da0:	4802      	ldr	r0, [pc, #8]	; (8001dac <TIM7_IRQHandler+0x10>)
 8001da2:	f004 fbf5 	bl	8006590 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001da6:	bf00      	nop
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	24000540 	.word	0x24000540

08001db0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001db4:	4802      	ldr	r0, [pc, #8]	; (8001dc0 <OTG_FS_IRQHandler+0x10>)
 8001db6:	f001 f823 	bl	8002e00 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001dba:	bf00      	nop
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	24001a48 	.word	0x24001a48

08001dc4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001dcc:	4b11      	ldr	r3, [pc, #68]	; (8001e14 <_sbrk+0x50>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d102      	bne.n	8001dda <_sbrk+0x16>
		heap_end = &end;
 8001dd4:	4b0f      	ldr	r3, [pc, #60]	; (8001e14 <_sbrk+0x50>)
 8001dd6:	4a10      	ldr	r2, [pc, #64]	; (8001e18 <_sbrk+0x54>)
 8001dd8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001dda:	4b0e      	ldr	r3, [pc, #56]	; (8001e14 <_sbrk+0x50>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001de0:	4b0c      	ldr	r3, [pc, #48]	; (8001e14 <_sbrk+0x50>)
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	4413      	add	r3, r2
 8001de8:	466a      	mov	r2, sp
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d907      	bls.n	8001dfe <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001dee:	f00b fcd7 	bl	800d7a0 <__errno>
 8001df2:	4602      	mov	r2, r0
 8001df4:	230c      	movs	r3, #12
 8001df6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001df8:	f04f 33ff 	mov.w	r3, #4294967295
 8001dfc:	e006      	b.n	8001e0c <_sbrk+0x48>
	}

	heap_end += incr;
 8001dfe:	4b05      	ldr	r3, [pc, #20]	; (8001e14 <_sbrk+0x50>)
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	4413      	add	r3, r2
 8001e06:	4a03      	ldr	r2, [pc, #12]	; (8001e14 <_sbrk+0x50>)
 8001e08:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3710      	adds	r7, #16
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	24000270 	.word	0x24000270
 8001e18:	24001e58 	.word	0x24001e58

08001e1c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001e20:	4b29      	ldr	r3, [pc, #164]	; (8001ec8 <SystemInit+0xac>)
 8001e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e26:	4a28      	ldr	r2, [pc, #160]	; (8001ec8 <SystemInit+0xac>)
 8001e28:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e2c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001e30:	4b26      	ldr	r3, [pc, #152]	; (8001ecc <SystemInit+0xb0>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a25      	ldr	r2, [pc, #148]	; (8001ecc <SystemInit+0xb0>)
 8001e36:	f043 0301 	orr.w	r3, r3, #1
 8001e3a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001e3c:	4b23      	ldr	r3, [pc, #140]	; (8001ecc <SystemInit+0xb0>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001e42:	4b22      	ldr	r3, [pc, #136]	; (8001ecc <SystemInit+0xb0>)
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	4921      	ldr	r1, [pc, #132]	; (8001ecc <SystemInit+0xb0>)
 8001e48:	4b21      	ldr	r3, [pc, #132]	; (8001ed0 <SystemInit+0xb4>)
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	600b      	str	r3, [r1, #0]

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001e4e:	4b1f      	ldr	r3, [pc, #124]	; (8001ecc <SystemInit+0xb0>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001e54:	4b1d      	ldr	r3, [pc, #116]	; (8001ecc <SystemInit+0xb0>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001e5a:	4b1c      	ldr	r3, [pc, #112]	; (8001ecc <SystemInit+0xb0>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 8001e60:	4b1a      	ldr	r3, [pc, #104]	; (8001ecc <SystemInit+0xb0>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 8001e66:	4b19      	ldr	r3, [pc, #100]	; (8001ecc <SystemInit+0xb0>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 8001e6c:	4b17      	ldr	r3, [pc, #92]	; (8001ecc <SystemInit+0xb0>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001e72:	4b16      	ldr	r3, [pc, #88]	; (8001ecc <SystemInit+0xb0>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 8001e78:	4b14      	ldr	r3, [pc, #80]	; (8001ecc <SystemInit+0xb0>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001e7e:	4b13      	ldr	r3, [pc, #76]	; (8001ecc <SystemInit+0xb0>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 8001e84:	4b11      	ldr	r3, [pc, #68]	; (8001ecc <SystemInit+0xb0>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001e8a:	4b10      	ldr	r3, [pc, #64]	; (8001ecc <SystemInit+0xb0>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001e90:	4b0e      	ldr	r3, [pc, #56]	; (8001ecc <SystemInit+0xb0>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a0d      	ldr	r2, [pc, #52]	; (8001ecc <SystemInit+0xb0>)
 8001e96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e9a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001e9c:	4b0b      	ldr	r3, [pc, #44]	; (8001ecc <SystemInit+0xb0>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001ea2:	4b0c      	ldr	r3, [pc, #48]	; (8001ed4 <SystemInit+0xb8>)
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	4b0c      	ldr	r3, [pc, #48]	; (8001ed8 <SystemInit+0xbc>)
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001eae:	d202      	bcs.n	8001eb6 <SystemInit+0x9a>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001eb0:	4b0a      	ldr	r3, [pc, #40]	; (8001edc <SystemInit+0xc0>)
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001eb6:	4b04      	ldr	r3, [pc, #16]	; (8001ec8 <SystemInit+0xac>)
 8001eb8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ebc:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8001ebe:	bf00      	nop
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr
 8001ec8:	e000ed00 	.word	0xe000ed00
 8001ecc:	58024400 	.word	0x58024400
 8001ed0:	eaf6ed7f 	.word	0xeaf6ed7f
 8001ed4:	5c001000 	.word	0x5c001000
 8001ed8:	ffff0000 	.word	0xffff0000
 8001edc:	51008108 	.word	0x51008108

08001ee0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001ee0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f18 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001ee4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001ee6:	e003      	b.n	8001ef0 <LoopCopyDataInit>

08001ee8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001ee8:	4b0c      	ldr	r3, [pc, #48]	; (8001f1c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001eea:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001eec:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001eee:	3104      	adds	r1, #4

08001ef0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001ef0:	480b      	ldr	r0, [pc, #44]	; (8001f20 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001ef2:	4b0c      	ldr	r3, [pc, #48]	; (8001f24 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001ef4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001ef6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001ef8:	d3f6      	bcc.n	8001ee8 <CopyDataInit>
  ldr  r2, =_sbss
 8001efa:	4a0b      	ldr	r2, [pc, #44]	; (8001f28 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001efc:	e002      	b.n	8001f04 <LoopFillZerobss>

08001efe <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001efe:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001f00:	f842 3b04 	str.w	r3, [r2], #4

08001f04 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001f04:	4b09      	ldr	r3, [pc, #36]	; (8001f2c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001f06:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001f08:	d3f9      	bcc.n	8001efe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001f0a:	f7ff ff87 	bl	8001e1c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f0e:	f00b fc4d 	bl	800d7ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f12:	f7fe fe97 	bl	8000c44 <main>
  bx  lr    
 8001f16:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f18:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 8001f1c:	0800db64 	.word	0x0800db64
  ldr  r0, =_sdata
 8001f20:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 8001f24:	240001ec 	.word	0x240001ec
  ldr  r2, =_sbss
 8001f28:	240001f0 	.word	0x240001f0
  ldr  r3, = _ebss
 8001f2c:	24001e54 	.word	0x24001e54

08001f30 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f30:	e7fe      	b.n	8001f30 <ADC3_IRQHandler>
	...

08001f34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f3a:	2003      	movs	r0, #3
 8001f3c:	f000 f98a 	bl	8002254 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001f40:	f002 fdba 	bl	8004ab8 <HAL_RCC_GetSysClockFreq>
 8001f44:	4601      	mov	r1, r0
 8001f46:	4b15      	ldr	r3, [pc, #84]	; (8001f9c <HAL_Init+0x68>)
 8001f48:	699b      	ldr	r3, [r3, #24]
 8001f4a:	0a1b      	lsrs	r3, r3, #8
 8001f4c:	f003 030f 	and.w	r3, r3, #15
 8001f50:	4a13      	ldr	r2, [pc, #76]	; (8001fa0 <HAL_Init+0x6c>)
 8001f52:	5cd3      	ldrb	r3, [r2, r3]
 8001f54:	f003 031f 	and.w	r3, r3, #31
 8001f58:	fa21 f303 	lsr.w	r3, r1, r3
 8001f5c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001f5e:	4b0f      	ldr	r3, [pc, #60]	; (8001f9c <HAL_Init+0x68>)
 8001f60:	699b      	ldr	r3, [r3, #24]
 8001f62:	f003 030f 	and.w	r3, r3, #15
 8001f66:	4a0e      	ldr	r2, [pc, #56]	; (8001fa0 <HAL_Init+0x6c>)
 8001f68:	5cd3      	ldrb	r3, [r2, r3]
 8001f6a:	f003 031f 	and.w	r3, r3, #31
 8001f6e:	687a      	ldr	r2, [r7, #4]
 8001f70:	fa22 f303 	lsr.w	r3, r2, r3
 8001f74:	4a0b      	ldr	r2, [pc, #44]	; (8001fa4 <HAL_Init+0x70>)
 8001f76:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001f78:	4a0b      	ldr	r2, [pc, #44]	; (8001fa8 <HAL_Init+0x74>)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f7e:	2000      	movs	r0, #0
 8001f80:	f000 f814 	bl	8001fac <HAL_InitTick>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e002      	b.n	8001f94 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001f8e:	f7ff fc89 	bl	80018a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f92:	2300      	movs	r3, #0
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3708      	adds	r7, #8
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	58024400 	.word	0x58024400
 8001fa0:	0800db1c 	.word	0x0800db1c
 8001fa4:	2400000c 	.word	0x2400000c
 8001fa8:	24000008 	.word	0x24000008

08001fac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001fb4:	4b15      	ldr	r3, [pc, #84]	; (800200c <HAL_InitTick+0x60>)
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d101      	bne.n	8001fc0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	e021      	b.n	8002004 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001fc0:	4b13      	ldr	r3, [pc, #76]	; (8002010 <HAL_InitTick+0x64>)
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	4b11      	ldr	r3, [pc, #68]	; (800200c <HAL_InitTick+0x60>)
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	4619      	mov	r1, r3
 8001fca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fce:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f000 f96f 	bl	80022ba <HAL_SYSTICK_Config>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d001      	beq.n	8001fe6 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e00e      	b.n	8002004 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2b0f      	cmp	r3, #15
 8001fea:	d80a      	bhi.n	8002002 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fec:	2200      	movs	r2, #0
 8001fee:	6879      	ldr	r1, [r7, #4]
 8001ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ff4:	f000 f939 	bl	800226a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ff8:	4a06      	ldr	r2, [pc, #24]	; (8002014 <HAL_InitTick+0x68>)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ffe:	2300      	movs	r3, #0
 8002000:	e000      	b.n	8002004 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
}
 8002004:	4618      	mov	r0, r3
 8002006:	3708      	adds	r7, #8
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	24000014 	.word	0x24000014
 8002010:	24000008 	.word	0x24000008
 8002014:	24000010 	.word	0x24000010

08002018 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800201c:	4b06      	ldr	r3, [pc, #24]	; (8002038 <HAL_IncTick+0x20>)
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	461a      	mov	r2, r3
 8002022:	4b06      	ldr	r3, [pc, #24]	; (800203c <HAL_IncTick+0x24>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4413      	add	r3, r2
 8002028:	4a04      	ldr	r2, [pc, #16]	; (800203c <HAL_IncTick+0x24>)
 800202a:	6013      	str	r3, [r2, #0]
}
 800202c:	bf00      	nop
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
 8002036:	bf00      	nop
 8002038:	24000014 	.word	0x24000014
 800203c:	24000580 	.word	0x24000580

08002040 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  return uwTick;
 8002044:	4b03      	ldr	r3, [pc, #12]	; (8002054 <HAL_GetTick+0x14>)
 8002046:	681b      	ldr	r3, [r3, #0]
}
 8002048:	4618      	mov	r0, r3
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	24000580 	.word	0x24000580

08002058 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002060:	f7ff ffee 	bl	8002040 <HAL_GetTick>
 8002064:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002070:	d005      	beq.n	800207e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002072:	4b09      	ldr	r3, [pc, #36]	; (8002098 <HAL_Delay+0x40>)
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	461a      	mov	r2, r3
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	4413      	add	r3, r2
 800207c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800207e:	bf00      	nop
 8002080:	f7ff ffde 	bl	8002040 <HAL_GetTick>
 8002084:	4602      	mov	r2, r0
 8002086:	68bb      	ldr	r3, [r7, #8]
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	68fa      	ldr	r2, [r7, #12]
 800208c:	429a      	cmp	r2, r3
 800208e:	d8f7      	bhi.n	8002080 <HAL_Delay+0x28>
  {
  }
}
 8002090:	bf00      	nop
 8002092:	3710      	adds	r7, #16
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	24000014 	.word	0x24000014

0800209c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80020a0:	4b03      	ldr	r3, [pc, #12]	; (80020b0 <HAL_GetREVID+0x14>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	0c1b      	lsrs	r3, r3, #16
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr
 80020b0:	5c001000 	.word	0x5c001000

080020b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b085      	sub	sp, #20
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f003 0307 	and.w	r3, r3, #7
 80020c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020c4:	4b0b      	ldr	r3, [pc, #44]	; (80020f4 <__NVIC_SetPriorityGrouping+0x40>)
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020ca:	68ba      	ldr	r2, [r7, #8]
 80020cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020d0:	4013      	ands	r3, r2
 80020d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80020dc:	4b06      	ldr	r3, [pc, #24]	; (80020f8 <__NVIC_SetPriorityGrouping+0x44>)
 80020de:	4313      	orrs	r3, r2
 80020e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020e2:	4a04      	ldr	r2, [pc, #16]	; (80020f4 <__NVIC_SetPriorityGrouping+0x40>)
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	60d3      	str	r3, [r2, #12]
}
 80020e8:	bf00      	nop
 80020ea:	3714      	adds	r7, #20
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr
 80020f4:	e000ed00 	.word	0xe000ed00
 80020f8:	05fa0000 	.word	0x05fa0000

080020fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002100:	4b04      	ldr	r3, [pc, #16]	; (8002114 <__NVIC_GetPriorityGrouping+0x18>)
 8002102:	68db      	ldr	r3, [r3, #12]
 8002104:	0a1b      	lsrs	r3, r3, #8
 8002106:	f003 0307 	and.w	r3, r3, #7
}
 800210a:	4618      	mov	r0, r3
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr
 8002114:	e000ed00 	.word	0xe000ed00

08002118 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	4603      	mov	r3, r0
 8002120:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002122:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002126:	2b00      	cmp	r3, #0
 8002128:	db0b      	blt.n	8002142 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800212a:	88fb      	ldrh	r3, [r7, #6]
 800212c:	f003 021f 	and.w	r2, r3, #31
 8002130:	4907      	ldr	r1, [pc, #28]	; (8002150 <__NVIC_EnableIRQ+0x38>)
 8002132:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002136:	095b      	lsrs	r3, r3, #5
 8002138:	2001      	movs	r0, #1
 800213a:	fa00 f202 	lsl.w	r2, r0, r2
 800213e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002142:	bf00      	nop
 8002144:	370c      	adds	r7, #12
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr
 800214e:	bf00      	nop
 8002150:	e000e100 	.word	0xe000e100

08002154 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	4603      	mov	r3, r0
 800215c:	6039      	str	r1, [r7, #0]
 800215e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002160:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002164:	2b00      	cmp	r3, #0
 8002166:	db0a      	blt.n	800217e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	b2da      	uxtb	r2, r3
 800216c:	490c      	ldr	r1, [pc, #48]	; (80021a0 <__NVIC_SetPriority+0x4c>)
 800216e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002172:	0112      	lsls	r2, r2, #4
 8002174:	b2d2      	uxtb	r2, r2
 8002176:	440b      	add	r3, r1
 8002178:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800217c:	e00a      	b.n	8002194 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	b2da      	uxtb	r2, r3
 8002182:	4908      	ldr	r1, [pc, #32]	; (80021a4 <__NVIC_SetPriority+0x50>)
 8002184:	88fb      	ldrh	r3, [r7, #6]
 8002186:	f003 030f 	and.w	r3, r3, #15
 800218a:	3b04      	subs	r3, #4
 800218c:	0112      	lsls	r2, r2, #4
 800218e:	b2d2      	uxtb	r2, r2
 8002190:	440b      	add	r3, r1
 8002192:	761a      	strb	r2, [r3, #24]
}
 8002194:	bf00      	nop
 8002196:	370c      	adds	r7, #12
 8002198:	46bd      	mov	sp, r7
 800219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219e:	4770      	bx	lr
 80021a0:	e000e100 	.word	0xe000e100
 80021a4:	e000ed00 	.word	0xe000ed00

080021a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b089      	sub	sp, #36	; 0x24
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	60f8      	str	r0, [r7, #12]
 80021b0:	60b9      	str	r1, [r7, #8]
 80021b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	f003 0307 	and.w	r3, r3, #7
 80021ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021bc:	69fb      	ldr	r3, [r7, #28]
 80021be:	f1c3 0307 	rsb	r3, r3, #7
 80021c2:	2b04      	cmp	r3, #4
 80021c4:	bf28      	it	cs
 80021c6:	2304      	movcs	r3, #4
 80021c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	3304      	adds	r3, #4
 80021ce:	2b06      	cmp	r3, #6
 80021d0:	d902      	bls.n	80021d8 <NVIC_EncodePriority+0x30>
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	3b03      	subs	r3, #3
 80021d6:	e000      	b.n	80021da <NVIC_EncodePriority+0x32>
 80021d8:	2300      	movs	r3, #0
 80021da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021dc:	f04f 32ff 	mov.w	r2, #4294967295
 80021e0:	69bb      	ldr	r3, [r7, #24]
 80021e2:	fa02 f303 	lsl.w	r3, r2, r3
 80021e6:	43da      	mvns	r2, r3
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	401a      	ands	r2, r3
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021f0:	f04f 31ff 	mov.w	r1, #4294967295
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	fa01 f303 	lsl.w	r3, r1, r3
 80021fa:	43d9      	mvns	r1, r3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002200:	4313      	orrs	r3, r2
         );
}
 8002202:	4618      	mov	r0, r3
 8002204:	3724      	adds	r7, #36	; 0x24
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr
	...

08002210 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	3b01      	subs	r3, #1
 800221c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002220:	d301      	bcc.n	8002226 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002222:	2301      	movs	r3, #1
 8002224:	e00f      	b.n	8002246 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002226:	4a0a      	ldr	r2, [pc, #40]	; (8002250 <SysTick_Config+0x40>)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	3b01      	subs	r3, #1
 800222c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800222e:	210f      	movs	r1, #15
 8002230:	f04f 30ff 	mov.w	r0, #4294967295
 8002234:	f7ff ff8e 	bl	8002154 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002238:	4b05      	ldr	r3, [pc, #20]	; (8002250 <SysTick_Config+0x40>)
 800223a:	2200      	movs	r2, #0
 800223c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800223e:	4b04      	ldr	r3, [pc, #16]	; (8002250 <SysTick_Config+0x40>)
 8002240:	2207      	movs	r2, #7
 8002242:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002244:	2300      	movs	r3, #0
}
 8002246:	4618      	mov	r0, r3
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	e000e010 	.word	0xe000e010

08002254 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f7ff ff29 	bl	80020b4 <__NVIC_SetPriorityGrouping>
}
 8002262:	bf00      	nop
 8002264:	3708      	adds	r7, #8
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}

0800226a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800226a:	b580      	push	{r7, lr}
 800226c:	b086      	sub	sp, #24
 800226e:	af00      	add	r7, sp, #0
 8002270:	4603      	mov	r3, r0
 8002272:	60b9      	str	r1, [r7, #8]
 8002274:	607a      	str	r2, [r7, #4]
 8002276:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002278:	f7ff ff40 	bl	80020fc <__NVIC_GetPriorityGrouping>
 800227c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	68b9      	ldr	r1, [r7, #8]
 8002282:	6978      	ldr	r0, [r7, #20]
 8002284:	f7ff ff90 	bl	80021a8 <NVIC_EncodePriority>
 8002288:	4602      	mov	r2, r0
 800228a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800228e:	4611      	mov	r1, r2
 8002290:	4618      	mov	r0, r3
 8002292:	f7ff ff5f 	bl	8002154 <__NVIC_SetPriority>
}
 8002296:	bf00      	nop
 8002298:	3718      	adds	r7, #24
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}

0800229e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800229e:	b580      	push	{r7, lr}
 80022a0:	b082      	sub	sp, #8
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	4603      	mov	r3, r0
 80022a6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80022ac:	4618      	mov	r0, r3
 80022ae:	f7ff ff33 	bl	8002118 <__NVIC_EnableIRQ>
}
 80022b2:	bf00      	nop
 80022b4:	3708      	adds	r7, #8
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}

080022ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022ba:	b580      	push	{r7, lr}
 80022bc:	b082      	sub	sp, #8
 80022be:	af00      	add	r7, sp, #0
 80022c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f7ff ffa4 	bl	8002210 <SysTick_Config>
 80022c8:	4603      	mov	r3, r0
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3708      	adds	r7, #8
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
	...

080022d4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d101      	bne.n	80022e6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e205      	b.n	80026f2 <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	2b02      	cmp	r3, #2
 80022f0:	d004      	beq.n	80022fc <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2280      	movs	r2, #128	; 0x80
 80022f6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e1fa      	b.n	80026f2 <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a8c      	ldr	r2, [pc, #560]	; (8002534 <HAL_DMA_Abort_IT+0x260>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d04a      	beq.n	800239c <HAL_DMA_Abort_IT+0xc8>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a8b      	ldr	r2, [pc, #556]	; (8002538 <HAL_DMA_Abort_IT+0x264>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d045      	beq.n	800239c <HAL_DMA_Abort_IT+0xc8>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a89      	ldr	r2, [pc, #548]	; (800253c <HAL_DMA_Abort_IT+0x268>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d040      	beq.n	800239c <HAL_DMA_Abort_IT+0xc8>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a88      	ldr	r2, [pc, #544]	; (8002540 <HAL_DMA_Abort_IT+0x26c>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d03b      	beq.n	800239c <HAL_DMA_Abort_IT+0xc8>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a86      	ldr	r2, [pc, #536]	; (8002544 <HAL_DMA_Abort_IT+0x270>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d036      	beq.n	800239c <HAL_DMA_Abort_IT+0xc8>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a85      	ldr	r2, [pc, #532]	; (8002548 <HAL_DMA_Abort_IT+0x274>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d031      	beq.n	800239c <HAL_DMA_Abort_IT+0xc8>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a83      	ldr	r2, [pc, #524]	; (800254c <HAL_DMA_Abort_IT+0x278>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d02c      	beq.n	800239c <HAL_DMA_Abort_IT+0xc8>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a82      	ldr	r2, [pc, #520]	; (8002550 <HAL_DMA_Abort_IT+0x27c>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d027      	beq.n	800239c <HAL_DMA_Abort_IT+0xc8>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a80      	ldr	r2, [pc, #512]	; (8002554 <HAL_DMA_Abort_IT+0x280>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d022      	beq.n	800239c <HAL_DMA_Abort_IT+0xc8>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4a7f      	ldr	r2, [pc, #508]	; (8002558 <HAL_DMA_Abort_IT+0x284>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d01d      	beq.n	800239c <HAL_DMA_Abort_IT+0xc8>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a7d      	ldr	r2, [pc, #500]	; (800255c <HAL_DMA_Abort_IT+0x288>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d018      	beq.n	800239c <HAL_DMA_Abort_IT+0xc8>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a7c      	ldr	r2, [pc, #496]	; (8002560 <HAL_DMA_Abort_IT+0x28c>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d013      	beq.n	800239c <HAL_DMA_Abort_IT+0xc8>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a7a      	ldr	r2, [pc, #488]	; (8002564 <HAL_DMA_Abort_IT+0x290>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d00e      	beq.n	800239c <HAL_DMA_Abort_IT+0xc8>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a79      	ldr	r2, [pc, #484]	; (8002568 <HAL_DMA_Abort_IT+0x294>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d009      	beq.n	800239c <HAL_DMA_Abort_IT+0xc8>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a77      	ldr	r2, [pc, #476]	; (800256c <HAL_DMA_Abort_IT+0x298>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d004      	beq.n	800239c <HAL_DMA_Abort_IT+0xc8>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a76      	ldr	r2, [pc, #472]	; (8002570 <HAL_DMA_Abort_IT+0x29c>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d101      	bne.n	80023a0 <HAL_DMA_Abort_IT+0xcc>
 800239c:	2301      	movs	r3, #1
 800239e:	e000      	b.n	80023a2 <HAL_DMA_Abort_IT+0xce>
 80023a0:	2300      	movs	r3, #0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d065      	beq.n	8002472 <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2204      	movs	r2, #4
 80023aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a60      	ldr	r2, [pc, #384]	; (8002534 <HAL_DMA_Abort_IT+0x260>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d04a      	beq.n	800244e <HAL_DMA_Abort_IT+0x17a>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a5e      	ldr	r2, [pc, #376]	; (8002538 <HAL_DMA_Abort_IT+0x264>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d045      	beq.n	800244e <HAL_DMA_Abort_IT+0x17a>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a5d      	ldr	r2, [pc, #372]	; (800253c <HAL_DMA_Abort_IT+0x268>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d040      	beq.n	800244e <HAL_DMA_Abort_IT+0x17a>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a5b      	ldr	r2, [pc, #364]	; (8002540 <HAL_DMA_Abort_IT+0x26c>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d03b      	beq.n	800244e <HAL_DMA_Abort_IT+0x17a>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a5a      	ldr	r2, [pc, #360]	; (8002544 <HAL_DMA_Abort_IT+0x270>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d036      	beq.n	800244e <HAL_DMA_Abort_IT+0x17a>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a58      	ldr	r2, [pc, #352]	; (8002548 <HAL_DMA_Abort_IT+0x274>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d031      	beq.n	800244e <HAL_DMA_Abort_IT+0x17a>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a57      	ldr	r2, [pc, #348]	; (800254c <HAL_DMA_Abort_IT+0x278>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d02c      	beq.n	800244e <HAL_DMA_Abort_IT+0x17a>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a55      	ldr	r2, [pc, #340]	; (8002550 <HAL_DMA_Abort_IT+0x27c>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d027      	beq.n	800244e <HAL_DMA_Abort_IT+0x17a>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a54      	ldr	r2, [pc, #336]	; (8002554 <HAL_DMA_Abort_IT+0x280>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d022      	beq.n	800244e <HAL_DMA_Abort_IT+0x17a>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a52      	ldr	r2, [pc, #328]	; (8002558 <HAL_DMA_Abort_IT+0x284>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d01d      	beq.n	800244e <HAL_DMA_Abort_IT+0x17a>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a51      	ldr	r2, [pc, #324]	; (800255c <HAL_DMA_Abort_IT+0x288>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d018      	beq.n	800244e <HAL_DMA_Abort_IT+0x17a>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a4f      	ldr	r2, [pc, #316]	; (8002560 <HAL_DMA_Abort_IT+0x28c>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d013      	beq.n	800244e <HAL_DMA_Abort_IT+0x17a>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a4e      	ldr	r2, [pc, #312]	; (8002564 <HAL_DMA_Abort_IT+0x290>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d00e      	beq.n	800244e <HAL_DMA_Abort_IT+0x17a>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a4c      	ldr	r2, [pc, #304]	; (8002568 <HAL_DMA_Abort_IT+0x294>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d009      	beq.n	800244e <HAL_DMA_Abort_IT+0x17a>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a4b      	ldr	r2, [pc, #300]	; (800256c <HAL_DMA_Abort_IT+0x298>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d004      	beq.n	800244e <HAL_DMA_Abort_IT+0x17a>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a49      	ldr	r2, [pc, #292]	; (8002570 <HAL_DMA_Abort_IT+0x29c>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d108      	bne.n	8002460 <HAL_DMA_Abort_IT+0x18c>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f022 0201 	bic.w	r2, r2, #1
 800245c:	601a      	str	r2, [r3, #0]
 800245e:	e147      	b.n	80026f0 <HAL_DMA_Abort_IT+0x41c>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f022 0201 	bic.w	r2, r2, #1
 800246e:	601a      	str	r2, [r3, #0]
 8002470:	e13e      	b.n	80026f0 <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f022 020e 	bic.w	r2, r2, #14
 8002480:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a2b      	ldr	r2, [pc, #172]	; (8002534 <HAL_DMA_Abort_IT+0x260>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d04a      	beq.n	8002522 <HAL_DMA_Abort_IT+0x24e>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a29      	ldr	r2, [pc, #164]	; (8002538 <HAL_DMA_Abort_IT+0x264>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d045      	beq.n	8002522 <HAL_DMA_Abort_IT+0x24e>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a28      	ldr	r2, [pc, #160]	; (800253c <HAL_DMA_Abort_IT+0x268>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d040      	beq.n	8002522 <HAL_DMA_Abort_IT+0x24e>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a26      	ldr	r2, [pc, #152]	; (8002540 <HAL_DMA_Abort_IT+0x26c>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d03b      	beq.n	8002522 <HAL_DMA_Abort_IT+0x24e>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a25      	ldr	r2, [pc, #148]	; (8002544 <HAL_DMA_Abort_IT+0x270>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d036      	beq.n	8002522 <HAL_DMA_Abort_IT+0x24e>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a23      	ldr	r2, [pc, #140]	; (8002548 <HAL_DMA_Abort_IT+0x274>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d031      	beq.n	8002522 <HAL_DMA_Abort_IT+0x24e>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a22      	ldr	r2, [pc, #136]	; (800254c <HAL_DMA_Abort_IT+0x278>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d02c      	beq.n	8002522 <HAL_DMA_Abort_IT+0x24e>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a20      	ldr	r2, [pc, #128]	; (8002550 <HAL_DMA_Abort_IT+0x27c>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d027      	beq.n	8002522 <HAL_DMA_Abort_IT+0x24e>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a1f      	ldr	r2, [pc, #124]	; (8002554 <HAL_DMA_Abort_IT+0x280>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d022      	beq.n	8002522 <HAL_DMA_Abort_IT+0x24e>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a1d      	ldr	r2, [pc, #116]	; (8002558 <HAL_DMA_Abort_IT+0x284>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d01d      	beq.n	8002522 <HAL_DMA_Abort_IT+0x24e>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a1c      	ldr	r2, [pc, #112]	; (800255c <HAL_DMA_Abort_IT+0x288>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d018      	beq.n	8002522 <HAL_DMA_Abort_IT+0x24e>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a1a      	ldr	r2, [pc, #104]	; (8002560 <HAL_DMA_Abort_IT+0x28c>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d013      	beq.n	8002522 <HAL_DMA_Abort_IT+0x24e>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a19      	ldr	r2, [pc, #100]	; (8002564 <HAL_DMA_Abort_IT+0x290>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d00e      	beq.n	8002522 <HAL_DMA_Abort_IT+0x24e>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a17      	ldr	r2, [pc, #92]	; (8002568 <HAL_DMA_Abort_IT+0x294>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d009      	beq.n	8002522 <HAL_DMA_Abort_IT+0x24e>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a16      	ldr	r2, [pc, #88]	; (800256c <HAL_DMA_Abort_IT+0x298>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d004      	beq.n	8002522 <HAL_DMA_Abort_IT+0x24e>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a14      	ldr	r2, [pc, #80]	; (8002570 <HAL_DMA_Abort_IT+0x29c>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d128      	bne.n	8002574 <HAL_DMA_Abort_IT+0x2a0>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f022 0201 	bic.w	r2, r2, #1
 8002530:	601a      	str	r2, [r3, #0]
 8002532:	e027      	b.n	8002584 <HAL_DMA_Abort_IT+0x2b0>
 8002534:	40020010 	.word	0x40020010
 8002538:	40020028 	.word	0x40020028
 800253c:	40020040 	.word	0x40020040
 8002540:	40020058 	.word	0x40020058
 8002544:	40020070 	.word	0x40020070
 8002548:	40020088 	.word	0x40020088
 800254c:	400200a0 	.word	0x400200a0
 8002550:	400200b8 	.word	0x400200b8
 8002554:	40020410 	.word	0x40020410
 8002558:	40020428 	.word	0x40020428
 800255c:	40020440 	.word	0x40020440
 8002560:	40020458 	.word	0x40020458
 8002564:	40020470 	.word	0x40020470
 8002568:	40020488 	.word	0x40020488
 800256c:	400204a0 	.word	0x400204a0
 8002570:	400204b8 	.word	0x400204b8
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f022 0201 	bic.w	r2, r2, #1
 8002582:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a5c      	ldr	r2, [pc, #368]	; (80026fc <HAL_DMA_Abort_IT+0x428>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d072      	beq.n	8002674 <HAL_DMA_Abort_IT+0x3a0>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a5b      	ldr	r2, [pc, #364]	; (8002700 <HAL_DMA_Abort_IT+0x42c>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d06d      	beq.n	8002674 <HAL_DMA_Abort_IT+0x3a0>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a59      	ldr	r2, [pc, #356]	; (8002704 <HAL_DMA_Abort_IT+0x430>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d068      	beq.n	8002674 <HAL_DMA_Abort_IT+0x3a0>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a58      	ldr	r2, [pc, #352]	; (8002708 <HAL_DMA_Abort_IT+0x434>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d063      	beq.n	8002674 <HAL_DMA_Abort_IT+0x3a0>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a56      	ldr	r2, [pc, #344]	; (800270c <HAL_DMA_Abort_IT+0x438>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d05e      	beq.n	8002674 <HAL_DMA_Abort_IT+0x3a0>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a55      	ldr	r2, [pc, #340]	; (8002710 <HAL_DMA_Abort_IT+0x43c>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d059      	beq.n	8002674 <HAL_DMA_Abort_IT+0x3a0>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a53      	ldr	r2, [pc, #332]	; (8002714 <HAL_DMA_Abort_IT+0x440>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d054      	beq.n	8002674 <HAL_DMA_Abort_IT+0x3a0>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a52      	ldr	r2, [pc, #328]	; (8002718 <HAL_DMA_Abort_IT+0x444>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d04f      	beq.n	8002674 <HAL_DMA_Abort_IT+0x3a0>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a50      	ldr	r2, [pc, #320]	; (800271c <HAL_DMA_Abort_IT+0x448>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d04a      	beq.n	8002674 <HAL_DMA_Abort_IT+0x3a0>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a4f      	ldr	r2, [pc, #316]	; (8002720 <HAL_DMA_Abort_IT+0x44c>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d045      	beq.n	8002674 <HAL_DMA_Abort_IT+0x3a0>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a4d      	ldr	r2, [pc, #308]	; (8002724 <HAL_DMA_Abort_IT+0x450>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d040      	beq.n	8002674 <HAL_DMA_Abort_IT+0x3a0>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a4c      	ldr	r2, [pc, #304]	; (8002728 <HAL_DMA_Abort_IT+0x454>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d03b      	beq.n	8002674 <HAL_DMA_Abort_IT+0x3a0>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a4a      	ldr	r2, [pc, #296]	; (800272c <HAL_DMA_Abort_IT+0x458>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d036      	beq.n	8002674 <HAL_DMA_Abort_IT+0x3a0>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a49      	ldr	r2, [pc, #292]	; (8002730 <HAL_DMA_Abort_IT+0x45c>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d031      	beq.n	8002674 <HAL_DMA_Abort_IT+0x3a0>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a47      	ldr	r2, [pc, #284]	; (8002734 <HAL_DMA_Abort_IT+0x460>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d02c      	beq.n	8002674 <HAL_DMA_Abort_IT+0x3a0>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a46      	ldr	r2, [pc, #280]	; (8002738 <HAL_DMA_Abort_IT+0x464>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d027      	beq.n	8002674 <HAL_DMA_Abort_IT+0x3a0>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a44      	ldr	r2, [pc, #272]	; (800273c <HAL_DMA_Abort_IT+0x468>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d022      	beq.n	8002674 <HAL_DMA_Abort_IT+0x3a0>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a43      	ldr	r2, [pc, #268]	; (8002740 <HAL_DMA_Abort_IT+0x46c>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d01d      	beq.n	8002674 <HAL_DMA_Abort_IT+0x3a0>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a41      	ldr	r2, [pc, #260]	; (8002744 <HAL_DMA_Abort_IT+0x470>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d018      	beq.n	8002674 <HAL_DMA_Abort_IT+0x3a0>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a40      	ldr	r2, [pc, #256]	; (8002748 <HAL_DMA_Abort_IT+0x474>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d013      	beq.n	8002674 <HAL_DMA_Abort_IT+0x3a0>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a3e      	ldr	r2, [pc, #248]	; (800274c <HAL_DMA_Abort_IT+0x478>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d00e      	beq.n	8002674 <HAL_DMA_Abort_IT+0x3a0>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a3d      	ldr	r2, [pc, #244]	; (8002750 <HAL_DMA_Abort_IT+0x47c>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d009      	beq.n	8002674 <HAL_DMA_Abort_IT+0x3a0>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a3b      	ldr	r2, [pc, #236]	; (8002754 <HAL_DMA_Abort_IT+0x480>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d004      	beq.n	8002674 <HAL_DMA_Abort_IT+0x3a0>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a3a      	ldr	r2, [pc, #232]	; (8002758 <HAL_DMA_Abort_IT+0x484>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d101      	bne.n	8002678 <HAL_DMA_Abort_IT+0x3a4>
 8002674:	2301      	movs	r3, #1
 8002676:	e000      	b.n	800267a <HAL_DMA_Abort_IT+0x3a6>
 8002678:	2300      	movs	r3, #0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d028      	beq.n	80026d0 <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002688:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800268c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002692:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002698:	f003 031f 	and.w	r3, r3, #31
 800269c:	2201      	movs	r2, #1
 800269e:	409a      	lsls	r2, r3
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80026ac:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d00c      	beq.n	80026d0 <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80026c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80026c4:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80026ce:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2200      	movs	r2, #0
 80026d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2201      	movs	r2, #1
 80026dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d003      	beq.n	80026f0 <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80026f0:	2300      	movs	r3, #0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3710      	adds	r7, #16
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	40020010 	.word	0x40020010
 8002700:	40020028 	.word	0x40020028
 8002704:	40020040 	.word	0x40020040
 8002708:	40020058 	.word	0x40020058
 800270c:	40020070 	.word	0x40020070
 8002710:	40020088 	.word	0x40020088
 8002714:	400200a0 	.word	0x400200a0
 8002718:	400200b8 	.word	0x400200b8
 800271c:	40020410 	.word	0x40020410
 8002720:	40020428 	.word	0x40020428
 8002724:	40020440 	.word	0x40020440
 8002728:	40020458 	.word	0x40020458
 800272c:	40020470 	.word	0x40020470
 8002730:	40020488 	.word	0x40020488
 8002734:	400204a0 	.word	0x400204a0
 8002738:	400204b8 	.word	0x400204b8
 800273c:	58025408 	.word	0x58025408
 8002740:	5802541c 	.word	0x5802541c
 8002744:	58025430 	.word	0x58025430
 8002748:	58025444 	.word	0x58025444
 800274c:	58025458 	.word	0x58025458
 8002750:	5802546c 	.word	0x5802546c
 8002754:	58025480 	.word	0x58025480
 8002758:	58025494 	.word	0x58025494

0800275c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800275c:	b480      	push	{r7}
 800275e:	b089      	sub	sp, #36	; 0x24
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002766:	2300      	movs	r3, #0
 8002768:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800276a:	4b89      	ldr	r3, [pc, #548]	; (8002990 <HAL_GPIO_Init+0x234>)
 800276c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800276e:	e194      	b.n	8002a9a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	2101      	movs	r1, #1
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	fa01 f303 	lsl.w	r3, r1, r3
 800277c:	4013      	ands	r3, r2
 800277e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	2b00      	cmp	r3, #0
 8002784:	f000 8186 	beq.w	8002a94 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	2b01      	cmp	r3, #1
 800278e:	d00b      	beq.n	80027a8 <HAL_GPIO_Init+0x4c>
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	2b02      	cmp	r3, #2
 8002796:	d007      	beq.n	80027a8 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800279c:	2b11      	cmp	r3, #17
 800279e:	d003      	beq.n	80027a8 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	2b12      	cmp	r3, #18
 80027a6:	d130      	bne.n	800280a <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	005b      	lsls	r3, r3, #1
 80027b2:	2203      	movs	r2, #3
 80027b4:	fa02 f303 	lsl.w	r3, r2, r3
 80027b8:	43db      	mvns	r3, r3
 80027ba:	69ba      	ldr	r2, [r7, #24]
 80027bc:	4013      	ands	r3, r2
 80027be:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	68da      	ldr	r2, [r3, #12]
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	fa02 f303 	lsl.w	r3, r2, r3
 80027cc:	69ba      	ldr	r2, [r7, #24]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	69ba      	ldr	r2, [r7, #24]
 80027d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027de:	2201      	movs	r2, #1
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	fa02 f303 	lsl.w	r3, r2, r3
 80027e6:	43db      	mvns	r3, r3
 80027e8:	69ba      	ldr	r2, [r7, #24]
 80027ea:	4013      	ands	r3, r2
 80027ec:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	091b      	lsrs	r3, r3, #4
 80027f4:	f003 0201 	and.w	r2, r3, #1
 80027f8:	69fb      	ldr	r3, [r7, #28]
 80027fa:	fa02 f303 	lsl.w	r3, r2, r3
 80027fe:	69ba      	ldr	r2, [r7, #24]
 8002800:	4313      	orrs	r3, r2
 8002802:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	69ba      	ldr	r2, [r7, #24]
 8002808:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	68db      	ldr	r3, [r3, #12]
 800280e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	005b      	lsls	r3, r3, #1
 8002814:	2203      	movs	r2, #3
 8002816:	fa02 f303 	lsl.w	r3, r2, r3
 800281a:	43db      	mvns	r3, r3
 800281c:	69ba      	ldr	r2, [r7, #24]
 800281e:	4013      	ands	r3, r2
 8002820:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	689a      	ldr	r2, [r3, #8]
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	005b      	lsls	r3, r3, #1
 800282a:	fa02 f303 	lsl.w	r3, r2, r3
 800282e:	69ba      	ldr	r2, [r7, #24]
 8002830:	4313      	orrs	r3, r2
 8002832:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	69ba      	ldr	r2, [r7, #24]
 8002838:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	2b02      	cmp	r3, #2
 8002840:	d003      	beq.n	800284a <HAL_GPIO_Init+0xee>
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	2b12      	cmp	r3, #18
 8002848:	d123      	bne.n	8002892 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	08da      	lsrs	r2, r3, #3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	3208      	adds	r2, #8
 8002852:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002856:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	f003 0307 	and.w	r3, r3, #7
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	220f      	movs	r2, #15
 8002862:	fa02 f303 	lsl.w	r3, r2, r3
 8002866:	43db      	mvns	r3, r3
 8002868:	69ba      	ldr	r2, [r7, #24]
 800286a:	4013      	ands	r3, r2
 800286c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	691a      	ldr	r2, [r3, #16]
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	f003 0307 	and.w	r3, r3, #7
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	fa02 f303 	lsl.w	r3, r2, r3
 800287e:	69ba      	ldr	r2, [r7, #24]
 8002880:	4313      	orrs	r3, r2
 8002882:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002884:	69fb      	ldr	r3, [r7, #28]
 8002886:	08da      	lsrs	r2, r3, #3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	3208      	adds	r2, #8
 800288c:	69b9      	ldr	r1, [r7, #24]
 800288e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002898:	69fb      	ldr	r3, [r7, #28]
 800289a:	005b      	lsls	r3, r3, #1
 800289c:	2203      	movs	r2, #3
 800289e:	fa02 f303 	lsl.w	r3, r2, r3
 80028a2:	43db      	mvns	r3, r3
 80028a4:	69ba      	ldr	r2, [r7, #24]
 80028a6:	4013      	ands	r3, r2
 80028a8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	f003 0203 	and.w	r2, r3, #3
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	005b      	lsls	r3, r3, #1
 80028b6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ba:	69ba      	ldr	r2, [r7, #24]
 80028bc:	4313      	orrs	r3, r2
 80028be:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	69ba      	ldr	r2, [r7, #24]
 80028c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	f000 80e0 	beq.w	8002a94 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028d4:	4b2f      	ldr	r3, [pc, #188]	; (8002994 <HAL_GPIO_Init+0x238>)
 80028d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80028da:	4a2e      	ldr	r2, [pc, #184]	; (8002994 <HAL_GPIO_Init+0x238>)
 80028dc:	f043 0302 	orr.w	r3, r3, #2
 80028e0:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80028e4:	4b2b      	ldr	r3, [pc, #172]	; (8002994 <HAL_GPIO_Init+0x238>)
 80028e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80028ea:	f003 0302 	and.w	r3, r3, #2
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028f2:	4a29      	ldr	r2, [pc, #164]	; (8002998 <HAL_GPIO_Init+0x23c>)
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	089b      	lsrs	r3, r3, #2
 80028f8:	3302      	adds	r3, #2
 80028fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	f003 0303 	and.w	r3, r3, #3
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	220f      	movs	r2, #15
 800290a:	fa02 f303 	lsl.w	r3, r2, r3
 800290e:	43db      	mvns	r3, r3
 8002910:	69ba      	ldr	r2, [r7, #24]
 8002912:	4013      	ands	r3, r2
 8002914:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4a20      	ldr	r2, [pc, #128]	; (800299c <HAL_GPIO_Init+0x240>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d052      	beq.n	80029c4 <HAL_GPIO_Init+0x268>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a1f      	ldr	r2, [pc, #124]	; (80029a0 <HAL_GPIO_Init+0x244>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d031      	beq.n	800298a <HAL_GPIO_Init+0x22e>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a1e      	ldr	r2, [pc, #120]	; (80029a4 <HAL_GPIO_Init+0x248>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d02b      	beq.n	8002986 <HAL_GPIO_Init+0x22a>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a1d      	ldr	r2, [pc, #116]	; (80029a8 <HAL_GPIO_Init+0x24c>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d025      	beq.n	8002982 <HAL_GPIO_Init+0x226>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a1c      	ldr	r2, [pc, #112]	; (80029ac <HAL_GPIO_Init+0x250>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d01f      	beq.n	800297e <HAL_GPIO_Init+0x222>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a1b      	ldr	r2, [pc, #108]	; (80029b0 <HAL_GPIO_Init+0x254>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d019      	beq.n	800297a <HAL_GPIO_Init+0x21e>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4a1a      	ldr	r2, [pc, #104]	; (80029b4 <HAL_GPIO_Init+0x258>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d013      	beq.n	8002976 <HAL_GPIO_Init+0x21a>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4a19      	ldr	r2, [pc, #100]	; (80029b8 <HAL_GPIO_Init+0x25c>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d00d      	beq.n	8002972 <HAL_GPIO_Init+0x216>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4a18      	ldr	r2, [pc, #96]	; (80029bc <HAL_GPIO_Init+0x260>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d007      	beq.n	800296e <HAL_GPIO_Init+0x212>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4a17      	ldr	r2, [pc, #92]	; (80029c0 <HAL_GPIO_Init+0x264>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d101      	bne.n	800296a <HAL_GPIO_Init+0x20e>
 8002966:	2309      	movs	r3, #9
 8002968:	e02d      	b.n	80029c6 <HAL_GPIO_Init+0x26a>
 800296a:	230a      	movs	r3, #10
 800296c:	e02b      	b.n	80029c6 <HAL_GPIO_Init+0x26a>
 800296e:	2308      	movs	r3, #8
 8002970:	e029      	b.n	80029c6 <HAL_GPIO_Init+0x26a>
 8002972:	2307      	movs	r3, #7
 8002974:	e027      	b.n	80029c6 <HAL_GPIO_Init+0x26a>
 8002976:	2306      	movs	r3, #6
 8002978:	e025      	b.n	80029c6 <HAL_GPIO_Init+0x26a>
 800297a:	2305      	movs	r3, #5
 800297c:	e023      	b.n	80029c6 <HAL_GPIO_Init+0x26a>
 800297e:	2304      	movs	r3, #4
 8002980:	e021      	b.n	80029c6 <HAL_GPIO_Init+0x26a>
 8002982:	2303      	movs	r3, #3
 8002984:	e01f      	b.n	80029c6 <HAL_GPIO_Init+0x26a>
 8002986:	2302      	movs	r3, #2
 8002988:	e01d      	b.n	80029c6 <HAL_GPIO_Init+0x26a>
 800298a:	2301      	movs	r3, #1
 800298c:	e01b      	b.n	80029c6 <HAL_GPIO_Init+0x26a>
 800298e:	bf00      	nop
 8002990:	58000080 	.word	0x58000080
 8002994:	58024400 	.word	0x58024400
 8002998:	58000400 	.word	0x58000400
 800299c:	58020000 	.word	0x58020000
 80029a0:	58020400 	.word	0x58020400
 80029a4:	58020800 	.word	0x58020800
 80029a8:	58020c00 	.word	0x58020c00
 80029ac:	58021000 	.word	0x58021000
 80029b0:	58021400 	.word	0x58021400
 80029b4:	58021800 	.word	0x58021800
 80029b8:	58021c00 	.word	0x58021c00
 80029bc:	58022000 	.word	0x58022000
 80029c0:	58022400 	.word	0x58022400
 80029c4:	2300      	movs	r3, #0
 80029c6:	69fa      	ldr	r2, [r7, #28]
 80029c8:	f002 0203 	and.w	r2, r2, #3
 80029cc:	0092      	lsls	r2, r2, #2
 80029ce:	4093      	lsls	r3, r2
 80029d0:	69ba      	ldr	r2, [r7, #24]
 80029d2:	4313      	orrs	r3, r2
 80029d4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029d6:	4938      	ldr	r1, [pc, #224]	; (8002ab8 <HAL_GPIO_Init+0x35c>)
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	089b      	lsrs	r3, r3, #2
 80029dc:	3302      	adds	r3, #2
 80029de:	69ba      	ldr	r2, [r7, #24]
 80029e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	43db      	mvns	r3, r3
 80029ee:	69ba      	ldr	r2, [r7, #24]
 80029f0:	4013      	ands	r3, r2
 80029f2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d003      	beq.n	8002a08 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002a00:	69ba      	ldr	r2, [r7, #24]
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	4313      	orrs	r3, r2
 8002a06:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	69ba      	ldr	r2, [r7, #24]
 8002a0c:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	43db      	mvns	r3, r3
 8002a18:	69ba      	ldr	r2, [r7, #24]
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d003      	beq.n	8002a32 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002a2a:	69ba      	ldr	r2, [r7, #24]
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	69ba      	ldr	r2, [r7, #24]
 8002a36:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002a38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	43db      	mvns	r3, r3
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	4013      	ands	r3, r2
 8002a48:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d003      	beq.n	8002a5e <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8002a56:	69ba      	ldr	r2, [r7, #24]
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002a5e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a62:	69bb      	ldr	r3, [r7, #24]
 8002a64:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002a66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	43db      	mvns	r3, r3
 8002a72:	69ba      	ldr	r2, [r7, #24]
 8002a74:	4013      	ands	r3, r2
 8002a76:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d003      	beq.n	8002a8c <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8002a84:	69ba      	ldr	r2, [r7, #24]
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002a8c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a90:	69bb      	ldr	r3, [r7, #24]
 8002a92:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8002a94:	69fb      	ldr	r3, [r7, #28]
 8002a96:	3301      	adds	r3, #1
 8002a98:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	fa22 f303 	lsr.w	r3, r2, r3
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	f47f ae63 	bne.w	8002770 <HAL_GPIO_Init+0x14>
  }
}
 8002aaa:	bf00      	nop
 8002aac:	3724      	adds	r7, #36	; 0x24
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	58000400 	.word	0x58000400

08002abc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b085      	sub	sp, #20
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
 8002ac4:	460b      	mov	r3, r1
 8002ac6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	691a      	ldr	r2, [r3, #16]
 8002acc:	887b      	ldrh	r3, [r7, #2]
 8002ace:	4013      	ands	r3, r2
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d002      	beq.n	8002ada <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	73fb      	strb	r3, [r7, #15]
 8002ad8:	e001      	b.n	8002ade <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ada:	2300      	movs	r3, #0
 8002adc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3714      	adds	r7, #20
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr

08002aec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
 8002af4:	460b      	mov	r3, r1
 8002af6:	807b      	strh	r3, [r7, #2]
 8002af8:	4613      	mov	r3, r2
 8002afa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002afc:	787b      	ldrb	r3, [r7, #1]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d003      	beq.n	8002b0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b02:	887a      	ldrh	r2, [r7, #2]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002b08:	e003      	b.n	8002b12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002b0a:	887b      	ldrh	r3, [r7, #2]
 8002b0c:	041a      	lsls	r2, r3, #16
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	619a      	str	r2, [r3, #24]
}
 8002b12:	bf00      	nop
 8002b14:	370c      	adds	r7, #12
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr

08002b1e <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002b1e:	b580      	push	{r7, lr}
 8002b20:	b082      	sub	sp, #8
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	4603      	mov	r3, r0
 8002b26:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8002b28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b2c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002b30:	88fb      	ldrh	r3, [r7, #6]
 8002b32:	4013      	ands	r3, r2
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d008      	beq.n	8002b4a <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002b38:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002b3c:	88fb      	ldrh	r3, [r7, #6]
 8002b3e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002b42:	88fb      	ldrh	r3, [r7, #6]
 8002b44:	4618      	mov	r0, r3
 8002b46:	f7fd fd4f 	bl	80005e8 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8002b4a:	bf00      	nop
 8002b4c:	3708      	adds	r7, #8
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}

08002b52 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002b52:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b54:	b08f      	sub	sp, #60	; 0x3c
 8002b56:	af0a      	add	r7, sp, #40	; 0x28
 8002b58:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d101      	bne.n	8002b64 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e116      	b.n	8002d92 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d106      	bne.n	8002b84 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f00a fb0c 	bl	800d19c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2203      	movs	r2, #3
 8002b88:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d102      	bne.n	8002b9e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f007 fb79 	bl	800a29a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	603b      	str	r3, [r7, #0]
 8002bae:	687e      	ldr	r6, [r7, #4]
 8002bb0:	466d      	mov	r5, sp
 8002bb2:	f106 0410 	add.w	r4, r6, #16
 8002bb6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002bb8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002bba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002bbc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002bbe:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002bc2:	e885 0003 	stmia.w	r5, {r0, r1}
 8002bc6:	1d33      	adds	r3, r6, #4
 8002bc8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002bca:	6838      	ldr	r0, [r7, #0]
 8002bcc:	f007 fa50 	bl	800a070 <USB_CoreInit>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d005      	beq.n	8002be2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2202      	movs	r2, #2
 8002bda:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e0d7      	b.n	8002d92 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	2100      	movs	r1, #0
 8002be8:	4618      	mov	r0, r3
 8002bea:	f007 fb67 	bl	800a2bc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002bee:	2300      	movs	r3, #0
 8002bf0:	73fb      	strb	r3, [r7, #15]
 8002bf2:	e04a      	b.n	8002c8a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002bf4:	7bfa      	ldrb	r2, [r7, #15]
 8002bf6:	6879      	ldr	r1, [r7, #4]
 8002bf8:	4613      	mov	r3, r2
 8002bfa:	00db      	lsls	r3, r3, #3
 8002bfc:	1a9b      	subs	r3, r3, r2
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	440b      	add	r3, r1
 8002c02:	333d      	adds	r3, #61	; 0x3d
 8002c04:	2201      	movs	r2, #1
 8002c06:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002c08:	7bfa      	ldrb	r2, [r7, #15]
 8002c0a:	6879      	ldr	r1, [r7, #4]
 8002c0c:	4613      	mov	r3, r2
 8002c0e:	00db      	lsls	r3, r3, #3
 8002c10:	1a9b      	subs	r3, r3, r2
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	440b      	add	r3, r1
 8002c16:	333c      	adds	r3, #60	; 0x3c
 8002c18:	7bfa      	ldrb	r2, [r7, #15]
 8002c1a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002c1c:	7bfa      	ldrb	r2, [r7, #15]
 8002c1e:	7bfb      	ldrb	r3, [r7, #15]
 8002c20:	b298      	uxth	r0, r3
 8002c22:	6879      	ldr	r1, [r7, #4]
 8002c24:	4613      	mov	r3, r2
 8002c26:	00db      	lsls	r3, r3, #3
 8002c28:	1a9b      	subs	r3, r3, r2
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	440b      	add	r3, r1
 8002c2e:	3342      	adds	r3, #66	; 0x42
 8002c30:	4602      	mov	r2, r0
 8002c32:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002c34:	7bfa      	ldrb	r2, [r7, #15]
 8002c36:	6879      	ldr	r1, [r7, #4]
 8002c38:	4613      	mov	r3, r2
 8002c3a:	00db      	lsls	r3, r3, #3
 8002c3c:	1a9b      	subs	r3, r3, r2
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	440b      	add	r3, r1
 8002c42:	333f      	adds	r3, #63	; 0x3f
 8002c44:	2200      	movs	r2, #0
 8002c46:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002c48:	7bfa      	ldrb	r2, [r7, #15]
 8002c4a:	6879      	ldr	r1, [r7, #4]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	00db      	lsls	r3, r3, #3
 8002c50:	1a9b      	subs	r3, r3, r2
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	440b      	add	r3, r1
 8002c56:	3344      	adds	r3, #68	; 0x44
 8002c58:	2200      	movs	r2, #0
 8002c5a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002c5c:	7bfa      	ldrb	r2, [r7, #15]
 8002c5e:	6879      	ldr	r1, [r7, #4]
 8002c60:	4613      	mov	r3, r2
 8002c62:	00db      	lsls	r3, r3, #3
 8002c64:	1a9b      	subs	r3, r3, r2
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	440b      	add	r3, r1
 8002c6a:	3348      	adds	r3, #72	; 0x48
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002c70:	7bfa      	ldrb	r2, [r7, #15]
 8002c72:	6879      	ldr	r1, [r7, #4]
 8002c74:	4613      	mov	r3, r2
 8002c76:	00db      	lsls	r3, r3, #3
 8002c78:	1a9b      	subs	r3, r3, r2
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	440b      	add	r3, r1
 8002c7e:	3350      	adds	r3, #80	; 0x50
 8002c80:	2200      	movs	r2, #0
 8002c82:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c84:	7bfb      	ldrb	r3, [r7, #15]
 8002c86:	3301      	adds	r3, #1
 8002c88:	73fb      	strb	r3, [r7, #15]
 8002c8a:	7bfa      	ldrb	r2, [r7, #15]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d3af      	bcc.n	8002bf4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c94:	2300      	movs	r3, #0
 8002c96:	73fb      	strb	r3, [r7, #15]
 8002c98:	e044      	b.n	8002d24 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002c9a:	7bfa      	ldrb	r2, [r7, #15]
 8002c9c:	6879      	ldr	r1, [r7, #4]
 8002c9e:	4613      	mov	r3, r2
 8002ca0:	00db      	lsls	r3, r3, #3
 8002ca2:	1a9b      	subs	r3, r3, r2
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	440b      	add	r3, r1
 8002ca8:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8002cac:	2200      	movs	r2, #0
 8002cae:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002cb0:	7bfa      	ldrb	r2, [r7, #15]
 8002cb2:	6879      	ldr	r1, [r7, #4]
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	00db      	lsls	r3, r3, #3
 8002cb8:	1a9b      	subs	r3, r3, r2
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	440b      	add	r3, r1
 8002cbe:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8002cc2:	7bfa      	ldrb	r2, [r7, #15]
 8002cc4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002cc6:	7bfa      	ldrb	r2, [r7, #15]
 8002cc8:	6879      	ldr	r1, [r7, #4]
 8002cca:	4613      	mov	r3, r2
 8002ccc:	00db      	lsls	r3, r3, #3
 8002cce:	1a9b      	subs	r3, r3, r2
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	440b      	add	r3, r1
 8002cd4:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002cd8:	2200      	movs	r2, #0
 8002cda:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002cdc:	7bfa      	ldrb	r2, [r7, #15]
 8002cde:	6879      	ldr	r1, [r7, #4]
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	00db      	lsls	r3, r3, #3
 8002ce4:	1a9b      	subs	r3, r3, r2
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	440b      	add	r3, r1
 8002cea:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002cee:	2200      	movs	r2, #0
 8002cf0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002cf2:	7bfa      	ldrb	r2, [r7, #15]
 8002cf4:	6879      	ldr	r1, [r7, #4]
 8002cf6:	4613      	mov	r3, r2
 8002cf8:	00db      	lsls	r3, r3, #3
 8002cfa:	1a9b      	subs	r3, r3, r2
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	440b      	add	r3, r1
 8002d00:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002d04:	2200      	movs	r2, #0
 8002d06:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002d08:	7bfa      	ldrb	r2, [r7, #15]
 8002d0a:	6879      	ldr	r1, [r7, #4]
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	00db      	lsls	r3, r3, #3
 8002d10:	1a9b      	subs	r3, r3, r2
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	440b      	add	r3, r1
 8002d16:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d1e:	7bfb      	ldrb	r3, [r7, #15]
 8002d20:	3301      	adds	r3, #1
 8002d22:	73fb      	strb	r3, [r7, #15]
 8002d24:	7bfa      	ldrb	r2, [r7, #15]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d3b5      	bcc.n	8002c9a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	603b      	str	r3, [r7, #0]
 8002d34:	687e      	ldr	r6, [r7, #4]
 8002d36:	466d      	mov	r5, sp
 8002d38:	f106 0410 	add.w	r4, r6, #16
 8002d3c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d3e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d40:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d42:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d44:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002d48:	e885 0003 	stmia.w	r5, {r0, r1}
 8002d4c:	1d33      	adds	r3, r6, #4
 8002d4e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002d50:	6838      	ldr	r0, [r7, #0]
 8002d52:	f007 fadd 	bl	800a310 <USB_DevInit>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d005      	beq.n	8002d68 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2202      	movs	r2, #2
 8002d60:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e014      	b.n	8002d92 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2201      	movs	r2, #1
 8002d74:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d102      	bne.n	8002d86 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002d80:	6878      	ldr	r0, [r7, #4]
 8002d82:	f001 f891 	bl	8003ea8 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f008 fac4 	bl	800b318 <USB_DevDisconnect>

  return HAL_OK;
 8002d90:	2300      	movs	r3, #0
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3714      	adds	r7, #20
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002d9a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002d9a:	b580      	push	{r7, lr}
 8002d9c:	b084      	sub	sp, #16
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d101      	bne.n	8002db6 <HAL_PCD_Start+0x1c>
 8002db2:	2302      	movs	r3, #2
 8002db4:	e020      	b.n	8002df8 <HAL_PCD_Start+0x5e>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2201      	movs	r2, #1
 8002dba:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d109      	bne.n	8002dda <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d005      	beq.n	8002dda <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dd2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4618      	mov	r0, r3
 8002de0:	f008 fa82 	bl	800b2e8 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4618      	mov	r0, r3
 8002dea:	f007 fa45 	bl	800a278 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2200      	movs	r2, #0
 8002df2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8002df6:	2300      	movs	r3, #0
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3710      	adds	r7, #16
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002e00:	b590      	push	{r4, r7, lr}
 8002e02:	b08d      	sub	sp, #52	; 0x34
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002e0e:	6a3b      	ldr	r3, [r7, #32]
 8002e10:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4618      	mov	r0, r3
 8002e18:	f008 fb29 	bl	800b46e <USB_GetMode>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	f040 83ca 	bne.w	80035b8 <HAL_PCD_IRQHandler+0x7b8>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f008 fa8d 	bl	800b348 <USB_ReadInterrupts>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	f000 83c0 	beq.w	80035b6 <HAL_PCD_IRQHandler+0x7b6>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f008 fa84 	bl	800b348 <USB_ReadInterrupts>
 8002e40:	4603      	mov	r3, r0
 8002e42:	f003 0302 	and.w	r3, r3, #2
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	d107      	bne.n	8002e5a <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	695a      	ldr	r2, [r3, #20]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f002 0202 	and.w	r2, r2, #2
 8002e58:	615a      	str	r2, [r3, #20]
    }

     /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f008 fa72 	bl	800b348 <USB_ReadInterrupts>
 8002e64:	4603      	mov	r3, r0
 8002e66:	f003 0310 	and.w	r3, r3, #16
 8002e6a:	2b10      	cmp	r3, #16
 8002e6c:	d161      	bne.n	8002f32 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	699a      	ldr	r2, [r3, #24]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f022 0210 	bic.w	r2, r2, #16
 8002e7c:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8002e7e:	6a3b      	ldr	r3, [r7, #32]
 8002e80:	6a1b      	ldr	r3, [r3, #32]
 8002e82:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8002e84:	69bb      	ldr	r3, [r7, #24]
 8002e86:	f003 020f 	and.w	r2, r3, #15
 8002e8a:	4613      	mov	r3, r2
 8002e8c:	00db      	lsls	r3, r3, #3
 8002e8e:	1a9b      	subs	r3, r3, r2
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	4413      	add	r3, r2
 8002e9a:	3304      	adds	r3, #4
 8002e9c:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002e9e:	69bb      	ldr	r3, [r7, #24]
 8002ea0:	0c5b      	lsrs	r3, r3, #17
 8002ea2:	f003 030f 	and.w	r3, r3, #15
 8002ea6:	2b02      	cmp	r3, #2
 8002ea8:	d124      	bne.n	8002ef4 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002eaa:	69ba      	ldr	r2, [r7, #24]
 8002eac:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d035      	beq.n	8002f22 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002eba:	69bb      	ldr	r3, [r7, #24]
 8002ebc:	091b      	lsrs	r3, r3, #4
 8002ebe:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002ec0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002ec4:	b29b      	uxth	r3, r3
 8002ec6:	461a      	mov	r2, r3
 8002ec8:	6a38      	ldr	r0, [r7, #32]
 8002eca:	f008 f8ea 	bl	800b0a2 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	68da      	ldr	r2, [r3, #12]
 8002ed2:	69bb      	ldr	r3, [r7, #24]
 8002ed4:	091b      	lsrs	r3, r3, #4
 8002ed6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002eda:	441a      	add	r2, r3
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	699a      	ldr	r2, [r3, #24]
 8002ee4:	69bb      	ldr	r3, [r7, #24]
 8002ee6:	091b      	lsrs	r3, r3, #4
 8002ee8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002eec:	441a      	add	r2, r3
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	619a      	str	r2, [r3, #24]
 8002ef2:	e016      	b.n	8002f22 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8002ef4:	69bb      	ldr	r3, [r7, #24]
 8002ef6:	0c5b      	lsrs	r3, r3, #17
 8002ef8:	f003 030f 	and.w	r3, r3, #15
 8002efc:	2b06      	cmp	r3, #6
 8002efe:	d110      	bne.n	8002f22 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002f06:	2208      	movs	r2, #8
 8002f08:	4619      	mov	r1, r3
 8002f0a:	6a38      	ldr	r0, [r7, #32]
 8002f0c:	f008 f8c9 	bl	800b0a2 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	699a      	ldr	r2, [r3, #24]
 8002f14:	69bb      	ldr	r3, [r7, #24]
 8002f16:	091b      	lsrs	r3, r3, #4
 8002f18:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002f1c:	441a      	add	r2, r3
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	699a      	ldr	r2, [r3, #24]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f042 0210 	orr.w	r2, r2, #16
 8002f30:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4618      	mov	r0, r3
 8002f38:	f008 fa06 	bl	800b348 <USB_ReadInterrupts>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f42:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002f46:	d16e      	bne.n	8003026 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4618      	mov	r0, r3
 8002f52:	f008 fa0c 	bl	800b36e <USB_ReadDevAllOutEpInterrupt>
 8002f56:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8002f58:	e062      	b.n	8003020 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002f5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f5c:	f003 0301 	and.w	r3, r3, #1
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d057      	beq.n	8003014 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f6a:	b2d2      	uxtb	r2, r2
 8002f6c:	4611      	mov	r1, r2
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f008 fa31 	bl	800b3d6 <USB_ReadDevOutEPInterrupt>
 8002f74:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	f003 0301 	and.w	r3, r3, #1
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d00c      	beq.n	8002f9a <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f82:	015a      	lsls	r2, r3, #5
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	4413      	add	r3, r2
 8002f88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f8c:	461a      	mov	r2, r3
 8002f8e:	2301      	movs	r3, #1
 8002f90:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002f92:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	f000 fddd 	bl	8003b54 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	f003 0308 	and.w	r3, r3, #8
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d00c      	beq.n	8002fbe <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fa6:	015a      	lsls	r2, r3, #5
 8002fa8:	69fb      	ldr	r3, [r7, #28]
 8002faa:	4413      	add	r3, r2
 8002fac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002fb0:	461a      	mov	r2, r3
 8002fb2:	2308      	movs	r3, #8
 8002fb4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002fb6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	f000 fed7 	bl	8003d6c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	f003 0310 	and.w	r3, r3, #16
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d008      	beq.n	8002fda <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fca:	015a      	lsls	r2, r3, #5
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	4413      	add	r3, r2
 8002fd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	2310      	movs	r3, #16
 8002fd8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	f003 0320 	and.w	r3, r3, #32
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d008      	beq.n	8002ff6 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe6:	015a      	lsls	r2, r3, #5
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	4413      	add	r3, r2
 8002fec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002ff0:	461a      	mov	r2, r3
 8002ff2:	2320      	movs	r3, #32
 8002ff4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d009      	beq.n	8003014 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003002:	015a      	lsls	r2, r3, #5
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	4413      	add	r3, r2
 8003008:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800300c:	461a      	mov	r2, r3
 800300e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003012:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003016:	3301      	adds	r3, #1
 8003018:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800301a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800301c:	085b      	lsrs	r3, r3, #1
 800301e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003022:	2b00      	cmp	r3, #0
 8003024:	d199      	bne.n	8002f5a <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4618      	mov	r0, r3
 800302c:	f008 f98c 	bl	800b348 <USB_ReadInterrupts>
 8003030:	4603      	mov	r3, r0
 8003032:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003036:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800303a:	f040 80c0 	bne.w	80031be <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4618      	mov	r0, r3
 8003044:	f008 f9ad 	bl	800b3a2 <USB_ReadDevAllInEpInterrupt>
 8003048:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800304a:	2300      	movs	r3, #0
 800304c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800304e:	e0b2      	b.n	80031b6 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003052:	f003 0301 	and.w	r3, r3, #1
 8003056:	2b00      	cmp	r3, #0
 8003058:	f000 80a7 	beq.w	80031aa <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003062:	b2d2      	uxtb	r2, r2
 8003064:	4611      	mov	r1, r2
 8003066:	4618      	mov	r0, r3
 8003068:	f008 f9d3 	bl	800b412 <USB_ReadDevInEPInterrupt>
 800306c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	f003 0301 	and.w	r3, r3, #1
 8003074:	2b00      	cmp	r3, #0
 8003076:	d057      	beq.n	8003128 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800307a:	f003 030f 	and.w	r3, r3, #15
 800307e:	2201      	movs	r2, #1
 8003080:	fa02 f303 	lsl.w	r3, r2, r3
 8003084:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003086:	69fb      	ldr	r3, [r7, #28]
 8003088:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800308c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	43db      	mvns	r3, r3
 8003092:	69f9      	ldr	r1, [r7, #28]
 8003094:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003098:	4013      	ands	r3, r2
 800309a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800309c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309e:	015a      	lsls	r2, r3, #5
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	4413      	add	r3, r2
 80030a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80030a8:	461a      	mov	r2, r3
 80030aa:	2301      	movs	r3, #1
 80030ac:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	691b      	ldr	r3, [r3, #16]
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d132      	bne.n	800311c <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80030b6:	6879      	ldr	r1, [r7, #4]
 80030b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030ba:	4613      	mov	r3, r2
 80030bc:	00db      	lsls	r3, r3, #3
 80030be:	1a9b      	subs	r3, r3, r2
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	440b      	add	r3, r1
 80030c4:	3348      	adds	r3, #72	; 0x48
 80030c6:	6819      	ldr	r1, [r3, #0]
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030cc:	4613      	mov	r3, r2
 80030ce:	00db      	lsls	r3, r3, #3
 80030d0:	1a9b      	subs	r3, r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	4403      	add	r3, r0
 80030d6:	3344      	adds	r3, #68	; 0x44
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4419      	add	r1, r3
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030e0:	4613      	mov	r3, r2
 80030e2:	00db      	lsls	r3, r3, #3
 80030e4:	1a9b      	subs	r3, r3, r2
 80030e6:	009b      	lsls	r3, r3, #2
 80030e8:	4403      	add	r3, r0
 80030ea:	3348      	adds	r3, #72	; 0x48
 80030ec:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80030ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d113      	bne.n	800311c <HAL_PCD_IRQHandler+0x31c>
 80030f4:	6879      	ldr	r1, [r7, #4]
 80030f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030f8:	4613      	mov	r3, r2
 80030fa:	00db      	lsls	r3, r3, #3
 80030fc:	1a9b      	subs	r3, r3, r2
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	440b      	add	r3, r1
 8003102:	3350      	adds	r3, #80	; 0x50
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d108      	bne.n	800311c <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6818      	ldr	r0, [r3, #0]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003114:	461a      	mov	r2, r3
 8003116:	2101      	movs	r1, #1
 8003118:	f008 f9dc 	bl	800b4d4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800311c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800311e:	b2db      	uxtb	r3, r3
 8003120:	4619      	mov	r1, r3
 8003122:	6878      	ldr	r0, [r7, #4]
 8003124:	f00a f8b9 	bl	800d29a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	f003 0308 	and.w	r3, r3, #8
 800312e:	2b00      	cmp	r3, #0
 8003130:	d008      	beq.n	8003144 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003134:	015a      	lsls	r2, r3, #5
 8003136:	69fb      	ldr	r3, [r7, #28]
 8003138:	4413      	add	r3, r2
 800313a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800313e:	461a      	mov	r2, r3
 8003140:	2308      	movs	r3, #8
 8003142:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	f003 0310 	and.w	r3, r3, #16
 800314a:	2b00      	cmp	r3, #0
 800314c:	d008      	beq.n	8003160 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800314e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003150:	015a      	lsls	r2, r3, #5
 8003152:	69fb      	ldr	r3, [r7, #28]
 8003154:	4413      	add	r3, r2
 8003156:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800315a:	461a      	mov	r2, r3
 800315c:	2310      	movs	r3, #16
 800315e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003166:	2b00      	cmp	r3, #0
 8003168:	d008      	beq.n	800317c <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800316a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800316c:	015a      	lsls	r2, r3, #5
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	4413      	add	r3, r2
 8003172:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003176:	461a      	mov	r2, r3
 8003178:	2340      	movs	r3, #64	; 0x40
 800317a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	f003 0302 	and.w	r3, r3, #2
 8003182:	2b00      	cmp	r3, #0
 8003184:	d008      	beq.n	8003198 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003188:	015a      	lsls	r2, r3, #5
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	4413      	add	r3, r2
 800318e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003192:	461a      	mov	r2, r3
 8003194:	2302      	movs	r3, #2
 8003196:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003198:	693b      	ldr	r3, [r7, #16]
 800319a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d003      	beq.n	80031aa <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80031a2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f000 fc48 	bl	8003a3a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80031aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ac:	3301      	adds	r3, #1
 80031ae:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80031b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031b2:	085b      	lsrs	r3, r3, #1
 80031b4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80031b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	f47f af49 	bne.w	8003050 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4618      	mov	r0, r3
 80031c4:	f008 f8c0 	bl	800b348 <USB_ReadInterrupts>
 80031c8:	4603      	mov	r3, r0
 80031ca:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80031ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80031d2:	d122      	bne.n	800321a <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	69fa      	ldr	r2, [r7, #28]
 80031de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80031e2:	f023 0301 	bic.w	r3, r3, #1
 80031e6:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d108      	bne.n	8003204 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2200      	movs	r2, #0
 80031f6:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80031fa:	2100      	movs	r1, #0
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	f000 fe77 	bl	8003ef0 <HAL_PCDEx_LPM_Callback>
 8003202:	e002      	b.n	800320a <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f00a f8bf 	bl	800d388 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	695a      	ldr	r2, [r3, #20]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003218:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4618      	mov	r0, r3
 8003220:	f008 f892 	bl	800b348 <USB_ReadInterrupts>
 8003224:	4603      	mov	r3, r0
 8003226:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800322a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800322e:	d112      	bne.n	8003256 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	f003 0301 	and.w	r3, r3, #1
 800323c:	2b01      	cmp	r3, #1
 800323e:	d102      	bne.n	8003246 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003240:	6878      	ldr	r0, [r7, #4]
 8003242:	f00a f87b 	bl	800d33c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	695a      	ldr	r2, [r3, #20]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003254:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4618      	mov	r0, r3
 800325c:	f008 f874 	bl	800b348 <USB_ReadInterrupts>
 8003260:	4603      	mov	r3, r0
 8003262:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003266:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800326a:	d121      	bne.n	80032b0 <HAL_PCD_IRQHandler+0x4b0>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	695a      	ldr	r2, [r3, #20]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 800327a:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8003282:	2b00      	cmp	r3, #0
 8003284:	d111      	bne.n	80032aa <HAL_PCD_IRQHandler+0x4aa>
      {
        hpcd->LPM_State = LPM_L1;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2201      	movs	r2, #1
 800328a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003294:	089b      	lsrs	r3, r3, #2
 8003296:	f003 020f 	and.w	r2, r3, #15
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80032a0:	2101      	movs	r1, #1
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f000 fe24 	bl	8003ef0 <HAL_PCDEx_LPM_Callback>
 80032a8:	e002      	b.n	80032b0 <HAL_PCD_IRQHandler+0x4b0>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f00a f846 	bl	800d33c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4618      	mov	r0, r3
 80032b6:	f008 f847 	bl	800b348 <USB_ReadInterrupts>
 80032ba:	4603      	mov	r3, r0
 80032bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032c4:	f040 80c7 	bne.w	8003456 <HAL_PCD_IRQHandler+0x656>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	69fa      	ldr	r2, [r7, #28]
 80032d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80032d6:	f023 0301 	bic.w	r3, r3, #1
 80032da:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	2110      	movs	r1, #16
 80032e2:	4618      	mov	r0, r3
 80032e4:	f007 f972 	bl	800a5cc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032e8:	2300      	movs	r3, #0
 80032ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80032ec:	e056      	b.n	800339c <HAL_PCD_IRQHandler+0x59c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80032ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032f0:	015a      	lsls	r2, r3, #5
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	4413      	add	r3, r2
 80032f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80032fa:	461a      	mov	r2, r3
 80032fc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003300:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003302:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003304:	015a      	lsls	r2, r3, #5
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	4413      	add	r3, r2
 800330a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003312:	0151      	lsls	r1, r2, #5
 8003314:	69fa      	ldr	r2, [r7, #28]
 8003316:	440a      	add	r2, r1
 8003318:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800331c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003320:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8003322:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003324:	015a      	lsls	r2, r3, #5
 8003326:	69fb      	ldr	r3, [r7, #28]
 8003328:	4413      	add	r3, r2
 800332a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003332:	0151      	lsls	r1, r2, #5
 8003334:	69fa      	ldr	r2, [r7, #28]
 8003336:	440a      	add	r2, r1
 8003338:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800333c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003340:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003344:	015a      	lsls	r2, r3, #5
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	4413      	add	r3, r2
 800334a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800334e:	461a      	mov	r2, r3
 8003350:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003354:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003356:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003358:	015a      	lsls	r2, r3, #5
 800335a:	69fb      	ldr	r3, [r7, #28]
 800335c:	4413      	add	r3, r2
 800335e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003366:	0151      	lsls	r1, r2, #5
 8003368:	69fa      	ldr	r2, [r7, #28]
 800336a:	440a      	add	r2, r1
 800336c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003370:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003374:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003376:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003378:	015a      	lsls	r2, r3, #5
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	4413      	add	r3, r2
 800337e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003386:	0151      	lsls	r1, r2, #5
 8003388:	69fa      	ldr	r2, [r7, #28]
 800338a:	440a      	add	r2, r1
 800338c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003390:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003394:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003396:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003398:	3301      	adds	r3, #1
 800339a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80033a2:	429a      	cmp	r2, r3
 80033a4:	d3a3      	bcc.n	80032ee <HAL_PCD_IRQHandler+0x4ee>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80033a6:	69fb      	ldr	r3, [r7, #28]
 80033a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80033ac:	69db      	ldr	r3, [r3, #28]
 80033ae:	69fa      	ldr	r2, [r7, #28]
 80033b0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80033b4:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80033b8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d016      	beq.n	80033f0 <HAL_PCD_IRQHandler+0x5f0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80033c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033cc:	69fa      	ldr	r2, [r7, #28]
 80033ce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80033d2:	f043 030b 	orr.w	r3, r3, #11
 80033d6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80033e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033e2:	69fa      	ldr	r2, [r7, #28]
 80033e4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80033e8:	f043 030b 	orr.w	r3, r3, #11
 80033ec:	6453      	str	r3, [r2, #68]	; 0x44
 80033ee:	e015      	b.n	800341c <HAL_PCD_IRQHandler+0x61c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80033f0:	69fb      	ldr	r3, [r7, #28]
 80033f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80033f6:	695a      	ldr	r2, [r3, #20]
 80033f8:	69fb      	ldr	r3, [r7, #28]
 80033fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80033fe:	4619      	mov	r1, r3
 8003400:	f242 032b 	movw	r3, #8235	; 0x202b
 8003404:	4313      	orrs	r3, r2
 8003406:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800340e:	691b      	ldr	r3, [r3, #16]
 8003410:	69fa      	ldr	r2, [r7, #28]
 8003412:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003416:	f043 030b 	orr.w	r3, r3, #11
 800341a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	69fa      	ldr	r2, [r7, #28]
 8003426:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800342a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800342e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6818      	ldr	r0, [r3, #0]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	691b      	ldr	r3, [r3, #16]
 8003438:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003440:	461a      	mov	r2, r3
 8003442:	f008 f847 	bl	800b4d4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	695a      	ldr	r2, [r3, #20]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003454:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4618      	mov	r0, r3
 800345c:	f007 ff74 	bl	800b348 <USB_ReadInterrupts>
 8003460:	4603      	mov	r3, r0
 8003462:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003466:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800346a:	d124      	bne.n	80034b6 <HAL_PCD_IRQHandler+0x6b6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4618      	mov	r0, r3
 8003472:	f008 f80b 	bl	800b48c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4618      	mov	r0, r3
 800347c:	f007 f907 	bl	800a68e <USB_GetDevSpeed>
 8003480:	4603      	mov	r3, r0
 8003482:	461a      	mov	r2, r3
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681c      	ldr	r4, [r3, #0]
 800348c:	f001 fc86 	bl	8004d9c <HAL_RCC_GetHCLKFreq>
 8003490:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003496:	b2db      	uxtb	r3, r3
 8003498:	461a      	mov	r2, r3
 800349a:	4620      	mov	r0, r4
 800349c:	f006 fe4a 	bl	800a134 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80034a0:	6878      	ldr	r0, [r7, #4]
 80034a2:	f009 ff22 	bl	800d2ea <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	695a      	ldr	r2, [r3, #20]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80034b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4618      	mov	r0, r3
 80034bc:	f007 ff44 	bl	800b348 <USB_ReadInterrupts>
 80034c0:	4603      	mov	r3, r0
 80034c2:	f003 0308 	and.w	r3, r3, #8
 80034c6:	2b08      	cmp	r3, #8
 80034c8:	d10a      	bne.n	80034e0 <HAL_PCD_IRQHandler+0x6e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f009 feff 	bl	800d2ce <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	695a      	ldr	r2, [r3, #20]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f002 0208 	and.w	r2, r2, #8
 80034de:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4618      	mov	r0, r3
 80034e6:	f007 ff2f 	bl	800b348 <USB_ReadInterrupts>
 80034ea:	4603      	mov	r3, r0
 80034ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80034f4:	d10f      	bne.n	8003516 <HAL_PCD_IRQHandler+0x716>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80034f6:	2300      	movs	r3, #0
 80034f8:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80034fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	4619      	mov	r1, r3
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	f009 ff61 	bl	800d3c8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	695a      	ldr	r2, [r3, #20]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003514:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4618      	mov	r0, r3
 800351c:	f007 ff14 	bl	800b348 <USB_ReadInterrupts>
 8003520:	4603      	mov	r3, r0
 8003522:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003526:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800352a:	d10f      	bne.n	800354c <HAL_PCD_IRQHandler+0x74c>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800352c:	2300      	movs	r3, #0
 800352e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003532:	b2db      	uxtb	r3, r3
 8003534:	4619      	mov	r1, r3
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f009 ff34 	bl	800d3a4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	695a      	ldr	r2, [r3, #20]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800354a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4618      	mov	r0, r3
 8003552:	f007 fef9 	bl	800b348 <USB_ReadInterrupts>
 8003556:	4603      	mov	r3, r0
 8003558:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800355c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003560:	d10a      	bne.n	8003578 <HAL_PCD_IRQHandler+0x778>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f009 ff42 	bl	800d3ec <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	695a      	ldr	r2, [r3, #20]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003576:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4618      	mov	r0, r3
 800357e:	f007 fee3 	bl	800b348 <USB_ReadInterrupts>
 8003582:	4603      	mov	r3, r0
 8003584:	f003 0304 	and.w	r3, r3, #4
 8003588:	2b04      	cmp	r3, #4
 800358a:	d115      	bne.n	80035b8 <HAL_PCD_IRQHandler+0x7b8>
    {
      temp = hpcd->Instance->GOTGINT;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003594:	69bb      	ldr	r3, [r7, #24]
 8003596:	f003 0304 	and.w	r3, r3, #4
 800359a:	2b00      	cmp	r3, #0
 800359c:	d002      	beq.n	80035a4 <HAL_PCD_IRQHandler+0x7a4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f009 ff32 	bl	800d408 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	6859      	ldr	r1, [r3, #4]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	69ba      	ldr	r2, [r7, #24]
 80035b0:	430a      	orrs	r2, r1
 80035b2:	605a      	str	r2, [r3, #4]
 80035b4:	e000      	b.n	80035b8 <HAL_PCD_IRQHandler+0x7b8>
      return;
 80035b6:	bf00      	nop
    }
  }
}
 80035b8:	3734      	adds	r7, #52	; 0x34
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd90      	pop	{r4, r7, pc}

080035be <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80035be:	b580      	push	{r7, lr}
 80035c0:	b082      	sub	sp, #8
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
 80035c6:	460b      	mov	r3, r1
 80035c8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d101      	bne.n	80035d8 <HAL_PCD_SetAddress+0x1a>
 80035d4:	2302      	movs	r3, #2
 80035d6:	e013      	b.n	8003600 <HAL_PCD_SetAddress+0x42>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2201      	movs	r2, #1
 80035dc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	78fa      	ldrb	r2, [r7, #3]
 80035e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	78fa      	ldrb	r2, [r7, #3]
 80035ee:	4611      	mov	r1, r2
 80035f0:	4618      	mov	r0, r3
 80035f2:	f007 fe53 	bl	800b29c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2200      	movs	r2, #0
 80035fa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80035fe:	2300      	movs	r3, #0
}
 8003600:	4618      	mov	r0, r3
 8003602:	3708      	adds	r7, #8
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}

08003608 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b084      	sub	sp, #16
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
 8003610:	4608      	mov	r0, r1
 8003612:	4611      	mov	r1, r2
 8003614:	461a      	mov	r2, r3
 8003616:	4603      	mov	r3, r0
 8003618:	70fb      	strb	r3, [r7, #3]
 800361a:	460b      	mov	r3, r1
 800361c:	803b      	strh	r3, [r7, #0]
 800361e:	4613      	mov	r3, r2
 8003620:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003622:	2300      	movs	r3, #0
 8003624:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003626:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800362a:	2b00      	cmp	r3, #0
 800362c:	da0f      	bge.n	800364e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800362e:	78fb      	ldrb	r3, [r7, #3]
 8003630:	f003 020f 	and.w	r2, r3, #15
 8003634:	4613      	mov	r3, r2
 8003636:	00db      	lsls	r3, r3, #3
 8003638:	1a9b      	subs	r3, r3, r2
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	3338      	adds	r3, #56	; 0x38
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	4413      	add	r3, r2
 8003642:	3304      	adds	r3, #4
 8003644:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2201      	movs	r2, #1
 800364a:	705a      	strb	r2, [r3, #1]
 800364c:	e00f      	b.n	800366e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800364e:	78fb      	ldrb	r3, [r7, #3]
 8003650:	f003 020f 	and.w	r2, r3, #15
 8003654:	4613      	mov	r3, r2
 8003656:	00db      	lsls	r3, r3, #3
 8003658:	1a9b      	subs	r3, r3, r2
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	4413      	add	r3, r2
 8003664:	3304      	adds	r3, #4
 8003666:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2200      	movs	r2, #0
 800366c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800366e:	78fb      	ldrb	r3, [r7, #3]
 8003670:	f003 030f 	and.w	r3, r3, #15
 8003674:	b2da      	uxtb	r2, r3
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800367a:	883a      	ldrh	r2, [r7, #0]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	78ba      	ldrb	r2, [r7, #2]
 8003684:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	785b      	ldrb	r3, [r3, #1]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d004      	beq.n	8003698 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	781b      	ldrb	r3, [r3, #0]
 8003692:	b29a      	uxth	r2, r3
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003698:	78bb      	ldrb	r3, [r7, #2]
 800369a:	2b02      	cmp	r3, #2
 800369c:	d102      	bne.n	80036a4 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2200      	movs	r2, #0
 80036a2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d101      	bne.n	80036b2 <HAL_PCD_EP_Open+0xaa>
 80036ae:	2302      	movs	r3, #2
 80036b0:	e00e      	b.n	80036d0 <HAL_PCD_EP_Open+0xc8>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2201      	movs	r2, #1
 80036b6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	68f9      	ldr	r1, [r7, #12]
 80036c0:	4618      	mov	r0, r3
 80036c2:	f007 f809 	bl	800a6d8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2200      	movs	r2, #0
 80036ca:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80036ce:	7afb      	ldrb	r3, [r7, #11]
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	3710      	adds	r7, #16
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}

080036d8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
 80036e0:	460b      	mov	r3, r1
 80036e2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80036e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	da0f      	bge.n	800370c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80036ec:	78fb      	ldrb	r3, [r7, #3]
 80036ee:	f003 020f 	and.w	r2, r3, #15
 80036f2:	4613      	mov	r3, r2
 80036f4:	00db      	lsls	r3, r3, #3
 80036f6:	1a9b      	subs	r3, r3, r2
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	3338      	adds	r3, #56	; 0x38
 80036fc:	687a      	ldr	r2, [r7, #4]
 80036fe:	4413      	add	r3, r2
 8003700:	3304      	adds	r3, #4
 8003702:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2201      	movs	r2, #1
 8003708:	705a      	strb	r2, [r3, #1]
 800370a:	e00f      	b.n	800372c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800370c:	78fb      	ldrb	r3, [r7, #3]
 800370e:	f003 020f 	and.w	r2, r3, #15
 8003712:	4613      	mov	r3, r2
 8003714:	00db      	lsls	r3, r3, #3
 8003716:	1a9b      	subs	r3, r3, r2
 8003718:	009b      	lsls	r3, r3, #2
 800371a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	4413      	add	r3, r2
 8003722:	3304      	adds	r3, #4
 8003724:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2200      	movs	r2, #0
 800372a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800372c:	78fb      	ldrb	r3, [r7, #3]
 800372e:	f003 030f 	and.w	r3, r3, #15
 8003732:	b2da      	uxtb	r2, r3
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800373e:	2b01      	cmp	r3, #1
 8003740:	d101      	bne.n	8003746 <HAL_PCD_EP_Close+0x6e>
 8003742:	2302      	movs	r3, #2
 8003744:	e00e      	b.n	8003764 <HAL_PCD_EP_Close+0x8c>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2201      	movs	r2, #1
 800374a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	68f9      	ldr	r1, [r7, #12]
 8003754:	4618      	mov	r0, r3
 8003756:	f007 f847 	bl	800a7e8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2200      	movs	r2, #0
 800375e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8003762:	2300      	movs	r3, #0
}
 8003764:	4618      	mov	r0, r3
 8003766:	3710      	adds	r7, #16
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}

0800376c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b086      	sub	sp, #24
 8003770:	af00      	add	r7, sp, #0
 8003772:	60f8      	str	r0, [r7, #12]
 8003774:	607a      	str	r2, [r7, #4]
 8003776:	603b      	str	r3, [r7, #0]
 8003778:	460b      	mov	r3, r1
 800377a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800377c:	7afb      	ldrb	r3, [r7, #11]
 800377e:	f003 020f 	and.w	r2, r3, #15
 8003782:	4613      	mov	r3, r2
 8003784:	00db      	lsls	r3, r3, #3
 8003786:	1a9b      	subs	r3, r3, r2
 8003788:	009b      	lsls	r3, r3, #2
 800378a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800378e:	68fa      	ldr	r2, [r7, #12]
 8003790:	4413      	add	r3, r2
 8003792:	3304      	adds	r3, #4
 8003794:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	683a      	ldr	r2, [r7, #0]
 80037a0:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	2200      	movs	r2, #0
 80037a6:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	2200      	movs	r2, #0
 80037ac:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80037ae:	7afb      	ldrb	r3, [r7, #11]
 80037b0:	f003 030f 	and.w	r3, r3, #15
 80037b4:	b2da      	uxtb	r2, r3
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	691b      	ldr	r3, [r3, #16]
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d102      	bne.n	80037c8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80037c8:	7afb      	ldrb	r3, [r7, #11]
 80037ca:	f003 030f 	and.w	r3, r3, #15
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d109      	bne.n	80037e6 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	6818      	ldr	r0, [r3, #0]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	691b      	ldr	r3, [r3, #16]
 80037da:	b2db      	uxtb	r3, r3
 80037dc:	461a      	mov	r2, r3
 80037de:	6979      	ldr	r1, [r7, #20]
 80037e0:	f007 fad2 	bl	800ad88 <USB_EP0StartXfer>
 80037e4:	e008      	b.n	80037f8 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	6818      	ldr	r0, [r3, #0]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	691b      	ldr	r3, [r3, #16]
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	461a      	mov	r2, r3
 80037f2:	6979      	ldr	r1, [r7, #20]
 80037f4:	f007 f87c 	bl	800a8f0 <USB_EPStartXfer>
  }

  return HAL_OK;
 80037f8:	2300      	movs	r3, #0
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3718      	adds	r7, #24
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}

08003802 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003802:	b480      	push	{r7}
 8003804:	b083      	sub	sp, #12
 8003806:	af00      	add	r7, sp, #0
 8003808:	6078      	str	r0, [r7, #4]
 800380a:	460b      	mov	r3, r1
 800380c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800380e:	78fb      	ldrb	r3, [r7, #3]
 8003810:	f003 020f 	and.w	r2, r3, #15
 8003814:	6879      	ldr	r1, [r7, #4]
 8003816:	4613      	mov	r3, r2
 8003818:	00db      	lsls	r3, r3, #3
 800381a:	1a9b      	subs	r3, r3, r2
 800381c:	009b      	lsls	r3, r3, #2
 800381e:	440b      	add	r3, r1
 8003820:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8003824:	681b      	ldr	r3, [r3, #0]
}
 8003826:	4618      	mov	r0, r3
 8003828:	370c      	adds	r7, #12
 800382a:	46bd      	mov	sp, r7
 800382c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003830:	4770      	bx	lr

08003832 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003832:	b580      	push	{r7, lr}
 8003834:	b086      	sub	sp, #24
 8003836:	af00      	add	r7, sp, #0
 8003838:	60f8      	str	r0, [r7, #12]
 800383a:	607a      	str	r2, [r7, #4]
 800383c:	603b      	str	r3, [r7, #0]
 800383e:	460b      	mov	r3, r1
 8003840:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003842:	7afb      	ldrb	r3, [r7, #11]
 8003844:	f003 020f 	and.w	r2, r3, #15
 8003848:	4613      	mov	r3, r2
 800384a:	00db      	lsls	r3, r3, #3
 800384c:	1a9b      	subs	r3, r3, r2
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	3338      	adds	r3, #56	; 0x38
 8003852:	68fa      	ldr	r2, [r7, #12]
 8003854:	4413      	add	r3, r2
 8003856:	3304      	adds	r3, #4
 8003858:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	687a      	ldr	r2, [r7, #4]
 800385e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	683a      	ldr	r2, [r7, #0]
 8003864:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	2200      	movs	r2, #0
 800386a:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	2201      	movs	r2, #1
 8003870:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003872:	7afb      	ldrb	r3, [r7, #11]
 8003874:	f003 030f 	and.w	r3, r3, #15
 8003878:	b2da      	uxtb	r2, r3
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	691b      	ldr	r3, [r3, #16]
 8003882:	2b01      	cmp	r3, #1
 8003884:	d102      	bne.n	800388c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800388c:	7afb      	ldrb	r3, [r7, #11]
 800388e:	f003 030f 	and.w	r3, r3, #15
 8003892:	2b00      	cmp	r3, #0
 8003894:	d109      	bne.n	80038aa <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	6818      	ldr	r0, [r3, #0]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	691b      	ldr	r3, [r3, #16]
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	461a      	mov	r2, r3
 80038a2:	6979      	ldr	r1, [r7, #20]
 80038a4:	f007 fa70 	bl	800ad88 <USB_EP0StartXfer>
 80038a8:	e008      	b.n	80038bc <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	6818      	ldr	r0, [r3, #0]
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	691b      	ldr	r3, [r3, #16]
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	461a      	mov	r2, r3
 80038b6:	6979      	ldr	r1, [r7, #20]
 80038b8:	f007 f81a 	bl	800a8f0 <USB_EPStartXfer>
  }

  return HAL_OK;
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3718      	adds	r7, #24
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}

080038c6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80038c6:	b580      	push	{r7, lr}
 80038c8:	b084      	sub	sp, #16
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	6078      	str	r0, [r7, #4]
 80038ce:	460b      	mov	r3, r1
 80038d0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80038d2:	78fb      	ldrb	r3, [r7, #3]
 80038d4:	f003 020f 	and.w	r2, r3, #15
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	429a      	cmp	r2, r3
 80038de:	d901      	bls.n	80038e4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e050      	b.n	8003986 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80038e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	da0f      	bge.n	800390c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80038ec:	78fb      	ldrb	r3, [r7, #3]
 80038ee:	f003 020f 	and.w	r2, r3, #15
 80038f2:	4613      	mov	r3, r2
 80038f4:	00db      	lsls	r3, r3, #3
 80038f6:	1a9b      	subs	r3, r3, r2
 80038f8:	009b      	lsls	r3, r3, #2
 80038fa:	3338      	adds	r3, #56	; 0x38
 80038fc:	687a      	ldr	r2, [r7, #4]
 80038fe:	4413      	add	r3, r2
 8003900:	3304      	adds	r3, #4
 8003902:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2201      	movs	r2, #1
 8003908:	705a      	strb	r2, [r3, #1]
 800390a:	e00d      	b.n	8003928 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800390c:	78fa      	ldrb	r2, [r7, #3]
 800390e:	4613      	mov	r3, r2
 8003910:	00db      	lsls	r3, r3, #3
 8003912:	1a9b      	subs	r3, r3, r2
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800391a:	687a      	ldr	r2, [r7, #4]
 800391c:	4413      	add	r3, r2
 800391e:	3304      	adds	r3, #4
 8003920:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2200      	movs	r2, #0
 8003926:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2201      	movs	r2, #1
 800392c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800392e:	78fb      	ldrb	r3, [r7, #3]
 8003930:	f003 030f 	and.w	r3, r3, #15
 8003934:	b2da      	uxtb	r2, r3
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003940:	2b01      	cmp	r3, #1
 8003942:	d101      	bne.n	8003948 <HAL_PCD_EP_SetStall+0x82>
 8003944:	2302      	movs	r3, #2
 8003946:	e01e      	b.n	8003986 <HAL_PCD_EP_SetStall+0xc0>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	68f9      	ldr	r1, [r7, #12]
 8003956:	4618      	mov	r0, r3
 8003958:	f007 fbcc 	bl	800b0f4 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800395c:	78fb      	ldrb	r3, [r7, #3]
 800395e:	f003 030f 	and.w	r3, r3, #15
 8003962:	2b00      	cmp	r3, #0
 8003964:	d10a      	bne.n	800397c <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6818      	ldr	r0, [r3, #0]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	691b      	ldr	r3, [r3, #16]
 800396e:	b2d9      	uxtb	r1, r3
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003976:	461a      	mov	r2, r3
 8003978:	f007 fdac 	bl	800b4d4 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003984:	2300      	movs	r3, #0
}
 8003986:	4618      	mov	r0, r3
 8003988:	3710      	adds	r7, #16
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}

0800398e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800398e:	b580      	push	{r7, lr}
 8003990:	b084      	sub	sp, #16
 8003992:	af00      	add	r7, sp, #0
 8003994:	6078      	str	r0, [r7, #4]
 8003996:	460b      	mov	r3, r1
 8003998:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800399a:	78fb      	ldrb	r3, [r7, #3]
 800399c:	f003 020f 	and.w	r2, r3, #15
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d901      	bls.n	80039ac <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	e042      	b.n	8003a32 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80039ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	da0f      	bge.n	80039d4 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80039b4:	78fb      	ldrb	r3, [r7, #3]
 80039b6:	f003 020f 	and.w	r2, r3, #15
 80039ba:	4613      	mov	r3, r2
 80039bc:	00db      	lsls	r3, r3, #3
 80039be:	1a9b      	subs	r3, r3, r2
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	3338      	adds	r3, #56	; 0x38
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	4413      	add	r3, r2
 80039c8:	3304      	adds	r3, #4
 80039ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2201      	movs	r2, #1
 80039d0:	705a      	strb	r2, [r3, #1]
 80039d2:	e00f      	b.n	80039f4 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80039d4:	78fb      	ldrb	r3, [r7, #3]
 80039d6:	f003 020f 	and.w	r2, r3, #15
 80039da:	4613      	mov	r3, r2
 80039dc:	00db      	lsls	r3, r3, #3
 80039de:	1a9b      	subs	r3, r3, r2
 80039e0:	009b      	lsls	r3, r3, #2
 80039e2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80039e6:	687a      	ldr	r2, [r7, #4]
 80039e8:	4413      	add	r3, r2
 80039ea:	3304      	adds	r3, #4
 80039ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2200      	movs	r2, #0
 80039f2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2200      	movs	r2, #0
 80039f8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80039fa:	78fb      	ldrb	r3, [r7, #3]
 80039fc:	f003 030f 	and.w	r3, r3, #15
 8003a00:	b2da      	uxtb	r2, r3
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d101      	bne.n	8003a14 <HAL_PCD_EP_ClrStall+0x86>
 8003a10:	2302      	movs	r3, #2
 8003a12:	e00e      	b.n	8003a32 <HAL_PCD_EP_ClrStall+0xa4>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2201      	movs	r2, #1
 8003a18:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	68f9      	ldr	r1, [r7, #12]
 8003a22:	4618      	mov	r0, r3
 8003a24:	f007 fbd4 	bl	800b1d0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003a30:	2300      	movs	r3, #0
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3710      	adds	r7, #16
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}

08003a3a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003a3a:	b580      	push	{r7, lr}
 8003a3c:	b08a      	sub	sp, #40	; 0x28
 8003a3e:	af02      	add	r7, sp, #8
 8003a40:	6078      	str	r0, [r7, #4]
 8003a42:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003a4e:	683a      	ldr	r2, [r7, #0]
 8003a50:	4613      	mov	r3, r2
 8003a52:	00db      	lsls	r3, r3, #3
 8003a54:	1a9b      	subs	r3, r3, r2
 8003a56:	009b      	lsls	r3, r3, #2
 8003a58:	3338      	adds	r3, #56	; 0x38
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	4413      	add	r3, r2
 8003a5e:	3304      	adds	r3, #4
 8003a60:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	699a      	ldr	r2, [r3, #24]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	695b      	ldr	r3, [r3, #20]
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	d901      	bls.n	8003a72 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e06c      	b.n	8003b4c <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	695a      	ldr	r2, [r3, #20]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	699b      	ldr	r3, [r3, #24]
 8003a7a:	1ad3      	subs	r3, r2, r3
 8003a7c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	69fa      	ldr	r2, [r7, #28]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d902      	bls.n	8003a8e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003a8e:	69fb      	ldr	r3, [r7, #28]
 8003a90:	3303      	adds	r3, #3
 8003a92:	089b      	lsrs	r3, r3, #2
 8003a94:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003a96:	e02b      	b.n	8003af0 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	695a      	ldr	r2, [r3, #20]
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	699b      	ldr	r3, [r3, #24]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	689b      	ldr	r3, [r3, #8]
 8003aa8:	69fa      	ldr	r2, [r7, #28]
 8003aaa:	429a      	cmp	r2, r3
 8003aac:	d902      	bls.n	8003ab4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003ab4:	69fb      	ldr	r3, [r7, #28]
 8003ab6:	3303      	adds	r3, #3
 8003ab8:	089b      	lsrs	r3, r3, #2
 8003aba:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	68d9      	ldr	r1, [r3, #12]
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	b2da      	uxtb	r2, r3
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	9300      	str	r3, [sp, #0]
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	6978      	ldr	r0, [r7, #20]
 8003ad4:	f007 fab0 	bl	800b038 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	68da      	ldr	r2, [r3, #12]
 8003adc:	69fb      	ldr	r3, [r7, #28]
 8003ade:	441a      	add	r2, r3
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	699a      	ldr	r2, [r3, #24]
 8003ae8:	69fb      	ldr	r3, [r7, #28]
 8003aea:	441a      	add	r2, r3
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	015a      	lsls	r2, r3, #5
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	4413      	add	r3, r2
 8003af8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003afc:	699b      	ldr	r3, [r3, #24]
 8003afe:	b29b      	uxth	r3, r3
 8003b00:	69ba      	ldr	r2, [r7, #24]
 8003b02:	429a      	cmp	r2, r3
 8003b04:	d809      	bhi.n	8003b1a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	699a      	ldr	r2, [r3, #24]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003b0e:	429a      	cmp	r2, r3
 8003b10:	d203      	bcs.n	8003b1a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	695b      	ldr	r3, [r3, #20]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d1be      	bne.n	8003a98 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	695a      	ldr	r2, [r3, #20]
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	699b      	ldr	r3, [r3, #24]
 8003b22:	429a      	cmp	r2, r3
 8003b24:	d811      	bhi.n	8003b4a <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	f003 030f 	and.w	r3, r3, #15
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b32:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	43db      	mvns	r3, r3
 8003b40:	6939      	ldr	r1, [r7, #16]
 8003b42:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003b46:	4013      	ands	r3, r2
 8003b48:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003b4a:	2300      	movs	r3, #0
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	3720      	adds	r7, #32
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}

08003b54 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b086      	sub	sp, #24
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
 8003b5c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	333c      	adds	r3, #60	; 0x3c
 8003b6c:	3304      	adds	r3, #4
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	015a      	lsls	r2, r3, #5
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	4413      	add	r3, r2
 8003b7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	691b      	ldr	r3, [r3, #16]
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	f040 80a0 	bne.w	8003ccc <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	f003 0308 	and.w	r3, r3, #8
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d015      	beq.n	8003bc2 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	4a72      	ldr	r2, [pc, #456]	; (8003d64 <PCD_EP_OutXfrComplete_int+0x210>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	f240 80dd 	bls.w	8003d5a <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	f000 80d7 	beq.w	8003d5a <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	015a      	lsls	r2, r3, #5
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	4413      	add	r3, r2
 8003bb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003bb8:	461a      	mov	r2, r3
 8003bba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003bbe:	6093      	str	r3, [r2, #8]
 8003bc0:	e0cb      	b.n	8003d5a <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	f003 0320 	and.w	r3, r3, #32
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d009      	beq.n	8003be0 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	015a      	lsls	r2, r3, #5
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	4413      	add	r3, r2
 8003bd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003bd8:	461a      	mov	r2, r3
 8003bda:	2320      	movs	r3, #32
 8003bdc:	6093      	str	r3, [r2, #8]
 8003bde:	e0bc      	b.n	8003d5a <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	f040 80b7 	bne.w	8003d5a <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	4a5d      	ldr	r2, [pc, #372]	; (8003d64 <PCD_EP_OutXfrComplete_int+0x210>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d90f      	bls.n	8003c14 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d00a      	beq.n	8003c14 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	015a      	lsls	r2, r3, #5
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	4413      	add	r3, r2
 8003c06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c10:	6093      	str	r3, [r2, #8]
 8003c12:	e0a2      	b.n	8003d5a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8003c14:	6879      	ldr	r1, [r7, #4]
 8003c16:	683a      	ldr	r2, [r7, #0]
 8003c18:	4613      	mov	r3, r2
 8003c1a:	00db      	lsls	r3, r3, #3
 8003c1c:	1a9b      	subs	r3, r3, r2
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	440b      	add	r3, r1
 8003c22:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003c26:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	0159      	lsls	r1, r3, #5
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	440b      	add	r3, r1
 8003c30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c34:	691b      	ldr	r3, [r3, #16]
 8003c36:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8003c3a:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	683a      	ldr	r2, [r7, #0]
 8003c40:	4613      	mov	r3, r2
 8003c42:	00db      	lsls	r3, r3, #3
 8003c44:	1a9b      	subs	r3, r3, r2
 8003c46:	009b      	lsls	r3, r3, #2
 8003c48:	4403      	add	r3, r0
 8003c4a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8003c4e:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8003c50:	6879      	ldr	r1, [r7, #4]
 8003c52:	683a      	ldr	r2, [r7, #0]
 8003c54:	4613      	mov	r3, r2
 8003c56:	00db      	lsls	r3, r3, #3
 8003c58:	1a9b      	subs	r3, r3, r2
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	440b      	add	r3, r1
 8003c5e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003c62:	6819      	ldr	r1, [r3, #0]
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	683a      	ldr	r2, [r7, #0]
 8003c68:	4613      	mov	r3, r2
 8003c6a:	00db      	lsls	r3, r3, #3
 8003c6c:	1a9b      	subs	r3, r3, r2
 8003c6e:	009b      	lsls	r3, r3, #2
 8003c70:	4403      	add	r3, r0
 8003c72:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4419      	add	r1, r3
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	683a      	ldr	r2, [r7, #0]
 8003c7e:	4613      	mov	r3, r2
 8003c80:	00db      	lsls	r3, r3, #3
 8003c82:	1a9b      	subs	r3, r3, r2
 8003c84:	009b      	lsls	r3, r3, #2
 8003c86:	4403      	add	r3, r0
 8003c88:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003c8c:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d114      	bne.n	8003cbe <PCD_EP_OutXfrComplete_int+0x16a>
 8003c94:	6879      	ldr	r1, [r7, #4]
 8003c96:	683a      	ldr	r2, [r7, #0]
 8003c98:	4613      	mov	r3, r2
 8003c9a:	00db      	lsls	r3, r3, #3
 8003c9c:	1a9b      	subs	r3, r3, r2
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	440b      	add	r3, r1
 8003ca2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d108      	bne.n	8003cbe <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6818      	ldr	r0, [r3, #0]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	2101      	movs	r1, #1
 8003cba:	f007 fc0b 	bl	800b4d4 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	4619      	mov	r1, r3
 8003cc4:	6878      	ldr	r0, [r7, #4]
 8003cc6:	f009 facd 	bl	800d264 <HAL_PCD_DataOutStageCallback>
 8003cca:	e046      	b.n	8003d5a <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	4a26      	ldr	r2, [pc, #152]	; (8003d68 <PCD_EP_OutXfrComplete_int+0x214>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d124      	bne.n	8003d1e <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d00a      	beq.n	8003cf4 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	015a      	lsls	r2, r3, #5
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	4413      	add	r3, r2
 8003ce6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cea:	461a      	mov	r2, r3
 8003cec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003cf0:	6093      	str	r3, [r2, #8]
 8003cf2:	e032      	b.n	8003d5a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	f003 0320 	and.w	r3, r3, #32
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d008      	beq.n	8003d10 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	015a      	lsls	r2, r3, #5
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	4413      	add	r3, r2
 8003d06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d0a:	461a      	mov	r2, r3
 8003d0c:	2320      	movs	r3, #32
 8003d0e:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	b2db      	uxtb	r3, r3
 8003d14:	4619      	mov	r1, r3
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f009 faa4 	bl	800d264 <HAL_PCD_DataOutStageCallback>
 8003d1c:	e01d      	b.n	8003d5a <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d114      	bne.n	8003d4e <PCD_EP_OutXfrComplete_int+0x1fa>
 8003d24:	6879      	ldr	r1, [r7, #4]
 8003d26:	683a      	ldr	r2, [r7, #0]
 8003d28:	4613      	mov	r3, r2
 8003d2a:	00db      	lsls	r3, r3, #3
 8003d2c:	1a9b      	subs	r3, r3, r2
 8003d2e:	009b      	lsls	r3, r3, #2
 8003d30:	440b      	add	r3, r1
 8003d32:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d108      	bne.n	8003d4e <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6818      	ldr	r0, [r3, #0]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003d46:	461a      	mov	r2, r3
 8003d48:	2100      	movs	r1, #0
 8003d4a:	f007 fbc3 	bl	800b4d4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	4619      	mov	r1, r3
 8003d54:	6878      	ldr	r0, [r7, #4]
 8003d56:	f009 fa85 	bl	800d264 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003d5a:	2300      	movs	r3, #0
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	3718      	adds	r7, #24
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}
 8003d64:	4f54300a 	.word	0x4f54300a
 8003d68:	4f54310a 	.word	0x4f54310a

08003d6c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b086      	sub	sp, #24
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
 8003d74:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	333c      	adds	r3, #60	; 0x3c
 8003d84:	3304      	adds	r3, #4
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	015a      	lsls	r2, r3, #5
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	4413      	add	r3, r2
 8003d92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	4a15      	ldr	r2, [pc, #84]	; (8003df4 <PCD_EP_OutSetupPacket_int+0x88>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d90e      	bls.n	8003dc0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d009      	beq.n	8003dc0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	015a      	lsls	r2, r3, #5
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	4413      	add	r3, r2
 8003db4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003db8:	461a      	mov	r2, r3
 8003dba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003dbe:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	f009 fa3d 	bl	800d240 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	4a0a      	ldr	r2, [pc, #40]	; (8003df4 <PCD_EP_OutSetupPacket_int+0x88>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d90c      	bls.n	8003de8 <PCD_EP_OutSetupPacket_int+0x7c>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	691b      	ldr	r3, [r3, #16]
 8003dd2:	2b01      	cmp	r3, #1
 8003dd4:	d108      	bne.n	8003de8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6818      	ldr	r0, [r3, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003de0:	461a      	mov	r2, r3
 8003de2:	2101      	movs	r1, #1
 8003de4:	f007 fb76 	bl	800b4d4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003de8:	2300      	movs	r3, #0
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	3718      	adds	r7, #24
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	bf00      	nop
 8003df4:	4f54300a 	.word	0x4f54300a

08003df8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b085      	sub	sp, #20
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	460b      	mov	r3, r1
 8003e02:	70fb      	strb	r3, [r7, #3]
 8003e04:	4613      	mov	r3, r2
 8003e06:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e0e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003e10:	78fb      	ldrb	r3, [r7, #3]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d107      	bne.n	8003e26 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003e16:	883b      	ldrh	r3, [r7, #0]
 8003e18:	0419      	lsls	r1, r3, #16
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	68ba      	ldr	r2, [r7, #8]
 8003e20:	430a      	orrs	r2, r1
 8003e22:	629a      	str	r2, [r3, #40]	; 0x28
 8003e24:	e028      	b.n	8003e78 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e2c:	0c1b      	lsrs	r3, r3, #16
 8003e2e:	68ba      	ldr	r2, [r7, #8]
 8003e30:	4413      	add	r3, r2
 8003e32:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003e34:	2300      	movs	r3, #0
 8003e36:	73fb      	strb	r3, [r7, #15]
 8003e38:	e00d      	b.n	8003e56 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	7bfb      	ldrb	r3, [r7, #15]
 8003e40:	3340      	adds	r3, #64	; 0x40
 8003e42:	009b      	lsls	r3, r3, #2
 8003e44:	4413      	add	r3, r2
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	0c1b      	lsrs	r3, r3, #16
 8003e4a:	68ba      	ldr	r2, [r7, #8]
 8003e4c:	4413      	add	r3, r2
 8003e4e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003e50:	7bfb      	ldrb	r3, [r7, #15]
 8003e52:	3301      	adds	r3, #1
 8003e54:	73fb      	strb	r3, [r7, #15]
 8003e56:	7bfa      	ldrb	r2, [r7, #15]
 8003e58:	78fb      	ldrb	r3, [r7, #3]
 8003e5a:	3b01      	subs	r3, #1
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	d3ec      	bcc.n	8003e3a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003e60:	883b      	ldrh	r3, [r7, #0]
 8003e62:	0418      	lsls	r0, r3, #16
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6819      	ldr	r1, [r3, #0]
 8003e68:	78fb      	ldrb	r3, [r7, #3]
 8003e6a:	3b01      	subs	r3, #1
 8003e6c:	68ba      	ldr	r2, [r7, #8]
 8003e6e:	4302      	orrs	r2, r0
 8003e70:	3340      	adds	r3, #64	; 0x40
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	440b      	add	r3, r1
 8003e76:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003e78:	2300      	movs	r3, #0
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3714      	adds	r7, #20
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr

08003e86 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003e86:	b480      	push	{r7}
 8003e88:	b083      	sub	sp, #12
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	6078      	str	r0, [r7, #4]
 8003e8e:	460b      	mov	r3, r1
 8003e90:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	887a      	ldrh	r2, [r7, #2]
 8003e98:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003e9a:	2300      	movs	r3, #0
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	370c      	adds	r7, #12
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr

08003ea8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b085      	sub	sp, #20
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2201      	movs	r2, #1
 8003eba:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	699b      	ldr	r3, [r3, #24]
 8003eca:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003ed6:	4b05      	ldr	r3, [pc, #20]	; (8003eec <HAL_PCDEx_ActivateLPM+0x44>)
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	68fa      	ldr	r2, [r7, #12]
 8003edc:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003ede:	2300      	movs	r3, #0
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	3714      	adds	r7, #20
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr
 8003eec:	10000003 	.word	0x10000003

08003ef0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b083      	sub	sp, #12
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
 8003ef8:	460b      	mov	r3, r1
 8003efa:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003efc:	bf00      	nop
 8003efe:	370c      	adds	r7, #12
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr

08003f08 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b084      	sub	sp, #16
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003f10:	4b19      	ldr	r3, [pc, #100]	; (8003f78 <HAL_PWREx_ConfigSupply+0x70>)
 8003f12:	68db      	ldr	r3, [r3, #12]
 8003f14:	f003 0304 	and.w	r3, r3, #4
 8003f18:	2b04      	cmp	r3, #4
 8003f1a:	d00a      	beq.n	8003f32 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003f1c:	4b16      	ldr	r3, [pc, #88]	; (8003f78 <HAL_PWREx_ConfigSupply+0x70>)
 8003f1e:	68db      	ldr	r3, [r3, #12]
 8003f20:	f003 0307 	and.w	r3, r3, #7
 8003f24:	687a      	ldr	r2, [r7, #4]
 8003f26:	429a      	cmp	r2, r3
 8003f28:	d001      	beq.n	8003f2e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e01f      	b.n	8003f6e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003f2e:	2300      	movs	r3, #0
 8003f30:	e01d      	b.n	8003f6e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003f32:	4b11      	ldr	r3, [pc, #68]	; (8003f78 <HAL_PWREx_ConfigSupply+0x70>)
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	f023 0207 	bic.w	r2, r3, #7
 8003f3a:	490f      	ldr	r1, [pc, #60]	; (8003f78 <HAL_PWREx_ConfigSupply+0x70>)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003f42:	f7fe f87d 	bl	8002040 <HAL_GetTick>
 8003f46:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003f48:	e009      	b.n	8003f5e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003f4a:	f7fe f879 	bl	8002040 <HAL_GetTick>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	1ad3      	subs	r3, r2, r3
 8003f54:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003f58:	d901      	bls.n	8003f5e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e007      	b.n	8003f6e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003f5e:	4b06      	ldr	r3, [pc, #24]	; (8003f78 <HAL_PWREx_ConfigSupply+0x70>)
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003f66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f6a:	d1ee      	bne.n	8003f4a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003f6c:	2300      	movs	r3, #0
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3710      	adds	r7, #16
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop
 8003f78:	58024800 	.word	0x58024800

08003f7c <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8003f80:	4b05      	ldr	r3, [pc, #20]	; (8003f98 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	4a04      	ldr	r2, [pc, #16]	; (8003f98 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8003f86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f8a:	60d3      	str	r3, [r2, #12]
}
 8003f8c:	bf00      	nop
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr
 8003f96:	bf00      	nop
 8003f98:	58024800 	.word	0x58024800

08003f9c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b08c      	sub	sp, #48	; 0x30
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d101      	bne.n	8003fae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e3c4      	b.n	8004738 <HAL_RCC_OscConfig+0x79c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 0301 	and.w	r3, r3, #1
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	f000 8087 	beq.w	80040ca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003fbc:	4ba2      	ldr	r3, [pc, #648]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 8003fbe:	691b      	ldr	r3, [r3, #16]
 8003fc0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003fc4:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003fc6:	4ba0      	ldr	r3, [pc, #640]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 8003fc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fca:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003fcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fce:	2b10      	cmp	r3, #16
 8003fd0:	d007      	beq.n	8003fe2 <HAL_RCC_OscConfig+0x46>
 8003fd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fd4:	2b18      	cmp	r3, #24
 8003fd6:	d110      	bne.n	8003ffa <HAL_RCC_OscConfig+0x5e>
 8003fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fda:	f003 0303 	and.w	r3, r3, #3
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d10b      	bne.n	8003ffa <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fe2:	4b99      	ldr	r3, [pc, #612]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d06c      	beq.n	80040c8 <HAL_RCC_OscConfig+0x12c>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d168      	bne.n	80040c8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e39e      	b.n	8004738 <HAL_RCC_OscConfig+0x79c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004002:	d106      	bne.n	8004012 <HAL_RCC_OscConfig+0x76>
 8004004:	4b90      	ldr	r3, [pc, #576]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a8f      	ldr	r2, [pc, #572]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 800400a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800400e:	6013      	str	r3, [r2, #0]
 8004010:	e02e      	b.n	8004070 <HAL_RCC_OscConfig+0xd4>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d10c      	bne.n	8004034 <HAL_RCC_OscConfig+0x98>
 800401a:	4b8b      	ldr	r3, [pc, #556]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a8a      	ldr	r2, [pc, #552]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 8004020:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004024:	6013      	str	r3, [r2, #0]
 8004026:	4b88      	ldr	r3, [pc, #544]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a87      	ldr	r2, [pc, #540]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 800402c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004030:	6013      	str	r3, [r2, #0]
 8004032:	e01d      	b.n	8004070 <HAL_RCC_OscConfig+0xd4>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800403c:	d10c      	bne.n	8004058 <HAL_RCC_OscConfig+0xbc>
 800403e:	4b82      	ldr	r3, [pc, #520]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a81      	ldr	r2, [pc, #516]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 8004044:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004048:	6013      	str	r3, [r2, #0]
 800404a:	4b7f      	ldr	r3, [pc, #508]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a7e      	ldr	r2, [pc, #504]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 8004050:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004054:	6013      	str	r3, [r2, #0]
 8004056:	e00b      	b.n	8004070 <HAL_RCC_OscConfig+0xd4>
 8004058:	4b7b      	ldr	r3, [pc, #492]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a7a      	ldr	r2, [pc, #488]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 800405e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004062:	6013      	str	r3, [r2, #0]
 8004064:	4b78      	ldr	r3, [pc, #480]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a77      	ldr	r2, [pc, #476]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 800406a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800406e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d013      	beq.n	80040a0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004078:	f7fd ffe2 	bl	8002040 <HAL_GetTick>
 800407c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800407e:	e008      	b.n	8004092 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004080:	f7fd ffde 	bl	8002040 <HAL_GetTick>
 8004084:	4602      	mov	r2, r0
 8004086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004088:	1ad3      	subs	r3, r2, r3
 800408a:	2b64      	cmp	r3, #100	; 0x64
 800408c:	d901      	bls.n	8004092 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800408e:	2303      	movs	r3, #3
 8004090:	e352      	b.n	8004738 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004092:	4b6d      	ldr	r3, [pc, #436]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800409a:	2b00      	cmp	r3, #0
 800409c:	d0f0      	beq.n	8004080 <HAL_RCC_OscConfig+0xe4>
 800409e:	e014      	b.n	80040ca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040a0:	f7fd ffce 	bl	8002040 <HAL_GetTick>
 80040a4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80040a6:	e008      	b.n	80040ba <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040a8:	f7fd ffca 	bl	8002040 <HAL_GetTick>
 80040ac:	4602      	mov	r2, r0
 80040ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040b0:	1ad3      	subs	r3, r2, r3
 80040b2:	2b64      	cmp	r3, #100	; 0x64
 80040b4:	d901      	bls.n	80040ba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80040b6:	2303      	movs	r3, #3
 80040b8:	e33e      	b.n	8004738 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80040ba:	4b63      	ldr	r3, [pc, #396]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d1f0      	bne.n	80040a8 <HAL_RCC_OscConfig+0x10c>
 80040c6:	e000      	b.n	80040ca <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f003 0302 	and.w	r3, r3, #2
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	f000 8092 	beq.w	80041fc <HAL_RCC_OscConfig+0x260>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80040d8:	4b5b      	ldr	r3, [pc, #364]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 80040da:	691b      	ldr	r3, [r3, #16]
 80040dc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80040e0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80040e2:	4b59      	ldr	r3, [pc, #356]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 80040e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040e6:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80040e8:	6a3b      	ldr	r3, [r7, #32]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d007      	beq.n	80040fe <HAL_RCC_OscConfig+0x162>
 80040ee:	6a3b      	ldr	r3, [r7, #32]
 80040f0:	2b18      	cmp	r3, #24
 80040f2:	d12d      	bne.n	8004150 <HAL_RCC_OscConfig+0x1b4>
 80040f4:	69fb      	ldr	r3, [r7, #28]
 80040f6:	f003 0303 	and.w	r3, r3, #3
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d128      	bne.n	8004150 <HAL_RCC_OscConfig+0x1b4>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80040fe:	4b52      	ldr	r3, [pc, #328]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f003 0304 	and.w	r3, r3, #4
 8004106:	2b00      	cmp	r3, #0
 8004108:	d005      	beq.n	8004116 <HAL_RCC_OscConfig+0x17a>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	68db      	ldr	r3, [r3, #12]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d101      	bne.n	8004116 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e310      	b.n	8004738 <HAL_RCC_OscConfig+0x79c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004116:	f7fd ffc1 	bl	800209c <HAL_GetREVID>
 800411a:	4602      	mov	r2, r0
 800411c:	f241 0303 	movw	r3, #4099	; 0x1003
 8004120:	429a      	cmp	r2, r3
 8004122:	d80a      	bhi.n	800413a <HAL_RCC_OscConfig+0x19e>
 8004124:	4b48      	ldr	r3, [pc, #288]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	691b      	ldr	r3, [r3, #16]
 8004130:	031b      	lsls	r3, r3, #12
 8004132:	4945      	ldr	r1, [pc, #276]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 8004134:	4313      	orrs	r3, r2
 8004136:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004138:	e060      	b.n	80041fc <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800413a:	4b43      	ldr	r3, [pc, #268]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	691b      	ldr	r3, [r3, #16]
 8004146:	061b      	lsls	r3, r3, #24
 8004148:	493f      	ldr	r1, [pc, #252]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 800414a:	4313      	orrs	r3, r2
 800414c:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800414e:	e055      	b.n	80041fc <HAL_RCC_OscConfig+0x260>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	68db      	ldr	r3, [r3, #12]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d038      	beq.n	80041ca <HAL_RCC_OscConfig+0x22e>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004158:	4b3b      	ldr	r3, [pc, #236]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f023 0219 	bic.w	r2, r3, #25
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	4938      	ldr	r1, [pc, #224]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 8004166:	4313      	orrs	r3, r2
 8004168:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800416a:	f7fd ff69 	bl	8002040 <HAL_GetTick>
 800416e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004170:	e008      	b.n	8004184 <HAL_RCC_OscConfig+0x1e8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004172:	f7fd ff65 	bl	8002040 <HAL_GetTick>
 8004176:	4602      	mov	r2, r0
 8004178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800417a:	1ad3      	subs	r3, r2, r3
 800417c:	2b02      	cmp	r3, #2
 800417e:	d901      	bls.n	8004184 <HAL_RCC_OscConfig+0x1e8>
          {
            return HAL_TIMEOUT;
 8004180:	2303      	movs	r3, #3
 8004182:	e2d9      	b.n	8004738 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004184:	4b30      	ldr	r3, [pc, #192]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f003 0304 	and.w	r3, r3, #4
 800418c:	2b00      	cmp	r3, #0
 800418e:	d0f0      	beq.n	8004172 <HAL_RCC_OscConfig+0x1d6>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004190:	f7fd ff84 	bl	800209c <HAL_GetREVID>
 8004194:	4602      	mov	r2, r0
 8004196:	f241 0303 	movw	r3, #4099	; 0x1003
 800419a:	429a      	cmp	r2, r3
 800419c:	d80a      	bhi.n	80041b4 <HAL_RCC_OscConfig+0x218>
 800419e:	4b2a      	ldr	r3, [pc, #168]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	691b      	ldr	r3, [r3, #16]
 80041aa:	031b      	lsls	r3, r3, #12
 80041ac:	4926      	ldr	r1, [pc, #152]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 80041ae:	4313      	orrs	r3, r2
 80041b0:	604b      	str	r3, [r1, #4]
 80041b2:	e023      	b.n	80041fc <HAL_RCC_OscConfig+0x260>
 80041b4:	4b24      	ldr	r3, [pc, #144]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	691b      	ldr	r3, [r3, #16]
 80041c0:	061b      	lsls	r3, r3, #24
 80041c2:	4921      	ldr	r1, [pc, #132]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 80041c4:	4313      	orrs	r3, r2
 80041c6:	604b      	str	r3, [r1, #4]
 80041c8:	e018      	b.n	80041fc <HAL_RCC_OscConfig+0x260>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041ca:	4b1f      	ldr	r3, [pc, #124]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a1e      	ldr	r2, [pc, #120]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 80041d0:	f023 0301 	bic.w	r3, r3, #1
 80041d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041d6:	f7fd ff33 	bl	8002040 <HAL_GetTick>
 80041da:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80041dc:	e008      	b.n	80041f0 <HAL_RCC_OscConfig+0x254>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041de:	f7fd ff2f 	bl	8002040 <HAL_GetTick>
 80041e2:	4602      	mov	r2, r0
 80041e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e6:	1ad3      	subs	r3, r2, r3
 80041e8:	2b02      	cmp	r3, #2
 80041ea:	d901      	bls.n	80041f0 <HAL_RCC_OscConfig+0x254>
          {
            return HAL_TIMEOUT;
 80041ec:	2303      	movs	r3, #3
 80041ee:	e2a3      	b.n	8004738 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80041f0:	4b15      	ldr	r3, [pc, #84]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0304 	and.w	r3, r3, #4
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d1f0      	bne.n	80041de <HAL_RCC_OscConfig+0x242>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 0310 	and.w	r3, r3, #16
 8004204:	2b00      	cmp	r3, #0
 8004206:	f000 8091 	beq.w	800432c <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800420a:	4b0f      	ldr	r3, [pc, #60]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 800420c:	691b      	ldr	r3, [r3, #16]
 800420e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004212:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004214:	4b0c      	ldr	r3, [pc, #48]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 8004216:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004218:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800421a:	69bb      	ldr	r3, [r7, #24]
 800421c:	2b08      	cmp	r3, #8
 800421e:	d007      	beq.n	8004230 <HAL_RCC_OscConfig+0x294>
 8004220:	69bb      	ldr	r3, [r7, #24]
 8004222:	2b18      	cmp	r3, #24
 8004224:	d12f      	bne.n	8004286 <HAL_RCC_OscConfig+0x2ea>
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	f003 0303 	and.w	r3, r3, #3
 800422c:	2b01      	cmp	r3, #1
 800422e:	d12a      	bne.n	8004286 <HAL_RCC_OscConfig+0x2ea>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004230:	4b05      	ldr	r3, [pc, #20]	; (8004248 <HAL_RCC_OscConfig+0x2ac>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004238:	2b00      	cmp	r3, #0
 800423a:	d007      	beq.n	800424c <HAL_RCC_OscConfig+0x2b0>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	69db      	ldr	r3, [r3, #28]
 8004240:	2b80      	cmp	r3, #128	; 0x80
 8004242:	d003      	beq.n	800424c <HAL_RCC_OscConfig+0x2b0>
      {
        return HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	e277      	b.n	8004738 <HAL_RCC_OscConfig+0x79c>
 8004248:	58024400 	.word	0x58024400
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800424c:	f7fd ff26 	bl	800209c <HAL_GetREVID>
 8004250:	4602      	mov	r2, r0
 8004252:	f241 0303 	movw	r3, #4099	; 0x1003
 8004256:	429a      	cmp	r2, r3
 8004258:	d80a      	bhi.n	8004270 <HAL_RCC_OscConfig+0x2d4>
 800425a:	4ba2      	ldr	r3, [pc, #648]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6a1b      	ldr	r3, [r3, #32]
 8004266:	069b      	lsls	r3, r3, #26
 8004268:	499e      	ldr	r1, [pc, #632]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 800426a:	4313      	orrs	r3, r2
 800426c:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800426e:	e05d      	b.n	800432c <HAL_RCC_OscConfig+0x390>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004270:	4b9c      	ldr	r3, [pc, #624]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 8004272:	68db      	ldr	r3, [r3, #12]
 8004274:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6a1b      	ldr	r3, [r3, #32]
 800427c:	061b      	lsls	r3, r3, #24
 800427e:	4999      	ldr	r1, [pc, #612]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 8004280:	4313      	orrs	r3, r2
 8004282:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004284:	e052      	b.n	800432c <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	69db      	ldr	r3, [r3, #28]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d035      	beq.n	80042fa <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800428e:	4b95      	ldr	r3, [pc, #596]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a94      	ldr	r2, [pc, #592]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 8004294:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004298:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800429a:	f7fd fed1 	bl	8002040 <HAL_GetTick>
 800429e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80042a0:	e008      	b.n	80042b4 <HAL_RCC_OscConfig+0x318>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80042a2:	f7fd fecd 	bl	8002040 <HAL_GetTick>
 80042a6:	4602      	mov	r2, r0
 80042a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042aa:	1ad3      	subs	r3, r2, r3
 80042ac:	2b02      	cmp	r3, #2
 80042ae:	d901      	bls.n	80042b4 <HAL_RCC_OscConfig+0x318>
          {
            return HAL_TIMEOUT;
 80042b0:	2303      	movs	r3, #3
 80042b2:	e241      	b.n	8004738 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80042b4:	4b8b      	ldr	r3, [pc, #556]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d0f0      	beq.n	80042a2 <HAL_RCC_OscConfig+0x306>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80042c0:	f7fd feec 	bl	800209c <HAL_GetREVID>
 80042c4:	4602      	mov	r2, r0
 80042c6:	f241 0303 	movw	r3, #4099	; 0x1003
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d80a      	bhi.n	80042e4 <HAL_RCC_OscConfig+0x348>
 80042ce:	4b85      	ldr	r3, [pc, #532]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6a1b      	ldr	r3, [r3, #32]
 80042da:	069b      	lsls	r3, r3, #26
 80042dc:	4981      	ldr	r1, [pc, #516]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 80042de:	4313      	orrs	r3, r2
 80042e0:	604b      	str	r3, [r1, #4]
 80042e2:	e023      	b.n	800432c <HAL_RCC_OscConfig+0x390>
 80042e4:	4b7f      	ldr	r3, [pc, #508]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6a1b      	ldr	r3, [r3, #32]
 80042f0:	061b      	lsls	r3, r3, #24
 80042f2:	497c      	ldr	r1, [pc, #496]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 80042f4:	4313      	orrs	r3, r2
 80042f6:	60cb      	str	r3, [r1, #12]
 80042f8:	e018      	b.n	800432c <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80042fa:	4b7a      	ldr	r3, [pc, #488]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a79      	ldr	r2, [pc, #484]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 8004300:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004304:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004306:	f7fd fe9b 	bl	8002040 <HAL_GetTick>
 800430a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800430c:	e008      	b.n	8004320 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800430e:	f7fd fe97 	bl	8002040 <HAL_GetTick>
 8004312:	4602      	mov	r2, r0
 8004314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004316:	1ad3      	subs	r3, r2, r3
 8004318:	2b02      	cmp	r3, #2
 800431a:	d901      	bls.n	8004320 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 800431c:	2303      	movs	r3, #3
 800431e:	e20b      	b.n	8004738 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004320:	4b70      	ldr	r3, [pc, #448]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004328:	2b00      	cmp	r3, #0
 800432a:	d1f0      	bne.n	800430e <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f003 0308 	and.w	r3, r3, #8
 8004334:	2b00      	cmp	r3, #0
 8004336:	d036      	beq.n	80043a6 <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	695b      	ldr	r3, [r3, #20]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d019      	beq.n	8004374 <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004340:	4b68      	ldr	r3, [pc, #416]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 8004342:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004344:	4a67      	ldr	r2, [pc, #412]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 8004346:	f043 0301 	orr.w	r3, r3, #1
 800434a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800434c:	f7fd fe78 	bl	8002040 <HAL_GetTick>
 8004350:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004352:	e008      	b.n	8004366 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004354:	f7fd fe74 	bl	8002040 <HAL_GetTick>
 8004358:	4602      	mov	r2, r0
 800435a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800435c:	1ad3      	subs	r3, r2, r3
 800435e:	2b02      	cmp	r3, #2
 8004360:	d901      	bls.n	8004366 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8004362:	2303      	movs	r3, #3
 8004364:	e1e8      	b.n	8004738 <HAL_RCC_OscConfig+0x79c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004366:	4b5f      	ldr	r3, [pc, #380]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 8004368:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800436a:	f003 0302 	and.w	r3, r3, #2
 800436e:	2b00      	cmp	r3, #0
 8004370:	d0f0      	beq.n	8004354 <HAL_RCC_OscConfig+0x3b8>
 8004372:	e018      	b.n	80043a6 <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004374:	4b5b      	ldr	r3, [pc, #364]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 8004376:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004378:	4a5a      	ldr	r2, [pc, #360]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 800437a:	f023 0301 	bic.w	r3, r3, #1
 800437e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004380:	f7fd fe5e 	bl	8002040 <HAL_GetTick>
 8004384:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004386:	e008      	b.n	800439a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004388:	f7fd fe5a 	bl	8002040 <HAL_GetTick>
 800438c:	4602      	mov	r2, r0
 800438e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004390:	1ad3      	subs	r3, r2, r3
 8004392:	2b02      	cmp	r3, #2
 8004394:	d901      	bls.n	800439a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004396:	2303      	movs	r3, #3
 8004398:	e1ce      	b.n	8004738 <HAL_RCC_OscConfig+0x79c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800439a:	4b52      	ldr	r3, [pc, #328]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 800439c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800439e:	f003 0302 	and.w	r3, r3, #2
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d1f0      	bne.n	8004388 <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0320 	and.w	r3, r3, #32
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d036      	beq.n	8004420 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	699b      	ldr	r3, [r3, #24]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d019      	beq.n	80043ee <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80043ba:	4b4a      	ldr	r3, [pc, #296]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a49      	ldr	r2, [pc, #292]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 80043c0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80043c4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80043c6:	f7fd fe3b 	bl	8002040 <HAL_GetTick>
 80043ca:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80043cc:	e008      	b.n	80043e0 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80043ce:	f7fd fe37 	bl	8002040 <HAL_GetTick>
 80043d2:	4602      	mov	r2, r0
 80043d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	2b02      	cmp	r3, #2
 80043da:	d901      	bls.n	80043e0 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80043dc:	2303      	movs	r3, #3
 80043de:	e1ab      	b.n	8004738 <HAL_RCC_OscConfig+0x79c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80043e0:	4b40      	ldr	r3, [pc, #256]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d0f0      	beq.n	80043ce <HAL_RCC_OscConfig+0x432>
 80043ec:	e018      	b.n	8004420 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80043ee:	4b3d      	ldr	r3, [pc, #244]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a3c      	ldr	r2, [pc, #240]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 80043f4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80043f8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80043fa:	f7fd fe21 	bl	8002040 <HAL_GetTick>
 80043fe:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004400:	e008      	b.n	8004414 <HAL_RCC_OscConfig+0x478>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8004402:	f7fd fe1d 	bl	8002040 <HAL_GetTick>
 8004406:	4602      	mov	r2, r0
 8004408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800440a:	1ad3      	subs	r3, r2, r3
 800440c:	2b02      	cmp	r3, #2
 800440e:	d901      	bls.n	8004414 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8004410:	2303      	movs	r3, #3
 8004412:	e191      	b.n	8004738 <HAL_RCC_OscConfig+0x79c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004414:	4b33      	ldr	r3, [pc, #204]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800441c:	2b00      	cmp	r3, #0
 800441e:	d1f0      	bne.n	8004402 <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f003 0304 	and.w	r3, r3, #4
 8004428:	2b00      	cmp	r3, #0
 800442a:	f000 8086 	beq.w	800453a <HAL_RCC_OscConfig+0x59e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800442e:	4b2e      	ldr	r3, [pc, #184]	; (80044e8 <HAL_RCC_OscConfig+0x54c>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a2d      	ldr	r2, [pc, #180]	; (80044e8 <HAL_RCC_OscConfig+0x54c>)
 8004434:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004438:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800443a:	f7fd fe01 	bl	8002040 <HAL_GetTick>
 800443e:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004440:	e008      	b.n	8004454 <HAL_RCC_OscConfig+0x4b8>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004442:	f7fd fdfd 	bl	8002040 <HAL_GetTick>
 8004446:	4602      	mov	r2, r0
 8004448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444a:	1ad3      	subs	r3, r2, r3
 800444c:	2b64      	cmp	r3, #100	; 0x64
 800444e:	d901      	bls.n	8004454 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 8004450:	2303      	movs	r3, #3
 8004452:	e171      	b.n	8004738 <HAL_RCC_OscConfig+0x79c>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004454:	4b24      	ldr	r3, [pc, #144]	; (80044e8 <HAL_RCC_OscConfig+0x54c>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800445c:	2b00      	cmp	r3, #0
 800445e:	d0f0      	beq.n	8004442 <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	2b01      	cmp	r3, #1
 8004466:	d106      	bne.n	8004476 <HAL_RCC_OscConfig+0x4da>
 8004468:	4b1e      	ldr	r3, [pc, #120]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 800446a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800446c:	4a1d      	ldr	r2, [pc, #116]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 800446e:	f043 0301 	orr.w	r3, r3, #1
 8004472:	6713      	str	r3, [r2, #112]	; 0x70
 8004474:	e02d      	b.n	80044d2 <HAL_RCC_OscConfig+0x536>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d10c      	bne.n	8004498 <HAL_RCC_OscConfig+0x4fc>
 800447e:	4b19      	ldr	r3, [pc, #100]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 8004480:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004482:	4a18      	ldr	r2, [pc, #96]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 8004484:	f023 0301 	bic.w	r3, r3, #1
 8004488:	6713      	str	r3, [r2, #112]	; 0x70
 800448a:	4b16      	ldr	r3, [pc, #88]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 800448c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800448e:	4a15      	ldr	r2, [pc, #84]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 8004490:	f023 0304 	bic.w	r3, r3, #4
 8004494:	6713      	str	r3, [r2, #112]	; 0x70
 8004496:	e01c      	b.n	80044d2 <HAL_RCC_OscConfig+0x536>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	2b05      	cmp	r3, #5
 800449e:	d10c      	bne.n	80044ba <HAL_RCC_OscConfig+0x51e>
 80044a0:	4b10      	ldr	r3, [pc, #64]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 80044a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044a4:	4a0f      	ldr	r2, [pc, #60]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 80044a6:	f043 0304 	orr.w	r3, r3, #4
 80044aa:	6713      	str	r3, [r2, #112]	; 0x70
 80044ac:	4b0d      	ldr	r3, [pc, #52]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 80044ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044b0:	4a0c      	ldr	r2, [pc, #48]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 80044b2:	f043 0301 	orr.w	r3, r3, #1
 80044b6:	6713      	str	r3, [r2, #112]	; 0x70
 80044b8:	e00b      	b.n	80044d2 <HAL_RCC_OscConfig+0x536>
 80044ba:	4b0a      	ldr	r3, [pc, #40]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 80044bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044be:	4a09      	ldr	r2, [pc, #36]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 80044c0:	f023 0301 	bic.w	r3, r3, #1
 80044c4:	6713      	str	r3, [r2, #112]	; 0x70
 80044c6:	4b07      	ldr	r3, [pc, #28]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 80044c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044ca:	4a06      	ldr	r2, [pc, #24]	; (80044e4 <HAL_RCC_OscConfig+0x548>)
 80044cc:	f023 0304 	bic.w	r3, r3, #4
 80044d0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d01a      	beq.n	8004510 <HAL_RCC_OscConfig+0x574>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044da:	f7fd fdb1 	bl	8002040 <HAL_GetTick>
 80044de:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80044e0:	e00f      	b.n	8004502 <HAL_RCC_OscConfig+0x566>
 80044e2:	bf00      	nop
 80044e4:	58024400 	.word	0x58024400
 80044e8:	58024800 	.word	0x58024800
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044ec:	f7fd fda8 	bl	8002040 <HAL_GetTick>
 80044f0:	4602      	mov	r2, r0
 80044f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f4:	1ad3      	subs	r3, r2, r3
 80044f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d901      	bls.n	8004502 <HAL_RCC_OscConfig+0x566>
        {
          return HAL_TIMEOUT;
 80044fe:	2303      	movs	r3, #3
 8004500:	e11a      	b.n	8004738 <HAL_RCC_OscConfig+0x79c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004502:	4b8f      	ldr	r3, [pc, #572]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 8004504:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004506:	f003 0302 	and.w	r3, r3, #2
 800450a:	2b00      	cmp	r3, #0
 800450c:	d0ee      	beq.n	80044ec <HAL_RCC_OscConfig+0x550>
 800450e:	e014      	b.n	800453a <HAL_RCC_OscConfig+0x59e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004510:	f7fd fd96 	bl	8002040 <HAL_GetTick>
 8004514:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004516:	e00a      	b.n	800452e <HAL_RCC_OscConfig+0x592>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004518:	f7fd fd92 	bl	8002040 <HAL_GetTick>
 800451c:	4602      	mov	r2, r0
 800451e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004520:	1ad3      	subs	r3, r2, r3
 8004522:	f241 3288 	movw	r2, #5000	; 0x1388
 8004526:	4293      	cmp	r3, r2
 8004528:	d901      	bls.n	800452e <HAL_RCC_OscConfig+0x592>
        {
          return HAL_TIMEOUT;
 800452a:	2303      	movs	r3, #3
 800452c:	e104      	b.n	8004738 <HAL_RCC_OscConfig+0x79c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800452e:	4b84      	ldr	r3, [pc, #528]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 8004530:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004532:	f003 0302 	and.w	r3, r3, #2
 8004536:	2b00      	cmp	r3, #0
 8004538:	d1ee      	bne.n	8004518 <HAL_RCC_OscConfig+0x57c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800453e:	2b00      	cmp	r3, #0
 8004540:	f000 80f9 	beq.w	8004736 <HAL_RCC_OscConfig+0x79a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004544:	4b7e      	ldr	r3, [pc, #504]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 8004546:	691b      	ldr	r3, [r3, #16]
 8004548:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800454c:	2b18      	cmp	r3, #24
 800454e:	f000 80b4 	beq.w	80046ba <HAL_RCC_OscConfig+0x71e>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004556:	2b02      	cmp	r3, #2
 8004558:	f040 8095 	bne.w	8004686 <HAL_RCC_OscConfig+0x6ea>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800455c:	4b78      	ldr	r3, [pc, #480]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a77      	ldr	r2, [pc, #476]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 8004562:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004566:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004568:	f7fd fd6a 	bl	8002040 <HAL_GetTick>
 800456c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800456e:	e008      	b.n	8004582 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004570:	f7fd fd66 	bl	8002040 <HAL_GetTick>
 8004574:	4602      	mov	r2, r0
 8004576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004578:	1ad3      	subs	r3, r2, r3
 800457a:	2b02      	cmp	r3, #2
 800457c:	d901      	bls.n	8004582 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 800457e:	2303      	movs	r3, #3
 8004580:	e0da      	b.n	8004738 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004582:	4b6f      	ldr	r3, [pc, #444]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800458a:	2b00      	cmp	r3, #0
 800458c:	d1f0      	bne.n	8004570 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800458e:	4b6c      	ldr	r3, [pc, #432]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 8004590:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004592:	4b6c      	ldr	r3, [pc, #432]	; (8004744 <HAL_RCC_OscConfig+0x7a8>)
 8004594:	4013      	ands	r3, r2
 8004596:	687a      	ldr	r2, [r7, #4]
 8004598:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800459a:	687a      	ldr	r2, [r7, #4]
 800459c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800459e:	0112      	lsls	r2, r2, #4
 80045a0:	430a      	orrs	r2, r1
 80045a2:	4967      	ldr	r1, [pc, #412]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 80045a4:	4313      	orrs	r3, r2
 80045a6:	628b      	str	r3, [r1, #40]	; 0x28
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ac:	3b01      	subs	r3, #1
 80045ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045b6:	3b01      	subs	r3, #1
 80045b8:	025b      	lsls	r3, r3, #9
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	431a      	orrs	r2, r3
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045c2:	3b01      	subs	r3, #1
 80045c4:	041b      	lsls	r3, r3, #16
 80045c6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80045ca:	431a      	orrs	r2, r3
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045d0:	3b01      	subs	r3, #1
 80045d2:	061b      	lsls	r3, r3, #24
 80045d4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80045d8:	4959      	ldr	r1, [pc, #356]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 80045da:	4313      	orrs	r3, r2
 80045dc:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80045de:	4b58      	ldr	r3, [pc, #352]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 80045e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045e2:	4a57      	ldr	r2, [pc, #348]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 80045e4:	f023 0301 	bic.w	r3, r3, #1
 80045e8:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80045ea:	4b55      	ldr	r3, [pc, #340]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 80045ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80045ee:	4b56      	ldr	r3, [pc, #344]	; (8004748 <HAL_RCC_OscConfig+0x7ac>)
 80045f0:	4013      	ands	r3, r2
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80045f6:	00d2      	lsls	r2, r2, #3
 80045f8:	4951      	ldr	r1, [pc, #324]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 80045fa:	4313      	orrs	r3, r2
 80045fc:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80045fe:	4b50      	ldr	r3, [pc, #320]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 8004600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004602:	f023 020c 	bic.w	r2, r3, #12
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460a:	494d      	ldr	r1, [pc, #308]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 800460c:	4313      	orrs	r3, r2
 800460e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004610:	4b4b      	ldr	r3, [pc, #300]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 8004612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004614:	f023 0202 	bic.w	r2, r3, #2
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800461c:	4948      	ldr	r1, [pc, #288]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 800461e:	4313      	orrs	r3, r2
 8004620:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004622:	4b47      	ldr	r3, [pc, #284]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 8004624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004626:	4a46      	ldr	r2, [pc, #280]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 8004628:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800462c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800462e:	4b44      	ldr	r3, [pc, #272]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 8004630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004632:	4a43      	ldr	r2, [pc, #268]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 8004634:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004638:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800463a:	4b41      	ldr	r3, [pc, #260]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 800463c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800463e:	4a40      	ldr	r2, [pc, #256]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 8004640:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004644:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8004646:	4b3e      	ldr	r3, [pc, #248]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 8004648:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800464a:	4a3d      	ldr	r2, [pc, #244]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 800464c:	f043 0301 	orr.w	r3, r3, #1
 8004650:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004652:	4b3b      	ldr	r3, [pc, #236]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a3a      	ldr	r2, [pc, #232]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 8004658:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800465c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800465e:	f7fd fcef 	bl	8002040 <HAL_GetTick>
 8004662:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004664:	e008      	b.n	8004678 <HAL_RCC_OscConfig+0x6dc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004666:	f7fd fceb 	bl	8002040 <HAL_GetTick>
 800466a:	4602      	mov	r2, r0
 800466c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	2b02      	cmp	r3, #2
 8004672:	d901      	bls.n	8004678 <HAL_RCC_OscConfig+0x6dc>
          {
            return HAL_TIMEOUT;
 8004674:	2303      	movs	r3, #3
 8004676:	e05f      	b.n	8004738 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004678:	4b31      	ldr	r3, [pc, #196]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004680:	2b00      	cmp	r3, #0
 8004682:	d0f0      	beq.n	8004666 <HAL_RCC_OscConfig+0x6ca>
 8004684:	e057      	b.n	8004736 <HAL_RCC_OscConfig+0x79a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004686:	4b2e      	ldr	r3, [pc, #184]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a2d      	ldr	r2, [pc, #180]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 800468c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004690:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004692:	f7fd fcd5 	bl	8002040 <HAL_GetTick>
 8004696:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004698:	e008      	b.n	80046ac <HAL_RCC_OscConfig+0x710>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800469a:	f7fd fcd1 	bl	8002040 <HAL_GetTick>
 800469e:	4602      	mov	r2, r0
 80046a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a2:	1ad3      	subs	r3, r2, r3
 80046a4:	2b02      	cmp	r3, #2
 80046a6:	d901      	bls.n	80046ac <HAL_RCC_OscConfig+0x710>
          {
            return HAL_TIMEOUT;
 80046a8:	2303      	movs	r3, #3
 80046aa:	e045      	b.n	8004738 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80046ac:	4b24      	ldr	r3, [pc, #144]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d1f0      	bne.n	800469a <HAL_RCC_OscConfig+0x6fe>
 80046b8:	e03d      	b.n	8004736 <HAL_RCC_OscConfig+0x79a>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80046ba:	4b21      	ldr	r3, [pc, #132]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 80046bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046be:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80046c0:	4b1f      	ldr	r3, [pc, #124]	; (8004740 <HAL_RCC_OscConfig+0x7a4>)
 80046c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046c4:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ca:	2b01      	cmp	r3, #1
 80046cc:	d031      	beq.n	8004732 <HAL_RCC_OscConfig+0x796>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	f003 0203 	and.w	r2, r3, #3
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80046d8:	429a      	cmp	r2, r3
 80046da:	d12a      	bne.n	8004732 <HAL_RCC_OscConfig+0x796>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	091b      	lsrs	r3, r3, #4
 80046e0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046e8:	429a      	cmp	r2, r3
 80046ea:	d122      	bne.n	8004732 <HAL_RCC_OscConfig+0x796>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f6:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d11a      	bne.n	8004732 <HAL_RCC_OscConfig+0x796>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	0a5b      	lsrs	r3, r3, #9
 8004700:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004708:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800470a:	429a      	cmp	r2, r3
 800470c:	d111      	bne.n	8004732 <HAL_RCC_OscConfig+0x796>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	0c1b      	lsrs	r3, r3, #16
 8004712:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800471a:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800471c:	429a      	cmp	r2, r3
 800471e:	d108      	bne.n	8004732 <HAL_RCC_OscConfig+0x796>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	0e1b      	lsrs	r3, r3, #24
 8004724:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800472c:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800472e:	429a      	cmp	r2, r3
 8004730:	d001      	beq.n	8004736 <HAL_RCC_OscConfig+0x79a>
      {
        return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	e000      	b.n	8004738 <HAL_RCC_OscConfig+0x79c>
      }
    }
  }
  return HAL_OK;
 8004736:	2300      	movs	r3, #0
}
 8004738:	4618      	mov	r0, r3
 800473a:	3730      	adds	r7, #48	; 0x30
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}
 8004740:	58024400 	.word	0x58024400
 8004744:	fffffc0c 	.word	0xfffffc0c
 8004748:	ffff0007 	.word	0xffff0007

0800474c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b086      	sub	sp, #24
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
 8004754:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d101      	bne.n	8004760 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	e19c      	b.n	8004a9a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004760:	4b8a      	ldr	r3, [pc, #552]	; (800498c <HAL_RCC_ClockConfig+0x240>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 030f 	and.w	r3, r3, #15
 8004768:	683a      	ldr	r2, [r7, #0]
 800476a:	429a      	cmp	r2, r3
 800476c:	d910      	bls.n	8004790 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800476e:	4b87      	ldr	r3, [pc, #540]	; (800498c <HAL_RCC_ClockConfig+0x240>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f023 020f 	bic.w	r2, r3, #15
 8004776:	4985      	ldr	r1, [pc, #532]	; (800498c <HAL_RCC_ClockConfig+0x240>)
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	4313      	orrs	r3, r2
 800477c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800477e:	4b83      	ldr	r3, [pc, #524]	; (800498c <HAL_RCC_ClockConfig+0x240>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 030f 	and.w	r3, r3, #15
 8004786:	683a      	ldr	r2, [r7, #0]
 8004788:	429a      	cmp	r2, r3
 800478a:	d001      	beq.n	8004790 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	e184      	b.n	8004a9a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f003 0304 	and.w	r3, r3, #4
 8004798:	2b00      	cmp	r3, #0
 800479a:	d010      	beq.n	80047be <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	691a      	ldr	r2, [r3, #16]
 80047a0:	4b7b      	ldr	r3, [pc, #492]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 80047a2:	699b      	ldr	r3, [r3, #24]
 80047a4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d908      	bls.n	80047be <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80047ac:	4b78      	ldr	r3, [pc, #480]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 80047ae:	699b      	ldr	r3, [r3, #24]
 80047b0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	691b      	ldr	r3, [r3, #16]
 80047b8:	4975      	ldr	r1, [pc, #468]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 80047ba:	4313      	orrs	r3, r2
 80047bc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 0308 	and.w	r3, r3, #8
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d010      	beq.n	80047ec <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	695a      	ldr	r2, [r3, #20]
 80047ce:	4b70      	ldr	r3, [pc, #448]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 80047d0:	69db      	ldr	r3, [r3, #28]
 80047d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80047d6:	429a      	cmp	r2, r3
 80047d8:	d908      	bls.n	80047ec <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80047da:	4b6d      	ldr	r3, [pc, #436]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 80047dc:	69db      	ldr	r3, [r3, #28]
 80047de:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	695b      	ldr	r3, [r3, #20]
 80047e6:	496a      	ldr	r1, [pc, #424]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 80047e8:	4313      	orrs	r3, r2
 80047ea:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 0310 	and.w	r3, r3, #16
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d010      	beq.n	800481a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	699a      	ldr	r2, [r3, #24]
 80047fc:	4b64      	ldr	r3, [pc, #400]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 80047fe:	69db      	ldr	r3, [r3, #28]
 8004800:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004804:	429a      	cmp	r2, r3
 8004806:	d908      	bls.n	800481a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004808:	4b61      	ldr	r3, [pc, #388]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 800480a:	69db      	ldr	r3, [r3, #28]
 800480c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	699b      	ldr	r3, [r3, #24]
 8004814:	495e      	ldr	r1, [pc, #376]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 8004816:	4313      	orrs	r3, r2
 8004818:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 0320 	and.w	r3, r3, #32
 8004822:	2b00      	cmp	r3, #0
 8004824:	d010      	beq.n	8004848 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	69da      	ldr	r2, [r3, #28]
 800482a:	4b59      	ldr	r3, [pc, #356]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 800482c:	6a1b      	ldr	r3, [r3, #32]
 800482e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004832:	429a      	cmp	r2, r3
 8004834:	d908      	bls.n	8004848 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8004836:	4b56      	ldr	r3, [pc, #344]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 8004838:	6a1b      	ldr	r3, [r3, #32]
 800483a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	69db      	ldr	r3, [r3, #28]
 8004842:	4953      	ldr	r1, [pc, #332]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 8004844:	4313      	orrs	r3, r2
 8004846:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 0302 	and.w	r3, r3, #2
 8004850:	2b00      	cmp	r3, #0
 8004852:	d010      	beq.n	8004876 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	68da      	ldr	r2, [r3, #12]
 8004858:	4b4d      	ldr	r3, [pc, #308]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 800485a:	699b      	ldr	r3, [r3, #24]
 800485c:	f003 030f 	and.w	r3, r3, #15
 8004860:	429a      	cmp	r2, r3
 8004862:	d908      	bls.n	8004876 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004864:	4b4a      	ldr	r3, [pc, #296]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 8004866:	699b      	ldr	r3, [r3, #24]
 8004868:	f023 020f 	bic.w	r2, r3, #15
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	68db      	ldr	r3, [r3, #12]
 8004870:	4947      	ldr	r1, [pc, #284]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 8004872:	4313      	orrs	r3, r2
 8004874:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f003 0301 	and.w	r3, r3, #1
 800487e:	2b00      	cmp	r3, #0
 8004880:	d055      	beq.n	800492e <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004882:	4b43      	ldr	r3, [pc, #268]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 8004884:	699b      	ldr	r3, [r3, #24]
 8004886:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	4940      	ldr	r1, [pc, #256]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 8004890:	4313      	orrs	r3, r2
 8004892:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	2b02      	cmp	r3, #2
 800489a:	d107      	bne.n	80048ac <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800489c:	4b3c      	ldr	r3, [pc, #240]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d121      	bne.n	80048ec <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	e0f6      	b.n	8004a9a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	2b03      	cmp	r3, #3
 80048b2:	d107      	bne.n	80048c4 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80048b4:	4b36      	ldr	r3, [pc, #216]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d115      	bne.n	80048ec <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	e0ea      	b.n	8004a9a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	2b01      	cmp	r3, #1
 80048ca:	d107      	bne.n	80048dc <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80048cc:	4b30      	ldr	r3, [pc, #192]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d109      	bne.n	80048ec <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	e0de      	b.n	8004a9a <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80048dc:	4b2c      	ldr	r3, [pc, #176]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 0304 	and.w	r3, r3, #4
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d101      	bne.n	80048ec <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	e0d6      	b.n	8004a9a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80048ec:	4b28      	ldr	r3, [pc, #160]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 80048ee:	691b      	ldr	r3, [r3, #16]
 80048f0:	f023 0207 	bic.w	r2, r3, #7
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	4925      	ldr	r1, [pc, #148]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 80048fa:	4313      	orrs	r3, r2
 80048fc:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048fe:	f7fd fb9f 	bl	8002040 <HAL_GetTick>
 8004902:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004904:	e00a      	b.n	800491c <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004906:	f7fd fb9b 	bl	8002040 <HAL_GetTick>
 800490a:	4602      	mov	r2, r0
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	1ad3      	subs	r3, r2, r3
 8004910:	f241 3288 	movw	r2, #5000	; 0x1388
 8004914:	4293      	cmp	r3, r2
 8004916:	d901      	bls.n	800491c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8004918:	2303      	movs	r3, #3
 800491a:	e0be      	b.n	8004a9a <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800491c:	4b1c      	ldr	r3, [pc, #112]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 800491e:	691b      	ldr	r3, [r3, #16]
 8004920:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	00db      	lsls	r3, r3, #3
 800492a:	429a      	cmp	r2, r3
 800492c:	d1eb      	bne.n	8004906 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 0302 	and.w	r3, r3, #2
 8004936:	2b00      	cmp	r3, #0
 8004938:	d010      	beq.n	800495c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	68da      	ldr	r2, [r3, #12]
 800493e:	4b14      	ldr	r3, [pc, #80]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 8004940:	699b      	ldr	r3, [r3, #24]
 8004942:	f003 030f 	and.w	r3, r3, #15
 8004946:	429a      	cmp	r2, r3
 8004948:	d208      	bcs.n	800495c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800494a:	4b11      	ldr	r3, [pc, #68]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 800494c:	699b      	ldr	r3, [r3, #24]
 800494e:	f023 020f 	bic.w	r2, r3, #15
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	68db      	ldr	r3, [r3, #12]
 8004956:	490e      	ldr	r1, [pc, #56]	; (8004990 <HAL_RCC_ClockConfig+0x244>)
 8004958:	4313      	orrs	r3, r2
 800495a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800495c:	4b0b      	ldr	r3, [pc, #44]	; (800498c <HAL_RCC_ClockConfig+0x240>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 030f 	and.w	r3, r3, #15
 8004964:	683a      	ldr	r2, [r7, #0]
 8004966:	429a      	cmp	r2, r3
 8004968:	d214      	bcs.n	8004994 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800496a:	4b08      	ldr	r3, [pc, #32]	; (800498c <HAL_RCC_ClockConfig+0x240>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f023 020f 	bic.w	r2, r3, #15
 8004972:	4906      	ldr	r1, [pc, #24]	; (800498c <HAL_RCC_ClockConfig+0x240>)
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	4313      	orrs	r3, r2
 8004978:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800497a:	4b04      	ldr	r3, [pc, #16]	; (800498c <HAL_RCC_ClockConfig+0x240>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f003 030f 	and.w	r3, r3, #15
 8004982:	683a      	ldr	r2, [r7, #0]
 8004984:	429a      	cmp	r2, r3
 8004986:	d005      	beq.n	8004994 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004988:	2301      	movs	r3, #1
 800498a:	e086      	b.n	8004a9a <HAL_RCC_ClockConfig+0x34e>
 800498c:	52002000 	.word	0x52002000
 8004990:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0304 	and.w	r3, r3, #4
 800499c:	2b00      	cmp	r3, #0
 800499e:	d010      	beq.n	80049c2 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	691a      	ldr	r2, [r3, #16]
 80049a4:	4b3f      	ldr	r3, [pc, #252]	; (8004aa4 <HAL_RCC_ClockConfig+0x358>)
 80049a6:	699b      	ldr	r3, [r3, #24]
 80049a8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d208      	bcs.n	80049c2 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80049b0:	4b3c      	ldr	r3, [pc, #240]	; (8004aa4 <HAL_RCC_ClockConfig+0x358>)
 80049b2:	699b      	ldr	r3, [r3, #24]
 80049b4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	691b      	ldr	r3, [r3, #16]
 80049bc:	4939      	ldr	r1, [pc, #228]	; (8004aa4 <HAL_RCC_ClockConfig+0x358>)
 80049be:	4313      	orrs	r3, r2
 80049c0:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 0308 	and.w	r3, r3, #8
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d010      	beq.n	80049f0 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	695a      	ldr	r2, [r3, #20]
 80049d2:	4b34      	ldr	r3, [pc, #208]	; (8004aa4 <HAL_RCC_ClockConfig+0x358>)
 80049d4:	69db      	ldr	r3, [r3, #28]
 80049d6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80049da:	429a      	cmp	r2, r3
 80049dc:	d208      	bcs.n	80049f0 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80049de:	4b31      	ldr	r3, [pc, #196]	; (8004aa4 <HAL_RCC_ClockConfig+0x358>)
 80049e0:	69db      	ldr	r3, [r3, #28]
 80049e2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	695b      	ldr	r3, [r3, #20]
 80049ea:	492e      	ldr	r1, [pc, #184]	; (8004aa4 <HAL_RCC_ClockConfig+0x358>)
 80049ec:	4313      	orrs	r3, r2
 80049ee:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f003 0310 	and.w	r3, r3, #16
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d010      	beq.n	8004a1e <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	699a      	ldr	r2, [r3, #24]
 8004a00:	4b28      	ldr	r3, [pc, #160]	; (8004aa4 <HAL_RCC_ClockConfig+0x358>)
 8004a02:	69db      	ldr	r3, [r3, #28]
 8004a04:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d208      	bcs.n	8004a1e <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004a0c:	4b25      	ldr	r3, [pc, #148]	; (8004aa4 <HAL_RCC_ClockConfig+0x358>)
 8004a0e:	69db      	ldr	r3, [r3, #28]
 8004a10:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	699b      	ldr	r3, [r3, #24]
 8004a18:	4922      	ldr	r1, [pc, #136]	; (8004aa4 <HAL_RCC_ClockConfig+0x358>)
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 0320 	and.w	r3, r3, #32
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d010      	beq.n	8004a4c <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	69da      	ldr	r2, [r3, #28]
 8004a2e:	4b1d      	ldr	r3, [pc, #116]	; (8004aa4 <HAL_RCC_ClockConfig+0x358>)
 8004a30:	6a1b      	ldr	r3, [r3, #32]
 8004a32:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d208      	bcs.n	8004a4c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8004a3a:	4b1a      	ldr	r3, [pc, #104]	; (8004aa4 <HAL_RCC_ClockConfig+0x358>)
 8004a3c:	6a1b      	ldr	r3, [r3, #32]
 8004a3e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	69db      	ldr	r3, [r3, #28]
 8004a46:	4917      	ldr	r1, [pc, #92]	; (8004aa4 <HAL_RCC_ClockConfig+0x358>)
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004a4c:	f000 f834 	bl	8004ab8 <HAL_RCC_GetSysClockFreq>
 8004a50:	4601      	mov	r1, r0
 8004a52:	4b14      	ldr	r3, [pc, #80]	; (8004aa4 <HAL_RCC_ClockConfig+0x358>)
 8004a54:	699b      	ldr	r3, [r3, #24]
 8004a56:	0a1b      	lsrs	r3, r3, #8
 8004a58:	f003 030f 	and.w	r3, r3, #15
 8004a5c:	4a12      	ldr	r2, [pc, #72]	; (8004aa8 <HAL_RCC_ClockConfig+0x35c>)
 8004a5e:	5cd3      	ldrb	r3, [r2, r3]
 8004a60:	f003 031f 	and.w	r3, r3, #31
 8004a64:	fa21 f303 	lsr.w	r3, r1, r3
 8004a68:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004a6a:	4b0e      	ldr	r3, [pc, #56]	; (8004aa4 <HAL_RCC_ClockConfig+0x358>)
 8004a6c:	699b      	ldr	r3, [r3, #24]
 8004a6e:	f003 030f 	and.w	r3, r3, #15
 8004a72:	4a0d      	ldr	r2, [pc, #52]	; (8004aa8 <HAL_RCC_ClockConfig+0x35c>)
 8004a74:	5cd3      	ldrb	r3, [r2, r3]
 8004a76:	f003 031f 	and.w	r3, r3, #31
 8004a7a:	693a      	ldr	r2, [r7, #16]
 8004a7c:	fa22 f303 	lsr.w	r3, r2, r3
 8004a80:	4a0a      	ldr	r2, [pc, #40]	; (8004aac <HAL_RCC_ClockConfig+0x360>)
 8004a82:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004a84:	4a0a      	ldr	r2, [pc, #40]	; (8004ab0 <HAL_RCC_ClockConfig+0x364>)
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8004a8a:	4b0a      	ldr	r3, [pc, #40]	; (8004ab4 <HAL_RCC_ClockConfig+0x368>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f7fd fa8c 	bl	8001fac <HAL_InitTick>
 8004a94:	4603      	mov	r3, r0
 8004a96:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004a98:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3718      	adds	r7, #24
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}
 8004aa2:	bf00      	nop
 8004aa4:	58024400 	.word	0x58024400
 8004aa8:	0800db1c 	.word	0x0800db1c
 8004aac:	2400000c 	.word	0x2400000c
 8004ab0:	24000008 	.word	0x24000008
 8004ab4:	24000010 	.word	0x24000010

08004ab8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b089      	sub	sp, #36	; 0x24
 8004abc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004abe:	4baf      	ldr	r3, [pc, #700]	; (8004d7c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004ac0:	691b      	ldr	r3, [r3, #16]
 8004ac2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004ac6:	2b18      	cmp	r3, #24
 8004ac8:	f200 814e 	bhi.w	8004d68 <HAL_RCC_GetSysClockFreq+0x2b0>
 8004acc:	a201      	add	r2, pc, #4	; (adr r2, 8004ad4 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004ace:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ad2:	bf00      	nop
 8004ad4:	08004b39 	.word	0x08004b39
 8004ad8:	08004d69 	.word	0x08004d69
 8004adc:	08004d69 	.word	0x08004d69
 8004ae0:	08004d69 	.word	0x08004d69
 8004ae4:	08004d69 	.word	0x08004d69
 8004ae8:	08004d69 	.word	0x08004d69
 8004aec:	08004d69 	.word	0x08004d69
 8004af0:	08004d69 	.word	0x08004d69
 8004af4:	08004b5f 	.word	0x08004b5f
 8004af8:	08004d69 	.word	0x08004d69
 8004afc:	08004d69 	.word	0x08004d69
 8004b00:	08004d69 	.word	0x08004d69
 8004b04:	08004d69 	.word	0x08004d69
 8004b08:	08004d69 	.word	0x08004d69
 8004b0c:	08004d69 	.word	0x08004d69
 8004b10:	08004d69 	.word	0x08004d69
 8004b14:	08004b65 	.word	0x08004b65
 8004b18:	08004d69 	.word	0x08004d69
 8004b1c:	08004d69 	.word	0x08004d69
 8004b20:	08004d69 	.word	0x08004d69
 8004b24:	08004d69 	.word	0x08004d69
 8004b28:	08004d69 	.word	0x08004d69
 8004b2c:	08004d69 	.word	0x08004d69
 8004b30:	08004d69 	.word	0x08004d69
 8004b34:	08004b6b 	.word	0x08004b6b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004b38:	4b90      	ldr	r3, [pc, #576]	; (8004d7c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f003 0320 	and.w	r3, r3, #32
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d009      	beq.n	8004b58 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004b44:	4b8d      	ldr	r3, [pc, #564]	; (8004d7c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	08db      	lsrs	r3, r3, #3
 8004b4a:	f003 0303 	and.w	r3, r3, #3
 8004b4e:	4a8c      	ldr	r2, [pc, #560]	; (8004d80 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8004b50:	fa22 f303 	lsr.w	r3, r2, r3
 8004b54:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8004b56:	e10a      	b.n	8004d6e <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004b58:	4b89      	ldr	r3, [pc, #548]	; (8004d80 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8004b5a:	61bb      	str	r3, [r7, #24]
    break;
 8004b5c:	e107      	b.n	8004d6e <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8004b5e:	4b89      	ldr	r3, [pc, #548]	; (8004d84 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8004b60:	61bb      	str	r3, [r7, #24]
    break;
 8004b62:	e104      	b.n	8004d6e <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8004b64:	4b88      	ldr	r3, [pc, #544]	; (8004d88 <HAL_RCC_GetSysClockFreq+0x2d0>)
 8004b66:	61bb      	str	r3, [r7, #24]
    break;
 8004b68:	e101      	b.n	8004d6e <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004b6a:	4b84      	ldr	r3, [pc, #528]	; (8004d7c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b6e:	f003 0303 	and.w	r3, r3, #3
 8004b72:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8004b74:	4b81      	ldr	r3, [pc, #516]	; (8004d7c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004b76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b78:	091b      	lsrs	r3, r3, #4
 8004b7a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004b7e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004b80:	4b7e      	ldr	r3, [pc, #504]	; (8004d7c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b84:	f003 0301 	and.w	r3, r3, #1
 8004b88:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004b8a:	4b7c      	ldr	r3, [pc, #496]	; (8004d7c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004b8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b8e:	08db      	lsrs	r3, r3, #3
 8004b90:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004b94:	68fa      	ldr	r2, [r7, #12]
 8004b96:	fb02 f303 	mul.w	r3, r2, r3
 8004b9a:	ee07 3a90 	vmov	s15, r3
 8004b9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ba2:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	f000 80da 	beq.w	8004d62 <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d05a      	beq.n	8004c6a <HAL_RCC_GetSysClockFreq+0x1b2>
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	d302      	bcc.n	8004bbe <HAL_RCC_GetSysClockFreq+0x106>
 8004bb8:	2b02      	cmp	r3, #2
 8004bba:	d078      	beq.n	8004cae <HAL_RCC_GetSysClockFreq+0x1f6>
 8004bbc:	e099      	b.n	8004cf2 <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004bbe:	4b6f      	ldr	r3, [pc, #444]	; (8004d7c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f003 0320 	and.w	r3, r3, #32
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d02d      	beq.n	8004c26 <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004bca:	4b6c      	ldr	r3, [pc, #432]	; (8004d7c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	08db      	lsrs	r3, r3, #3
 8004bd0:	f003 0303 	and.w	r3, r3, #3
 8004bd4:	4a6a      	ldr	r2, [pc, #424]	; (8004d80 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8004bd6:	fa22 f303 	lsr.w	r3, r2, r3
 8004bda:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	ee07 3a90 	vmov	s15, r3
 8004be2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	ee07 3a90 	vmov	s15, r3
 8004bec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bf0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bf4:	4b61      	ldr	r3, [pc, #388]	; (8004d7c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bf8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bfc:	ee07 3a90 	vmov	s15, r3
 8004c00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c04:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c08:	eddf 5a60 	vldr	s11, [pc, #384]	; 8004d8c <HAL_RCC_GetSysClockFreq+0x2d4>
 8004c0c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c10:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c14:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004c18:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c20:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8004c24:	e087      	b.n	8004d36 <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	ee07 3a90 	vmov	s15, r3
 8004c2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c30:	eddf 6a57 	vldr	s13, [pc, #348]	; 8004d90 <HAL_RCC_GetSysClockFreq+0x2d8>
 8004c34:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c38:	4b50      	ldr	r3, [pc, #320]	; (8004d7c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c40:	ee07 3a90 	vmov	s15, r3
 8004c44:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c48:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c4c:	eddf 5a4f 	vldr	s11, [pc, #316]	; 8004d8c <HAL_RCC_GetSysClockFreq+0x2d4>
 8004c50:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c54:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c58:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004c5c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c64:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c68:	e065      	b.n	8004d36 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	ee07 3a90 	vmov	s15, r3
 8004c70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c74:	eddf 6a47 	vldr	s13, [pc, #284]	; 8004d94 <HAL_RCC_GetSysClockFreq+0x2dc>
 8004c78:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c7c:	4b3f      	ldr	r3, [pc, #252]	; (8004d7c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c84:	ee07 3a90 	vmov	s15, r3
 8004c88:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c8c:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c90:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8004d8c <HAL_RCC_GetSysClockFreq+0x2d4>
 8004c94:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c98:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c9c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004ca0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ca4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ca8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004cac:	e043      	b.n	8004d36 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	ee07 3a90 	vmov	s15, r3
 8004cb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cb8:	eddf 6a37 	vldr	s13, [pc, #220]	; 8004d98 <HAL_RCC_GetSysClockFreq+0x2e0>
 8004cbc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cc0:	4b2e      	ldr	r3, [pc, #184]	; (8004d7c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cc8:	ee07 3a90 	vmov	s15, r3
 8004ccc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cd0:	ed97 6a02 	vldr	s12, [r7, #8]
 8004cd4:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8004d8c <HAL_RCC_GetSysClockFreq+0x2d4>
 8004cd8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004cdc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ce0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004ce4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ce8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cec:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004cf0:	e021      	b.n	8004d36 <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	ee07 3a90 	vmov	s15, r3
 8004cf8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cfc:	eddf 6a25 	vldr	s13, [pc, #148]	; 8004d94 <HAL_RCC_GetSysClockFreq+0x2dc>
 8004d00:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d04:	4b1d      	ldr	r3, [pc, #116]	; (8004d7c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d0c:	ee07 3a90 	vmov	s15, r3
 8004d10:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d14:	ed97 6a02 	vldr	s12, [r7, #8]
 8004d18:	eddf 5a1c 	vldr	s11, [pc, #112]	; 8004d8c <HAL_RCC_GetSysClockFreq+0x2d4>
 8004d1c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d20:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d24:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004d28:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d30:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004d34:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8004d36:	4b11      	ldr	r3, [pc, #68]	; (8004d7c <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d3a:	0a5b      	lsrs	r3, r3, #9
 8004d3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d40:	3301      	adds	r3, #1
 8004d42:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	ee07 3a90 	vmov	s15, r3
 8004d4a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004d4e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d5a:	ee17 3a90 	vmov	r3, s15
 8004d5e:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8004d60:	e005      	b.n	8004d6e <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 8004d62:	2300      	movs	r3, #0
 8004d64:	61bb      	str	r3, [r7, #24]
    break;
 8004d66:	e002      	b.n	8004d6e <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 8004d68:	4b06      	ldr	r3, [pc, #24]	; (8004d84 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8004d6a:	61bb      	str	r3, [r7, #24]
    break;
 8004d6c:	bf00      	nop
  }

  return sysclockfreq;
 8004d6e:	69bb      	ldr	r3, [r7, #24]
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3724      	adds	r7, #36	; 0x24
 8004d74:	46bd      	mov	sp, r7
 8004d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7a:	4770      	bx	lr
 8004d7c:	58024400 	.word	0x58024400
 8004d80:	03d09000 	.word	0x03d09000
 8004d84:	003d0900 	.word	0x003d0900
 8004d88:	007a1200 	.word	0x007a1200
 8004d8c:	46000000 	.word	0x46000000
 8004d90:	4c742400 	.word	0x4c742400
 8004d94:	4a742400 	.word	0x4a742400
 8004d98:	4af42400 	.word	0x4af42400

08004d9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b082      	sub	sp, #8
 8004da0:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004da2:	f7ff fe89 	bl	8004ab8 <HAL_RCC_GetSysClockFreq>
 8004da6:	4601      	mov	r1, r0
 8004da8:	4b10      	ldr	r3, [pc, #64]	; (8004dec <HAL_RCC_GetHCLKFreq+0x50>)
 8004daa:	699b      	ldr	r3, [r3, #24]
 8004dac:	0a1b      	lsrs	r3, r3, #8
 8004dae:	f003 030f 	and.w	r3, r3, #15
 8004db2:	4a0f      	ldr	r2, [pc, #60]	; (8004df0 <HAL_RCC_GetHCLKFreq+0x54>)
 8004db4:	5cd3      	ldrb	r3, [r2, r3]
 8004db6:	f003 031f 	and.w	r3, r3, #31
 8004dba:	fa21 f303 	lsr.w	r3, r1, r3
 8004dbe:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004dc0:	4b0a      	ldr	r3, [pc, #40]	; (8004dec <HAL_RCC_GetHCLKFreq+0x50>)
 8004dc2:	699b      	ldr	r3, [r3, #24]
 8004dc4:	f003 030f 	and.w	r3, r3, #15
 8004dc8:	4a09      	ldr	r2, [pc, #36]	; (8004df0 <HAL_RCC_GetHCLKFreq+0x54>)
 8004dca:	5cd3      	ldrb	r3, [r2, r3]
 8004dcc:	f003 031f 	and.w	r3, r3, #31
 8004dd0:	687a      	ldr	r2, [r7, #4]
 8004dd2:	fa22 f303 	lsr.w	r3, r2, r3
 8004dd6:	4a07      	ldr	r2, [pc, #28]	; (8004df4 <HAL_RCC_GetHCLKFreq+0x58>)
 8004dd8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004dda:	4a07      	ldr	r2, [pc, #28]	; (8004df8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004de0:	4b04      	ldr	r3, [pc, #16]	; (8004df4 <HAL_RCC_GetHCLKFreq+0x58>)
 8004de2:	681b      	ldr	r3, [r3, #0]
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	3708      	adds	r7, #8
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd80      	pop	{r7, pc}
 8004dec:	58024400 	.word	0x58024400
 8004df0:	0800db1c 	.word	0x0800db1c
 8004df4:	2400000c 	.word	0x2400000c
 8004df8:	24000008 	.word	0x24000008

08004dfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004e00:	f7ff ffcc 	bl	8004d9c <HAL_RCC_GetHCLKFreq>
 8004e04:	4601      	mov	r1, r0
 8004e06:	4b06      	ldr	r3, [pc, #24]	; (8004e20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e08:	69db      	ldr	r3, [r3, #28]
 8004e0a:	091b      	lsrs	r3, r3, #4
 8004e0c:	f003 0307 	and.w	r3, r3, #7
 8004e10:	4a04      	ldr	r2, [pc, #16]	; (8004e24 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004e12:	5cd3      	ldrb	r3, [r2, r3]
 8004e14:	f003 031f 	and.w	r3, r3, #31
 8004e18:	fa21 f303 	lsr.w	r3, r1, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	bd80      	pop	{r7, pc}
 8004e20:	58024400 	.word	0x58024400
 8004e24:	0800db1c 	.word	0x0800db1c

08004e28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004e2c:	f7ff ffb6 	bl	8004d9c <HAL_RCC_GetHCLKFreq>
 8004e30:	4601      	mov	r1, r0
 8004e32:	4b06      	ldr	r3, [pc, #24]	; (8004e4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e34:	69db      	ldr	r3, [r3, #28]
 8004e36:	0a1b      	lsrs	r3, r3, #8
 8004e38:	f003 0307 	and.w	r3, r3, #7
 8004e3c:	4a04      	ldr	r2, [pc, #16]	; (8004e50 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004e3e:	5cd3      	ldrb	r3, [r2, r3]
 8004e40:	f003 031f 	and.w	r3, r3, #31
 8004e44:	fa21 f303 	lsr.w	r3, r1, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	bd80      	pop	{r7, pc}
 8004e4c:	58024400 	.word	0x58024400
 8004e50:	0800db1c 	.word	0x0800db1c

08004e54 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b086      	sub	sp, #24
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004e60:	2300      	movs	r3, #0
 8004e62:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d03d      	beq.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0x98>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e74:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e78:	d013      	beq.n	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8004e7a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e7e:	d802      	bhi.n	8004e86 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d007      	beq.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8004e84:	e01f      	b.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8004e86:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004e8a:	d013      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8004e8c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004e90:	d01c      	beq.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x78>
 8004e92:	e018      	b.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e94:	4baf      	ldr	r3, [pc, #700]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e98:	4aae      	ldr	r2, [pc, #696]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004e9a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e9e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004ea0:	e015      	b.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	3304      	adds	r3, #4
 8004ea6:	2102      	movs	r1, #2
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	f001 f95f 	bl	800616c <RCCEx_PLL2_Config>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004eb2:	e00c      	b.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	3324      	adds	r3, #36	; 0x24
 8004eb8:	2102      	movs	r1, #2
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f001 fa08 	bl	80062d0 <RCCEx_PLL3_Config>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004ec4:	e003      	b.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x7a>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	75fb      	strb	r3, [r7, #23]
      break;
 8004eca:	e000      	b.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8004ecc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004ece:	7dfb      	ldrb	r3, [r7, #23]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d109      	bne.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004ed4:	4b9f      	ldr	r3, [pc, #636]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004ed6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ed8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004ee0:	499c      	ldr	r1, [pc, #624]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	650b      	str	r3, [r1, #80]	; 0x50
 8004ee6:	e001      	b.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ee8:	7dfb      	ldrb	r3, [r7, #23]
 8004eea:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d03d      	beq.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004efc:	2b04      	cmp	r3, #4
 8004efe:	d826      	bhi.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0xfa>
 8004f00:	a201      	add	r2, pc, #4	; (adr r2, 8004f08 <HAL_RCCEx_PeriphCLKConfig+0xb4>)
 8004f02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f06:	bf00      	nop
 8004f08:	08004f1d 	.word	0x08004f1d
 8004f0c:	08004f2b 	.word	0x08004f2b
 8004f10:	08004f3d 	.word	0x08004f3d
 8004f14:	08004f55 	.word	0x08004f55
 8004f18:	08004f55 	.word	0x08004f55
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f1c:	4b8d      	ldr	r3, [pc, #564]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f20:	4a8c      	ldr	r2, [pc, #560]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004f22:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004f26:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004f28:	e015      	b.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	3304      	adds	r3, #4
 8004f2e:	2100      	movs	r1, #0
 8004f30:	4618      	mov	r0, r3
 8004f32:	f001 f91b 	bl	800616c <RCCEx_PLL2_Config>
 8004f36:	4603      	mov	r3, r0
 8004f38:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004f3a:	e00c      	b.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	3324      	adds	r3, #36	; 0x24
 8004f40:	2100      	movs	r1, #0
 8004f42:	4618      	mov	r0, r3
 8004f44:	f001 f9c4 	bl	80062d0 <RCCEx_PLL3_Config>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004f4c:	e003      	b.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	75fb      	strb	r3, [r7, #23]
      break;
 8004f52:	e000      	b.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x102>
      break;
 8004f54:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004f56:	7dfb      	ldrb	r3, [r7, #23]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d109      	bne.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004f5c:	4b7d      	ldr	r3, [pc, #500]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004f5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f60:	f023 0207 	bic.w	r2, r3, #7
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f68:	497a      	ldr	r1, [pc, #488]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	650b      	str	r3, [r1, #80]	; 0x50
 8004f6e:	e001      	b.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f70:	7dfb      	ldrb	r3, [r7, #23]
 8004f72:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d03e      	beq.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f84:	2b80      	cmp	r3, #128	; 0x80
 8004f86:	d01c      	beq.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8004f88:	2b80      	cmp	r3, #128	; 0x80
 8004f8a:	d804      	bhi.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0x142>
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d008      	beq.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004f90:	2b40      	cmp	r3, #64	; 0x40
 8004f92:	d00d      	beq.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004f94:	e01e      	b.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8004f96:	2bc0      	cmp	r3, #192	; 0xc0
 8004f98:	d01f      	beq.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x186>
 8004f9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f9e:	d01e      	beq.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004fa0:	e018      	b.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004fa2:	4b6c      	ldr	r3, [pc, #432]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004fa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fa6:	4a6b      	ldr	r2, [pc, #428]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004fa8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004fac:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8004fae:	e017      	b.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	3304      	adds	r3, #4
 8004fb4:	2100      	movs	r1, #0
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f001 f8d8 	bl	800616c <RCCEx_PLL2_Config>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8004fc0:	e00e      	b.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	3324      	adds	r3, #36	; 0x24
 8004fc6:	2100      	movs	r1, #0
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f001 f981 	bl	80062d0 <RCCEx_PLL3_Config>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8004fd2:	e005      	b.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	75fb      	strb	r3, [r7, #23]
      break;
 8004fd8:	e002      	b.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 8004fda:	bf00      	nop
 8004fdc:	e000      	b.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 8004fde:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004fe0:	7dfb      	ldrb	r3, [r7, #23]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d109      	bne.n	8004ffa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004fe6:	4b5b      	ldr	r3, [pc, #364]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004fe8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fea:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ff2:	4958      	ldr	r1, [pc, #352]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	650b      	str	r3, [r1, #80]	; 0x50
 8004ff8:	e001      	b.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ffa:	7dfb      	ldrb	r3, [r7, #23]
 8004ffc:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005006:	2b00      	cmp	r3, #0
 8005008:	d044      	beq.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005010:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005014:	d01f      	beq.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8005016:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800501a:	d805      	bhi.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800501c:	2b00      	cmp	r3, #0
 800501e:	d00a      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005020:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005024:	d00e      	beq.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
 8005026:	e01f      	b.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x214>
 8005028:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800502c:	d01f      	beq.n	800506e <HAL_RCCEx_PeriphCLKConfig+0x21a>
 800502e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005032:	d01e      	beq.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8005034:	e018      	b.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x214>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005036:	4b47      	ldr	r3, [pc, #284]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800503a:	4a46      	ldr	r2, [pc, #280]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800503c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005040:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005042:	e017      	b.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	3304      	adds	r3, #4
 8005048:	2100      	movs	r1, #0
 800504a:	4618      	mov	r0, r3
 800504c:	f001 f88e 	bl	800616c <RCCEx_PLL2_Config>
 8005050:	4603      	mov	r3, r0
 8005052:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8005054:	e00e      	b.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	3324      	adds	r3, #36	; 0x24
 800505a:	2100      	movs	r1, #0
 800505c:	4618      	mov	r0, r3
 800505e:	f001 f937 	bl	80062d0 <RCCEx_PLL3_Config>
 8005062:	4603      	mov	r3, r0
 8005064:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005066:	e005      	b.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x220>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005068:	2301      	movs	r3, #1
 800506a:	75fb      	strb	r3, [r7, #23]
      break;
 800506c:	e002      	b.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 800506e:	bf00      	nop
 8005070:	e000      	b.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 8005072:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005074:	7dfb      	ldrb	r3, [r7, #23]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d10a      	bne.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800507a:	4b36      	ldr	r3, [pc, #216]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800507c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800507e:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005088:	4932      	ldr	r1, [pc, #200]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800508a:	4313      	orrs	r3, r2
 800508c:	658b      	str	r3, [r1, #88]	; 0x58
 800508e:	e001      	b.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0x240>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005090:	7dfb      	ldrb	r3, [r7, #23]
 8005092:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800509c:	2b00      	cmp	r3, #0
 800509e:	d044      	beq.n	800512a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80050a6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80050aa:	d01f      	beq.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x298>
 80050ac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80050b0:	d805      	bhi.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d00a      	beq.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x278>
 80050b6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80050ba:	d00e      	beq.n	80050da <HAL_RCCEx_PeriphCLKConfig+0x286>
 80050bc:	e01f      	b.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 80050be:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80050c2:	d01f      	beq.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80050c4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80050c8:	d01e      	beq.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80050ca:	e018      	b.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050cc:	4b21      	ldr	r3, [pc, #132]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80050ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050d0:	4a20      	ldr	r2, [pc, #128]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80050d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80050d6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80050d8:	e017      	b.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	3304      	adds	r3, #4
 80050de:	2100      	movs	r1, #0
 80050e0:	4618      	mov	r0, r3
 80050e2:	f001 f843 	bl	800616c <RCCEx_PLL2_Config>
 80050e6:	4603      	mov	r3, r0
 80050e8:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80050ea:	e00e      	b.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	3324      	adds	r3, #36	; 0x24
 80050f0:	2100      	movs	r1, #0
 80050f2:	4618      	mov	r0, r3
 80050f4:	f001 f8ec 	bl	80062d0 <RCCEx_PLL3_Config>
 80050f8:	4603      	mov	r3, r0
 80050fa:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80050fc:	e005      	b.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	75fb      	strb	r3, [r7, #23]
      break;
 8005102:	e002      	b.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 8005104:	bf00      	nop
 8005106:	e000      	b.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 8005108:	bf00      	nop
    }

    if(ret == HAL_OK)
 800510a:	7dfb      	ldrb	r3, [r7, #23]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d10a      	bne.n	8005126 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005110:	4b10      	ldr	r3, [pc, #64]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005112:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005114:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800511e:	490d      	ldr	r1, [pc, #52]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005120:	4313      	orrs	r3, r2
 8005122:	658b      	str	r3, [r1, #88]	; 0x58
 8005124:	e001      	b.n	800512a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005126:	7dfb      	ldrb	r3, [r7, #23]
 8005128:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005132:	2b00      	cmp	r3, #0
 8005134:	d035      	beq.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800513a:	2b10      	cmp	r3, #16
 800513c:	d00c      	beq.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x304>
 800513e:	2b10      	cmp	r3, #16
 8005140:	d802      	bhi.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
 8005142:	2b00      	cmp	r3, #0
 8005144:	d01b      	beq.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x32a>
 8005146:	e017      	b.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x324>
 8005148:	2b20      	cmp	r3, #32
 800514a:	d00c      	beq.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x312>
 800514c:	2b30      	cmp	r3, #48	; 0x30
 800514e:	d018      	beq.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x32e>
 8005150:	e012      	b.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x324>
 8005152:	bf00      	nop
 8005154:	58024400 	.word	0x58024400
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005158:	4baf      	ldr	r3, [pc, #700]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800515a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800515c:	4aae      	ldr	r2, [pc, #696]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800515e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005162:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8005164:	e00e      	b.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x330>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	3304      	adds	r3, #4
 800516a:	2102      	movs	r1, #2
 800516c:	4618      	mov	r0, r3
 800516e:	f000 fffd 	bl	800616c <RCCEx_PLL2_Config>
 8005172:	4603      	mov	r3, r0
 8005174:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8005176:	e005      	b.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x330>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8005178:	2301      	movs	r3, #1
 800517a:	75fb      	strb	r3, [r7, #23]
      break;
 800517c:	e002      	b.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 800517e:	bf00      	nop
 8005180:	e000      	b.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 8005182:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005184:	7dfb      	ldrb	r3, [r7, #23]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d109      	bne.n	800519e <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800518a:	4ba3      	ldr	r3, [pc, #652]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800518c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800518e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005196:	49a0      	ldr	r1, [pc, #640]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005198:	4313      	orrs	r3, r2
 800519a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800519c:	e001      	b.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800519e:	7dfb      	ldrb	r3, [r7, #23]
 80051a0:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d042      	beq.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051b6:	d01f      	beq.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 80051b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051bc:	d805      	bhi.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x376>
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d00a      	beq.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x384>
 80051c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051c6:	d00e      	beq.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x392>
 80051c8:	e01f      	b.n	800520a <HAL_RCCEx_PeriphCLKConfig+0x3b6>
 80051ca:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80051ce:	d01f      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 80051d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80051d4:	d01e      	beq.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80051d6:	e018      	b.n	800520a <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051d8:	4b8f      	ldr	r3, [pc, #572]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80051da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051dc:	4a8e      	ldr	r2, [pc, #568]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80051de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80051e2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80051e4:	e017      	b.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	3304      	adds	r3, #4
 80051ea:	2100      	movs	r1, #0
 80051ec:	4618      	mov	r0, r3
 80051ee:	f000 ffbd 	bl	800616c <RCCEx_PLL2_Config>
 80051f2:	4603      	mov	r3, r0
 80051f4:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80051f6:	e00e      	b.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	3324      	adds	r3, #36	; 0x24
 80051fc:	2100      	movs	r1, #0
 80051fe:	4618      	mov	r0, r3
 8005200:	f001 f866 	bl	80062d0 <RCCEx_PLL3_Config>
 8005204:	4603      	mov	r3, r0
 8005206:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8005208:	e005      	b.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800520a:	2301      	movs	r3, #1
 800520c:	75fb      	strb	r3, [r7, #23]
      break;
 800520e:	e002      	b.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8005210:	bf00      	nop
 8005212:	e000      	b.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8005214:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005216:	7dfb      	ldrb	r3, [r7, #23]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d109      	bne.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800521c:	4b7e      	ldr	r3, [pc, #504]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800521e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005220:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005228:	497b      	ldr	r1, [pc, #492]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800522a:	4313      	orrs	r3, r2
 800522c:	650b      	str	r3, [r1, #80]	; 0x50
 800522e:	e001      	b.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005230:	7dfb      	ldrb	r3, [r7, #23]
 8005232:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800523c:	2b00      	cmp	r3, #0
 800523e:	d042      	beq.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x472>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005244:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005248:	d01b      	beq.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 800524a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800524e:	d805      	bhi.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x408>
 8005250:	2b00      	cmp	r3, #0
 8005252:	d022      	beq.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x446>
 8005254:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005258:	d00a      	beq.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800525a:	e01b      	b.n	8005294 <HAL_RCCEx_PeriphCLKConfig+0x440>
 800525c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005260:	d01d      	beq.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x44a>
 8005262:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005266:	d01c      	beq.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x44e>
 8005268:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800526c:	d01b      	beq.n	80052a6 <HAL_RCCEx_PeriphCLKConfig+0x452>
 800526e:	e011      	b.n	8005294 <HAL_RCCEx_PeriphCLKConfig+0x440>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	3304      	adds	r3, #4
 8005274:	2101      	movs	r1, #1
 8005276:	4618      	mov	r0, r3
 8005278:	f000 ff78 	bl	800616c <RCCEx_PLL2_Config>
 800527c:	4603      	mov	r3, r0
 800527e:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8005280:	e012      	b.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	3324      	adds	r3, #36	; 0x24
 8005286:	2101      	movs	r1, #1
 8005288:	4618      	mov	r0, r3
 800528a:	f001 f821 	bl	80062d0 <RCCEx_PLL3_Config>
 800528e:	4603      	mov	r3, r0
 8005290:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8005292:	e009      	b.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x454>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005294:	2301      	movs	r3, #1
 8005296:	75fb      	strb	r3, [r7, #23]
      break;
 8005298:	e006      	b.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 800529a:	bf00      	nop
 800529c:	e004      	b.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 800529e:	bf00      	nop
 80052a0:	e002      	b.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80052a2:	bf00      	nop
 80052a4:	e000      	b.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80052a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80052a8:	7dfb      	ldrb	r3, [r7, #23]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d109      	bne.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x46e>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80052ae:	4b5a      	ldr	r3, [pc, #360]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80052b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052b2:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052ba:	4957      	ldr	r1, [pc, #348]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80052bc:	4313      	orrs	r3, r2
 80052be:	650b      	str	r3, [r1, #80]	; 0x50
 80052c0:	e001      	b.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x472>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052c2:	7dfb      	ldrb	r3, [r7, #23]
 80052c4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d044      	beq.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80052d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80052dc:	d01b      	beq.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80052de:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80052e2:	d805      	bhi.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d022      	beq.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80052e8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80052ec:	d00a      	beq.n	8005304 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80052ee:	e01b      	b.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 80052f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052f4:	d01d      	beq.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80052f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80052fa:	d01c      	beq.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
 80052fc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005300:	d01b      	beq.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8005302:	e011      	b.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	3304      	adds	r3, #4
 8005308:	2101      	movs	r1, #1
 800530a:	4618      	mov	r0, r3
 800530c:	f000 ff2e 	bl	800616c <RCCEx_PLL2_Config>
 8005310:	4603      	mov	r3, r0
 8005312:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8005314:	e012      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	3324      	adds	r3, #36	; 0x24
 800531a:	2101      	movs	r1, #1
 800531c:	4618      	mov	r0, r3
 800531e:	f000 ffd7 	bl	80062d0 <RCCEx_PLL3_Config>
 8005322:	4603      	mov	r3, r0
 8005324:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8005326:	e009      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8005328:	2301      	movs	r3, #1
 800532a:	75fb      	strb	r3, [r7, #23]
      break;
 800532c:	e006      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 800532e:	bf00      	nop
 8005330:	e004      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8005332:	bf00      	nop
 8005334:	e002      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8005336:	bf00      	nop
 8005338:	e000      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 800533a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800533c:	7dfb      	ldrb	r3, [r7, #23]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d10a      	bne.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005342:	4b35      	ldr	r3, [pc, #212]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005344:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005346:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005350:	4931      	ldr	r1, [pc, #196]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005352:	4313      	orrs	r3, r2
 8005354:	658b      	str	r3, [r1, #88]	; 0x58
 8005356:	e001      	b.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x508>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005358:	7dfb      	ldrb	r3, [r7, #23]
 800535a:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005364:	2b00      	cmp	r3, #0
 8005366:	d02d      	beq.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800536c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005370:	d005      	beq.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8005372:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005376:	d009      	beq.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x538>
 8005378:	2b00      	cmp	r3, #0
 800537a:	d013      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x550>
 800537c:	e00f      	b.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800537e:	4b26      	ldr	r3, [pc, #152]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005382:	4a25      	ldr	r2, [pc, #148]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005384:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005388:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800538a:	e00c      	b.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0x552>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	3304      	adds	r3, #4
 8005390:	2101      	movs	r1, #1
 8005392:	4618      	mov	r0, r3
 8005394:	f000 feea 	bl	800616c <RCCEx_PLL2_Config>
 8005398:	4603      	mov	r3, r0
 800539a:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800539c:	e003      	b.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0x552>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	75fb      	strb	r3, [r7, #23]
      break;
 80053a2:	e000      	b.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0x552>
      break;
 80053a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80053a6:	7dfb      	ldrb	r3, [r7, #23]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d109      	bne.n	80053c0 <HAL_RCCEx_PeriphCLKConfig+0x56c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80053ac:	4b1a      	ldr	r3, [pc, #104]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80053ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053b0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053b8:	4917      	ldr	r1, [pc, #92]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80053ba:	4313      	orrs	r3, r2
 80053bc:	650b      	str	r3, [r1, #80]	; 0x50
 80053be:	e001      	b.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x570>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053c0:	7dfb      	ldrb	r3, [r7, #23]
 80053c2:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d035      	beq.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053d4:	2b03      	cmp	r3, #3
 80053d6:	d81b      	bhi.n	8005410 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80053d8:	a201      	add	r2, pc, #4	; (adr r2, 80053e0 <HAL_RCCEx_PeriphCLKConfig+0x58c>)
 80053da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053de:	bf00      	nop
 80053e0:	0800541d 	.word	0x0800541d
 80053e4:	080053f1 	.word	0x080053f1
 80053e8:	080053ff 	.word	0x080053ff
 80053ec:	0800541d 	.word	0x0800541d
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80053f0:	4b09      	ldr	r3, [pc, #36]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80053f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053f4:	4a08      	ldr	r2, [pc, #32]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80053f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80053fa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 80053fc:	e00f      	b.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x5ca>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	3304      	adds	r3, #4
 8005402:	2102      	movs	r1, #2
 8005404:	4618      	mov	r0, r3
 8005406:	f000 feb1 	bl	800616c <RCCEx_PLL2_Config>
 800540a:	4603      	mov	r3, r0
 800540c:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800540e:	e006      	b.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	75fb      	strb	r3, [r7, #23]
      break;
 8005414:	e003      	b.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 8005416:	bf00      	nop
 8005418:	58024400 	.word	0x58024400
      break;
 800541c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800541e:	7dfb      	ldrb	r3, [r7, #23]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d109      	bne.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005424:	4bba      	ldr	r3, [pc, #744]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005426:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005428:	f023 0203 	bic.w	r2, r3, #3
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005430:	49b7      	ldr	r1, [pc, #732]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005432:	4313      	orrs	r3, r2
 8005434:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005436:	e001      	b.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x5e8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005438:	7dfb      	ldrb	r3, [r7, #23]
 800543a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005444:	2b00      	cmp	r3, #0
 8005446:	f000 8086 	beq.w	8005556 <HAL_RCCEx_PeriphCLKConfig+0x702>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800544a:	4bb2      	ldr	r3, [pc, #712]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4ab1      	ldr	r2, [pc, #708]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8005450:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005454:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005456:	f7fc fdf3 	bl	8002040 <HAL_GetTick>
 800545a:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800545c:	e009      	b.n	8005472 <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800545e:	f7fc fdef 	bl	8002040 <HAL_GetTick>
 8005462:	4602      	mov	r2, r0
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	1ad3      	subs	r3, r2, r3
 8005468:	2b64      	cmp	r3, #100	; 0x64
 800546a:	d902      	bls.n	8005472 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        ret = HAL_TIMEOUT;
 800546c:	2303      	movs	r3, #3
 800546e:	75fb      	strb	r3, [r7, #23]
        break;
 8005470:	e005      	b.n	800547e <HAL_RCCEx_PeriphCLKConfig+0x62a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005472:	4ba8      	ldr	r3, [pc, #672]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800547a:	2b00      	cmp	r3, #0
 800547c:	d0ef      	beq.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x60a>
      }
    }

    if(ret == HAL_OK)
 800547e:	7dfb      	ldrb	r3, [r7, #23]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d166      	bne.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005484:	4ba2      	ldr	r3, [pc, #648]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005486:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800548e:	4053      	eors	r3, r2
 8005490:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005494:	2b00      	cmp	r3, #0
 8005496:	d013      	beq.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x66c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005498:	4b9d      	ldr	r3, [pc, #628]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800549a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800549c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054a0:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80054a2:	4b9b      	ldr	r3, [pc, #620]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80054a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054a6:	4a9a      	ldr	r2, [pc, #616]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80054a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054ac:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80054ae:	4b98      	ldr	r3, [pc, #608]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80054b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054b2:	4a97      	ldr	r2, [pc, #604]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80054b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054b8:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80054ba:	4a95      	ldr	r2, [pc, #596]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80054c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054ca:	d115      	bne.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054cc:	f7fc fdb8 	bl	8002040 <HAL_GetTick>
 80054d0:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80054d2:	e00b      	b.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x698>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054d4:	f7fc fdb4 	bl	8002040 <HAL_GetTick>
 80054d8:	4602      	mov	r2, r0
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	1ad3      	subs	r3, r2, r3
 80054de:	f241 3288 	movw	r2, #5000	; 0x1388
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d902      	bls.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x698>
          {
            ret = HAL_TIMEOUT;
 80054e6:	2303      	movs	r3, #3
 80054e8:	75fb      	strb	r3, [r7, #23]
            break;
 80054ea:	e005      	b.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80054ec:	4b88      	ldr	r3, [pc, #544]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80054ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054f0:	f003 0302 	and.w	r3, r3, #2
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d0ed      	beq.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x680>
          }
        }
      }

      if(ret == HAL_OK)
 80054f8:	7dfb      	ldrb	r3, [r7, #23]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d126      	bne.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005504:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005508:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800550c:	d10d      	bne.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800550e:	4b80      	ldr	r3, [pc, #512]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005510:	691b      	ldr	r3, [r3, #16]
 8005512:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800551c:	0919      	lsrs	r1, r3, #4
 800551e:	4b7e      	ldr	r3, [pc, #504]	; (8005718 <HAL_RCCEx_PeriphCLKConfig+0x8c4>)
 8005520:	400b      	ands	r3, r1
 8005522:	497b      	ldr	r1, [pc, #492]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005524:	4313      	orrs	r3, r2
 8005526:	610b      	str	r3, [r1, #16]
 8005528:	e005      	b.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
 800552a:	4b79      	ldr	r3, [pc, #484]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800552c:	691b      	ldr	r3, [r3, #16]
 800552e:	4a78      	ldr	r2, [pc, #480]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005530:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005534:	6113      	str	r3, [r2, #16]
 8005536:	4b76      	ldr	r3, [pc, #472]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005538:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005540:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005544:	4972      	ldr	r1, [pc, #456]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005546:	4313      	orrs	r3, r2
 8005548:	670b      	str	r3, [r1, #112]	; 0x70
 800554a:	e004      	b.n	8005556 <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800554c:	7dfb      	ldrb	r3, [r7, #23]
 800554e:	75bb      	strb	r3, [r7, #22]
 8005550:	e001      	b.n	8005556 <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005552:	7dfb      	ldrb	r3, [r7, #23]
 8005554:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f003 0301 	and.w	r3, r3, #1
 800555e:	2b00      	cmp	r3, #0
 8005560:	d07d      	beq.n	800565e <HAL_RCCEx_PeriphCLKConfig+0x80a>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005566:	2b28      	cmp	r3, #40	; 0x28
 8005568:	d866      	bhi.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 800556a:	a201      	add	r2, pc, #4	; (adr r2, 8005570 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800556c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005570:	0800563f 	.word	0x0800563f
 8005574:	08005639 	.word	0x08005639
 8005578:	08005639 	.word	0x08005639
 800557c:	08005639 	.word	0x08005639
 8005580:	08005639 	.word	0x08005639
 8005584:	08005639 	.word	0x08005639
 8005588:	08005639 	.word	0x08005639
 800558c:	08005639 	.word	0x08005639
 8005590:	08005615 	.word	0x08005615
 8005594:	08005639 	.word	0x08005639
 8005598:	08005639 	.word	0x08005639
 800559c:	08005639 	.word	0x08005639
 80055a0:	08005639 	.word	0x08005639
 80055a4:	08005639 	.word	0x08005639
 80055a8:	08005639 	.word	0x08005639
 80055ac:	08005639 	.word	0x08005639
 80055b0:	08005627 	.word	0x08005627
 80055b4:	08005639 	.word	0x08005639
 80055b8:	08005639 	.word	0x08005639
 80055bc:	08005639 	.word	0x08005639
 80055c0:	08005639 	.word	0x08005639
 80055c4:	08005639 	.word	0x08005639
 80055c8:	08005639 	.word	0x08005639
 80055cc:	08005639 	.word	0x08005639
 80055d0:	0800563f 	.word	0x0800563f
 80055d4:	08005639 	.word	0x08005639
 80055d8:	08005639 	.word	0x08005639
 80055dc:	08005639 	.word	0x08005639
 80055e0:	08005639 	.word	0x08005639
 80055e4:	08005639 	.word	0x08005639
 80055e8:	08005639 	.word	0x08005639
 80055ec:	08005639 	.word	0x08005639
 80055f0:	0800563f 	.word	0x0800563f
 80055f4:	08005639 	.word	0x08005639
 80055f8:	08005639 	.word	0x08005639
 80055fc:	08005639 	.word	0x08005639
 8005600:	08005639 	.word	0x08005639
 8005604:	08005639 	.word	0x08005639
 8005608:	08005639 	.word	0x08005639
 800560c:	08005639 	.word	0x08005639
 8005610:	0800563f 	.word	0x0800563f
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	3304      	adds	r3, #4
 8005618:	2101      	movs	r1, #1
 800561a:	4618      	mov	r0, r3
 800561c:	f000 fda6 	bl	800616c <RCCEx_PLL2_Config>
 8005620:	4603      	mov	r3, r0
 8005622:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8005624:	e00c      	b.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x7ec>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	3324      	adds	r3, #36	; 0x24
 800562a:	2101      	movs	r1, #1
 800562c:	4618      	mov	r0, r3
 800562e:	f000 fe4f 	bl	80062d0 <RCCEx_PLL3_Config>
 8005632:	4603      	mov	r3, r0
 8005634:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8005636:	e003      	b.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	75fb      	strb	r3, [r7, #23]
      break;
 800563c:	e000      	b.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      break;
 800563e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005640:	7dfb      	ldrb	r3, [r7, #23]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d109      	bne.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x806>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005646:	4b32      	ldr	r3, [pc, #200]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005648:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800564a:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005652:	492f      	ldr	r1, [pc, #188]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005654:	4313      	orrs	r3, r2
 8005656:	654b      	str	r3, [r1, #84]	; 0x54
 8005658:	e001      	b.n	800565e <HAL_RCCEx_PeriphCLKConfig+0x80a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800565a:	7dfb      	ldrb	r3, [r7, #23]
 800565c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f003 0302 	and.w	r3, r3, #2
 8005666:	2b00      	cmp	r3, #0
 8005668:	d037      	beq.n	80056da <HAL_RCCEx_PeriphCLKConfig+0x886>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800566e:	2b05      	cmp	r3, #5
 8005670:	d820      	bhi.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x860>
 8005672:	a201      	add	r2, pc, #4	; (adr r2, 8005678 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005678:	080056bb 	.word	0x080056bb
 800567c:	08005691 	.word	0x08005691
 8005680:	080056a3 	.word	0x080056a3
 8005684:	080056bb 	.word	0x080056bb
 8005688:	080056bb 	.word	0x080056bb
 800568c:	080056bb 	.word	0x080056bb
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	3304      	adds	r3, #4
 8005694:	2101      	movs	r1, #1
 8005696:	4618      	mov	r0, r3
 8005698:	f000 fd68 	bl	800616c <RCCEx_PLL2_Config>
 800569c:	4603      	mov	r3, r0
 800569e:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80056a0:	e00c      	b.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x868>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	3324      	adds	r3, #36	; 0x24
 80056a6:	2101      	movs	r1, #1
 80056a8:	4618      	mov	r0, r3
 80056aa:	f000 fe11 	bl	80062d0 <RCCEx_PLL3_Config>
 80056ae:	4603      	mov	r3, r0
 80056b0:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80056b2:	e003      	b.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x868>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80056b4:	2301      	movs	r3, #1
 80056b6:	75fb      	strb	r3, [r7, #23]
      break;
 80056b8:	e000      	b.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x868>
      break;
 80056ba:	bf00      	nop
    }

    if(ret == HAL_OK)
 80056bc:	7dfb      	ldrb	r3, [r7, #23]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d109      	bne.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x882>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80056c2:	4b13      	ldr	r3, [pc, #76]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80056c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056c6:	f023 0207 	bic.w	r2, r3, #7
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056ce:	4910      	ldr	r1, [pc, #64]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80056d0:	4313      	orrs	r3, r2
 80056d2:	654b      	str	r3, [r1, #84]	; 0x54
 80056d4:	e001      	b.n	80056da <HAL_RCCEx_PeriphCLKConfig+0x886>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056d6:	7dfb      	ldrb	r3, [r7, #23]
 80056d8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f003 0304 	and.w	r3, r3, #4
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d040      	beq.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x914>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056ec:	2b05      	cmp	r3, #5
 80056ee:	d827      	bhi.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
 80056f0:	a201      	add	r2, pc, #4	; (adr r2, 80056f8 <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 80056f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056f6:	bf00      	nop
 80056f8:	08005747 	.word	0x08005747
 80056fc:	0800571d 	.word	0x0800571d
 8005700:	0800572f 	.word	0x0800572f
 8005704:	08005747 	.word	0x08005747
 8005708:	08005747 	.word	0x08005747
 800570c:	08005747 	.word	0x08005747
 8005710:	58024400 	.word	0x58024400
 8005714:	58024800 	.word	0x58024800
 8005718:	00ffffcf 	.word	0x00ffffcf
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	3304      	adds	r3, #4
 8005720:	2101      	movs	r1, #1
 8005722:	4618      	mov	r0, r3
 8005724:	f000 fd22 	bl	800616c <RCCEx_PLL2_Config>
 8005728:	4603      	mov	r3, r0
 800572a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800572c:	e00c      	b.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0x8f4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	3324      	adds	r3, #36	; 0x24
 8005732:	2101      	movs	r1, #1
 8005734:	4618      	mov	r0, r3
 8005736:	f000 fdcb 	bl	80062d0 <RCCEx_PLL3_Config>
 800573a:	4603      	mov	r3, r0
 800573c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800573e:	e003      	b.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	75fb      	strb	r3, [r7, #23]
      break;
 8005744:	e000      	b.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      break;
 8005746:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005748:	7dfb      	ldrb	r3, [r7, #23]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d10a      	bne.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x910>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800574e:	4bb2      	ldr	r3, [pc, #712]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8005750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005752:	f023 0207 	bic.w	r2, r3, #7
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800575c:	49ae      	ldr	r1, [pc, #696]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800575e:	4313      	orrs	r3, r2
 8005760:	658b      	str	r3, [r1, #88]	; 0x58
 8005762:	e001      	b.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x914>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005764:	7dfb      	ldrb	r3, [r7, #23]
 8005766:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f003 0320 	and.w	r3, r3, #32
 8005770:	2b00      	cmp	r3, #0
 8005772:	d044      	beq.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x9aa>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800577a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800577e:	d01b      	beq.n	80057b8 <HAL_RCCEx_PeriphCLKConfig+0x964>
 8005780:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005784:	d805      	bhi.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x93e>
 8005786:	2b00      	cmp	r3, #0
 8005788:	d022      	beq.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x97c>
 800578a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800578e:	d00a      	beq.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0x952>
 8005790:	e01b      	b.n	80057ca <HAL_RCCEx_PeriphCLKConfig+0x976>
 8005792:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005796:	d01d      	beq.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x980>
 8005798:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800579c:	d01c      	beq.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0x984>
 800579e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80057a2:	d01b      	beq.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x988>
 80057a4:	e011      	b.n	80057ca <HAL_RCCEx_PeriphCLKConfig+0x976>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	3304      	adds	r3, #4
 80057aa:	2100      	movs	r1, #0
 80057ac:	4618      	mov	r0, r3
 80057ae:	f000 fcdd 	bl	800616c <RCCEx_PLL2_Config>
 80057b2:	4603      	mov	r3, r0
 80057b4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80057b6:	e012      	b.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x98a>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	3324      	adds	r3, #36	; 0x24
 80057bc:	2102      	movs	r1, #2
 80057be:	4618      	mov	r0, r3
 80057c0:	f000 fd86 	bl	80062d0 <RCCEx_PLL3_Config>
 80057c4:	4603      	mov	r3, r0
 80057c6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80057c8:	e009      	b.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x98a>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	75fb      	strb	r3, [r7, #23]
      break;
 80057ce:	e006      	b.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80057d0:	bf00      	nop
 80057d2:	e004      	b.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80057d4:	bf00      	nop
 80057d6:	e002      	b.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80057d8:	bf00      	nop
 80057da:	e000      	b.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80057dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80057de:	7dfb      	ldrb	r3, [r7, #23]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d10a      	bne.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0x9a6>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80057e4:	4b8c      	ldr	r3, [pc, #560]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80057e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057e8:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80057f2:	4989      	ldr	r1, [pc, #548]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80057f4:	4313      	orrs	r3, r2
 80057f6:	654b      	str	r3, [r1, #84]	; 0x54
 80057f8:	e001      	b.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x9aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057fa:	7dfb      	ldrb	r3, [r7, #23]
 80057fc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005806:	2b00      	cmp	r3, #0
 8005808:	d044      	beq.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0xa40>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005810:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005814:	d01b      	beq.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x9fa>
 8005816:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800581a:	d805      	bhi.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x9d4>
 800581c:	2b00      	cmp	r3, #0
 800581e:	d022      	beq.n	8005866 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8005820:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005824:	d00a      	beq.n	800583c <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 8005826:	e01b      	b.n	8005860 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
 8005828:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800582c:	d01d      	beq.n	800586a <HAL_RCCEx_PeriphCLKConfig+0xa16>
 800582e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005832:	d01c      	beq.n	800586e <HAL_RCCEx_PeriphCLKConfig+0xa1a>
 8005834:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005838:	d01b      	beq.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0xa1e>
 800583a:	e011      	b.n	8005860 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	3304      	adds	r3, #4
 8005840:	2100      	movs	r1, #0
 8005842:	4618      	mov	r0, r3
 8005844:	f000 fc92 	bl	800616c <RCCEx_PLL2_Config>
 8005848:	4603      	mov	r3, r0
 800584a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800584c:	e012      	b.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0xa20>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	3324      	adds	r3, #36	; 0x24
 8005852:	2102      	movs	r1, #2
 8005854:	4618      	mov	r0, r3
 8005856:	f000 fd3b 	bl	80062d0 <RCCEx_PLL3_Config>
 800585a:	4603      	mov	r3, r0
 800585c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800585e:	e009      	b.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005860:	2301      	movs	r3, #1
 8005862:	75fb      	strb	r3, [r7, #23]
      break;
 8005864:	e006      	b.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8005866:	bf00      	nop
 8005868:	e004      	b.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 800586a:	bf00      	nop
 800586c:	e002      	b.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 800586e:	bf00      	nop
 8005870:	e000      	b.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8005872:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005874:	7dfb      	ldrb	r3, [r7, #23]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d10a      	bne.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800587a:	4b67      	ldr	r3, [pc, #412]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800587c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800587e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005888:	4963      	ldr	r1, [pc, #396]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800588a:	4313      	orrs	r3, r2
 800588c:	658b      	str	r3, [r1, #88]	; 0x58
 800588e:	e001      	b.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005890:	7dfb      	ldrb	r3, [r7, #23]
 8005892:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800589c:	2b00      	cmp	r3, #0
 800589e:	d044      	beq.n	800592a <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80058a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80058aa:	d01b      	beq.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0xa90>
 80058ac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80058b0:	d805      	bhi.n	80058be <HAL_RCCEx_PeriphCLKConfig+0xa6a>
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d022      	beq.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80058b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058ba:	d00a      	beq.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 80058bc:	e01b      	b.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
 80058be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80058c2:	d01d      	beq.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 80058c4:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80058c8:	d01c      	beq.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0xab0>
 80058ca:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80058ce:	d01b      	beq.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 80058d0:	e011      	b.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	3304      	adds	r3, #4
 80058d6:	2100      	movs	r1, #0
 80058d8:	4618      	mov	r0, r3
 80058da:	f000 fc47 	bl	800616c <RCCEx_PLL2_Config>
 80058de:	4603      	mov	r3, r0
 80058e0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80058e2:	e012      	b.n	800590a <HAL_RCCEx_PeriphCLKConfig+0xab6>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	3324      	adds	r3, #36	; 0x24
 80058e8:	2102      	movs	r1, #2
 80058ea:	4618      	mov	r0, r3
 80058ec:	f000 fcf0 	bl	80062d0 <RCCEx_PLL3_Config>
 80058f0:	4603      	mov	r3, r0
 80058f2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80058f4:	e009      	b.n	800590a <HAL_RCCEx_PeriphCLKConfig+0xab6>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80058f6:	2301      	movs	r3, #1
 80058f8:	75fb      	strb	r3, [r7, #23]
      break;
 80058fa:	e006      	b.n	800590a <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 80058fc:	bf00      	nop
 80058fe:	e004      	b.n	800590a <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8005900:	bf00      	nop
 8005902:	e002      	b.n	800590a <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8005904:	bf00      	nop
 8005906:	e000      	b.n	800590a <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8005908:	bf00      	nop
    }

    if(ret == HAL_OK)
 800590a:	7dfb      	ldrb	r3, [r7, #23]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d10a      	bne.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0xad2>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005910:	4b41      	ldr	r3, [pc, #260]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8005912:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005914:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800591e:	493e      	ldr	r1, [pc, #248]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8005920:	4313      	orrs	r3, r2
 8005922:	658b      	str	r3, [r1, #88]	; 0x58
 8005924:	e001      	b.n	800592a <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005926:	7dfb      	ldrb	r3, [r7, #23]
 8005928:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f003 0308 	and.w	r3, r3, #8
 8005932:	2b00      	cmp	r3, #0
 8005934:	d01a      	beq.n	800596c <HAL_RCCEx_PeriphCLKConfig+0xb18>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800593c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005940:	d10a      	bne.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0xb04>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	3324      	adds	r3, #36	; 0x24
 8005946:	2102      	movs	r1, #2
 8005948:	4618      	mov	r0, r3
 800594a:	f000 fcc1 	bl	80062d0 <RCCEx_PLL3_Config>
 800594e:	4603      	mov	r3, r0
 8005950:	2b00      	cmp	r3, #0
 8005952:	d001      	beq.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0xb04>
        {
          status = HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005958:	4b2f      	ldr	r3, [pc, #188]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800595a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800595c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005966:	492c      	ldr	r1, [pc, #176]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8005968:	4313      	orrs	r3, r2
 800596a:	654b      	str	r3, [r1, #84]	; 0x54

  }

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f003 0310 	and.w	r3, r3, #16
 8005974:	2b00      	cmp	r3, #0
 8005976:	d01a      	beq.n	80059ae <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800597e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005982:	d10a      	bne.n	800599a <HAL_RCCEx_PeriphCLKConfig+0xb46>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	3324      	adds	r3, #36	; 0x24
 8005988:	2102      	movs	r1, #2
 800598a:	4618      	mov	r0, r3
 800598c:	f000 fca0 	bl	80062d0 <RCCEx_PLL3_Config>
 8005990:	4603      	mov	r3, r0
 8005992:	2b00      	cmp	r3, #0
 8005994:	d001      	beq.n	800599a <HAL_RCCEx_PeriphCLKConfig+0xb46>
      {
        status = HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800599a:	4b1f      	ldr	r3, [pc, #124]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800599c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800599e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80059a8:	491b      	ldr	r1, [pc, #108]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80059aa:	4313      	orrs	r3, r2
 80059ac:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d032      	beq.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80059c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059c4:	d00d      	beq.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
 80059c6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80059ca:	d016      	beq.n	80059fa <HAL_RCCEx_PeriphCLKConfig+0xba6>
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d111      	bne.n	80059f4 <HAL_RCCEx_PeriphCLKConfig+0xba0>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	3304      	adds	r3, #4
 80059d4:	2100      	movs	r1, #0
 80059d6:	4618      	mov	r0, r3
 80059d8:	f000 fbc8 	bl	800616c <RCCEx_PLL2_Config>
 80059dc:	4603      	mov	r3, r0
 80059de:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80059e0:	e00c      	b.n	80059fc <HAL_RCCEx_PeriphCLKConfig+0xba8>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	3324      	adds	r3, #36	; 0x24
 80059e6:	2102      	movs	r1, #2
 80059e8:	4618      	mov	r0, r3
 80059ea:	f000 fc71 	bl	80062d0 <RCCEx_PLL3_Config>
 80059ee:	4603      	mov	r3, r0
 80059f0:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80059f2:	e003      	b.n	80059fc <HAL_RCCEx_PeriphCLKConfig+0xba8>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80059f4:	2301      	movs	r3, #1
 80059f6:	75fb      	strb	r3, [r7, #23]
      break;
 80059f8:	e000      	b.n	80059fc <HAL_RCCEx_PeriphCLKConfig+0xba8>
      break;
 80059fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80059fc:	7dfb      	ldrb	r3, [r7, #23]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d10c      	bne.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0xbc8>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005a02:	4b05      	ldr	r3, [pc, #20]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8005a04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a06:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005a10:	4901      	ldr	r1, [pc, #4]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8005a12:	4313      	orrs	r3, r2
 8005a14:	658b      	str	r3, [r1, #88]	; 0x58
 8005a16:	e003      	b.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
 8005a18:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a1c:	7dfb      	ldrb	r3, [r7, #23]
 8005a1e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d02f      	beq.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0xc38>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a32:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005a36:	d00c      	beq.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8005a38:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005a3c:	d015      	beq.n	8005a6a <HAL_RCCEx_PeriphCLKConfig+0xc16>
 8005a3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005a42:	d10f      	bne.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0xc10>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a44:	4b71      	ldr	r3, [pc, #452]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a48:	4a70      	ldr	r2, [pc, #448]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005a4a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a4e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8005a50:	e00c      	b.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0xc18>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	3324      	adds	r3, #36	; 0x24
 8005a56:	2101      	movs	r1, #1
 8005a58:	4618      	mov	r0, r3
 8005a5a:	f000 fc39 	bl	80062d0 <RCCEx_PLL3_Config>
 8005a5e:	4603      	mov	r3, r0
 8005a60:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8005a62:	e003      	b.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0xc18>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005a64:	2301      	movs	r3, #1
 8005a66:	75fb      	strb	r3, [r7, #23]
      break;
 8005a68:	e000      	b.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0xc18>
      break;
 8005a6a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005a6c:	7dfb      	ldrb	r3, [r7, #23]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d10a      	bne.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a72:	4b66      	ldr	r3, [pc, #408]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005a74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a76:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a80:	4962      	ldr	r1, [pc, #392]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005a82:	4313      	orrs	r3, r2
 8005a84:	654b      	str	r3, [r1, #84]	; 0x54
 8005a86:	e001      	b.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0xc38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a88:	7dfb      	ldrb	r3, [r7, #23]
 8005a8a:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d029      	beq.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0xc98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d003      	beq.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8005aa0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005aa4:	d007      	beq.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0xc62>
 8005aa6:	e00f      	b.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0xc74>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005aa8:	4b58      	ldr	r3, [pc, #352]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aac:	4a57      	ldr	r2, [pc, #348]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005aae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ab2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005ab4:	e00b      	b.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	3304      	adds	r3, #4
 8005aba:	2102      	movs	r1, #2
 8005abc:	4618      	mov	r0, r3
 8005abe:	f000 fb55 	bl	800616c <RCCEx_PLL2_Config>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005ac6:	e002      	b.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    default:
      ret = HAL_ERROR;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	75fb      	strb	r3, [r7, #23]
      break;
 8005acc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005ace:	7dfb      	ldrb	r3, [r7, #23]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d109      	bne.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0xc94>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005ad4:	4b4d      	ldr	r3, [pc, #308]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005ad6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ad8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ae0:	494a      	ldr	r1, [pc, #296]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005ae6:	e001      	b.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0xc98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ae8:	7dfb      	ldrb	r3, [r7, #23]
 8005aea:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d00a      	beq.n	8005b0e <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	3324      	adds	r3, #36	; 0x24
 8005afc:	2102      	movs	r1, #2
 8005afe:	4618      	mov	r0, r3
 8005b00:	f000 fbe6 	bl	80062d0 <RCCEx_PLL3_Config>
 8005b04:	4603      	mov	r3, r0
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d001      	beq.n	8005b0e <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      status=HAL_ERROR;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d02f      	beq.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0xd26>
  {

    switch(PeriphClkInit->RngClockSelection)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b22:	d00c      	beq.n	8005b3e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005b24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b28:	d802      	bhi.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d011      	beq.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0xcfe>
 8005b2e:	e00d      	b.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0xcf8>
 8005b30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b34:	d00f      	beq.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0xd02>
 8005b36:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b3a:	d00e      	beq.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0xd06>
 8005b3c:	e006      	b.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b3e:	4b33      	ldr	r3, [pc, #204]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b42:	4a32      	ldr	r2, [pc, #200]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005b44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005b48:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8005b4a:	e007      	b.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd08>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	75fb      	strb	r3, [r7, #23]
      break;
 8005b50:	e004      	b.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8005b52:	bf00      	nop
 8005b54:	e002      	b.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8005b56:	bf00      	nop
 8005b58:	e000      	b.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8005b5a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005b5c:	7dfb      	ldrb	r3, [r7, #23]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d109      	bne.n	8005b76 <HAL_RCCEx_PeriphCLKConfig+0xd22>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005b62:	4b2a      	ldr	r3, [pc, #168]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005b64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b66:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b6e:	4927      	ldr	r1, [pc, #156]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005b70:	4313      	orrs	r3, r2
 8005b72:	654b      	str	r3, [r1, #84]	; 0x54
 8005b74:	e001      	b.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0xd26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b76:	7dfb      	ldrb	r3, [r7, #23]
 8005b78:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d008      	beq.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005b86:	4b21      	ldr	r3, [pc, #132]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005b88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b8a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b92:	491e      	ldr	r1, [pc, #120]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005b94:	4313      	orrs	r3, r2
 8005b96:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d008      	beq.n	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0xd62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005ba4:	4b19      	ldr	r3, [pc, #100]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005ba6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ba8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005bb0:	4916      	ldr	r1, [pc, #88]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d00d      	beq.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0xd8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005bc2:	4b12      	ldr	r3, [pc, #72]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005bc4:	691b      	ldr	r3, [r3, #16]
 8005bc6:	4a11      	ldr	r2, [pc, #68]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005bc8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005bcc:	6113      	str	r3, [r2, #16]
 8005bce:	4b0f      	ldr	r3, [pc, #60]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005bd0:	691a      	ldr	r2, [r3, #16]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8005bd8:	490c      	ldr	r1, [pc, #48]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	da08      	bge.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0xda4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005be6:	4b09      	ldr	r3, [pc, #36]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005be8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bea:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bf2:	4906      	ldr	r1, [pc, #24]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  if (status == HAL_OK)
 8005bf8:	7dbb      	ldrb	r3, [r7, #22]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d101      	bne.n	8005c02 <HAL_RCCEx_PeriphCLKConfig+0xdae>
  {
    return HAL_OK;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	e000      	b.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
  }
  return HAL_ERROR;
 8005c02:	2301      	movs	r3, #1
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3718      	adds	r7, #24
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}
 8005c0c:	58024400 	.word	0x58024400

08005c10 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005c14:	f7ff f8c2 	bl	8004d9c <HAL_RCC_GetHCLKFreq>
 8005c18:	4601      	mov	r1, r0
 8005c1a:	4b06      	ldr	r3, [pc, #24]	; (8005c34 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005c1c:	6a1b      	ldr	r3, [r3, #32]
 8005c1e:	091b      	lsrs	r3, r3, #4
 8005c20:	f003 0307 	and.w	r3, r3, #7
 8005c24:	4a04      	ldr	r2, [pc, #16]	; (8005c38 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005c26:	5cd3      	ldrb	r3, [r2, r3]
 8005c28:	f003 031f 	and.w	r3, r3, #31
 8005c2c:	fa21 f303 	lsr.w	r3, r1, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005c30:	4618      	mov	r0, r3
 8005c32:	bd80      	pop	{r7, pc}
 8005c34:	58024400 	.word	0x58024400
 8005c38:	0800db1c 	.word	0x0800db1c

08005c3c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b089      	sub	sp, #36	; 0x24
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005c44:	4b9d      	ldr	r3, [pc, #628]	; (8005ebc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005c46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c48:	f003 0303 	and.w	r3, r3, #3
 8005c4c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8005c4e:	4b9b      	ldr	r3, [pc, #620]	; (8005ebc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005c50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c52:	0b1b      	lsrs	r3, r3, #12
 8005c54:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005c58:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005c5a:	4b98      	ldr	r3, [pc, #608]	; (8005ebc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c5e:	091b      	lsrs	r3, r3, #4
 8005c60:	f003 0301 	and.w	r3, r3, #1
 8005c64:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8005c66:	4b95      	ldr	r3, [pc, #596]	; (8005ebc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005c68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c6a:	08db      	lsrs	r3, r3, #3
 8005c6c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005c70:	693a      	ldr	r2, [r7, #16]
 8005c72:	fb02 f303 	mul.w	r3, r2, r3
 8005c76:	ee07 3a90 	vmov	s15, r3
 8005c7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c7e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	f000 810a 	beq.w	8005e9e <HAL_RCCEx_GetPLL2ClockFreq+0x262>
  {
    switch (pllsource)
 8005c8a:	69bb      	ldr	r3, [r7, #24]
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d05a      	beq.n	8005d46 <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	d302      	bcc.n	8005c9a <HAL_RCCEx_GetPLL2ClockFreq+0x5e>
 8005c94:	2b02      	cmp	r3, #2
 8005c96:	d078      	beq.n	8005d8a <HAL_RCCEx_GetPLL2ClockFreq+0x14e>
 8005c98:	e099      	b.n	8005dce <HAL_RCCEx_GetPLL2ClockFreq+0x192>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005c9a:	4b88      	ldr	r3, [pc, #544]	; (8005ebc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f003 0320 	and.w	r3, r3, #32
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d02d      	beq.n	8005d02 <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005ca6:	4b85      	ldr	r3, [pc, #532]	; (8005ebc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	08db      	lsrs	r3, r3, #3
 8005cac:	f003 0303 	and.w	r3, r3, #3
 8005cb0:	4a83      	ldr	r2, [pc, #524]	; (8005ec0 <HAL_RCCEx_GetPLL2ClockFreq+0x284>)
 8005cb2:	fa22 f303 	lsr.w	r3, r2, r3
 8005cb6:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	ee07 3a90 	vmov	s15, r3
 8005cbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	ee07 3a90 	vmov	s15, r3
 8005cc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ccc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005cd0:	4b7a      	ldr	r3, [pc, #488]	; (8005ebc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005cd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cd8:	ee07 3a90 	vmov	s15, r3
 8005cdc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ce0:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ce4:	eddf 5a77 	vldr	s11, [pc, #476]	; 8005ec4 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8005ce8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005cec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005cf0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005cf4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005cf8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cfc:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8005d00:	e087      	b.n	8005e12 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005d02:	697b      	ldr	r3, [r7, #20]
 8005d04:	ee07 3a90 	vmov	s15, r3
 8005d08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d0c:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8005ec8 <HAL_RCCEx_GetPLL2ClockFreq+0x28c>
 8005d10:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d14:	4b69      	ldr	r3, [pc, #420]	; (8005ebc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d1c:	ee07 3a90 	vmov	s15, r3
 8005d20:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d24:	ed97 6a03 	vldr	s12, [r7, #12]
 8005d28:	eddf 5a66 	vldr	s11, [pc, #408]	; 8005ec4 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8005d2c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d30:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d34:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005d38:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d40:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005d44:	e065      	b.n	8005e12 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	ee07 3a90 	vmov	s15, r3
 8005d4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d50:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8005ecc <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8005d54:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d58:	4b58      	ldr	r3, [pc, #352]	; (8005ebc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005d5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d60:	ee07 3a90 	vmov	s15, r3
 8005d64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d68:	ed97 6a03 	vldr	s12, [r7, #12]
 8005d6c:	eddf 5a55 	vldr	s11, [pc, #340]	; 8005ec4 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8005d70:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d74:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d78:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005d7c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d84:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005d88:	e043      	b.n	8005e12 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	ee07 3a90 	vmov	s15, r3
 8005d90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d94:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8005ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
 8005d98:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d9c:	4b47      	ldr	r3, [pc, #284]	; (8005ebc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005d9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005da0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005da4:	ee07 3a90 	vmov	s15, r3
 8005da8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005dac:	ed97 6a03 	vldr	s12, [r7, #12]
 8005db0:	eddf 5a44 	vldr	s11, [pc, #272]	; 8005ec4 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8005db4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005db8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005dbc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005dc0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005dc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005dc8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005dcc:	e021      	b.n	8005e12 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	ee07 3a90 	vmov	s15, r3
 8005dd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dd8:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8005ecc <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8005ddc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005de0:	4b36      	ldr	r3, [pc, #216]	; (8005ebc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005de2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005de4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005de8:	ee07 3a90 	vmov	s15, r3
 8005dec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005df0:	ed97 6a03 	vldr	s12, [r7, #12]
 8005df4:	eddf 5a33 	vldr	s11, [pc, #204]	; 8005ec4 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8005df8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005dfc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e00:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005e04:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e0c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005e10:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8005e12:	4b2a      	ldr	r3, [pc, #168]	; (8005ebc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005e14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e16:	0a5b      	lsrs	r3, r3, #9
 8005e18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e1c:	ee07 3a90 	vmov	s15, r3
 8005e20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e24:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005e28:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005e2c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005e30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e38:	ee17 2a90 	vmov	r2, s15
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8005e40:	4b1e      	ldr	r3, [pc, #120]	; (8005ebc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005e42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e44:	0c1b      	lsrs	r3, r3, #16
 8005e46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e4a:	ee07 3a90 	vmov	s15, r3
 8005e4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e52:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005e56:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005e5a:	edd7 6a07 	vldr	s13, [r7, #28]
 8005e5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e66:	ee17 2a90 	vmov	r2, s15
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8005e6e:	4b13      	ldr	r3, [pc, #76]	; (8005ebc <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005e70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e72:	0e1b      	lsrs	r3, r3, #24
 8005e74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e78:	ee07 3a90 	vmov	s15, r3
 8005e7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e80:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005e84:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005e88:	edd7 6a07 	vldr	s13, [r7, #28]
 8005e8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e94:	ee17 2a90 	vmov	r2, s15
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005e9c:	e008      	b.n	8005eb0 <HAL_RCCEx_GetPLL2ClockFreq+0x274>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2200      	movs	r2, #0
 8005eae:	609a      	str	r2, [r3, #8]
}
 8005eb0:	bf00      	nop
 8005eb2:	3724      	adds	r7, #36	; 0x24
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr
 8005ebc:	58024400 	.word	0x58024400
 8005ec0:	03d09000 	.word	0x03d09000
 8005ec4:	46000000 	.word	0x46000000
 8005ec8:	4c742400 	.word	0x4c742400
 8005ecc:	4a742400 	.word	0x4a742400
 8005ed0:	4af42400 	.word	0x4af42400

08005ed4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b089      	sub	sp, #36	; 0x24
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005edc:	4b9d      	ldr	r3, [pc, #628]	; (8006154 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ee0:	f003 0303 	and.w	r3, r3, #3
 8005ee4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8005ee6:	4b9b      	ldr	r3, [pc, #620]	; (8006154 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005eea:	0d1b      	lsrs	r3, r3, #20
 8005eec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ef0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005ef2:	4b98      	ldr	r3, [pc, #608]	; (8006154 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005ef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ef6:	0a1b      	lsrs	r3, r3, #8
 8005ef8:	f003 0301 	and.w	r3, r3, #1
 8005efc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8005efe:	4b95      	ldr	r3, [pc, #596]	; (8006154 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005f00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f02:	08db      	lsrs	r3, r3, #3
 8005f04:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005f08:	693a      	ldr	r2, [r7, #16]
 8005f0a:	fb02 f303 	mul.w	r3, r2, r3
 8005f0e:	ee07 3a90 	vmov	s15, r3
 8005f12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f16:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	f000 810a 	beq.w	8006136 <HAL_RCCEx_GetPLL3ClockFreq+0x262>
  {
    switch (pllsource)
 8005f22:	69bb      	ldr	r3, [r7, #24]
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	d05a      	beq.n	8005fde <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	d302      	bcc.n	8005f32 <HAL_RCCEx_GetPLL3ClockFreq+0x5e>
 8005f2c:	2b02      	cmp	r3, #2
 8005f2e:	d078      	beq.n	8006022 <HAL_RCCEx_GetPLL3ClockFreq+0x14e>
 8005f30:	e099      	b.n	8006066 <HAL_RCCEx_GetPLL3ClockFreq+0x192>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005f32:	4b88      	ldr	r3, [pc, #544]	; (8006154 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f003 0320 	and.w	r3, r3, #32
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d02d      	beq.n	8005f9a <HAL_RCCEx_GetPLL3ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005f3e:	4b85      	ldr	r3, [pc, #532]	; (8006154 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	08db      	lsrs	r3, r3, #3
 8005f44:	f003 0303 	and.w	r3, r3, #3
 8005f48:	4a83      	ldr	r2, [pc, #524]	; (8006158 <HAL_RCCEx_GetPLL3ClockFreq+0x284>)
 8005f4a:	fa22 f303 	lsr.w	r3, r2, r3
 8005f4e:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	ee07 3a90 	vmov	s15, r3
 8005f56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f5a:	697b      	ldr	r3, [r7, #20]
 8005f5c:	ee07 3a90 	vmov	s15, r3
 8005f60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f64:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f68:	4b7a      	ldr	r3, [pc, #488]	; (8006154 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f70:	ee07 3a90 	vmov	s15, r3
 8005f74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f78:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f7c:	eddf 5a77 	vldr	s11, [pc, #476]	; 800615c <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8005f80:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f84:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f88:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005f8c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f94:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8005f98:	e087      	b.n	80060aa <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	ee07 3a90 	vmov	s15, r3
 8005fa0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fa4:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8006160 <HAL_RCCEx_GetPLL3ClockFreq+0x28c>
 8005fa8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005fac:	4b69      	ldr	r3, [pc, #420]	; (8006154 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fb4:	ee07 3a90 	vmov	s15, r3
 8005fb8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fbc:	ed97 6a03 	vldr	s12, [r7, #12]
 8005fc0:	eddf 5a66 	vldr	s11, [pc, #408]	; 800615c <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8005fc4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005fc8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005fcc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005fd0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005fd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fd8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005fdc:	e065      	b.n	80060aa <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	ee07 3a90 	vmov	s15, r3
 8005fe4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fe8:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8006164 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8005fec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ff0:	4b58      	ldr	r3, [pc, #352]	; (8006154 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ff4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ff8:	ee07 3a90 	vmov	s15, r3
 8005ffc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006000:	ed97 6a03 	vldr	s12, [r7, #12]
 8006004:	eddf 5a55 	vldr	s11, [pc, #340]	; 800615c <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8006008:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800600c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006010:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006014:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006018:	ee67 7a27 	vmul.f32	s15, s14, s15
 800601c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006020:	e043      	b.n	80060aa <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	ee07 3a90 	vmov	s15, r3
 8006028:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800602c:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8006168 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
 8006030:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006034:	4b47      	ldr	r3, [pc, #284]	; (8006154 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006038:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800603c:	ee07 3a90 	vmov	s15, r3
 8006040:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006044:	ed97 6a03 	vldr	s12, [r7, #12]
 8006048:	eddf 5a44 	vldr	s11, [pc, #272]	; 800615c <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 800604c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006050:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006054:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006058:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800605c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006060:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006064:	e021      	b.n	80060aa <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	ee07 3a90 	vmov	s15, r3
 800606c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006070:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8006164 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8006074:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006078:	4b36      	ldr	r3, [pc, #216]	; (8006154 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800607a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800607c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006080:	ee07 3a90 	vmov	s15, r3
 8006084:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006088:	ed97 6a03 	vldr	s12, [r7, #12]
 800608c:	eddf 5a33 	vldr	s11, [pc, #204]	; 800615c <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8006090:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006094:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006098:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800609c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060a4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80060a8:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80060aa:	4b2a      	ldr	r3, [pc, #168]	; (8006154 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80060ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ae:	0a5b      	lsrs	r3, r3, #9
 80060b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80060b4:	ee07 3a90 	vmov	s15, r3
 80060b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060bc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80060c0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80060c4:	edd7 6a07 	vldr	s13, [r7, #28]
 80060c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060d0:	ee17 2a90 	vmov	r2, s15
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80060d8:	4b1e      	ldr	r3, [pc, #120]	; (8006154 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80060da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060dc:	0c1b      	lsrs	r3, r3, #16
 80060de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80060e2:	ee07 3a90 	vmov	s15, r3
 80060e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060ea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80060ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 80060f2:	edd7 6a07 	vldr	s13, [r7, #28]
 80060f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060fe:	ee17 2a90 	vmov	r2, s15
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8006106:	4b13      	ldr	r3, [pc, #76]	; (8006154 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800610a:	0e1b      	lsrs	r3, r3, #24
 800610c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006110:	ee07 3a90 	vmov	s15, r3
 8006114:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006118:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800611c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006120:	edd7 6a07 	vldr	s13, [r7, #28]
 8006124:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006128:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800612c:	ee17 2a90 	vmov	r2, s15
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006134:	e008      	b.n	8006148 <HAL_RCCEx_GetPLL3ClockFreq+0x274>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2200      	movs	r2, #0
 800613a:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2200      	movs	r2, #0
 8006140:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2200      	movs	r2, #0
 8006146:	609a      	str	r2, [r3, #8]
}
 8006148:	bf00      	nop
 800614a:	3724      	adds	r7, #36	; 0x24
 800614c:	46bd      	mov	sp, r7
 800614e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006152:	4770      	bx	lr
 8006154:	58024400 	.word	0x58024400
 8006158:	03d09000 	.word	0x03d09000
 800615c:	46000000 	.word	0x46000000
 8006160:	4c742400 	.word	0x4c742400
 8006164:	4a742400 	.word	0x4a742400
 8006168:	4af42400 	.word	0x4af42400

0800616c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b084      	sub	sp, #16
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
 8006174:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006176:	2300      	movs	r3, #0
 8006178:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800617a:	4b53      	ldr	r3, [pc, #332]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 800617c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800617e:	f003 0303 	and.w	r3, r3, #3
 8006182:	2b03      	cmp	r3, #3
 8006184:	d101      	bne.n	800618a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006186:	2301      	movs	r3, #1
 8006188:	e099      	b.n	80062be <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800618a:	4b4f      	ldr	r3, [pc, #316]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a4e      	ldr	r2, [pc, #312]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 8006190:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006194:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006196:	f7fb ff53 	bl	8002040 <HAL_GetTick>
 800619a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800619c:	e008      	b.n	80061b0 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800619e:	f7fb ff4f 	bl	8002040 <HAL_GetTick>
 80061a2:	4602      	mov	r2, r0
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	1ad3      	subs	r3, r2, r3
 80061a8:	2b02      	cmp	r3, #2
 80061aa:	d901      	bls.n	80061b0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80061ac:	2303      	movs	r3, #3
 80061ae:	e086      	b.n	80062be <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80061b0:	4b45      	ldr	r3, [pc, #276]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d1f0      	bne.n	800619e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80061bc:	4b42      	ldr	r3, [pc, #264]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 80061be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061c0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	031b      	lsls	r3, r3, #12
 80061ca:	493f      	ldr	r1, [pc, #252]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 80061cc:	4313      	orrs	r3, r2
 80061ce:	628b      	str	r3, [r1, #40]	; 0x28
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	3b01      	subs	r3, #1
 80061d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	689b      	ldr	r3, [r3, #8]
 80061de:	3b01      	subs	r3, #1
 80061e0:	025b      	lsls	r3, r3, #9
 80061e2:	b29b      	uxth	r3, r3
 80061e4:	431a      	orrs	r2, r3
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	68db      	ldr	r3, [r3, #12]
 80061ea:	3b01      	subs	r3, #1
 80061ec:	041b      	lsls	r3, r3, #16
 80061ee:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80061f2:	431a      	orrs	r2, r3
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	691b      	ldr	r3, [r3, #16]
 80061f8:	3b01      	subs	r3, #1
 80061fa:	061b      	lsls	r3, r3, #24
 80061fc:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006200:	4931      	ldr	r1, [pc, #196]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 8006202:	4313      	orrs	r3, r2
 8006204:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006206:	4b30      	ldr	r3, [pc, #192]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 8006208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800620a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	695b      	ldr	r3, [r3, #20]
 8006212:	492d      	ldr	r1, [pc, #180]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 8006214:	4313      	orrs	r3, r2
 8006216:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006218:	4b2b      	ldr	r3, [pc, #172]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 800621a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800621c:	f023 0220 	bic.w	r2, r3, #32
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	699b      	ldr	r3, [r3, #24]
 8006224:	4928      	ldr	r1, [pc, #160]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 8006226:	4313      	orrs	r3, r2
 8006228:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800622a:	4b27      	ldr	r3, [pc, #156]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 800622c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800622e:	4a26      	ldr	r2, [pc, #152]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 8006230:	f023 0310 	bic.w	r3, r3, #16
 8006234:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006236:	4b24      	ldr	r3, [pc, #144]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 8006238:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800623a:	4b24      	ldr	r3, [pc, #144]	; (80062cc <RCCEx_PLL2_Config+0x160>)
 800623c:	4013      	ands	r3, r2
 800623e:	687a      	ldr	r2, [r7, #4]
 8006240:	69d2      	ldr	r2, [r2, #28]
 8006242:	00d2      	lsls	r2, r2, #3
 8006244:	4920      	ldr	r1, [pc, #128]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 8006246:	4313      	orrs	r3, r2
 8006248:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800624a:	4b1f      	ldr	r3, [pc, #124]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 800624c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800624e:	4a1e      	ldr	r2, [pc, #120]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 8006250:	f043 0310 	orr.w	r3, r3, #16
 8006254:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d106      	bne.n	800626a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800625c:	4b1a      	ldr	r3, [pc, #104]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 800625e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006260:	4a19      	ldr	r2, [pc, #100]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 8006262:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006266:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006268:	e00f      	b.n	800628a <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	2b01      	cmp	r3, #1
 800626e:	d106      	bne.n	800627e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006270:	4b15      	ldr	r3, [pc, #84]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 8006272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006274:	4a14      	ldr	r2, [pc, #80]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 8006276:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800627a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800627c:	e005      	b.n	800628a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800627e:	4b12      	ldr	r3, [pc, #72]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 8006280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006282:	4a11      	ldr	r2, [pc, #68]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 8006284:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006288:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800628a:	4b0f      	ldr	r3, [pc, #60]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a0e      	ldr	r2, [pc, #56]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 8006290:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006294:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006296:	f7fb fed3 	bl	8002040 <HAL_GetTick>
 800629a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800629c:	e008      	b.n	80062b0 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800629e:	f7fb fecf 	bl	8002040 <HAL_GetTick>
 80062a2:	4602      	mov	r2, r0
 80062a4:	68bb      	ldr	r3, [r7, #8]
 80062a6:	1ad3      	subs	r3, r2, r3
 80062a8:	2b02      	cmp	r3, #2
 80062aa:	d901      	bls.n	80062b0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80062ac:	2303      	movs	r3, #3
 80062ae:	e006      	b.n	80062be <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80062b0:	4b05      	ldr	r3, [pc, #20]	; (80062c8 <RCCEx_PLL2_Config+0x15c>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d0f0      	beq.n	800629e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80062bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80062be:	4618      	mov	r0, r3
 80062c0:	3710      	adds	r7, #16
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}
 80062c6:	bf00      	nop
 80062c8:	58024400 	.word	0x58024400
 80062cc:	ffff0007 	.word	0xffff0007

080062d0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b084      	sub	sp, #16
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
 80062d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80062da:	2300      	movs	r3, #0
 80062dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80062de:	4b53      	ldr	r3, [pc, #332]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 80062e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062e2:	f003 0303 	and.w	r3, r3, #3
 80062e6:	2b03      	cmp	r3, #3
 80062e8:	d101      	bne.n	80062ee <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80062ea:	2301      	movs	r3, #1
 80062ec:	e099      	b.n	8006422 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80062ee:	4b4f      	ldr	r3, [pc, #316]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4a4e      	ldr	r2, [pc, #312]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 80062f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80062f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80062fa:	f7fb fea1 	bl	8002040 <HAL_GetTick>
 80062fe:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006300:	e008      	b.n	8006314 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8006302:	f7fb fe9d 	bl	8002040 <HAL_GetTick>
 8006306:	4602      	mov	r2, r0
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	1ad3      	subs	r3, r2, r3
 800630c:	2b02      	cmp	r3, #2
 800630e:	d901      	bls.n	8006314 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006310:	2303      	movs	r3, #3
 8006312:	e086      	b.n	8006422 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006314:	4b45      	ldr	r3, [pc, #276]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800631c:	2b00      	cmp	r3, #0
 800631e:	d1f0      	bne.n	8006302 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006320:	4b42      	ldr	r3, [pc, #264]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 8006322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006324:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	051b      	lsls	r3, r3, #20
 800632e:	493f      	ldr	r1, [pc, #252]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 8006330:	4313      	orrs	r3, r2
 8006332:	628b      	str	r3, [r1, #40]	; 0x28
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	3b01      	subs	r3, #1
 800633a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	3b01      	subs	r3, #1
 8006344:	025b      	lsls	r3, r3, #9
 8006346:	b29b      	uxth	r3, r3
 8006348:	431a      	orrs	r2, r3
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	68db      	ldr	r3, [r3, #12]
 800634e:	3b01      	subs	r3, #1
 8006350:	041b      	lsls	r3, r3, #16
 8006352:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006356:	431a      	orrs	r2, r3
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	691b      	ldr	r3, [r3, #16]
 800635c:	3b01      	subs	r3, #1
 800635e:	061b      	lsls	r3, r3, #24
 8006360:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006364:	4931      	ldr	r1, [pc, #196]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 8006366:	4313      	orrs	r3, r2
 8006368:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800636a:	4b30      	ldr	r3, [pc, #192]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 800636c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800636e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	695b      	ldr	r3, [r3, #20]
 8006376:	492d      	ldr	r1, [pc, #180]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 8006378:	4313      	orrs	r3, r2
 800637a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800637c:	4b2b      	ldr	r3, [pc, #172]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 800637e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006380:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	699b      	ldr	r3, [r3, #24]
 8006388:	4928      	ldr	r1, [pc, #160]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 800638a:	4313      	orrs	r3, r2
 800638c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800638e:	4b27      	ldr	r3, [pc, #156]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 8006390:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006392:	4a26      	ldr	r2, [pc, #152]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 8006394:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006398:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800639a:	4b24      	ldr	r3, [pc, #144]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 800639c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800639e:	4b24      	ldr	r3, [pc, #144]	; (8006430 <RCCEx_PLL3_Config+0x160>)
 80063a0:	4013      	ands	r3, r2
 80063a2:	687a      	ldr	r2, [r7, #4]
 80063a4:	69d2      	ldr	r2, [r2, #28]
 80063a6:	00d2      	lsls	r2, r2, #3
 80063a8:	4920      	ldr	r1, [pc, #128]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 80063aa:	4313      	orrs	r3, r2
 80063ac:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80063ae:	4b1f      	ldr	r3, [pc, #124]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 80063b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063b2:	4a1e      	ldr	r2, [pc, #120]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 80063b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063b8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d106      	bne.n	80063ce <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80063c0:	4b1a      	ldr	r3, [pc, #104]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 80063c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063c4:	4a19      	ldr	r2, [pc, #100]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 80063c6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80063ca:	62d3      	str	r3, [r2, #44]	; 0x2c
 80063cc:	e00f      	b.n	80063ee <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d106      	bne.n	80063e2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80063d4:	4b15      	ldr	r3, [pc, #84]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 80063d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063d8:	4a14      	ldr	r2, [pc, #80]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 80063da:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80063de:	62d3      	str	r3, [r2, #44]	; 0x2c
 80063e0:	e005      	b.n	80063ee <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80063e2:	4b12      	ldr	r3, [pc, #72]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 80063e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063e6:	4a11      	ldr	r2, [pc, #68]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 80063e8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80063ec:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80063ee:	4b0f      	ldr	r3, [pc, #60]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4a0e      	ldr	r2, [pc, #56]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 80063f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80063fa:	f7fb fe21 	bl	8002040 <HAL_GetTick>
 80063fe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006400:	e008      	b.n	8006414 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8006402:	f7fb fe1d 	bl	8002040 <HAL_GetTick>
 8006406:	4602      	mov	r2, r0
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	1ad3      	subs	r3, r2, r3
 800640c:	2b02      	cmp	r3, #2
 800640e:	d901      	bls.n	8006414 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006410:	2303      	movs	r3, #3
 8006412:	e006      	b.n	8006422 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006414:	4b05      	ldr	r3, [pc, #20]	; (800642c <RCCEx_PLL3_Config+0x15c>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800641c:	2b00      	cmp	r3, #0
 800641e:	d0f0      	beq.n	8006402 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006420:	7bfb      	ldrb	r3, [r7, #15]
}
 8006422:	4618      	mov	r0, r3
 8006424:	3710      	adds	r7, #16
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}
 800642a:	bf00      	nop
 800642c:	58024400 	.word	0x58024400
 8006430:	ffff0007 	.word	0xffff0007

08006434 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b082      	sub	sp, #8
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d101      	bne.n	8006446 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	e01d      	b.n	8006482 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800644c:	b2db      	uxtb	r3, r3
 800644e:	2b00      	cmp	r3, #0
 8006450:	d106      	bne.n	8006460 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2200      	movs	r2, #0
 8006456:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f7fb faa2 	bl	80019a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2202      	movs	r2, #2
 8006464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681a      	ldr	r2, [r3, #0]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	3304      	adds	r3, #4
 8006470:	4619      	mov	r1, r3
 8006472:	4610      	mov	r0, r2
 8006474:	f000 faec 	bl	8006a50 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2201      	movs	r2, #1
 800647c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006480:	2300      	movs	r3, #0
}
 8006482:	4618      	mov	r0, r3
 8006484:	3708      	adds	r7, #8
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}

0800648a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800648a:	b580      	push	{r7, lr}
 800648c:	b082      	sub	sp, #8
 800648e:	af00      	add	r7, sp, #0
 8006490:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d101      	bne.n	800649c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006498:	2301      	movs	r3, #1
 800649a:	e01d      	b.n	80064d8 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064a2:	b2db      	uxtb	r3, r3
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d106      	bne.n	80064b6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2200      	movs	r2, #0
 80064ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80064b0:	6878      	ldr	r0, [r7, #4]
 80064b2:	f7fb fa11 	bl	80018d8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2202      	movs	r2, #2
 80064ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681a      	ldr	r2, [r3, #0]
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	3304      	adds	r3, #4
 80064c6:	4619      	mov	r1, r3
 80064c8:	4610      	mov	r0, r2
 80064ca:	f000 fac1 	bl	8006a50 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2201      	movs	r2, #1
 80064d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80064d6:	2300      	movs	r3, #0
}
 80064d8:	4618      	mov	r0, r3
 80064da:	3708      	adds	r7, #8
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}

080064e0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b084      	sub	sp, #16
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
 80064e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	2201      	movs	r2, #1
 80064f0:	6839      	ldr	r1, [r7, #0]
 80064f2:	4618      	mov	r0, r3
 80064f4:	f000 fe14 	bl	8007120 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4a1e      	ldr	r2, [pc, #120]	; (8006578 <HAL_TIM_PWM_Start+0x98>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d013      	beq.n	800652a <HAL_TIM_PWM_Start+0x4a>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4a1d      	ldr	r2, [pc, #116]	; (800657c <HAL_TIM_PWM_Start+0x9c>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d00e      	beq.n	800652a <HAL_TIM_PWM_Start+0x4a>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a1b      	ldr	r2, [pc, #108]	; (8006580 <HAL_TIM_PWM_Start+0xa0>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d009      	beq.n	800652a <HAL_TIM_PWM_Start+0x4a>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a1a      	ldr	r2, [pc, #104]	; (8006584 <HAL_TIM_PWM_Start+0xa4>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d004      	beq.n	800652a <HAL_TIM_PWM_Start+0x4a>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4a18      	ldr	r2, [pc, #96]	; (8006588 <HAL_TIM_PWM_Start+0xa8>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d101      	bne.n	800652e <HAL_TIM_PWM_Start+0x4e>
 800652a:	2301      	movs	r3, #1
 800652c:	e000      	b.n	8006530 <HAL_TIM_PWM_Start+0x50>
 800652e:	2300      	movs	r3, #0
 8006530:	2b00      	cmp	r3, #0
 8006532:	d007      	beq.n	8006544 <HAL_TIM_PWM_Start+0x64>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006542:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	689a      	ldr	r2, [r3, #8]
 800654a:	4b10      	ldr	r3, [pc, #64]	; (800658c <HAL_TIM_PWM_Start+0xac>)
 800654c:	4013      	ands	r3, r2
 800654e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2b06      	cmp	r3, #6
 8006554:	d00b      	beq.n	800656e <HAL_TIM_PWM_Start+0x8e>
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800655c:	d007      	beq.n	800656e <HAL_TIM_PWM_Start+0x8e>
  {
    __HAL_TIM_ENABLE(htim);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	681a      	ldr	r2, [r3, #0]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f042 0201 	orr.w	r2, r2, #1
 800656c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800656e:	2300      	movs	r3, #0
}
 8006570:	4618      	mov	r0, r3
 8006572:	3710      	adds	r7, #16
 8006574:	46bd      	mov	sp, r7
 8006576:	bd80      	pop	{r7, pc}
 8006578:	40010000 	.word	0x40010000
 800657c:	40010400 	.word	0x40010400
 8006580:	40014000 	.word	0x40014000
 8006584:	40014400 	.word	0x40014400
 8006588:	40014800 	.word	0x40014800
 800658c:	00010007 	.word	0x00010007

08006590 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b082      	sub	sp, #8
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	691b      	ldr	r3, [r3, #16]
 800659e:	f003 0302 	and.w	r3, r3, #2
 80065a2:	2b02      	cmp	r3, #2
 80065a4:	d122      	bne.n	80065ec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	68db      	ldr	r3, [r3, #12]
 80065ac:	f003 0302 	and.w	r3, r3, #2
 80065b0:	2b02      	cmp	r3, #2
 80065b2:	d11b      	bne.n	80065ec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f06f 0202 	mvn.w	r2, #2
 80065bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2201      	movs	r2, #1
 80065c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	699b      	ldr	r3, [r3, #24]
 80065ca:	f003 0303 	and.w	r3, r3, #3
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d003      	beq.n	80065da <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f000 fa1e 	bl	8006a14 <HAL_TIM_IC_CaptureCallback>
 80065d8:	e005      	b.n	80065e6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	f000 fa10 	bl	8006a00 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	f000 fa21 	bl	8006a28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2200      	movs	r2, #0
 80065ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	691b      	ldr	r3, [r3, #16]
 80065f2:	f003 0304 	and.w	r3, r3, #4
 80065f6:	2b04      	cmp	r3, #4
 80065f8:	d122      	bne.n	8006640 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	68db      	ldr	r3, [r3, #12]
 8006600:	f003 0304 	and.w	r3, r3, #4
 8006604:	2b04      	cmp	r3, #4
 8006606:	d11b      	bne.n	8006640 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f06f 0204 	mvn.w	r2, #4
 8006610:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2202      	movs	r2, #2
 8006616:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	699b      	ldr	r3, [r3, #24]
 800661e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006622:	2b00      	cmp	r3, #0
 8006624:	d003      	beq.n	800662e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f000 f9f4 	bl	8006a14 <HAL_TIM_IC_CaptureCallback>
 800662c:	e005      	b.n	800663a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f000 f9e6 	bl	8006a00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	f000 f9f7 	bl	8006a28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2200      	movs	r2, #0
 800663e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	691b      	ldr	r3, [r3, #16]
 8006646:	f003 0308 	and.w	r3, r3, #8
 800664a:	2b08      	cmp	r3, #8
 800664c:	d122      	bne.n	8006694 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	68db      	ldr	r3, [r3, #12]
 8006654:	f003 0308 	and.w	r3, r3, #8
 8006658:	2b08      	cmp	r3, #8
 800665a:	d11b      	bne.n	8006694 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f06f 0208 	mvn.w	r2, #8
 8006664:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2204      	movs	r2, #4
 800666a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	69db      	ldr	r3, [r3, #28]
 8006672:	f003 0303 	and.w	r3, r3, #3
 8006676:	2b00      	cmp	r3, #0
 8006678:	d003      	beq.n	8006682 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f000 f9ca 	bl	8006a14 <HAL_TIM_IC_CaptureCallback>
 8006680:	e005      	b.n	800668e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	f000 f9bc 	bl	8006a00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	f000 f9cd 	bl	8006a28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2200      	movs	r2, #0
 8006692:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	691b      	ldr	r3, [r3, #16]
 800669a:	f003 0310 	and.w	r3, r3, #16
 800669e:	2b10      	cmp	r3, #16
 80066a0:	d122      	bne.n	80066e8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	68db      	ldr	r3, [r3, #12]
 80066a8:	f003 0310 	and.w	r3, r3, #16
 80066ac:	2b10      	cmp	r3, #16
 80066ae:	d11b      	bne.n	80066e8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f06f 0210 	mvn.w	r2, #16
 80066b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2208      	movs	r2, #8
 80066be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	69db      	ldr	r3, [r3, #28]
 80066c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d003      	beq.n	80066d6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f000 f9a0 	bl	8006a14 <HAL_TIM_IC_CaptureCallback>
 80066d4:	e005      	b.n	80066e2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f000 f992 	bl	8006a00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066dc:	6878      	ldr	r0, [r7, #4]
 80066de:	f000 f9a3 	bl	8006a28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2200      	movs	r2, #0
 80066e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	691b      	ldr	r3, [r3, #16]
 80066ee:	f003 0301 	and.w	r3, r3, #1
 80066f2:	2b01      	cmp	r3, #1
 80066f4:	d10e      	bne.n	8006714 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	68db      	ldr	r3, [r3, #12]
 80066fc:	f003 0301 	and.w	r3, r3, #1
 8006700:	2b01      	cmp	r3, #1
 8006702:	d107      	bne.n	8006714 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f06f 0201 	mvn.w	r2, #1
 800670c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f7fa f9f2 	bl	8000af8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	691b      	ldr	r3, [r3, #16]
 800671a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800671e:	2b80      	cmp	r3, #128	; 0x80
 8006720:	d10e      	bne.n	8006740 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	68db      	ldr	r3, [r3, #12]
 8006728:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800672c:	2b80      	cmp	r3, #128	; 0x80
 800672e:	d107      	bne.n	8006740 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006738:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	f000 fe26 	bl	800738c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	691b      	ldr	r3, [r3, #16]
 8006746:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800674a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800674e:	d10e      	bne.n	800676e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	68db      	ldr	r3, [r3, #12]
 8006756:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800675a:	2b80      	cmp	r3, #128	; 0x80
 800675c:	d107      	bne.n	800676e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006766:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006768:	6878      	ldr	r0, [r7, #4]
 800676a:	f000 fe19 	bl	80073a0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	691b      	ldr	r3, [r3, #16]
 8006774:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006778:	2b40      	cmp	r3, #64	; 0x40
 800677a:	d10e      	bne.n	800679a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	68db      	ldr	r3, [r3, #12]
 8006782:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006786:	2b40      	cmp	r3, #64	; 0x40
 8006788:	d107      	bne.n	800679a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006792:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006794:	6878      	ldr	r0, [r7, #4]
 8006796:	f000 f951 	bl	8006a3c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	691b      	ldr	r3, [r3, #16]
 80067a0:	f003 0320 	and.w	r3, r3, #32
 80067a4:	2b20      	cmp	r3, #32
 80067a6:	d10e      	bne.n	80067c6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	f003 0320 	and.w	r3, r3, #32
 80067b2:	2b20      	cmp	r3, #32
 80067b4:	d107      	bne.n	80067c6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f06f 0220 	mvn.w	r2, #32
 80067be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	f000 fdd9 	bl	8007378 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80067c6:	bf00      	nop
 80067c8:	3708      	adds	r7, #8
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}
	...

080067d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b084      	sub	sp, #16
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	60f8      	str	r0, [r7, #12]
 80067d8:	60b9      	str	r1, [r7, #8]
 80067da:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067e2:	2b01      	cmp	r3, #1
 80067e4:	d101      	bne.n	80067ea <HAL_TIM_PWM_ConfigChannel+0x1a>
 80067e6:	2302      	movs	r3, #2
 80067e8:	e105      	b.n	80069f6 <HAL_TIM_PWM_ConfigChannel+0x226>
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	2201      	movs	r2, #1
 80067ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	2202      	movs	r2, #2
 80067f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2b14      	cmp	r3, #20
 80067fe:	f200 80f0 	bhi.w	80069e2 <HAL_TIM_PWM_ConfigChannel+0x212>
 8006802:	a201      	add	r2, pc, #4	; (adr r2, 8006808 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006808:	0800685d 	.word	0x0800685d
 800680c:	080069e3 	.word	0x080069e3
 8006810:	080069e3 	.word	0x080069e3
 8006814:	080069e3 	.word	0x080069e3
 8006818:	0800689d 	.word	0x0800689d
 800681c:	080069e3 	.word	0x080069e3
 8006820:	080069e3 	.word	0x080069e3
 8006824:	080069e3 	.word	0x080069e3
 8006828:	080068df 	.word	0x080068df
 800682c:	080069e3 	.word	0x080069e3
 8006830:	080069e3 	.word	0x080069e3
 8006834:	080069e3 	.word	0x080069e3
 8006838:	0800691f 	.word	0x0800691f
 800683c:	080069e3 	.word	0x080069e3
 8006840:	080069e3 	.word	0x080069e3
 8006844:	080069e3 	.word	0x080069e3
 8006848:	08006961 	.word	0x08006961
 800684c:	080069e3 	.word	0x080069e3
 8006850:	080069e3 	.word	0x080069e3
 8006854:	080069e3 	.word	0x080069e3
 8006858:	080069a1 	.word	0x080069a1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	68b9      	ldr	r1, [r7, #8]
 8006862:	4618      	mov	r0, r3
 8006864:	f000 f98e 	bl	8006b84 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	699a      	ldr	r2, [r3, #24]
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f042 0208 	orr.w	r2, r2, #8
 8006876:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	699a      	ldr	r2, [r3, #24]
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f022 0204 	bic.w	r2, r2, #4
 8006886:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	6999      	ldr	r1, [r3, #24]
 800688e:	68bb      	ldr	r3, [r7, #8]
 8006890:	691a      	ldr	r2, [r3, #16]
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	430a      	orrs	r2, r1
 8006898:	619a      	str	r2, [r3, #24]
      break;
 800689a:	e0a3      	b.n	80069e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	68b9      	ldr	r1, [r7, #8]
 80068a2:	4618      	mov	r0, r3
 80068a4:	f000 f9fe 	bl	8006ca4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	699a      	ldr	r2, [r3, #24]
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80068b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	699a      	ldr	r2, [r3, #24]
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	6999      	ldr	r1, [r3, #24]
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	691b      	ldr	r3, [r3, #16]
 80068d2:	021a      	lsls	r2, r3, #8
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	430a      	orrs	r2, r1
 80068da:	619a      	str	r2, [r3, #24]
      break;
 80068dc:	e082      	b.n	80069e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	68b9      	ldr	r1, [r7, #8]
 80068e4:	4618      	mov	r0, r3
 80068e6:	f000 fa67 	bl	8006db8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	69da      	ldr	r2, [r3, #28]
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f042 0208 	orr.w	r2, r2, #8
 80068f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	69da      	ldr	r2, [r3, #28]
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f022 0204 	bic.w	r2, r2, #4
 8006908:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	69d9      	ldr	r1, [r3, #28]
 8006910:	68bb      	ldr	r3, [r7, #8]
 8006912:	691a      	ldr	r2, [r3, #16]
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	430a      	orrs	r2, r1
 800691a:	61da      	str	r2, [r3, #28]
      break;
 800691c:	e062      	b.n	80069e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	68b9      	ldr	r1, [r7, #8]
 8006924:	4618      	mov	r0, r3
 8006926:	f000 facd 	bl	8006ec4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	69da      	ldr	r2, [r3, #28]
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006938:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	69da      	ldr	r2, [r3, #28]
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006948:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	69d9      	ldr	r1, [r3, #28]
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	691b      	ldr	r3, [r3, #16]
 8006954:	021a      	lsls	r2, r3, #8
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	430a      	orrs	r2, r1
 800695c:	61da      	str	r2, [r3, #28]
      break;
 800695e:	e041      	b.n	80069e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	68b9      	ldr	r1, [r7, #8]
 8006966:	4618      	mov	r0, r3
 8006968:	f000 fb14 	bl	8006f94 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f042 0208 	orr.w	r2, r2, #8
 800697a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f022 0204 	bic.w	r2, r2, #4
 800698a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	691a      	ldr	r2, [r3, #16]
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	430a      	orrs	r2, r1
 800699c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800699e:	e021      	b.n	80069e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	68b9      	ldr	r1, [r7, #8]
 80069a6:	4618      	mov	r0, r3
 80069a8:	f000 fb56 	bl	8007058 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80069ba:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069ca:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	691b      	ldr	r3, [r3, #16]
 80069d6:	021a      	lsls	r2, r3, #8
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	430a      	orrs	r2, r1
 80069de:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80069e0:	e000      	b.n	80069e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 80069e2:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	2201      	movs	r2, #1
 80069e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	2200      	movs	r2, #0
 80069f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80069f4:	2300      	movs	r3, #0
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	3710      	adds	r7, #16
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}
 80069fe:	bf00      	nop

08006a00 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b083      	sub	sp, #12
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a08:	bf00      	nop
 8006a0a:	370c      	adds	r7, #12
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a12:	4770      	bx	lr

08006a14 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b083      	sub	sp, #12
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a1c:	bf00      	nop
 8006a1e:	370c      	adds	r7, #12
 8006a20:	46bd      	mov	sp, r7
 8006a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a26:	4770      	bx	lr

08006a28 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	b083      	sub	sp, #12
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a30:	bf00      	nop
 8006a32:	370c      	adds	r7, #12
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr

08006a3c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b083      	sub	sp, #12
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a44:	bf00      	nop
 8006a46:	370c      	adds	r7, #12
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4e:	4770      	bx	lr

08006a50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b085      	sub	sp, #20
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
 8006a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	4a40      	ldr	r2, [pc, #256]	; (8006b64 <TIM_Base_SetConfig+0x114>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d013      	beq.n	8006a90 <TIM_Base_SetConfig+0x40>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a6e:	d00f      	beq.n	8006a90 <TIM_Base_SetConfig+0x40>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	4a3d      	ldr	r2, [pc, #244]	; (8006b68 <TIM_Base_SetConfig+0x118>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d00b      	beq.n	8006a90 <TIM_Base_SetConfig+0x40>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	4a3c      	ldr	r2, [pc, #240]	; (8006b6c <TIM_Base_SetConfig+0x11c>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d007      	beq.n	8006a90 <TIM_Base_SetConfig+0x40>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	4a3b      	ldr	r2, [pc, #236]	; (8006b70 <TIM_Base_SetConfig+0x120>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d003      	beq.n	8006a90 <TIM_Base_SetConfig+0x40>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	4a3a      	ldr	r2, [pc, #232]	; (8006b74 <TIM_Base_SetConfig+0x124>)
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d108      	bne.n	8006aa2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	685b      	ldr	r3, [r3, #4]
 8006a9c:	68fa      	ldr	r2, [r7, #12]
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	4a2f      	ldr	r2, [pc, #188]	; (8006b64 <TIM_Base_SetConfig+0x114>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d01f      	beq.n	8006aea <TIM_Base_SetConfig+0x9a>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ab0:	d01b      	beq.n	8006aea <TIM_Base_SetConfig+0x9a>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	4a2c      	ldr	r2, [pc, #176]	; (8006b68 <TIM_Base_SetConfig+0x118>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d017      	beq.n	8006aea <TIM_Base_SetConfig+0x9a>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	4a2b      	ldr	r2, [pc, #172]	; (8006b6c <TIM_Base_SetConfig+0x11c>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d013      	beq.n	8006aea <TIM_Base_SetConfig+0x9a>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	4a2a      	ldr	r2, [pc, #168]	; (8006b70 <TIM_Base_SetConfig+0x120>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d00f      	beq.n	8006aea <TIM_Base_SetConfig+0x9a>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	4a29      	ldr	r2, [pc, #164]	; (8006b74 <TIM_Base_SetConfig+0x124>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d00b      	beq.n	8006aea <TIM_Base_SetConfig+0x9a>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	4a28      	ldr	r2, [pc, #160]	; (8006b78 <TIM_Base_SetConfig+0x128>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d007      	beq.n	8006aea <TIM_Base_SetConfig+0x9a>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	4a27      	ldr	r2, [pc, #156]	; (8006b7c <TIM_Base_SetConfig+0x12c>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d003      	beq.n	8006aea <TIM_Base_SetConfig+0x9a>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	4a26      	ldr	r2, [pc, #152]	; (8006b80 <TIM_Base_SetConfig+0x130>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d108      	bne.n	8006afc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006af0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	68db      	ldr	r3, [r3, #12]
 8006af6:	68fa      	ldr	r2, [r7, #12]
 8006af8:	4313      	orrs	r3, r2
 8006afa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	695b      	ldr	r3, [r3, #20]
 8006b06:	4313      	orrs	r3, r2
 8006b08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	68fa      	ldr	r2, [r7, #12]
 8006b0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	689a      	ldr	r2, [r3, #8]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	681a      	ldr	r2, [r3, #0]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	4a10      	ldr	r2, [pc, #64]	; (8006b64 <TIM_Base_SetConfig+0x114>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d00f      	beq.n	8006b48 <TIM_Base_SetConfig+0xf8>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	4a12      	ldr	r2, [pc, #72]	; (8006b74 <TIM_Base_SetConfig+0x124>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d00b      	beq.n	8006b48 <TIM_Base_SetConfig+0xf8>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	4a11      	ldr	r2, [pc, #68]	; (8006b78 <TIM_Base_SetConfig+0x128>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d007      	beq.n	8006b48 <TIM_Base_SetConfig+0xf8>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	4a10      	ldr	r2, [pc, #64]	; (8006b7c <TIM_Base_SetConfig+0x12c>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d003      	beq.n	8006b48 <TIM_Base_SetConfig+0xf8>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	4a0f      	ldr	r2, [pc, #60]	; (8006b80 <TIM_Base_SetConfig+0x130>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d103      	bne.n	8006b50 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	691a      	ldr	r2, [r3, #16]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2201      	movs	r2, #1
 8006b54:	615a      	str	r2, [r3, #20]
}
 8006b56:	bf00      	nop
 8006b58:	3714      	adds	r7, #20
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b60:	4770      	bx	lr
 8006b62:	bf00      	nop
 8006b64:	40010000 	.word	0x40010000
 8006b68:	40000400 	.word	0x40000400
 8006b6c:	40000800 	.word	0x40000800
 8006b70:	40000c00 	.word	0x40000c00
 8006b74:	40010400 	.word	0x40010400
 8006b78:	40014000 	.word	0x40014000
 8006b7c:	40014400 	.word	0x40014400
 8006b80:	40014800 	.word	0x40014800

08006b84 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b84:	b480      	push	{r7}
 8006b86:	b087      	sub	sp, #28
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
 8006b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6a1b      	ldr	r3, [r3, #32]
 8006b92:	f023 0201 	bic.w	r2, r3, #1
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6a1b      	ldr	r3, [r3, #32]
 8006b9e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	699b      	ldr	r3, [r3, #24]
 8006baa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006bac:	68fa      	ldr	r2, [r7, #12]
 8006bae:	4b37      	ldr	r3, [pc, #220]	; (8006c8c <TIM_OC1_SetConfig+0x108>)
 8006bb0:	4013      	ands	r3, r2
 8006bb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	f023 0303 	bic.w	r3, r3, #3
 8006bba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	68fa      	ldr	r2, [r7, #12]
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006bc6:	697b      	ldr	r3, [r7, #20]
 8006bc8:	f023 0302 	bic.w	r3, r3, #2
 8006bcc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	689b      	ldr	r3, [r3, #8]
 8006bd2:	697a      	ldr	r2, [r7, #20]
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	4a2d      	ldr	r2, [pc, #180]	; (8006c90 <TIM_OC1_SetConfig+0x10c>)
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	d00f      	beq.n	8006c00 <TIM_OC1_SetConfig+0x7c>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	4a2c      	ldr	r2, [pc, #176]	; (8006c94 <TIM_OC1_SetConfig+0x110>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d00b      	beq.n	8006c00 <TIM_OC1_SetConfig+0x7c>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	4a2b      	ldr	r2, [pc, #172]	; (8006c98 <TIM_OC1_SetConfig+0x114>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d007      	beq.n	8006c00 <TIM_OC1_SetConfig+0x7c>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	4a2a      	ldr	r2, [pc, #168]	; (8006c9c <TIM_OC1_SetConfig+0x118>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d003      	beq.n	8006c00 <TIM_OC1_SetConfig+0x7c>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	4a29      	ldr	r2, [pc, #164]	; (8006ca0 <TIM_OC1_SetConfig+0x11c>)
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	d10c      	bne.n	8006c1a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	f023 0308 	bic.w	r3, r3, #8
 8006c06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	68db      	ldr	r3, [r3, #12]
 8006c0c:	697a      	ldr	r2, [r7, #20]
 8006c0e:	4313      	orrs	r3, r2
 8006c10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	f023 0304 	bic.w	r3, r3, #4
 8006c18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	4a1c      	ldr	r2, [pc, #112]	; (8006c90 <TIM_OC1_SetConfig+0x10c>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d00f      	beq.n	8006c42 <TIM_OC1_SetConfig+0xbe>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	4a1b      	ldr	r2, [pc, #108]	; (8006c94 <TIM_OC1_SetConfig+0x110>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d00b      	beq.n	8006c42 <TIM_OC1_SetConfig+0xbe>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	4a1a      	ldr	r2, [pc, #104]	; (8006c98 <TIM_OC1_SetConfig+0x114>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d007      	beq.n	8006c42 <TIM_OC1_SetConfig+0xbe>
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	4a19      	ldr	r2, [pc, #100]	; (8006c9c <TIM_OC1_SetConfig+0x118>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d003      	beq.n	8006c42 <TIM_OC1_SetConfig+0xbe>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	4a18      	ldr	r2, [pc, #96]	; (8006ca0 <TIM_OC1_SetConfig+0x11c>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d111      	bne.n	8006c66 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006c42:	693b      	ldr	r3, [r7, #16]
 8006c44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006c48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006c4a:	693b      	ldr	r3, [r7, #16]
 8006c4c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006c50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	695b      	ldr	r3, [r3, #20]
 8006c56:	693a      	ldr	r2, [r7, #16]
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	699b      	ldr	r3, [r3, #24]
 8006c60:	693a      	ldr	r2, [r7, #16]
 8006c62:	4313      	orrs	r3, r2
 8006c64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	693a      	ldr	r2, [r7, #16]
 8006c6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	68fa      	ldr	r2, [r7, #12]
 8006c70:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	685a      	ldr	r2, [r3, #4]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	697a      	ldr	r2, [r7, #20]
 8006c7e:	621a      	str	r2, [r3, #32]
}
 8006c80:	bf00      	nop
 8006c82:	371c      	adds	r7, #28
 8006c84:	46bd      	mov	sp, r7
 8006c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8a:	4770      	bx	lr
 8006c8c:	fffeff8f 	.word	0xfffeff8f
 8006c90:	40010000 	.word	0x40010000
 8006c94:	40010400 	.word	0x40010400
 8006c98:	40014000 	.word	0x40014000
 8006c9c:	40014400 	.word	0x40014400
 8006ca0:	40014800 	.word	0x40014800

08006ca4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b087      	sub	sp, #28
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
 8006cac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6a1b      	ldr	r3, [r3, #32]
 8006cb2:	f023 0210 	bic.w	r2, r3, #16
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6a1b      	ldr	r3, [r3, #32]
 8006cbe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	685b      	ldr	r3, [r3, #4]
 8006cc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	699b      	ldr	r3, [r3, #24]
 8006cca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006ccc:	68fa      	ldr	r2, [r7, #12]
 8006cce:	4b34      	ldr	r3, [pc, #208]	; (8006da0 <TIM_OC2_SetConfig+0xfc>)
 8006cd0:	4013      	ands	r3, r2
 8006cd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006cda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	021b      	lsls	r3, r3, #8
 8006ce2:	68fa      	ldr	r2, [r7, #12]
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006ce8:	697b      	ldr	r3, [r7, #20]
 8006cea:	f023 0320 	bic.w	r3, r3, #32
 8006cee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	011b      	lsls	r3, r3, #4
 8006cf6:	697a      	ldr	r2, [r7, #20]
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	4a29      	ldr	r2, [pc, #164]	; (8006da4 <TIM_OC2_SetConfig+0x100>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d003      	beq.n	8006d0c <TIM_OC2_SetConfig+0x68>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	4a28      	ldr	r2, [pc, #160]	; (8006da8 <TIM_OC2_SetConfig+0x104>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d10d      	bne.n	8006d28 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006d0c:	697b      	ldr	r3, [r7, #20]
 8006d0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	68db      	ldr	r3, [r3, #12]
 8006d18:	011b      	lsls	r3, r3, #4
 8006d1a:	697a      	ldr	r2, [r7, #20]
 8006d1c:	4313      	orrs	r3, r2
 8006d1e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d26:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	4a1e      	ldr	r2, [pc, #120]	; (8006da4 <TIM_OC2_SetConfig+0x100>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d00f      	beq.n	8006d50 <TIM_OC2_SetConfig+0xac>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	4a1d      	ldr	r2, [pc, #116]	; (8006da8 <TIM_OC2_SetConfig+0x104>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d00b      	beq.n	8006d50 <TIM_OC2_SetConfig+0xac>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	4a1c      	ldr	r2, [pc, #112]	; (8006dac <TIM_OC2_SetConfig+0x108>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d007      	beq.n	8006d50 <TIM_OC2_SetConfig+0xac>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	4a1b      	ldr	r2, [pc, #108]	; (8006db0 <TIM_OC2_SetConfig+0x10c>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d003      	beq.n	8006d50 <TIM_OC2_SetConfig+0xac>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	4a1a      	ldr	r2, [pc, #104]	; (8006db4 <TIM_OC2_SetConfig+0x110>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d113      	bne.n	8006d78 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006d50:	693b      	ldr	r3, [r7, #16]
 8006d52:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006d56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006d58:	693b      	ldr	r3, [r7, #16]
 8006d5a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006d5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	695b      	ldr	r3, [r3, #20]
 8006d64:	009b      	lsls	r3, r3, #2
 8006d66:	693a      	ldr	r2, [r7, #16]
 8006d68:	4313      	orrs	r3, r2
 8006d6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	699b      	ldr	r3, [r3, #24]
 8006d70:	009b      	lsls	r3, r3, #2
 8006d72:	693a      	ldr	r2, [r7, #16]
 8006d74:	4313      	orrs	r3, r2
 8006d76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	693a      	ldr	r2, [r7, #16]
 8006d7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	68fa      	ldr	r2, [r7, #12]
 8006d82:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	685a      	ldr	r2, [r3, #4]
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	697a      	ldr	r2, [r7, #20]
 8006d90:	621a      	str	r2, [r3, #32]
}
 8006d92:	bf00      	nop
 8006d94:	371c      	adds	r7, #28
 8006d96:	46bd      	mov	sp, r7
 8006d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9c:	4770      	bx	lr
 8006d9e:	bf00      	nop
 8006da0:	feff8fff 	.word	0xfeff8fff
 8006da4:	40010000 	.word	0x40010000
 8006da8:	40010400 	.word	0x40010400
 8006dac:	40014000 	.word	0x40014000
 8006db0:	40014400 	.word	0x40014400
 8006db4:	40014800 	.word	0x40014800

08006db8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b087      	sub	sp, #28
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
 8006dc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6a1b      	ldr	r3, [r3, #32]
 8006dc6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6a1b      	ldr	r3, [r3, #32]
 8006dd2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	69db      	ldr	r3, [r3, #28]
 8006dde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006de6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	f023 0303 	bic.w	r3, r3, #3
 8006dee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	68fa      	ldr	r2, [r7, #12]
 8006df6:	4313      	orrs	r3, r2
 8006df8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006dfa:	697b      	ldr	r3, [r7, #20]
 8006dfc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006e00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	021b      	lsls	r3, r3, #8
 8006e08:	697a      	ldr	r2, [r7, #20]
 8006e0a:	4313      	orrs	r3, r2
 8006e0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	4a27      	ldr	r2, [pc, #156]	; (8006eb0 <TIM_OC3_SetConfig+0xf8>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d003      	beq.n	8006e1e <TIM_OC3_SetConfig+0x66>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	4a26      	ldr	r2, [pc, #152]	; (8006eb4 <TIM_OC3_SetConfig+0xfc>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d10d      	bne.n	8006e3a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006e24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	68db      	ldr	r3, [r3, #12]
 8006e2a:	021b      	lsls	r3, r3, #8
 8006e2c:	697a      	ldr	r2, [r7, #20]
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006e38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	4a1c      	ldr	r2, [pc, #112]	; (8006eb0 <TIM_OC3_SetConfig+0xf8>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d00f      	beq.n	8006e62 <TIM_OC3_SetConfig+0xaa>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	4a1b      	ldr	r2, [pc, #108]	; (8006eb4 <TIM_OC3_SetConfig+0xfc>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d00b      	beq.n	8006e62 <TIM_OC3_SetConfig+0xaa>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	4a1a      	ldr	r2, [pc, #104]	; (8006eb8 <TIM_OC3_SetConfig+0x100>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d007      	beq.n	8006e62 <TIM_OC3_SetConfig+0xaa>
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	4a19      	ldr	r2, [pc, #100]	; (8006ebc <TIM_OC3_SetConfig+0x104>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d003      	beq.n	8006e62 <TIM_OC3_SetConfig+0xaa>
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	4a18      	ldr	r2, [pc, #96]	; (8006ec0 <TIM_OC3_SetConfig+0x108>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d113      	bne.n	8006e8a <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006e62:	693b      	ldr	r3, [r7, #16]
 8006e64:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006e68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006e6a:	693b      	ldr	r3, [r7, #16]
 8006e6c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006e70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	695b      	ldr	r3, [r3, #20]
 8006e76:	011b      	lsls	r3, r3, #4
 8006e78:	693a      	ldr	r2, [r7, #16]
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	699b      	ldr	r3, [r3, #24]
 8006e82:	011b      	lsls	r3, r3, #4
 8006e84:	693a      	ldr	r2, [r7, #16]
 8006e86:	4313      	orrs	r3, r2
 8006e88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	693a      	ldr	r2, [r7, #16]
 8006e8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	68fa      	ldr	r2, [r7, #12]
 8006e94:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	685a      	ldr	r2, [r3, #4]
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	697a      	ldr	r2, [r7, #20]
 8006ea2:	621a      	str	r2, [r3, #32]
}
 8006ea4:	bf00      	nop
 8006ea6:	371c      	adds	r7, #28
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eae:	4770      	bx	lr
 8006eb0:	40010000 	.word	0x40010000
 8006eb4:	40010400 	.word	0x40010400
 8006eb8:	40014000 	.word	0x40014000
 8006ebc:	40014400 	.word	0x40014400
 8006ec0:	40014800 	.word	0x40014800

08006ec4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	b087      	sub	sp, #28
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
 8006ecc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6a1b      	ldr	r3, [r3, #32]
 8006ed2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6a1b      	ldr	r3, [r3, #32]
 8006ede:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	69db      	ldr	r3, [r3, #28]
 8006eea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ef2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006efa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	021b      	lsls	r3, r3, #8
 8006f02:	68fa      	ldr	r2, [r7, #12]
 8006f04:	4313      	orrs	r3, r2
 8006f06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006f08:	693b      	ldr	r3, [r7, #16]
 8006f0a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006f0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	689b      	ldr	r3, [r3, #8]
 8006f14:	031b      	lsls	r3, r3, #12
 8006f16:	693a      	ldr	r2, [r7, #16]
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	4a18      	ldr	r2, [pc, #96]	; (8006f80 <TIM_OC4_SetConfig+0xbc>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d00f      	beq.n	8006f44 <TIM_OC4_SetConfig+0x80>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	4a17      	ldr	r2, [pc, #92]	; (8006f84 <TIM_OC4_SetConfig+0xc0>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d00b      	beq.n	8006f44 <TIM_OC4_SetConfig+0x80>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	4a16      	ldr	r2, [pc, #88]	; (8006f88 <TIM_OC4_SetConfig+0xc4>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d007      	beq.n	8006f44 <TIM_OC4_SetConfig+0x80>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	4a15      	ldr	r2, [pc, #84]	; (8006f8c <TIM_OC4_SetConfig+0xc8>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d003      	beq.n	8006f44 <TIM_OC4_SetConfig+0x80>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	4a14      	ldr	r2, [pc, #80]	; (8006f90 <TIM_OC4_SetConfig+0xcc>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d109      	bne.n	8006f58 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006f44:	697b      	ldr	r3, [r7, #20]
 8006f46:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f4a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	695b      	ldr	r3, [r3, #20]
 8006f50:	019b      	lsls	r3, r3, #6
 8006f52:	697a      	ldr	r2, [r7, #20]
 8006f54:	4313      	orrs	r3, r2
 8006f56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	697a      	ldr	r2, [r7, #20]
 8006f5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	68fa      	ldr	r2, [r7, #12]
 8006f62:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	685a      	ldr	r2, [r3, #4]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	693a      	ldr	r2, [r7, #16]
 8006f70:	621a      	str	r2, [r3, #32]
}
 8006f72:	bf00      	nop
 8006f74:	371c      	adds	r7, #28
 8006f76:	46bd      	mov	sp, r7
 8006f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7c:	4770      	bx	lr
 8006f7e:	bf00      	nop
 8006f80:	40010000 	.word	0x40010000
 8006f84:	40010400 	.word	0x40010400
 8006f88:	40014000 	.word	0x40014000
 8006f8c:	40014400 	.word	0x40014400
 8006f90:	40014800 	.word	0x40014800

08006f94 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006f94:	b480      	push	{r7}
 8006f96:	b087      	sub	sp, #28
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
 8006f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6a1b      	ldr	r3, [r3, #32]
 8006fa2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6a1b      	ldr	r3, [r3, #32]
 8006fae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	685b      	ldr	r3, [r3, #4]
 8006fb4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	68fa      	ldr	r2, [r7, #12]
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006fce:	693b      	ldr	r3, [r7, #16]
 8006fd0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006fd4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	689b      	ldr	r3, [r3, #8]
 8006fda:	041b      	lsls	r3, r3, #16
 8006fdc:	693a      	ldr	r2, [r7, #16]
 8006fde:	4313      	orrs	r3, r2
 8006fe0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	4a17      	ldr	r2, [pc, #92]	; (8007044 <TIM_OC5_SetConfig+0xb0>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d00f      	beq.n	800700a <TIM_OC5_SetConfig+0x76>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	4a16      	ldr	r2, [pc, #88]	; (8007048 <TIM_OC5_SetConfig+0xb4>)
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	d00b      	beq.n	800700a <TIM_OC5_SetConfig+0x76>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	4a15      	ldr	r2, [pc, #84]	; (800704c <TIM_OC5_SetConfig+0xb8>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d007      	beq.n	800700a <TIM_OC5_SetConfig+0x76>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	4a14      	ldr	r2, [pc, #80]	; (8007050 <TIM_OC5_SetConfig+0xbc>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d003      	beq.n	800700a <TIM_OC5_SetConfig+0x76>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	4a13      	ldr	r2, [pc, #76]	; (8007054 <TIM_OC5_SetConfig+0xc0>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d109      	bne.n	800701e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007010:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	695b      	ldr	r3, [r3, #20]
 8007016:	021b      	lsls	r3, r3, #8
 8007018:	697a      	ldr	r2, [r7, #20]
 800701a:	4313      	orrs	r3, r2
 800701c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	697a      	ldr	r2, [r7, #20]
 8007022:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	68fa      	ldr	r2, [r7, #12]
 8007028:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	685a      	ldr	r2, [r3, #4]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	693a      	ldr	r2, [r7, #16]
 8007036:	621a      	str	r2, [r3, #32]
}
 8007038:	bf00      	nop
 800703a:	371c      	adds	r7, #28
 800703c:	46bd      	mov	sp, r7
 800703e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007042:	4770      	bx	lr
 8007044:	40010000 	.word	0x40010000
 8007048:	40010400 	.word	0x40010400
 800704c:	40014000 	.word	0x40014000
 8007050:	40014400 	.word	0x40014400
 8007054:	40014800 	.word	0x40014800

08007058 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007058:	b480      	push	{r7}
 800705a:	b087      	sub	sp, #28
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
 8007060:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6a1b      	ldr	r3, [r3, #32]
 8007066:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6a1b      	ldr	r3, [r3, #32]
 8007072:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	685b      	ldr	r3, [r3, #4]
 8007078:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800707e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007086:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	021b      	lsls	r3, r3, #8
 800708e:	68fa      	ldr	r2, [r7, #12]
 8007090:	4313      	orrs	r3, r2
 8007092:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007094:	693b      	ldr	r3, [r7, #16]
 8007096:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800709a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	689b      	ldr	r3, [r3, #8]
 80070a0:	051b      	lsls	r3, r3, #20
 80070a2:	693a      	ldr	r2, [r7, #16]
 80070a4:	4313      	orrs	r3, r2
 80070a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	4a18      	ldr	r2, [pc, #96]	; (800710c <TIM_OC6_SetConfig+0xb4>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d00f      	beq.n	80070d0 <TIM_OC6_SetConfig+0x78>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	4a17      	ldr	r2, [pc, #92]	; (8007110 <TIM_OC6_SetConfig+0xb8>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d00b      	beq.n	80070d0 <TIM_OC6_SetConfig+0x78>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	4a16      	ldr	r2, [pc, #88]	; (8007114 <TIM_OC6_SetConfig+0xbc>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d007      	beq.n	80070d0 <TIM_OC6_SetConfig+0x78>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	4a15      	ldr	r2, [pc, #84]	; (8007118 <TIM_OC6_SetConfig+0xc0>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d003      	beq.n	80070d0 <TIM_OC6_SetConfig+0x78>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	4a14      	ldr	r2, [pc, #80]	; (800711c <TIM_OC6_SetConfig+0xc4>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	d109      	bne.n	80070e4 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80070d0:	697b      	ldr	r3, [r7, #20]
 80070d2:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80070d6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	695b      	ldr	r3, [r3, #20]
 80070dc:	029b      	lsls	r3, r3, #10
 80070de:	697a      	ldr	r2, [r7, #20]
 80070e0:	4313      	orrs	r3, r2
 80070e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	697a      	ldr	r2, [r7, #20]
 80070e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	68fa      	ldr	r2, [r7, #12]
 80070ee:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	685a      	ldr	r2, [r3, #4]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	693a      	ldr	r2, [r7, #16]
 80070fc:	621a      	str	r2, [r3, #32]
}
 80070fe:	bf00      	nop
 8007100:	371c      	adds	r7, #28
 8007102:	46bd      	mov	sp, r7
 8007104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007108:	4770      	bx	lr
 800710a:	bf00      	nop
 800710c:	40010000 	.word	0x40010000
 8007110:	40010400 	.word	0x40010400
 8007114:	40014000 	.word	0x40014000
 8007118:	40014400 	.word	0x40014400
 800711c:	40014800 	.word	0x40014800

08007120 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007120:	b480      	push	{r7}
 8007122:	b087      	sub	sp, #28
 8007124:	af00      	add	r7, sp, #0
 8007126:	60f8      	str	r0, [r7, #12]
 8007128:	60b9      	str	r1, [r7, #8]
 800712a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	f003 031f 	and.w	r3, r3, #31
 8007132:	2201      	movs	r2, #1
 8007134:	fa02 f303 	lsl.w	r3, r2, r3
 8007138:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	6a1a      	ldr	r2, [r3, #32]
 800713e:	697b      	ldr	r3, [r7, #20]
 8007140:	43db      	mvns	r3, r3
 8007142:	401a      	ands	r2, r3
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	6a1a      	ldr	r2, [r3, #32]
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	f003 031f 	and.w	r3, r3, #31
 8007152:	6879      	ldr	r1, [r7, #4]
 8007154:	fa01 f303 	lsl.w	r3, r1, r3
 8007158:	431a      	orrs	r2, r3
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	621a      	str	r2, [r3, #32]
}
 800715e:	bf00      	nop
 8007160:	371c      	adds	r7, #28
 8007162:	46bd      	mov	sp, r7
 8007164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007168:	4770      	bx	lr
	...

0800716c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800716c:	b480      	push	{r7}
 800716e:	b085      	sub	sp, #20
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
 8007174:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800717c:	2b01      	cmp	r3, #1
 800717e:	d101      	bne.n	8007184 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007180:	2302      	movs	r3, #2
 8007182:	e068      	b.n	8007256 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2201      	movs	r2, #1
 8007188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2202      	movs	r2, #2
 8007190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	685b      	ldr	r3, [r3, #4]
 800719a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4a2e      	ldr	r2, [pc, #184]	; (8007264 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d004      	beq.n	80071b8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4a2d      	ldr	r2, [pc, #180]	; (8007268 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d108      	bne.n	80071ca <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80071be:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	68fa      	ldr	r2, [r7, #12]
 80071c6:	4313      	orrs	r3, r2
 80071c8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071d0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	68fa      	ldr	r2, [r7, #12]
 80071d8:	4313      	orrs	r3, r2
 80071da:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	68fa      	ldr	r2, [r7, #12]
 80071e2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4a1e      	ldr	r2, [pc, #120]	; (8007264 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d01d      	beq.n	800722a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071f6:	d018      	beq.n	800722a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a1b      	ldr	r2, [pc, #108]	; (800726c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d013      	beq.n	800722a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4a1a      	ldr	r2, [pc, #104]	; (8007270 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d00e      	beq.n	800722a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a18      	ldr	r2, [pc, #96]	; (8007274 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d009      	beq.n	800722a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4a13      	ldr	r2, [pc, #76]	; (8007268 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d004      	beq.n	800722a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a14      	ldr	r2, [pc, #80]	; (8007278 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d10c      	bne.n	8007244 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800722a:	68bb      	ldr	r3, [r7, #8]
 800722c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007230:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	689b      	ldr	r3, [r3, #8]
 8007236:	68ba      	ldr	r2, [r7, #8]
 8007238:	4313      	orrs	r3, r2
 800723a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	68ba      	ldr	r2, [r7, #8]
 8007242:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2201      	movs	r2, #1
 8007248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2200      	movs	r2, #0
 8007250:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007254:	2300      	movs	r3, #0
}
 8007256:	4618      	mov	r0, r3
 8007258:	3714      	adds	r7, #20
 800725a:	46bd      	mov	sp, r7
 800725c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007260:	4770      	bx	lr
 8007262:	bf00      	nop
 8007264:	40010000 	.word	0x40010000
 8007268:	40010400 	.word	0x40010400
 800726c:	40000400 	.word	0x40000400
 8007270:	40000800 	.word	0x40000800
 8007274:	40000c00 	.word	0x40000c00
 8007278:	40001800 	.word	0x40001800

0800727c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800727c:	b480      	push	{r7}
 800727e:	b085      	sub	sp, #20
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
 8007284:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007286:	2300      	movs	r3, #0
 8007288:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007290:	2b01      	cmp	r3, #1
 8007292:	d101      	bne.n	8007298 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007294:	2302      	movs	r3, #2
 8007296:	e065      	b.n	8007364 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2201      	movs	r2, #1
 800729c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	68db      	ldr	r3, [r3, #12]
 80072aa:	4313      	orrs	r3, r2
 80072ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	689b      	ldr	r3, [r3, #8]
 80072b8:	4313      	orrs	r3, r2
 80072ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	685b      	ldr	r3, [r3, #4]
 80072c6:	4313      	orrs	r3, r2
 80072c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4313      	orrs	r3, r2
 80072d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	691b      	ldr	r3, [r3, #16]
 80072e2:	4313      	orrs	r3, r2
 80072e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	695b      	ldr	r3, [r3, #20]
 80072f0:	4313      	orrs	r3, r2
 80072f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072fe:	4313      	orrs	r3, r2
 8007300:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	699b      	ldr	r3, [r3, #24]
 800730c:	041b      	lsls	r3, r3, #16
 800730e:	4313      	orrs	r3, r2
 8007310:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	4a16      	ldr	r2, [pc, #88]	; (8007370 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d004      	beq.n	8007326 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a14      	ldr	r2, [pc, #80]	; (8007374 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d115      	bne.n	8007352 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007330:	051b      	lsls	r3, r3, #20
 8007332:	4313      	orrs	r3, r2
 8007334:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	69db      	ldr	r3, [r3, #28]
 8007340:	4313      	orrs	r3, r2
 8007342:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	6a1b      	ldr	r3, [r3, #32]
 800734e:	4313      	orrs	r3, r2
 8007350:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	68fa      	ldr	r2, [r7, #12]
 8007358:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2200      	movs	r2, #0
 800735e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007362:	2300      	movs	r3, #0
}
 8007364:	4618      	mov	r0, r3
 8007366:	3714      	adds	r7, #20
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr
 8007370:	40010000 	.word	0x40010000
 8007374:	40010400 	.word	0x40010400

08007378 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007378:	b480      	push	{r7}
 800737a:	b083      	sub	sp, #12
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007380:	bf00      	nop
 8007382:	370c      	adds	r7, #12
 8007384:	46bd      	mov	sp, r7
 8007386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738a:	4770      	bx	lr

0800738c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800738c:	b480      	push	{r7}
 800738e:	b083      	sub	sp, #12
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007394:	bf00      	nop
 8007396:	370c      	adds	r7, #12
 8007398:	46bd      	mov	sp, r7
 800739a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739e:	4770      	bx	lr

080073a0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80073a0:	b480      	push	{r7}
 80073a2:	b083      	sub	sp, #12
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80073a8:	bf00      	nop
 80073aa:	370c      	adds	r7, #12
 80073ac:	46bd      	mov	sp, r7
 80073ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b2:	4770      	bx	lr

080073b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b082      	sub	sp, #8
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d101      	bne.n	80073c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80073c2:	2301      	movs	r3, #1
 80073c4:	e042      	b.n	800744c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d106      	bne.n	80073de <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2200      	movs	r2, #0
 80073d4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80073d8:	6878      	ldr	r0, [r7, #4]
 80073da:	f7fa fbdd 	bl	8001b98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2224      	movs	r2, #36	; 0x24
 80073e2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	681a      	ldr	r2, [r3, #0]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f022 0201 	bic.w	r2, r2, #1
 80073f4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80073f6:	6878      	ldr	r0, [r7, #4]
 80073f8:	f000 f9c2 	bl	8007780 <UART_SetConfig>
 80073fc:	4603      	mov	r3, r0
 80073fe:	2b01      	cmp	r3, #1
 8007400:	d101      	bne.n	8007406 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007402:	2301      	movs	r3, #1
 8007404:	e022      	b.n	800744c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800740a:	2b00      	cmp	r3, #0
 800740c:	d002      	beq.n	8007414 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800740e:	6878      	ldr	r0, [r7, #4]
 8007410:	f002 fb34 	bl	8009a7c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	685a      	ldr	r2, [r3, #4]
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007422:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	689a      	ldr	r2, [r3, #8]
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007432:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	681a      	ldr	r2, [r3, #0]
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f042 0201 	orr.w	r2, r2, #1
 8007442:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	f002 fbbb 	bl	8009bc0 <UART_CheckIdleState>
 800744a:	4603      	mov	r3, r0
}
 800744c:	4618      	mov	r0, r3
 800744e:	3708      	adds	r7, #8
 8007450:	46bd      	mov	sp, r7
 8007452:	bd80      	pop	{r7, pc}

08007454 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b088      	sub	sp, #32
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	69db      	ldr	r3, [r3, #28]
 8007462:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	689b      	ldr	r3, [r3, #8]
 8007472:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007474:	69fa      	ldr	r2, [r7, #28]
 8007476:	f640 030f 	movw	r3, #2063	; 0x80f
 800747a:	4013      	ands	r3, r2
 800747c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800747e:	693b      	ldr	r3, [r7, #16]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d118      	bne.n	80074b6 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007484:	69fb      	ldr	r3, [r7, #28]
 8007486:	f003 0320 	and.w	r3, r3, #32
 800748a:	2b00      	cmp	r3, #0
 800748c:	d013      	beq.n	80074b6 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800748e:	69bb      	ldr	r3, [r7, #24]
 8007490:	f003 0320 	and.w	r3, r3, #32
 8007494:	2b00      	cmp	r3, #0
 8007496:	d104      	bne.n	80074a2 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007498:	697b      	ldr	r3, [r7, #20]
 800749a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d009      	beq.n	80074b6 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	f000 8145 	beq.w	8007736 <HAL_UART_IRQHandler+0x2e2>
      {
        huart->RxISR(huart);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	4798      	blx	r3
      }
      return;
 80074b4:	e13f      	b.n	8007736 <HAL_UART_IRQHandler+0x2e2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80074b6:	693b      	ldr	r3, [r7, #16]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	f000 80e8 	beq.w	800768e <HAL_UART_IRQHandler+0x23a>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80074be:	697a      	ldr	r2, [r7, #20]
 80074c0:	4ba1      	ldr	r3, [pc, #644]	; (8007748 <HAL_UART_IRQHandler+0x2f4>)
 80074c2:	4013      	ands	r3, r2
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d105      	bne.n	80074d4 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80074c8:	69ba      	ldr	r2, [r7, #24]
 80074ca:	4ba0      	ldr	r3, [pc, #640]	; (800774c <HAL_UART_IRQHandler+0x2f8>)
 80074cc:	4013      	ands	r3, r2
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	f000 80dd 	beq.w	800768e <HAL_UART_IRQHandler+0x23a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80074d4:	69fb      	ldr	r3, [r7, #28]
 80074d6:	f003 0301 	and.w	r3, r3, #1
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d010      	beq.n	8007500 <HAL_UART_IRQHandler+0xac>
 80074de:	69bb      	ldr	r3, [r7, #24]
 80074e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d00b      	beq.n	8007500 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	2201      	movs	r2, #1
 80074ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074f6:	f043 0201 	orr.w	r2, r3, #1
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007500:	69fb      	ldr	r3, [r7, #28]
 8007502:	f003 0302 	and.w	r3, r3, #2
 8007506:	2b00      	cmp	r3, #0
 8007508:	d010      	beq.n	800752c <HAL_UART_IRQHandler+0xd8>
 800750a:	697b      	ldr	r3, [r7, #20]
 800750c:	f003 0301 	and.w	r3, r3, #1
 8007510:	2b00      	cmp	r3, #0
 8007512:	d00b      	beq.n	800752c <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	2202      	movs	r2, #2
 800751a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007522:	f043 0204 	orr.w	r2, r3, #4
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800752c:	69fb      	ldr	r3, [r7, #28]
 800752e:	f003 0304 	and.w	r3, r3, #4
 8007532:	2b00      	cmp	r3, #0
 8007534:	d010      	beq.n	8007558 <HAL_UART_IRQHandler+0x104>
 8007536:	697b      	ldr	r3, [r7, #20]
 8007538:	f003 0301 	and.w	r3, r3, #1
 800753c:	2b00      	cmp	r3, #0
 800753e:	d00b      	beq.n	8007558 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	2204      	movs	r2, #4
 8007546:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800754e:	f043 0202 	orr.w	r2, r3, #2
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007558:	69fb      	ldr	r3, [r7, #28]
 800755a:	f003 0308 	and.w	r3, r3, #8
 800755e:	2b00      	cmp	r3, #0
 8007560:	d015      	beq.n	800758e <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007562:	69bb      	ldr	r3, [r7, #24]
 8007564:	f003 0320 	and.w	r3, r3, #32
 8007568:	2b00      	cmp	r3, #0
 800756a:	d104      	bne.n	8007576 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800756c:	697a      	ldr	r2, [r7, #20]
 800756e:	4b76      	ldr	r3, [pc, #472]	; (8007748 <HAL_UART_IRQHandler+0x2f4>)
 8007570:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007572:	2b00      	cmp	r3, #0
 8007574:	d00b      	beq.n	800758e <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	2208      	movs	r2, #8
 800757c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007584:	f043 0208 	orr.w	r2, r3, #8
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800758e:	69fb      	ldr	r3, [r7, #28]
 8007590:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007594:	2b00      	cmp	r3, #0
 8007596:	d011      	beq.n	80075bc <HAL_UART_IRQHandler+0x168>
 8007598:	69bb      	ldr	r3, [r7, #24]
 800759a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d00c      	beq.n	80075bc <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80075aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075b2:	f043 0220 	orr.w	r2, r3, #32
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	f000 80b9 	beq.w	800773a <HAL_UART_IRQHandler+0x2e6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80075c8:	69fb      	ldr	r3, [r7, #28]
 80075ca:	f003 0320 	and.w	r3, r3, #32
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d011      	beq.n	80075f6 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80075d2:	69bb      	ldr	r3, [r7, #24]
 80075d4:	f003 0320 	and.w	r3, r3, #32
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d104      	bne.n	80075e6 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80075dc:	697b      	ldr	r3, [r7, #20]
 80075de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d007      	beq.n	80075f6 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d003      	beq.n	80075f6 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80075f2:	6878      	ldr	r0, [r7, #4]
 80075f4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075fc:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	689b      	ldr	r3, [r3, #8]
 8007604:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007608:	2b40      	cmp	r3, #64	; 0x40
 800760a:	d004      	beq.n	8007616 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007612:	2b00      	cmp	r3, #0
 8007614:	d031      	beq.n	800767a <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007616:	6878      	ldr	r0, [r7, #4]
 8007618:	f002 fb9a 	bl	8009d50 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	689b      	ldr	r3, [r3, #8]
 8007622:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007626:	2b40      	cmp	r3, #64	; 0x40
 8007628:	d123      	bne.n	8007672 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	689a      	ldr	r2, [r3, #8]
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007638:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800763e:	2b00      	cmp	r3, #0
 8007640:	d013      	beq.n	800766a <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007646:	4a42      	ldr	r2, [pc, #264]	; (8007750 <HAL_UART_IRQHandler+0x2fc>)
 8007648:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800764e:	4618      	mov	r0, r3
 8007650:	f7fa fe40 	bl	80022d4 <HAL_DMA_Abort_IT>
 8007654:	4603      	mov	r3, r0
 8007656:	2b00      	cmp	r3, #0
 8007658:	d017      	beq.n	800768a <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800765e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007660:	687a      	ldr	r2, [r7, #4]
 8007662:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8007664:	4610      	mov	r0, r2
 8007666:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007668:	e00f      	b.n	800768a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800766a:	6878      	ldr	r0, [r7, #4]
 800766c:	f000 f87c 	bl	8007768 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007670:	e00b      	b.n	800768a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f000 f878 	bl	8007768 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007678:	e007      	b.n	800768a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800767a:	6878      	ldr	r0, [r7, #4]
 800767c:	f000 f874 	bl	8007768 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2200      	movs	r2, #0
 8007684:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      }
    }
    return;
 8007688:	e057      	b.n	800773a <HAL_UART_IRQHandler+0x2e6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800768a:	bf00      	nop
    return;
 800768c:	e055      	b.n	800773a <HAL_UART_IRQHandler+0x2e6>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800768e:	69fb      	ldr	r3, [r7, #28]
 8007690:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007694:	2b00      	cmp	r3, #0
 8007696:	d00d      	beq.n	80076b4 <HAL_UART_IRQHandler+0x260>
 8007698:	697b      	ldr	r3, [r7, #20]
 800769a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d008      	beq.n	80076b4 <HAL_UART_IRQHandler+0x260>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80076aa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80076ac:	6878      	ldr	r0, [r7, #4]
 80076ae:	f002 fba3 	bl	8009df8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80076b2:	e045      	b.n	8007740 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80076b4:	69fb      	ldr	r3, [r7, #28]
 80076b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d012      	beq.n	80076e4 <HAL_UART_IRQHandler+0x290>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80076be:	69bb      	ldr	r3, [r7, #24]
 80076c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d104      	bne.n	80076d2 <HAL_UART_IRQHandler+0x27e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80076c8:	697b      	ldr	r3, [r7, #20]
 80076ca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d008      	beq.n	80076e4 <HAL_UART_IRQHandler+0x290>
  {
    if (huart->TxISR != NULL)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d031      	beq.n	800773e <HAL_UART_IRQHandler+0x2ea>
    {
      huart->TxISR(huart);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	4798      	blx	r3
    }
    return;
 80076e2:	e02c      	b.n	800773e <HAL_UART_IRQHandler+0x2ea>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80076e4:	69fb      	ldr	r3, [r7, #28]
 80076e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d008      	beq.n	8007700 <HAL_UART_IRQHandler+0x2ac>
 80076ee:	69bb      	ldr	r3, [r7, #24]
 80076f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d003      	beq.n	8007700 <HAL_UART_IRQHandler+0x2ac>
  {
    UART_EndTransmit_IT(huart);
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f002 fb63 	bl	8009dc4 <UART_EndTransmit_IT>
    return;
 80076fe:	e01f      	b.n	8007740 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007700:	69fb      	ldr	r3, [r7, #28]
 8007702:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007706:	2b00      	cmp	r3, #0
 8007708:	d008      	beq.n	800771c <HAL_UART_IRQHandler+0x2c8>
 800770a:	69bb      	ldr	r3, [r7, #24]
 800770c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007710:	2b00      	cmp	r3, #0
 8007712:	d003      	beq.n	800771c <HAL_UART_IRQHandler+0x2c8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007714:	6878      	ldr	r0, [r7, #4]
 8007716:	f002 fb83 	bl	8009e20 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800771a:	e011      	b.n	8007740 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800771c:	69fb      	ldr	r3, [r7, #28]
 800771e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007722:	2b00      	cmp	r3, #0
 8007724:	d00c      	beq.n	8007740 <HAL_UART_IRQHandler+0x2ec>
 8007726:	69bb      	ldr	r3, [r7, #24]
 8007728:	2b00      	cmp	r3, #0
 800772a:	da09      	bge.n	8007740 <HAL_UART_IRQHandler+0x2ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800772c:	6878      	ldr	r0, [r7, #4]
 800772e:	f002 fb6d 	bl	8009e0c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007732:	bf00      	nop
 8007734:	e004      	b.n	8007740 <HAL_UART_IRQHandler+0x2ec>
      return;
 8007736:	bf00      	nop
 8007738:	e002      	b.n	8007740 <HAL_UART_IRQHandler+0x2ec>
    return;
 800773a:	bf00      	nop
 800773c:	e000      	b.n	8007740 <HAL_UART_IRQHandler+0x2ec>
    return;
 800773e:	bf00      	nop
  }
}
 8007740:	3720      	adds	r7, #32
 8007742:	46bd      	mov	sp, r7
 8007744:	bd80      	pop	{r7, pc}
 8007746:	bf00      	nop
 8007748:	10000001 	.word	0x10000001
 800774c:	04000120 	.word	0x04000120
 8007750:	08009d99 	.word	0x08009d99

08007754 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007754:	b480      	push	{r7}
 8007756:	b083      	sub	sp, #12
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800775c:	bf00      	nop
 800775e:	370c      	adds	r7, #12
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr

08007768 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007768:	b480      	push	{r7}
 800776a:	b083      	sub	sp, #12
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007770:	bf00      	nop
 8007772:	370c      	adds	r7, #12
 8007774:	46bd      	mov	sp, r7
 8007776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777a:	4770      	bx	lr
 800777c:	0000      	movs	r0, r0
	...

08007780 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007780:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8007784:	b090      	sub	sp, #64	; 0x40
 8007786:	af00      	add	r7, sp, #0
 8007788:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800778a:	2300      	movs	r3, #0
 800778c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_StatusTypeDef ret               = HAL_OK;
 800778e:	2300      	movs	r3, #0
 8007790:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8007794:	2300      	movs	r3, #0
 8007796:	62fb      	str	r3, [r7, #44]	; 0x2c
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	689a      	ldr	r2, [r3, #8]
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	691b      	ldr	r3, [r3, #16]
 80077a0:	431a      	orrs	r2, r3
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	695b      	ldr	r3, [r3, #20]
 80077a6:	431a      	orrs	r2, r3
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	69db      	ldr	r3, [r3, #28]
 80077ac:	4313      	orrs	r3, r2
 80077ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  tmpreg |= (uint32_t)huart->FifoMode;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80077b4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80077b6:	4313      	orrs	r3, r2
 80077b8:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	681a      	ldr	r2, [r3, #0]
 80077c0:	4bc1      	ldr	r3, [pc, #772]	; (8007ac8 <UART_SetConfig+0x348>)
 80077c2:	4013      	ands	r3, r2
 80077c4:	687a      	ldr	r2, [r7, #4]
 80077c6:	6812      	ldr	r2, [r2, #0]
 80077c8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80077ca:	430b      	orrs	r3, r1
 80077cc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	685b      	ldr	r3, [r3, #4]
 80077d4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	68da      	ldr	r2, [r3, #12]
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	430a      	orrs	r2, r1
 80077e2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	699b      	ldr	r3, [r3, #24]
 80077e8:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4ab7      	ldr	r2, [pc, #732]	; (8007acc <UART_SetConfig+0x34c>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d004      	beq.n	80077fe <UART_SetConfig+0x7e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6a1b      	ldr	r3, [r3, #32]
 80077f8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80077fa:	4313      	orrs	r3, r2
 80077fc:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	689a      	ldr	r2, [r3, #8]
 8007804:	4bb2      	ldr	r3, [pc, #712]	; (8007ad0 <UART_SetConfig+0x350>)
 8007806:	4013      	ands	r3, r2
 8007808:	687a      	ldr	r2, [r7, #4]
 800780a:	6812      	ldr	r2, [r2, #0]
 800780c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800780e:	430b      	orrs	r3, r1
 8007810:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007818:	f023 010f 	bic.w	r1, r3, #15
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	430a      	orrs	r2, r1
 8007826:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4aa9      	ldr	r2, [pc, #676]	; (8007ad4 <UART_SetConfig+0x354>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d177      	bne.n	8007922 <UART_SetConfig+0x1a2>
 8007832:	4ba9      	ldr	r3, [pc, #676]	; (8007ad8 <UART_SetConfig+0x358>)
 8007834:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007836:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800783a:	2b28      	cmp	r3, #40	; 0x28
 800783c:	d86c      	bhi.n	8007918 <UART_SetConfig+0x198>
 800783e:	a201      	add	r2, pc, #4	; (adr r2, 8007844 <UART_SetConfig+0xc4>)
 8007840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007844:	080078e9 	.word	0x080078e9
 8007848:	08007919 	.word	0x08007919
 800784c:	08007919 	.word	0x08007919
 8007850:	08007919 	.word	0x08007919
 8007854:	08007919 	.word	0x08007919
 8007858:	08007919 	.word	0x08007919
 800785c:	08007919 	.word	0x08007919
 8007860:	08007919 	.word	0x08007919
 8007864:	080078f1 	.word	0x080078f1
 8007868:	08007919 	.word	0x08007919
 800786c:	08007919 	.word	0x08007919
 8007870:	08007919 	.word	0x08007919
 8007874:	08007919 	.word	0x08007919
 8007878:	08007919 	.word	0x08007919
 800787c:	08007919 	.word	0x08007919
 8007880:	08007919 	.word	0x08007919
 8007884:	080078f9 	.word	0x080078f9
 8007888:	08007919 	.word	0x08007919
 800788c:	08007919 	.word	0x08007919
 8007890:	08007919 	.word	0x08007919
 8007894:	08007919 	.word	0x08007919
 8007898:	08007919 	.word	0x08007919
 800789c:	08007919 	.word	0x08007919
 80078a0:	08007919 	.word	0x08007919
 80078a4:	08007901 	.word	0x08007901
 80078a8:	08007919 	.word	0x08007919
 80078ac:	08007919 	.word	0x08007919
 80078b0:	08007919 	.word	0x08007919
 80078b4:	08007919 	.word	0x08007919
 80078b8:	08007919 	.word	0x08007919
 80078bc:	08007919 	.word	0x08007919
 80078c0:	08007919 	.word	0x08007919
 80078c4:	08007909 	.word	0x08007909
 80078c8:	08007919 	.word	0x08007919
 80078cc:	08007919 	.word	0x08007919
 80078d0:	08007919 	.word	0x08007919
 80078d4:	08007919 	.word	0x08007919
 80078d8:	08007919 	.word	0x08007919
 80078dc:	08007919 	.word	0x08007919
 80078e0:	08007919 	.word	0x08007919
 80078e4:	08007911 	.word	0x08007911
 80078e8:	2301      	movs	r3, #1
 80078ea:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80078ee:	e233      	b.n	8007d58 <UART_SetConfig+0x5d8>
 80078f0:	2304      	movs	r3, #4
 80078f2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80078f6:	e22f      	b.n	8007d58 <UART_SetConfig+0x5d8>
 80078f8:	2308      	movs	r3, #8
 80078fa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80078fe:	e22b      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007900:	2310      	movs	r3, #16
 8007902:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007906:	e227      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007908:	2320      	movs	r3, #32
 800790a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800790e:	e223      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007910:	2340      	movs	r3, #64	; 0x40
 8007912:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007916:	e21f      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007918:	2380      	movs	r3, #128	; 0x80
 800791a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800791e:	bf00      	nop
 8007920:	e21a      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	4a6d      	ldr	r2, [pc, #436]	; (8007adc <UART_SetConfig+0x35c>)
 8007928:	4293      	cmp	r3, r2
 800792a:	d132      	bne.n	8007992 <UART_SetConfig+0x212>
 800792c:	4b6a      	ldr	r3, [pc, #424]	; (8007ad8 <UART_SetConfig+0x358>)
 800792e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007930:	f003 0307 	and.w	r3, r3, #7
 8007934:	2b05      	cmp	r3, #5
 8007936:	d827      	bhi.n	8007988 <UART_SetConfig+0x208>
 8007938:	a201      	add	r2, pc, #4	; (adr r2, 8007940 <UART_SetConfig+0x1c0>)
 800793a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800793e:	bf00      	nop
 8007940:	08007959 	.word	0x08007959
 8007944:	08007961 	.word	0x08007961
 8007948:	08007969 	.word	0x08007969
 800794c:	08007971 	.word	0x08007971
 8007950:	08007979 	.word	0x08007979
 8007954:	08007981 	.word	0x08007981
 8007958:	2300      	movs	r3, #0
 800795a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800795e:	e1fb      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007960:	2304      	movs	r3, #4
 8007962:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007966:	e1f7      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007968:	2308      	movs	r3, #8
 800796a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800796e:	e1f3      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007970:	2310      	movs	r3, #16
 8007972:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007976:	e1ef      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007978:	2320      	movs	r3, #32
 800797a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800797e:	e1eb      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007980:	2340      	movs	r3, #64	; 0x40
 8007982:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007986:	e1e7      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007988:	2380      	movs	r3, #128	; 0x80
 800798a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800798e:	bf00      	nop
 8007990:	e1e2      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	4a52      	ldr	r2, [pc, #328]	; (8007ae0 <UART_SetConfig+0x360>)
 8007998:	4293      	cmp	r3, r2
 800799a:	d132      	bne.n	8007a02 <UART_SetConfig+0x282>
 800799c:	4b4e      	ldr	r3, [pc, #312]	; (8007ad8 <UART_SetConfig+0x358>)
 800799e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079a0:	f003 0307 	and.w	r3, r3, #7
 80079a4:	2b05      	cmp	r3, #5
 80079a6:	d827      	bhi.n	80079f8 <UART_SetConfig+0x278>
 80079a8:	a201      	add	r2, pc, #4	; (adr r2, 80079b0 <UART_SetConfig+0x230>)
 80079aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079ae:	bf00      	nop
 80079b0:	080079c9 	.word	0x080079c9
 80079b4:	080079d1 	.word	0x080079d1
 80079b8:	080079d9 	.word	0x080079d9
 80079bc:	080079e1 	.word	0x080079e1
 80079c0:	080079e9 	.word	0x080079e9
 80079c4:	080079f1 	.word	0x080079f1
 80079c8:	2300      	movs	r3, #0
 80079ca:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80079ce:	e1c3      	b.n	8007d58 <UART_SetConfig+0x5d8>
 80079d0:	2304      	movs	r3, #4
 80079d2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80079d6:	e1bf      	b.n	8007d58 <UART_SetConfig+0x5d8>
 80079d8:	2308      	movs	r3, #8
 80079da:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80079de:	e1bb      	b.n	8007d58 <UART_SetConfig+0x5d8>
 80079e0:	2310      	movs	r3, #16
 80079e2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80079e6:	e1b7      	b.n	8007d58 <UART_SetConfig+0x5d8>
 80079e8:	2320      	movs	r3, #32
 80079ea:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80079ee:	e1b3      	b.n	8007d58 <UART_SetConfig+0x5d8>
 80079f0:	2340      	movs	r3, #64	; 0x40
 80079f2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80079f6:	e1af      	b.n	8007d58 <UART_SetConfig+0x5d8>
 80079f8:	2380      	movs	r3, #128	; 0x80
 80079fa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80079fe:	bf00      	nop
 8007a00:	e1aa      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	4a37      	ldr	r2, [pc, #220]	; (8007ae4 <UART_SetConfig+0x364>)
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d132      	bne.n	8007a72 <UART_SetConfig+0x2f2>
 8007a0c:	4b32      	ldr	r3, [pc, #200]	; (8007ad8 <UART_SetConfig+0x358>)
 8007a0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a10:	f003 0307 	and.w	r3, r3, #7
 8007a14:	2b05      	cmp	r3, #5
 8007a16:	d827      	bhi.n	8007a68 <UART_SetConfig+0x2e8>
 8007a18:	a201      	add	r2, pc, #4	; (adr r2, 8007a20 <UART_SetConfig+0x2a0>)
 8007a1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a1e:	bf00      	nop
 8007a20:	08007a39 	.word	0x08007a39
 8007a24:	08007a41 	.word	0x08007a41
 8007a28:	08007a49 	.word	0x08007a49
 8007a2c:	08007a51 	.word	0x08007a51
 8007a30:	08007a59 	.word	0x08007a59
 8007a34:	08007a61 	.word	0x08007a61
 8007a38:	2300      	movs	r3, #0
 8007a3a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007a3e:	e18b      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007a40:	2304      	movs	r3, #4
 8007a42:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007a46:	e187      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007a48:	2308      	movs	r3, #8
 8007a4a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007a4e:	e183      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007a50:	2310      	movs	r3, #16
 8007a52:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007a56:	e17f      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007a58:	2320      	movs	r3, #32
 8007a5a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007a5e:	e17b      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007a60:	2340      	movs	r3, #64	; 0x40
 8007a62:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007a66:	e177      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007a68:	2380      	movs	r3, #128	; 0x80
 8007a6a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007a6e:	bf00      	nop
 8007a70:	e172      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	4a1c      	ldr	r2, [pc, #112]	; (8007ae8 <UART_SetConfig+0x368>)
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d144      	bne.n	8007b06 <UART_SetConfig+0x386>
 8007a7c:	4b16      	ldr	r3, [pc, #88]	; (8007ad8 <UART_SetConfig+0x358>)
 8007a7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a80:	f003 0307 	and.w	r3, r3, #7
 8007a84:	2b05      	cmp	r3, #5
 8007a86:	d839      	bhi.n	8007afc <UART_SetConfig+0x37c>
 8007a88:	a201      	add	r2, pc, #4	; (adr r2, 8007a90 <UART_SetConfig+0x310>)
 8007a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a8e:	bf00      	nop
 8007a90:	08007aa9 	.word	0x08007aa9
 8007a94:	08007ab1 	.word	0x08007ab1
 8007a98:	08007ab9 	.word	0x08007ab9
 8007a9c:	08007ac1 	.word	0x08007ac1
 8007aa0:	08007aed 	.word	0x08007aed
 8007aa4:	08007af5 	.word	0x08007af5
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007aae:	e153      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007ab0:	2304      	movs	r3, #4
 8007ab2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007ab6:	e14f      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007ab8:	2308      	movs	r3, #8
 8007aba:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007abe:	e14b      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007ac0:	2310      	movs	r3, #16
 8007ac2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007ac6:	e147      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007ac8:	cfff69f3 	.word	0xcfff69f3
 8007acc:	58000c00 	.word	0x58000c00
 8007ad0:	11fff4ff 	.word	0x11fff4ff
 8007ad4:	40011000 	.word	0x40011000
 8007ad8:	58024400 	.word	0x58024400
 8007adc:	40004400 	.word	0x40004400
 8007ae0:	40004800 	.word	0x40004800
 8007ae4:	40004c00 	.word	0x40004c00
 8007ae8:	40005000 	.word	0x40005000
 8007aec:	2320      	movs	r3, #32
 8007aee:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007af2:	e131      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007af4:	2340      	movs	r3, #64	; 0x40
 8007af6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007afa:	e12d      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007afc:	2380      	movs	r3, #128	; 0x80
 8007afe:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007b02:	bf00      	nop
 8007b04:	e128      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	4ac3      	ldr	r2, [pc, #780]	; (8007e18 <UART_SetConfig+0x698>)
 8007b0c:	4293      	cmp	r3, r2
 8007b0e:	d178      	bne.n	8007c02 <UART_SetConfig+0x482>
 8007b10:	4bc2      	ldr	r3, [pc, #776]	; (8007e1c <UART_SetConfig+0x69c>)
 8007b12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b14:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007b18:	2b28      	cmp	r3, #40	; 0x28
 8007b1a:	d86d      	bhi.n	8007bf8 <UART_SetConfig+0x478>
 8007b1c:	a201      	add	r2, pc, #4	; (adr r2, 8007b24 <UART_SetConfig+0x3a4>)
 8007b1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b22:	bf00      	nop
 8007b24:	08007bc9 	.word	0x08007bc9
 8007b28:	08007bf9 	.word	0x08007bf9
 8007b2c:	08007bf9 	.word	0x08007bf9
 8007b30:	08007bf9 	.word	0x08007bf9
 8007b34:	08007bf9 	.word	0x08007bf9
 8007b38:	08007bf9 	.word	0x08007bf9
 8007b3c:	08007bf9 	.word	0x08007bf9
 8007b40:	08007bf9 	.word	0x08007bf9
 8007b44:	08007bd1 	.word	0x08007bd1
 8007b48:	08007bf9 	.word	0x08007bf9
 8007b4c:	08007bf9 	.word	0x08007bf9
 8007b50:	08007bf9 	.word	0x08007bf9
 8007b54:	08007bf9 	.word	0x08007bf9
 8007b58:	08007bf9 	.word	0x08007bf9
 8007b5c:	08007bf9 	.word	0x08007bf9
 8007b60:	08007bf9 	.word	0x08007bf9
 8007b64:	08007bd9 	.word	0x08007bd9
 8007b68:	08007bf9 	.word	0x08007bf9
 8007b6c:	08007bf9 	.word	0x08007bf9
 8007b70:	08007bf9 	.word	0x08007bf9
 8007b74:	08007bf9 	.word	0x08007bf9
 8007b78:	08007bf9 	.word	0x08007bf9
 8007b7c:	08007bf9 	.word	0x08007bf9
 8007b80:	08007bf9 	.word	0x08007bf9
 8007b84:	08007be1 	.word	0x08007be1
 8007b88:	08007bf9 	.word	0x08007bf9
 8007b8c:	08007bf9 	.word	0x08007bf9
 8007b90:	08007bf9 	.word	0x08007bf9
 8007b94:	08007bf9 	.word	0x08007bf9
 8007b98:	08007bf9 	.word	0x08007bf9
 8007b9c:	08007bf9 	.word	0x08007bf9
 8007ba0:	08007bf9 	.word	0x08007bf9
 8007ba4:	08007be9 	.word	0x08007be9
 8007ba8:	08007bf9 	.word	0x08007bf9
 8007bac:	08007bf9 	.word	0x08007bf9
 8007bb0:	08007bf9 	.word	0x08007bf9
 8007bb4:	08007bf9 	.word	0x08007bf9
 8007bb8:	08007bf9 	.word	0x08007bf9
 8007bbc:	08007bf9 	.word	0x08007bf9
 8007bc0:	08007bf9 	.word	0x08007bf9
 8007bc4:	08007bf1 	.word	0x08007bf1
 8007bc8:	2301      	movs	r3, #1
 8007bca:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007bce:	e0c3      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007bd0:	2304      	movs	r3, #4
 8007bd2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007bd6:	e0bf      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007bd8:	2308      	movs	r3, #8
 8007bda:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007bde:	e0bb      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007be0:	2310      	movs	r3, #16
 8007be2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007be6:	e0b7      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007be8:	2320      	movs	r3, #32
 8007bea:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007bee:	e0b3      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007bf0:	2340      	movs	r3, #64	; 0x40
 8007bf2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007bf6:	e0af      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007bf8:	2380      	movs	r3, #128	; 0x80
 8007bfa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007bfe:	bf00      	nop
 8007c00:	e0aa      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	4a86      	ldr	r2, [pc, #536]	; (8007e20 <UART_SetConfig+0x6a0>)
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	d132      	bne.n	8007c72 <UART_SetConfig+0x4f2>
 8007c0c:	4b83      	ldr	r3, [pc, #524]	; (8007e1c <UART_SetConfig+0x69c>)
 8007c0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c10:	f003 0307 	and.w	r3, r3, #7
 8007c14:	2b05      	cmp	r3, #5
 8007c16:	d827      	bhi.n	8007c68 <UART_SetConfig+0x4e8>
 8007c18:	a201      	add	r2, pc, #4	; (adr r2, 8007c20 <UART_SetConfig+0x4a0>)
 8007c1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c1e:	bf00      	nop
 8007c20:	08007c39 	.word	0x08007c39
 8007c24:	08007c41 	.word	0x08007c41
 8007c28:	08007c49 	.word	0x08007c49
 8007c2c:	08007c51 	.word	0x08007c51
 8007c30:	08007c59 	.word	0x08007c59
 8007c34:	08007c61 	.word	0x08007c61
 8007c38:	2300      	movs	r3, #0
 8007c3a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007c3e:	e08b      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007c40:	2304      	movs	r3, #4
 8007c42:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007c46:	e087      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007c48:	2308      	movs	r3, #8
 8007c4a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007c4e:	e083      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007c50:	2310      	movs	r3, #16
 8007c52:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007c56:	e07f      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007c58:	2320      	movs	r3, #32
 8007c5a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007c5e:	e07b      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007c60:	2340      	movs	r3, #64	; 0x40
 8007c62:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007c66:	e077      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007c68:	2380      	movs	r3, #128	; 0x80
 8007c6a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007c6e:	bf00      	nop
 8007c70:	e072      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	4a6b      	ldr	r2, [pc, #428]	; (8007e24 <UART_SetConfig+0x6a4>)
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d132      	bne.n	8007ce2 <UART_SetConfig+0x562>
 8007c7c:	4b67      	ldr	r3, [pc, #412]	; (8007e1c <UART_SetConfig+0x69c>)
 8007c7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c80:	f003 0307 	and.w	r3, r3, #7
 8007c84:	2b05      	cmp	r3, #5
 8007c86:	d827      	bhi.n	8007cd8 <UART_SetConfig+0x558>
 8007c88:	a201      	add	r2, pc, #4	; (adr r2, 8007c90 <UART_SetConfig+0x510>)
 8007c8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c8e:	bf00      	nop
 8007c90:	08007ca9 	.word	0x08007ca9
 8007c94:	08007cb1 	.word	0x08007cb1
 8007c98:	08007cb9 	.word	0x08007cb9
 8007c9c:	08007cc1 	.word	0x08007cc1
 8007ca0:	08007cc9 	.word	0x08007cc9
 8007ca4:	08007cd1 	.word	0x08007cd1
 8007ca8:	2300      	movs	r3, #0
 8007caa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007cae:	e053      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007cb0:	2304      	movs	r3, #4
 8007cb2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007cb6:	e04f      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007cb8:	2308      	movs	r3, #8
 8007cba:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007cbe:	e04b      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007cc0:	2310      	movs	r3, #16
 8007cc2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007cc6:	e047      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007cc8:	2320      	movs	r3, #32
 8007cca:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007cce:	e043      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007cd0:	2340      	movs	r3, #64	; 0x40
 8007cd2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007cd6:	e03f      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007cd8:	2380      	movs	r3, #128	; 0x80
 8007cda:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007cde:	bf00      	nop
 8007ce0:	e03a      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4a50      	ldr	r2, [pc, #320]	; (8007e28 <UART_SetConfig+0x6a8>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d132      	bne.n	8007d52 <UART_SetConfig+0x5d2>
 8007cec:	4b4b      	ldr	r3, [pc, #300]	; (8007e1c <UART_SetConfig+0x69c>)
 8007cee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007cf0:	f003 0307 	and.w	r3, r3, #7
 8007cf4:	2b05      	cmp	r3, #5
 8007cf6:	d827      	bhi.n	8007d48 <UART_SetConfig+0x5c8>
 8007cf8:	a201      	add	r2, pc, #4	; (adr r2, 8007d00 <UART_SetConfig+0x580>)
 8007cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cfe:	bf00      	nop
 8007d00:	08007d19 	.word	0x08007d19
 8007d04:	08007d21 	.word	0x08007d21
 8007d08:	08007d29 	.word	0x08007d29
 8007d0c:	08007d31 	.word	0x08007d31
 8007d10:	08007d39 	.word	0x08007d39
 8007d14:	08007d41 	.word	0x08007d41
 8007d18:	2302      	movs	r3, #2
 8007d1a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007d1e:	e01b      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007d20:	2304      	movs	r3, #4
 8007d22:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007d26:	e017      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007d28:	2308      	movs	r3, #8
 8007d2a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007d2e:	e013      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007d30:	2310      	movs	r3, #16
 8007d32:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007d36:	e00f      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007d38:	2320      	movs	r3, #32
 8007d3a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007d3e:	e00b      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007d40:	2340      	movs	r3, #64	; 0x40
 8007d42:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007d46:	e007      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007d48:	2380      	movs	r3, #128	; 0x80
 8007d4a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007d4e:	bf00      	nop
 8007d50:	e002      	b.n	8007d58 <UART_SetConfig+0x5d8>
 8007d52:	2380      	movs	r3, #128	; 0x80
 8007d54:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	4a32      	ldr	r2, [pc, #200]	; (8007e28 <UART_SetConfig+0x6a8>)
 8007d5e:	4293      	cmp	r3, r2
 8007d60:	f040 86f7 	bne.w	8008b52 <UART_SetConfig+0x13d2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007d64:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8007d68:	2b08      	cmp	r3, #8
 8007d6a:	f000 80c0 	beq.w	8007eee <UART_SetConfig+0x76e>
 8007d6e:	2b08      	cmp	r3, #8
 8007d70:	dc04      	bgt.n	8007d7c <UART_SetConfig+0x5fc>
 8007d72:	2b02      	cmp	r3, #2
 8007d74:	d00c      	beq.n	8007d90 <UART_SetConfig+0x610>
 8007d76:	2b04      	cmp	r3, #4
 8007d78:	d065      	beq.n	8007e46 <UART_SetConfig+0x6c6>
 8007d7a:	e27a      	b.n	8008272 <UART_SetConfig+0xaf2>
 8007d7c:	2b20      	cmp	r3, #32
 8007d7e:	f000 81b0 	beq.w	80080e2 <UART_SetConfig+0x962>
 8007d82:	2b40      	cmp	r3, #64	; 0x40
 8007d84:	f000 821e 	beq.w	80081c4 <UART_SetConfig+0xa44>
 8007d88:	2b10      	cmp	r3, #16
 8007d8a:	f000 8104 	beq.w	8007f96 <UART_SetConfig+0x816>
 8007d8e:	e270      	b.n	8008272 <UART_SetConfig+0xaf2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        lpuart_ker_ck_pres = (HAL_RCCEx_GetD3PCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8007d90:	f7fd ff3e 	bl	8005c10 <HAL_RCCEx_GetD3PCLK1Freq>
 8007d94:	4602      	mov	r2, r0
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d04e      	beq.n	8007e3c <UART_SetConfig+0x6bc>
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007da2:	2b01      	cmp	r3, #1
 8007da4:	d048      	beq.n	8007e38 <UART_SetConfig+0x6b8>
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007daa:	2b02      	cmp	r3, #2
 8007dac:	d042      	beq.n	8007e34 <UART_SetConfig+0x6b4>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007db2:	2b03      	cmp	r3, #3
 8007db4:	d03c      	beq.n	8007e30 <UART_SetConfig+0x6b0>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dba:	2b04      	cmp	r3, #4
 8007dbc:	d036      	beq.n	8007e2c <UART_SetConfig+0x6ac>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dc2:	2b05      	cmp	r3, #5
 8007dc4:	d026      	beq.n	8007e14 <UART_SetConfig+0x694>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dca:	2b06      	cmp	r3, #6
 8007dcc:	d020      	beq.n	8007e10 <UART_SetConfig+0x690>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dd2:	2b07      	cmp	r3, #7
 8007dd4:	d01a      	beq.n	8007e0c <UART_SetConfig+0x68c>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dda:	2b08      	cmp	r3, #8
 8007ddc:	d014      	beq.n	8007e08 <UART_SetConfig+0x688>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007de2:	2b09      	cmp	r3, #9
 8007de4:	d00e      	beq.n	8007e04 <UART_SetConfig+0x684>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dea:	2b0a      	cmp	r3, #10
 8007dec:	d008      	beq.n	8007e00 <UART_SetConfig+0x680>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007df2:	2b0b      	cmp	r3, #11
 8007df4:	d102      	bne.n	8007dfc <UART_SetConfig+0x67c>
 8007df6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007dfa:	e020      	b.n	8007e3e <UART_SetConfig+0x6be>
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	e01e      	b.n	8007e3e <UART_SetConfig+0x6be>
 8007e00:	2380      	movs	r3, #128	; 0x80
 8007e02:	e01c      	b.n	8007e3e <UART_SetConfig+0x6be>
 8007e04:	2340      	movs	r3, #64	; 0x40
 8007e06:	e01a      	b.n	8007e3e <UART_SetConfig+0x6be>
 8007e08:	2320      	movs	r3, #32
 8007e0a:	e018      	b.n	8007e3e <UART_SetConfig+0x6be>
 8007e0c:	2310      	movs	r3, #16
 8007e0e:	e016      	b.n	8007e3e <UART_SetConfig+0x6be>
 8007e10:	230c      	movs	r3, #12
 8007e12:	e014      	b.n	8007e3e <UART_SetConfig+0x6be>
 8007e14:	230a      	movs	r3, #10
 8007e16:	e012      	b.n	8007e3e <UART_SetConfig+0x6be>
 8007e18:	40011400 	.word	0x40011400
 8007e1c:	58024400 	.word	0x58024400
 8007e20:	40007800 	.word	0x40007800
 8007e24:	40007c00 	.word	0x40007c00
 8007e28:	58000c00 	.word	0x58000c00
 8007e2c:	2308      	movs	r3, #8
 8007e2e:	e006      	b.n	8007e3e <UART_SetConfig+0x6be>
 8007e30:	2306      	movs	r3, #6
 8007e32:	e004      	b.n	8007e3e <UART_SetConfig+0x6be>
 8007e34:	2304      	movs	r3, #4
 8007e36:	e002      	b.n	8007e3e <UART_SetConfig+0x6be>
 8007e38:	2302      	movs	r3, #2
 8007e3a:	e000      	b.n	8007e3e <UART_SetConfig+0x6be>
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e42:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007e44:	e219      	b.n	800827a <UART_SetConfig+0xafa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e46:	f107 0318 	add.w	r3, r7, #24
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	f7fd fef6 	bl	8005c3c <HAL_RCCEx_GetPLL2ClockFreq>
        lpuart_ker_ck_pres = (pll2_clocks.PLL2_Q_Frequency / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8007e50:	69fa      	ldr	r2, [r7, #28]
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d044      	beq.n	8007ee4 <UART_SetConfig+0x764>
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e5e:	2b01      	cmp	r3, #1
 8007e60:	d03e      	beq.n	8007ee0 <UART_SetConfig+0x760>
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e66:	2b02      	cmp	r3, #2
 8007e68:	d038      	beq.n	8007edc <UART_SetConfig+0x75c>
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e6e:	2b03      	cmp	r3, #3
 8007e70:	d032      	beq.n	8007ed8 <UART_SetConfig+0x758>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e76:	2b04      	cmp	r3, #4
 8007e78:	d02c      	beq.n	8007ed4 <UART_SetConfig+0x754>
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e7e:	2b05      	cmp	r3, #5
 8007e80:	d026      	beq.n	8007ed0 <UART_SetConfig+0x750>
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e86:	2b06      	cmp	r3, #6
 8007e88:	d020      	beq.n	8007ecc <UART_SetConfig+0x74c>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e8e:	2b07      	cmp	r3, #7
 8007e90:	d01a      	beq.n	8007ec8 <UART_SetConfig+0x748>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e96:	2b08      	cmp	r3, #8
 8007e98:	d014      	beq.n	8007ec4 <UART_SetConfig+0x744>
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e9e:	2b09      	cmp	r3, #9
 8007ea0:	d00e      	beq.n	8007ec0 <UART_SetConfig+0x740>
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ea6:	2b0a      	cmp	r3, #10
 8007ea8:	d008      	beq.n	8007ebc <UART_SetConfig+0x73c>
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eae:	2b0b      	cmp	r3, #11
 8007eb0:	d102      	bne.n	8007eb8 <UART_SetConfig+0x738>
 8007eb2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007eb6:	e016      	b.n	8007ee6 <UART_SetConfig+0x766>
 8007eb8:	2301      	movs	r3, #1
 8007eba:	e014      	b.n	8007ee6 <UART_SetConfig+0x766>
 8007ebc:	2380      	movs	r3, #128	; 0x80
 8007ebe:	e012      	b.n	8007ee6 <UART_SetConfig+0x766>
 8007ec0:	2340      	movs	r3, #64	; 0x40
 8007ec2:	e010      	b.n	8007ee6 <UART_SetConfig+0x766>
 8007ec4:	2320      	movs	r3, #32
 8007ec6:	e00e      	b.n	8007ee6 <UART_SetConfig+0x766>
 8007ec8:	2310      	movs	r3, #16
 8007eca:	e00c      	b.n	8007ee6 <UART_SetConfig+0x766>
 8007ecc:	230c      	movs	r3, #12
 8007ece:	e00a      	b.n	8007ee6 <UART_SetConfig+0x766>
 8007ed0:	230a      	movs	r3, #10
 8007ed2:	e008      	b.n	8007ee6 <UART_SetConfig+0x766>
 8007ed4:	2308      	movs	r3, #8
 8007ed6:	e006      	b.n	8007ee6 <UART_SetConfig+0x766>
 8007ed8:	2306      	movs	r3, #6
 8007eda:	e004      	b.n	8007ee6 <UART_SetConfig+0x766>
 8007edc:	2304      	movs	r3, #4
 8007ede:	e002      	b.n	8007ee6 <UART_SetConfig+0x766>
 8007ee0:	2302      	movs	r3, #2
 8007ee2:	e000      	b.n	8007ee6 <UART_SetConfig+0x766>
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007eea:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007eec:	e1c5      	b.n	800827a <UART_SetConfig+0xafa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007eee:	f107 030c 	add.w	r3, r7, #12
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	f7fd ffee 	bl	8005ed4 <HAL_RCCEx_GetPLL3ClockFreq>
        lpuart_ker_ck_pres = (pll3_clocks.PLL3_Q_Frequency / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8007ef8:	693a      	ldr	r2, [r7, #16]
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d044      	beq.n	8007f8c <UART_SetConfig+0x80c>
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f06:	2b01      	cmp	r3, #1
 8007f08:	d03e      	beq.n	8007f88 <UART_SetConfig+0x808>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f0e:	2b02      	cmp	r3, #2
 8007f10:	d038      	beq.n	8007f84 <UART_SetConfig+0x804>
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f16:	2b03      	cmp	r3, #3
 8007f18:	d032      	beq.n	8007f80 <UART_SetConfig+0x800>
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f1e:	2b04      	cmp	r3, #4
 8007f20:	d02c      	beq.n	8007f7c <UART_SetConfig+0x7fc>
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f26:	2b05      	cmp	r3, #5
 8007f28:	d026      	beq.n	8007f78 <UART_SetConfig+0x7f8>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f2e:	2b06      	cmp	r3, #6
 8007f30:	d020      	beq.n	8007f74 <UART_SetConfig+0x7f4>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f36:	2b07      	cmp	r3, #7
 8007f38:	d01a      	beq.n	8007f70 <UART_SetConfig+0x7f0>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f3e:	2b08      	cmp	r3, #8
 8007f40:	d014      	beq.n	8007f6c <UART_SetConfig+0x7ec>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f46:	2b09      	cmp	r3, #9
 8007f48:	d00e      	beq.n	8007f68 <UART_SetConfig+0x7e8>
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f4e:	2b0a      	cmp	r3, #10
 8007f50:	d008      	beq.n	8007f64 <UART_SetConfig+0x7e4>
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f56:	2b0b      	cmp	r3, #11
 8007f58:	d102      	bne.n	8007f60 <UART_SetConfig+0x7e0>
 8007f5a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007f5e:	e016      	b.n	8007f8e <UART_SetConfig+0x80e>
 8007f60:	2301      	movs	r3, #1
 8007f62:	e014      	b.n	8007f8e <UART_SetConfig+0x80e>
 8007f64:	2380      	movs	r3, #128	; 0x80
 8007f66:	e012      	b.n	8007f8e <UART_SetConfig+0x80e>
 8007f68:	2340      	movs	r3, #64	; 0x40
 8007f6a:	e010      	b.n	8007f8e <UART_SetConfig+0x80e>
 8007f6c:	2320      	movs	r3, #32
 8007f6e:	e00e      	b.n	8007f8e <UART_SetConfig+0x80e>
 8007f70:	2310      	movs	r3, #16
 8007f72:	e00c      	b.n	8007f8e <UART_SetConfig+0x80e>
 8007f74:	230c      	movs	r3, #12
 8007f76:	e00a      	b.n	8007f8e <UART_SetConfig+0x80e>
 8007f78:	230a      	movs	r3, #10
 8007f7a:	e008      	b.n	8007f8e <UART_SetConfig+0x80e>
 8007f7c:	2308      	movs	r3, #8
 8007f7e:	e006      	b.n	8007f8e <UART_SetConfig+0x80e>
 8007f80:	2306      	movs	r3, #6
 8007f82:	e004      	b.n	8007f8e <UART_SetConfig+0x80e>
 8007f84:	2304      	movs	r3, #4
 8007f86:	e002      	b.n	8007f8e <UART_SetConfig+0x80e>
 8007f88:	2302      	movs	r3, #2
 8007f8a:	e000      	b.n	8007f8e <UART_SetConfig+0x80e>
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f92:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007f94:	e171      	b.n	800827a <UART_SetConfig+0xafa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007f96:	4b7a      	ldr	r3, [pc, #488]	; (8008180 <UART_SetConfig+0xa00>)
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f003 0320 	and.w	r3, r3, #32
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d054      	beq.n	800804c <UART_SetConfig+0x8cc>
        {
          lpuart_ker_ck_pres = ((uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)) / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8007fa2:	4b77      	ldr	r3, [pc, #476]	; (8008180 <UART_SetConfig+0xa00>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	08db      	lsrs	r3, r3, #3
 8007fa8:	f003 0303 	and.w	r3, r3, #3
 8007fac:	4a75      	ldr	r2, [pc, #468]	; (8008184 <UART_SetConfig+0xa04>)
 8007fae:	40da      	lsrs	r2, r3
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d044      	beq.n	8008042 <UART_SetConfig+0x8c2>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fbc:	2b01      	cmp	r3, #1
 8007fbe:	d03e      	beq.n	800803e <UART_SetConfig+0x8be>
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fc4:	2b02      	cmp	r3, #2
 8007fc6:	d038      	beq.n	800803a <UART_SetConfig+0x8ba>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fcc:	2b03      	cmp	r3, #3
 8007fce:	d032      	beq.n	8008036 <UART_SetConfig+0x8b6>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fd4:	2b04      	cmp	r3, #4
 8007fd6:	d02c      	beq.n	8008032 <UART_SetConfig+0x8b2>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fdc:	2b05      	cmp	r3, #5
 8007fde:	d026      	beq.n	800802e <UART_SetConfig+0x8ae>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fe4:	2b06      	cmp	r3, #6
 8007fe6:	d020      	beq.n	800802a <UART_SetConfig+0x8aa>
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fec:	2b07      	cmp	r3, #7
 8007fee:	d01a      	beq.n	8008026 <UART_SetConfig+0x8a6>
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ff4:	2b08      	cmp	r3, #8
 8007ff6:	d014      	beq.n	8008022 <UART_SetConfig+0x8a2>
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ffc:	2b09      	cmp	r3, #9
 8007ffe:	d00e      	beq.n	800801e <UART_SetConfig+0x89e>
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008004:	2b0a      	cmp	r3, #10
 8008006:	d008      	beq.n	800801a <UART_SetConfig+0x89a>
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800800c:	2b0b      	cmp	r3, #11
 800800e:	d102      	bne.n	8008016 <UART_SetConfig+0x896>
 8008010:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008014:	e016      	b.n	8008044 <UART_SetConfig+0x8c4>
 8008016:	2301      	movs	r3, #1
 8008018:	e014      	b.n	8008044 <UART_SetConfig+0x8c4>
 800801a:	2380      	movs	r3, #128	; 0x80
 800801c:	e012      	b.n	8008044 <UART_SetConfig+0x8c4>
 800801e:	2340      	movs	r3, #64	; 0x40
 8008020:	e010      	b.n	8008044 <UART_SetConfig+0x8c4>
 8008022:	2320      	movs	r3, #32
 8008024:	e00e      	b.n	8008044 <UART_SetConfig+0x8c4>
 8008026:	2310      	movs	r3, #16
 8008028:	e00c      	b.n	8008044 <UART_SetConfig+0x8c4>
 800802a:	230c      	movs	r3, #12
 800802c:	e00a      	b.n	8008044 <UART_SetConfig+0x8c4>
 800802e:	230a      	movs	r3, #10
 8008030:	e008      	b.n	8008044 <UART_SetConfig+0x8c4>
 8008032:	2308      	movs	r3, #8
 8008034:	e006      	b.n	8008044 <UART_SetConfig+0x8c4>
 8008036:	2306      	movs	r3, #6
 8008038:	e004      	b.n	8008044 <UART_SetConfig+0x8c4>
 800803a:	2304      	movs	r3, #4
 800803c:	e002      	b.n	8008044 <UART_SetConfig+0x8c4>
 800803e:	2302      	movs	r3, #2
 8008040:	e000      	b.n	8008044 <UART_SetConfig+0x8c4>
 8008042:	2301      	movs	r3, #1
 8008044:	fbb2 f3f3 	udiv	r3, r2, r3
 8008048:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          lpuart_ker_ck_pres = ((uint32_t) HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
        }
        break;
 800804a:	e116      	b.n	800827a <UART_SetConfig+0xafa>
          lpuart_ker_ck_pres = ((uint32_t) HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008050:	2b00      	cmp	r3, #0
 8008052:	d043      	beq.n	80080dc <UART_SetConfig+0x95c>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008058:	2b01      	cmp	r3, #1
 800805a:	d03d      	beq.n	80080d8 <UART_SetConfig+0x958>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008060:	2b02      	cmp	r3, #2
 8008062:	d037      	beq.n	80080d4 <UART_SetConfig+0x954>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008068:	2b03      	cmp	r3, #3
 800806a:	d031      	beq.n	80080d0 <UART_SetConfig+0x950>
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008070:	2b04      	cmp	r3, #4
 8008072:	d02b      	beq.n	80080cc <UART_SetConfig+0x94c>
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008078:	2b05      	cmp	r3, #5
 800807a:	d025      	beq.n	80080c8 <UART_SetConfig+0x948>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008080:	2b06      	cmp	r3, #6
 8008082:	d01f      	beq.n	80080c4 <UART_SetConfig+0x944>
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008088:	2b07      	cmp	r3, #7
 800808a:	d019      	beq.n	80080c0 <UART_SetConfig+0x940>
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008090:	2b08      	cmp	r3, #8
 8008092:	d013      	beq.n	80080bc <UART_SetConfig+0x93c>
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008098:	2b09      	cmp	r3, #9
 800809a:	d00d      	beq.n	80080b8 <UART_SetConfig+0x938>
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080a0:	2b0a      	cmp	r3, #10
 80080a2:	d007      	beq.n	80080b4 <UART_SetConfig+0x934>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080a8:	2b0b      	cmp	r3, #11
 80080aa:	d101      	bne.n	80080b0 <UART_SetConfig+0x930>
 80080ac:	4b36      	ldr	r3, [pc, #216]	; (8008188 <UART_SetConfig+0xa08>)
 80080ae:	e016      	b.n	80080de <UART_SetConfig+0x95e>
 80080b0:	4b34      	ldr	r3, [pc, #208]	; (8008184 <UART_SetConfig+0xa04>)
 80080b2:	e014      	b.n	80080de <UART_SetConfig+0x95e>
 80080b4:	4b35      	ldr	r3, [pc, #212]	; (800818c <UART_SetConfig+0xa0c>)
 80080b6:	e012      	b.n	80080de <UART_SetConfig+0x95e>
 80080b8:	4b35      	ldr	r3, [pc, #212]	; (8008190 <UART_SetConfig+0xa10>)
 80080ba:	e010      	b.n	80080de <UART_SetConfig+0x95e>
 80080bc:	4b35      	ldr	r3, [pc, #212]	; (8008194 <UART_SetConfig+0xa14>)
 80080be:	e00e      	b.n	80080de <UART_SetConfig+0x95e>
 80080c0:	4b35      	ldr	r3, [pc, #212]	; (8008198 <UART_SetConfig+0xa18>)
 80080c2:	e00c      	b.n	80080de <UART_SetConfig+0x95e>
 80080c4:	4b35      	ldr	r3, [pc, #212]	; (800819c <UART_SetConfig+0xa1c>)
 80080c6:	e00a      	b.n	80080de <UART_SetConfig+0x95e>
 80080c8:	4b35      	ldr	r3, [pc, #212]	; (80081a0 <UART_SetConfig+0xa20>)
 80080ca:	e008      	b.n	80080de <UART_SetConfig+0x95e>
 80080cc:	4b35      	ldr	r3, [pc, #212]	; (80081a4 <UART_SetConfig+0xa24>)
 80080ce:	e006      	b.n	80080de <UART_SetConfig+0x95e>
 80080d0:	4b35      	ldr	r3, [pc, #212]	; (80081a8 <UART_SetConfig+0xa28>)
 80080d2:	e004      	b.n	80080de <UART_SetConfig+0x95e>
 80080d4:	4b35      	ldr	r3, [pc, #212]	; (80081ac <UART_SetConfig+0xa2c>)
 80080d6:	e002      	b.n	80080de <UART_SetConfig+0x95e>
 80080d8:	4b35      	ldr	r3, [pc, #212]	; (80081b0 <UART_SetConfig+0xa30>)
 80080da:	e000      	b.n	80080de <UART_SetConfig+0x95e>
 80080dc:	4b29      	ldr	r3, [pc, #164]	; (8008184 <UART_SetConfig+0xa04>)
 80080de:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80080e0:	e0cb      	b.n	800827a <UART_SetConfig+0xafa>
      case UART_CLOCKSOURCE_CSI:
        lpuart_ker_ck_pres = ((uint32_t)CSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d046      	beq.n	8008178 <UART_SetConfig+0x9f8>
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080ee:	2b01      	cmp	r3, #1
 80080f0:	d040      	beq.n	8008174 <UART_SetConfig+0x9f4>
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080f6:	2b02      	cmp	r3, #2
 80080f8:	d03a      	beq.n	8008170 <UART_SetConfig+0x9f0>
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080fe:	2b03      	cmp	r3, #3
 8008100:	d034      	beq.n	800816c <UART_SetConfig+0x9ec>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008106:	2b04      	cmp	r3, #4
 8008108:	d02e      	beq.n	8008168 <UART_SetConfig+0x9e8>
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800810e:	2b05      	cmp	r3, #5
 8008110:	d028      	beq.n	8008164 <UART_SetConfig+0x9e4>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008116:	2b06      	cmp	r3, #6
 8008118:	d022      	beq.n	8008160 <UART_SetConfig+0x9e0>
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800811e:	2b07      	cmp	r3, #7
 8008120:	d01c      	beq.n	800815c <UART_SetConfig+0x9dc>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008126:	2b08      	cmp	r3, #8
 8008128:	d016      	beq.n	8008158 <UART_SetConfig+0x9d8>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800812e:	2b09      	cmp	r3, #9
 8008130:	d00f      	beq.n	8008152 <UART_SetConfig+0x9d2>
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008136:	2b0a      	cmp	r3, #10
 8008138:	d008      	beq.n	800814c <UART_SetConfig+0x9cc>
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800813e:	2b0b      	cmp	r3, #11
 8008140:	d102      	bne.n	8008148 <UART_SetConfig+0x9c8>
 8008142:	f643 5309 	movw	r3, #15625	; 0x3d09
 8008146:	e018      	b.n	800817a <UART_SetConfig+0x9fa>
 8008148:	4b13      	ldr	r3, [pc, #76]	; (8008198 <UART_SetConfig+0xa18>)
 800814a:	e016      	b.n	800817a <UART_SetConfig+0x9fa>
 800814c:	f647 2312 	movw	r3, #31250	; 0x7a12
 8008150:	e013      	b.n	800817a <UART_SetConfig+0x9fa>
 8008152:	f24f 4324 	movw	r3, #62500	; 0xf424
 8008156:	e010      	b.n	800817a <UART_SetConfig+0x9fa>
 8008158:	4b16      	ldr	r3, [pc, #88]	; (80081b4 <UART_SetConfig+0xa34>)
 800815a:	e00e      	b.n	800817a <UART_SetConfig+0x9fa>
 800815c:	4b0a      	ldr	r3, [pc, #40]	; (8008188 <UART_SetConfig+0xa08>)
 800815e:	e00c      	b.n	800817a <UART_SetConfig+0x9fa>
 8008160:	4b15      	ldr	r3, [pc, #84]	; (80081b8 <UART_SetConfig+0xa38>)
 8008162:	e00a      	b.n	800817a <UART_SetConfig+0x9fa>
 8008164:	4b15      	ldr	r3, [pc, #84]	; (80081bc <UART_SetConfig+0xa3c>)
 8008166:	e008      	b.n	800817a <UART_SetConfig+0x9fa>
 8008168:	4b08      	ldr	r3, [pc, #32]	; (800818c <UART_SetConfig+0xa0c>)
 800816a:	e006      	b.n	800817a <UART_SetConfig+0x9fa>
 800816c:	4b14      	ldr	r3, [pc, #80]	; (80081c0 <UART_SetConfig+0xa40>)
 800816e:	e004      	b.n	800817a <UART_SetConfig+0x9fa>
 8008170:	4b07      	ldr	r3, [pc, #28]	; (8008190 <UART_SetConfig+0xa10>)
 8008172:	e002      	b.n	800817a <UART_SetConfig+0x9fa>
 8008174:	4b07      	ldr	r3, [pc, #28]	; (8008194 <UART_SetConfig+0xa14>)
 8008176:	e000      	b.n	800817a <UART_SetConfig+0x9fa>
 8008178:	4b07      	ldr	r3, [pc, #28]	; (8008198 <UART_SetConfig+0xa18>)
 800817a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800817c:	e07d      	b.n	800827a <UART_SetConfig+0xafa>
 800817e:	bf00      	nop
 8008180:	58024400 	.word	0x58024400
 8008184:	03d09000 	.word	0x03d09000
 8008188:	0003d090 	.word	0x0003d090
 800818c:	0007a120 	.word	0x0007a120
 8008190:	000f4240 	.word	0x000f4240
 8008194:	001e8480 	.word	0x001e8480
 8008198:	003d0900 	.word	0x003d0900
 800819c:	00516155 	.word	0x00516155
 80081a0:	0061a800 	.word	0x0061a800
 80081a4:	007a1200 	.word	0x007a1200
 80081a8:	00a2c2aa 	.word	0x00a2c2aa
 80081ac:	00f42400 	.word	0x00f42400
 80081b0:	01e84800 	.word	0x01e84800
 80081b4:	0001e848 	.word	0x0001e848
 80081b8:	00051615 	.word	0x00051615
 80081bc:	00061a80 	.word	0x00061a80
 80081c0:	000a2c2a 	.word	0x000a2c2a
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d04e      	beq.n	800826a <UART_SetConfig+0xaea>
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081d0:	2b01      	cmp	r3, #1
 80081d2:	d047      	beq.n	8008264 <UART_SetConfig+0xae4>
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081d8:	2b02      	cmp	r3, #2
 80081da:	d040      	beq.n	800825e <UART_SetConfig+0xade>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081e0:	2b03      	cmp	r3, #3
 80081e2:	d039      	beq.n	8008258 <UART_SetConfig+0xad8>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081e8:	2b04      	cmp	r3, #4
 80081ea:	d032      	beq.n	8008252 <UART_SetConfig+0xad2>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081f0:	2b05      	cmp	r3, #5
 80081f2:	d02b      	beq.n	800824c <UART_SetConfig+0xacc>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081f8:	2b06      	cmp	r3, #6
 80081fa:	d024      	beq.n	8008246 <UART_SetConfig+0xac6>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008200:	2b07      	cmp	r3, #7
 8008202:	d01d      	beq.n	8008240 <UART_SetConfig+0xac0>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008208:	2b08      	cmp	r3, #8
 800820a:	d016      	beq.n	800823a <UART_SetConfig+0xaba>
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008210:	2b09      	cmp	r3, #9
 8008212:	d00f      	beq.n	8008234 <UART_SetConfig+0xab4>
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008218:	2b0a      	cmp	r3, #10
 800821a:	d008      	beq.n	800822e <UART_SetConfig+0xaae>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008220:	2b0b      	cmp	r3, #11
 8008222:	d101      	bne.n	8008228 <UART_SetConfig+0xaa8>
 8008224:	2380      	movs	r3, #128	; 0x80
 8008226:	e022      	b.n	800826e <UART_SetConfig+0xaee>
 8008228:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800822c:	e01f      	b.n	800826e <UART_SetConfig+0xaee>
 800822e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008232:	e01c      	b.n	800826e <UART_SetConfig+0xaee>
 8008234:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008238:	e019      	b.n	800826e <UART_SetConfig+0xaee>
 800823a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800823e:	e016      	b.n	800826e <UART_SetConfig+0xaee>
 8008240:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008244:	e013      	b.n	800826e <UART_SetConfig+0xaee>
 8008246:	f640 23aa 	movw	r3, #2730	; 0xaaa
 800824a:	e010      	b.n	800826e <UART_SetConfig+0xaee>
 800824c:	f640 43cc 	movw	r3, #3276	; 0xccc
 8008250:	e00d      	b.n	800826e <UART_SetConfig+0xaee>
 8008252:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008256:	e00a      	b.n	800826e <UART_SetConfig+0xaee>
 8008258:	f241 5355 	movw	r3, #5461	; 0x1555
 800825c:	e007      	b.n	800826e <UART_SetConfig+0xaee>
 800825e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008262:	e004      	b.n	800826e <UART_SetConfig+0xaee>
 8008264:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008268:	e001      	b.n	800826e <UART_SetConfig+0xaee>
 800826a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800826e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008270:	e003      	b.n	800827a <UART_SetConfig+0xafa>
      default:
        ret = HAL_ERROR;
 8008272:	2301      	movs	r3, #1
 8008274:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        break;
 8008278:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 800827a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800827c:	2b00      	cmp	r3, #0
 800827e:	f001 83e8 	beq.w	8009a52 <UART_SetConfig+0x22d2>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	685a      	ldr	r2, [r3, #4]
 8008286:	4613      	mov	r3, r2
 8008288:	005b      	lsls	r3, r3, #1
 800828a:	4413      	add	r3, r2
 800828c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800828e:	429a      	cmp	r2, r3
 8008290:	d305      	bcc.n	800829e <UART_SetConfig+0xb1e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	685b      	ldr	r3, [r3, #4]
 8008296:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008298:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800829a:	429a      	cmp	r2, r3
 800829c:	d904      	bls.n	80082a8 <UART_SetConfig+0xb28>
      {
        ret = HAL_ERROR;
 800829e:	2301      	movs	r3, #1
 80082a0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80082a4:	f001 bbd5 	b.w	8009a52 <UART_SetConfig+0x22d2>
      }
      else
      {
        switch (clocksource)
 80082a8:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80082ac:	2b08      	cmp	r3, #8
 80082ae:	f000 8154 	beq.w	800855a <UART_SetConfig+0xdda>
 80082b2:	2b08      	cmp	r3, #8
 80082b4:	dc06      	bgt.n	80082c4 <UART_SetConfig+0xb44>
 80082b6:	2b02      	cmp	r3, #2
 80082b8:	d00f      	beq.n	80082da <UART_SetConfig+0xb5a>
 80082ba:	2b04      	cmp	r3, #4
 80082bc:	f000 80ac 	beq.w	8008418 <UART_SetConfig+0xc98>
 80082c0:	f000 bc30 	b.w	8008b24 <UART_SetConfig+0x13a4>
 80082c4:	2b20      	cmp	r3, #32
 80082c6:	f000 832d 	beq.w	8008924 <UART_SetConfig+0x11a4>
 80082ca:	2b40      	cmp	r3, #64	; 0x40
 80082cc:	f000 83a5 	beq.w	8008a1a <UART_SetConfig+0x129a>
 80082d0:	2b10      	cmp	r3, #16
 80082d2:	f000 81e3 	beq.w	800869c <UART_SetConfig+0xf1c>
 80082d6:	f000 bc25 	b.w	8008b24 <UART_SetConfig+0x13a4>
        {
          case UART_CLOCKSOURCE_D3PCLK1:
            pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80082da:	f7fd fc99 	bl	8005c10 <HAL_RCCEx_GetD3PCLK1Freq>
 80082de:	62b8      	str	r0, [r7, #40]	; 0x28
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80082e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082e2:	4618      	mov	r0, r3
 80082e4:	f04f 0100 	mov.w	r1, #0
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d067      	beq.n	80083c0 <UART_SetConfig+0xc40>
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082f4:	2b01      	cmp	r3, #1
 80082f6:	d05e      	beq.n	80083b6 <UART_SetConfig+0xc36>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082fc:	2b02      	cmp	r3, #2
 80082fe:	d055      	beq.n	80083ac <UART_SetConfig+0xc2c>
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008304:	2b03      	cmp	r3, #3
 8008306:	d04c      	beq.n	80083a2 <UART_SetConfig+0xc22>
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800830c:	2b04      	cmp	r3, #4
 800830e:	d043      	beq.n	8008398 <UART_SetConfig+0xc18>
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008314:	2b05      	cmp	r3, #5
 8008316:	d03a      	beq.n	800838e <UART_SetConfig+0xc0e>
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800831c:	2b06      	cmp	r3, #6
 800831e:	d031      	beq.n	8008384 <UART_SetConfig+0xc04>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008324:	2b07      	cmp	r3, #7
 8008326:	d028      	beq.n	800837a <UART_SetConfig+0xbfa>
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800832c:	2b08      	cmp	r3, #8
 800832e:	d01f      	beq.n	8008370 <UART_SetConfig+0xbf0>
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008334:	2b09      	cmp	r3, #9
 8008336:	d016      	beq.n	8008366 <UART_SetConfig+0xbe6>
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800833c:	2b0a      	cmp	r3, #10
 800833e:	d00d      	beq.n	800835c <UART_SetConfig+0xbdc>
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008344:	2b0b      	cmp	r3, #11
 8008346:	d104      	bne.n	8008352 <UART_SetConfig+0xbd2>
 8008348:	f44f 7380 	mov.w	r3, #256	; 0x100
 800834c:	f04f 0400 	mov.w	r4, #0
 8008350:	e03a      	b.n	80083c8 <UART_SetConfig+0xc48>
 8008352:	f04f 0301 	mov.w	r3, #1
 8008356:	f04f 0400 	mov.w	r4, #0
 800835a:	e035      	b.n	80083c8 <UART_SetConfig+0xc48>
 800835c:	f04f 0380 	mov.w	r3, #128	; 0x80
 8008360:	f04f 0400 	mov.w	r4, #0
 8008364:	e030      	b.n	80083c8 <UART_SetConfig+0xc48>
 8008366:	f04f 0340 	mov.w	r3, #64	; 0x40
 800836a:	f04f 0400 	mov.w	r4, #0
 800836e:	e02b      	b.n	80083c8 <UART_SetConfig+0xc48>
 8008370:	f04f 0320 	mov.w	r3, #32
 8008374:	f04f 0400 	mov.w	r4, #0
 8008378:	e026      	b.n	80083c8 <UART_SetConfig+0xc48>
 800837a:	f04f 0310 	mov.w	r3, #16
 800837e:	f04f 0400 	mov.w	r4, #0
 8008382:	e021      	b.n	80083c8 <UART_SetConfig+0xc48>
 8008384:	f04f 030c 	mov.w	r3, #12
 8008388:	f04f 0400 	mov.w	r4, #0
 800838c:	e01c      	b.n	80083c8 <UART_SetConfig+0xc48>
 800838e:	f04f 030a 	mov.w	r3, #10
 8008392:	f04f 0400 	mov.w	r4, #0
 8008396:	e017      	b.n	80083c8 <UART_SetConfig+0xc48>
 8008398:	f04f 0308 	mov.w	r3, #8
 800839c:	f04f 0400 	mov.w	r4, #0
 80083a0:	e012      	b.n	80083c8 <UART_SetConfig+0xc48>
 80083a2:	f04f 0306 	mov.w	r3, #6
 80083a6:	f04f 0400 	mov.w	r4, #0
 80083aa:	e00d      	b.n	80083c8 <UART_SetConfig+0xc48>
 80083ac:	f04f 0304 	mov.w	r3, #4
 80083b0:	f04f 0400 	mov.w	r4, #0
 80083b4:	e008      	b.n	80083c8 <UART_SetConfig+0xc48>
 80083b6:	f04f 0302 	mov.w	r3, #2
 80083ba:	f04f 0400 	mov.w	r4, #0
 80083be:	e003      	b.n	80083c8 <UART_SetConfig+0xc48>
 80083c0:	f04f 0301 	mov.w	r3, #1
 80083c4:	f04f 0400 	mov.w	r4, #0
 80083c8:	461a      	mov	r2, r3
 80083ca:	4623      	mov	r3, r4
 80083cc:	f7f7 ff8c 	bl	80002e8 <__aeabi_uldivmod>
 80083d0:	4603      	mov	r3, r0
 80083d2:	460c      	mov	r4, r1
 80083d4:	4619      	mov	r1, r3
 80083d6:	4622      	mov	r2, r4
 80083d8:	f04f 0300 	mov.w	r3, #0
 80083dc:	f04f 0400 	mov.w	r4, #0
 80083e0:	0214      	lsls	r4, r2, #8
 80083e2:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80083e6:	020b      	lsls	r3, r1, #8
 80083e8:	687a      	ldr	r2, [r7, #4]
 80083ea:	6852      	ldr	r2, [r2, #4]
 80083ec:	0852      	lsrs	r2, r2, #1
 80083ee:	4611      	mov	r1, r2
 80083f0:	f04f 0200 	mov.w	r2, #0
 80083f4:	eb13 0b01 	adds.w	fp, r3, r1
 80083f8:	eb44 0c02 	adc.w	ip, r4, r2
 80083fc:	4658      	mov	r0, fp
 80083fe:	4661      	mov	r1, ip
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	685b      	ldr	r3, [r3, #4]
 8008404:	f04f 0400 	mov.w	r4, #0
 8008408:	461a      	mov	r2, r3
 800840a:	4623      	mov	r3, r4
 800840c:	f7f7 ff6c 	bl	80002e8 <__aeabi_uldivmod>
 8008410:	4603      	mov	r3, r0
 8008412:	460c      	mov	r4, r1
 8008414:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8008416:	e389      	b.n	8008b2c <UART_SetConfig+0x13ac>
          case UART_CLOCKSOURCE_PLL2:
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008418:	f107 0318 	add.w	r3, r7, #24
 800841c:	4618      	mov	r0, r3
 800841e:	f7fd fc0d 	bl	8005c3c <HAL_RCCEx_GetPLL2ClockFreq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008422:	69fb      	ldr	r3, [r7, #28]
 8008424:	4618      	mov	r0, r3
 8008426:	f04f 0100 	mov.w	r1, #0
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800842e:	2b00      	cmp	r3, #0
 8008430:	d067      	beq.n	8008502 <UART_SetConfig+0xd82>
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008436:	2b01      	cmp	r3, #1
 8008438:	d05e      	beq.n	80084f8 <UART_SetConfig+0xd78>
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800843e:	2b02      	cmp	r3, #2
 8008440:	d055      	beq.n	80084ee <UART_SetConfig+0xd6e>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008446:	2b03      	cmp	r3, #3
 8008448:	d04c      	beq.n	80084e4 <UART_SetConfig+0xd64>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800844e:	2b04      	cmp	r3, #4
 8008450:	d043      	beq.n	80084da <UART_SetConfig+0xd5a>
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008456:	2b05      	cmp	r3, #5
 8008458:	d03a      	beq.n	80084d0 <UART_SetConfig+0xd50>
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800845e:	2b06      	cmp	r3, #6
 8008460:	d031      	beq.n	80084c6 <UART_SetConfig+0xd46>
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008466:	2b07      	cmp	r3, #7
 8008468:	d028      	beq.n	80084bc <UART_SetConfig+0xd3c>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800846e:	2b08      	cmp	r3, #8
 8008470:	d01f      	beq.n	80084b2 <UART_SetConfig+0xd32>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008476:	2b09      	cmp	r3, #9
 8008478:	d016      	beq.n	80084a8 <UART_SetConfig+0xd28>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800847e:	2b0a      	cmp	r3, #10
 8008480:	d00d      	beq.n	800849e <UART_SetConfig+0xd1e>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008486:	2b0b      	cmp	r3, #11
 8008488:	d104      	bne.n	8008494 <UART_SetConfig+0xd14>
 800848a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800848e:	f04f 0400 	mov.w	r4, #0
 8008492:	e03a      	b.n	800850a <UART_SetConfig+0xd8a>
 8008494:	f04f 0301 	mov.w	r3, #1
 8008498:	f04f 0400 	mov.w	r4, #0
 800849c:	e035      	b.n	800850a <UART_SetConfig+0xd8a>
 800849e:	f04f 0380 	mov.w	r3, #128	; 0x80
 80084a2:	f04f 0400 	mov.w	r4, #0
 80084a6:	e030      	b.n	800850a <UART_SetConfig+0xd8a>
 80084a8:	f04f 0340 	mov.w	r3, #64	; 0x40
 80084ac:	f04f 0400 	mov.w	r4, #0
 80084b0:	e02b      	b.n	800850a <UART_SetConfig+0xd8a>
 80084b2:	f04f 0320 	mov.w	r3, #32
 80084b6:	f04f 0400 	mov.w	r4, #0
 80084ba:	e026      	b.n	800850a <UART_SetConfig+0xd8a>
 80084bc:	f04f 0310 	mov.w	r3, #16
 80084c0:	f04f 0400 	mov.w	r4, #0
 80084c4:	e021      	b.n	800850a <UART_SetConfig+0xd8a>
 80084c6:	f04f 030c 	mov.w	r3, #12
 80084ca:	f04f 0400 	mov.w	r4, #0
 80084ce:	e01c      	b.n	800850a <UART_SetConfig+0xd8a>
 80084d0:	f04f 030a 	mov.w	r3, #10
 80084d4:	f04f 0400 	mov.w	r4, #0
 80084d8:	e017      	b.n	800850a <UART_SetConfig+0xd8a>
 80084da:	f04f 0308 	mov.w	r3, #8
 80084de:	f04f 0400 	mov.w	r4, #0
 80084e2:	e012      	b.n	800850a <UART_SetConfig+0xd8a>
 80084e4:	f04f 0306 	mov.w	r3, #6
 80084e8:	f04f 0400 	mov.w	r4, #0
 80084ec:	e00d      	b.n	800850a <UART_SetConfig+0xd8a>
 80084ee:	f04f 0304 	mov.w	r3, #4
 80084f2:	f04f 0400 	mov.w	r4, #0
 80084f6:	e008      	b.n	800850a <UART_SetConfig+0xd8a>
 80084f8:	f04f 0302 	mov.w	r3, #2
 80084fc:	f04f 0400 	mov.w	r4, #0
 8008500:	e003      	b.n	800850a <UART_SetConfig+0xd8a>
 8008502:	f04f 0301 	mov.w	r3, #1
 8008506:	f04f 0400 	mov.w	r4, #0
 800850a:	461a      	mov	r2, r3
 800850c:	4623      	mov	r3, r4
 800850e:	f7f7 feeb 	bl	80002e8 <__aeabi_uldivmod>
 8008512:	4603      	mov	r3, r0
 8008514:	460c      	mov	r4, r1
 8008516:	4619      	mov	r1, r3
 8008518:	4622      	mov	r2, r4
 800851a:	f04f 0300 	mov.w	r3, #0
 800851e:	f04f 0400 	mov.w	r4, #0
 8008522:	0214      	lsls	r4, r2, #8
 8008524:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8008528:	020b      	lsls	r3, r1, #8
 800852a:	687a      	ldr	r2, [r7, #4]
 800852c:	6852      	ldr	r2, [r2, #4]
 800852e:	0852      	lsrs	r2, r2, #1
 8008530:	4611      	mov	r1, r2
 8008532:	f04f 0200 	mov.w	r2, #0
 8008536:	eb13 0b01 	adds.w	fp, r3, r1
 800853a:	eb44 0c02 	adc.w	ip, r4, r2
 800853e:	4658      	mov	r0, fp
 8008540:	4661      	mov	r1, ip
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	685b      	ldr	r3, [r3, #4]
 8008546:	f04f 0400 	mov.w	r4, #0
 800854a:	461a      	mov	r2, r3
 800854c:	4623      	mov	r3, r4
 800854e:	f7f7 fecb 	bl	80002e8 <__aeabi_uldivmod>
 8008552:	4603      	mov	r3, r0
 8008554:	460c      	mov	r4, r1
 8008556:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8008558:	e2e8      	b.n	8008b2c <UART_SetConfig+0x13ac>
          case UART_CLOCKSOURCE_PLL3:
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800855a:	f107 030c 	add.w	r3, r7, #12
 800855e:	4618      	mov	r0, r3
 8008560:	f7fd fcb8 	bl	8005ed4 <HAL_RCCEx_GetPLL3ClockFreq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008564:	693b      	ldr	r3, [r7, #16]
 8008566:	4618      	mov	r0, r3
 8008568:	f04f 0100 	mov.w	r1, #0
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008570:	2b00      	cmp	r3, #0
 8008572:	d067      	beq.n	8008644 <UART_SetConfig+0xec4>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008578:	2b01      	cmp	r3, #1
 800857a:	d05e      	beq.n	800863a <UART_SetConfig+0xeba>
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008580:	2b02      	cmp	r3, #2
 8008582:	d055      	beq.n	8008630 <UART_SetConfig+0xeb0>
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008588:	2b03      	cmp	r3, #3
 800858a:	d04c      	beq.n	8008626 <UART_SetConfig+0xea6>
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008590:	2b04      	cmp	r3, #4
 8008592:	d043      	beq.n	800861c <UART_SetConfig+0xe9c>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008598:	2b05      	cmp	r3, #5
 800859a:	d03a      	beq.n	8008612 <UART_SetConfig+0xe92>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085a0:	2b06      	cmp	r3, #6
 80085a2:	d031      	beq.n	8008608 <UART_SetConfig+0xe88>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085a8:	2b07      	cmp	r3, #7
 80085aa:	d028      	beq.n	80085fe <UART_SetConfig+0xe7e>
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085b0:	2b08      	cmp	r3, #8
 80085b2:	d01f      	beq.n	80085f4 <UART_SetConfig+0xe74>
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085b8:	2b09      	cmp	r3, #9
 80085ba:	d016      	beq.n	80085ea <UART_SetConfig+0xe6a>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085c0:	2b0a      	cmp	r3, #10
 80085c2:	d00d      	beq.n	80085e0 <UART_SetConfig+0xe60>
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085c8:	2b0b      	cmp	r3, #11
 80085ca:	d104      	bne.n	80085d6 <UART_SetConfig+0xe56>
 80085cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80085d0:	f04f 0400 	mov.w	r4, #0
 80085d4:	e03a      	b.n	800864c <UART_SetConfig+0xecc>
 80085d6:	f04f 0301 	mov.w	r3, #1
 80085da:	f04f 0400 	mov.w	r4, #0
 80085de:	e035      	b.n	800864c <UART_SetConfig+0xecc>
 80085e0:	f04f 0380 	mov.w	r3, #128	; 0x80
 80085e4:	f04f 0400 	mov.w	r4, #0
 80085e8:	e030      	b.n	800864c <UART_SetConfig+0xecc>
 80085ea:	f04f 0340 	mov.w	r3, #64	; 0x40
 80085ee:	f04f 0400 	mov.w	r4, #0
 80085f2:	e02b      	b.n	800864c <UART_SetConfig+0xecc>
 80085f4:	f04f 0320 	mov.w	r3, #32
 80085f8:	f04f 0400 	mov.w	r4, #0
 80085fc:	e026      	b.n	800864c <UART_SetConfig+0xecc>
 80085fe:	f04f 0310 	mov.w	r3, #16
 8008602:	f04f 0400 	mov.w	r4, #0
 8008606:	e021      	b.n	800864c <UART_SetConfig+0xecc>
 8008608:	f04f 030c 	mov.w	r3, #12
 800860c:	f04f 0400 	mov.w	r4, #0
 8008610:	e01c      	b.n	800864c <UART_SetConfig+0xecc>
 8008612:	f04f 030a 	mov.w	r3, #10
 8008616:	f04f 0400 	mov.w	r4, #0
 800861a:	e017      	b.n	800864c <UART_SetConfig+0xecc>
 800861c:	f04f 0308 	mov.w	r3, #8
 8008620:	f04f 0400 	mov.w	r4, #0
 8008624:	e012      	b.n	800864c <UART_SetConfig+0xecc>
 8008626:	f04f 0306 	mov.w	r3, #6
 800862a:	f04f 0400 	mov.w	r4, #0
 800862e:	e00d      	b.n	800864c <UART_SetConfig+0xecc>
 8008630:	f04f 0304 	mov.w	r3, #4
 8008634:	f04f 0400 	mov.w	r4, #0
 8008638:	e008      	b.n	800864c <UART_SetConfig+0xecc>
 800863a:	f04f 0302 	mov.w	r3, #2
 800863e:	f04f 0400 	mov.w	r4, #0
 8008642:	e003      	b.n	800864c <UART_SetConfig+0xecc>
 8008644:	f04f 0301 	mov.w	r3, #1
 8008648:	f04f 0400 	mov.w	r4, #0
 800864c:	461a      	mov	r2, r3
 800864e:	4623      	mov	r3, r4
 8008650:	f7f7 fe4a 	bl	80002e8 <__aeabi_uldivmod>
 8008654:	4603      	mov	r3, r0
 8008656:	460c      	mov	r4, r1
 8008658:	4619      	mov	r1, r3
 800865a:	4622      	mov	r2, r4
 800865c:	f04f 0300 	mov.w	r3, #0
 8008660:	f04f 0400 	mov.w	r4, #0
 8008664:	0214      	lsls	r4, r2, #8
 8008666:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800866a:	020b      	lsls	r3, r1, #8
 800866c:	687a      	ldr	r2, [r7, #4]
 800866e:	6852      	ldr	r2, [r2, #4]
 8008670:	0852      	lsrs	r2, r2, #1
 8008672:	4611      	mov	r1, r2
 8008674:	f04f 0200 	mov.w	r2, #0
 8008678:	eb13 0b01 	adds.w	fp, r3, r1
 800867c:	eb44 0c02 	adc.w	ip, r4, r2
 8008680:	4658      	mov	r0, fp
 8008682:	4661      	mov	r1, ip
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	685b      	ldr	r3, [r3, #4]
 8008688:	f04f 0400 	mov.w	r4, #0
 800868c:	461a      	mov	r2, r3
 800868e:	4623      	mov	r3, r4
 8008690:	f7f7 fe2a 	bl	80002e8 <__aeabi_uldivmod>
 8008694:	4603      	mov	r3, r0
 8008696:	460c      	mov	r4, r1
 8008698:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 800869a:	e247      	b.n	8008b2c <UART_SetConfig+0x13ac>
          case UART_CLOCKSOURCE_HSI:
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800869c:	4b96      	ldr	r3, [pc, #600]	; (80088f8 <UART_SetConfig+0x1178>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	f003 0320 	and.w	r3, r3, #32
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	f000 80a3 	beq.w	80087f0 <UART_SetConfig+0x1070>
            {
              usartdiv = (uint32_t)(UART_DIV_LPUART((uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80086aa:	4b93      	ldr	r3, [pc, #588]	; (80088f8 <UART_SetConfig+0x1178>)
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	08db      	lsrs	r3, r3, #3
 80086b0:	f003 0303 	and.w	r3, r3, #3
 80086b4:	4a91      	ldr	r2, [pc, #580]	; (80088fc <UART_SetConfig+0x117c>)
 80086b6:	fa22 f303 	lsr.w	r3, r2, r3
 80086ba:	4618      	mov	r0, r3
 80086bc:	f04f 0100 	mov.w	r1, #0
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d067      	beq.n	8008798 <UART_SetConfig+0x1018>
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086cc:	2b01      	cmp	r3, #1
 80086ce:	d05e      	beq.n	800878e <UART_SetConfig+0x100e>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086d4:	2b02      	cmp	r3, #2
 80086d6:	d055      	beq.n	8008784 <UART_SetConfig+0x1004>
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086dc:	2b03      	cmp	r3, #3
 80086de:	d04c      	beq.n	800877a <UART_SetConfig+0xffa>
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086e4:	2b04      	cmp	r3, #4
 80086e6:	d043      	beq.n	8008770 <UART_SetConfig+0xff0>
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086ec:	2b05      	cmp	r3, #5
 80086ee:	d03a      	beq.n	8008766 <UART_SetConfig+0xfe6>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086f4:	2b06      	cmp	r3, #6
 80086f6:	d031      	beq.n	800875c <UART_SetConfig+0xfdc>
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086fc:	2b07      	cmp	r3, #7
 80086fe:	d028      	beq.n	8008752 <UART_SetConfig+0xfd2>
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008704:	2b08      	cmp	r3, #8
 8008706:	d01f      	beq.n	8008748 <UART_SetConfig+0xfc8>
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800870c:	2b09      	cmp	r3, #9
 800870e:	d016      	beq.n	800873e <UART_SetConfig+0xfbe>
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008714:	2b0a      	cmp	r3, #10
 8008716:	d00d      	beq.n	8008734 <UART_SetConfig+0xfb4>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800871c:	2b0b      	cmp	r3, #11
 800871e:	d104      	bne.n	800872a <UART_SetConfig+0xfaa>
 8008720:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008724:	f04f 0400 	mov.w	r4, #0
 8008728:	e03a      	b.n	80087a0 <UART_SetConfig+0x1020>
 800872a:	f04f 0301 	mov.w	r3, #1
 800872e:	f04f 0400 	mov.w	r4, #0
 8008732:	e035      	b.n	80087a0 <UART_SetConfig+0x1020>
 8008734:	f04f 0380 	mov.w	r3, #128	; 0x80
 8008738:	f04f 0400 	mov.w	r4, #0
 800873c:	e030      	b.n	80087a0 <UART_SetConfig+0x1020>
 800873e:	f04f 0340 	mov.w	r3, #64	; 0x40
 8008742:	f04f 0400 	mov.w	r4, #0
 8008746:	e02b      	b.n	80087a0 <UART_SetConfig+0x1020>
 8008748:	f04f 0320 	mov.w	r3, #32
 800874c:	f04f 0400 	mov.w	r4, #0
 8008750:	e026      	b.n	80087a0 <UART_SetConfig+0x1020>
 8008752:	f04f 0310 	mov.w	r3, #16
 8008756:	f04f 0400 	mov.w	r4, #0
 800875a:	e021      	b.n	80087a0 <UART_SetConfig+0x1020>
 800875c:	f04f 030c 	mov.w	r3, #12
 8008760:	f04f 0400 	mov.w	r4, #0
 8008764:	e01c      	b.n	80087a0 <UART_SetConfig+0x1020>
 8008766:	f04f 030a 	mov.w	r3, #10
 800876a:	f04f 0400 	mov.w	r4, #0
 800876e:	e017      	b.n	80087a0 <UART_SetConfig+0x1020>
 8008770:	f04f 0308 	mov.w	r3, #8
 8008774:	f04f 0400 	mov.w	r4, #0
 8008778:	e012      	b.n	80087a0 <UART_SetConfig+0x1020>
 800877a:	f04f 0306 	mov.w	r3, #6
 800877e:	f04f 0400 	mov.w	r4, #0
 8008782:	e00d      	b.n	80087a0 <UART_SetConfig+0x1020>
 8008784:	f04f 0304 	mov.w	r3, #4
 8008788:	f04f 0400 	mov.w	r4, #0
 800878c:	e008      	b.n	80087a0 <UART_SetConfig+0x1020>
 800878e:	f04f 0302 	mov.w	r3, #2
 8008792:	f04f 0400 	mov.w	r4, #0
 8008796:	e003      	b.n	80087a0 <UART_SetConfig+0x1020>
 8008798:	f04f 0301 	mov.w	r3, #1
 800879c:	f04f 0400 	mov.w	r4, #0
 80087a0:	461a      	mov	r2, r3
 80087a2:	4623      	mov	r3, r4
 80087a4:	f7f7 fda0 	bl	80002e8 <__aeabi_uldivmod>
 80087a8:	4603      	mov	r3, r0
 80087aa:	460c      	mov	r4, r1
 80087ac:	4619      	mov	r1, r3
 80087ae:	4622      	mov	r2, r4
 80087b0:	f04f 0300 	mov.w	r3, #0
 80087b4:	f04f 0400 	mov.w	r4, #0
 80087b8:	0214      	lsls	r4, r2, #8
 80087ba:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80087be:	020b      	lsls	r3, r1, #8
 80087c0:	687a      	ldr	r2, [r7, #4]
 80087c2:	6852      	ldr	r2, [r2, #4]
 80087c4:	0852      	lsrs	r2, r2, #1
 80087c6:	4611      	mov	r1, r2
 80087c8:	f04f 0200 	mov.w	r2, #0
 80087cc:	eb13 0b01 	adds.w	fp, r3, r1
 80087d0:	eb44 0c02 	adc.w	ip, r4, r2
 80087d4:	4658      	mov	r0, fp
 80087d6:	4661      	mov	r1, ip
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	685b      	ldr	r3, [r3, #4]
 80087dc:	f04f 0400 	mov.w	r4, #0
 80087e0:	461a      	mov	r2, r3
 80087e2:	4623      	mov	r3, r4
 80087e4:	f7f7 fd80 	bl	80002e8 <__aeabi_uldivmod>
 80087e8:	4603      	mov	r3, r0
 80087ea:	460c      	mov	r4, r1
 80087ec:	637b      	str	r3, [r7, #52]	; 0x34
            }
            else
            {
              usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
            }
            break;
 80087ee:	e19d      	b.n	8008b2c <UART_SetConfig+0x13ac>
              usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d05b      	beq.n	80088b0 <UART_SetConfig+0x1130>
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087fc:	2b01      	cmp	r3, #1
 80087fe:	d053      	beq.n	80088a8 <UART_SetConfig+0x1128>
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008804:	2b02      	cmp	r3, #2
 8008806:	d04b      	beq.n	80088a0 <UART_SetConfig+0x1120>
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800880c:	2b03      	cmp	r3, #3
 800880e:	d043      	beq.n	8008898 <UART_SetConfig+0x1118>
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008814:	2b04      	cmp	r3, #4
 8008816:	d03b      	beq.n	8008890 <UART_SetConfig+0x1110>
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800881c:	2b05      	cmp	r3, #5
 800881e:	d033      	beq.n	8008888 <UART_SetConfig+0x1108>
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008824:	2b06      	cmp	r3, #6
 8008826:	d02b      	beq.n	8008880 <UART_SetConfig+0x1100>
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800882c:	2b07      	cmp	r3, #7
 800882e:	d023      	beq.n	8008878 <UART_SetConfig+0x10f8>
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008834:	2b08      	cmp	r3, #8
 8008836:	d01b      	beq.n	8008870 <UART_SetConfig+0x10f0>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800883c:	2b09      	cmp	r3, #9
 800883e:	d013      	beq.n	8008868 <UART_SetConfig+0x10e8>
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008844:	2b0a      	cmp	r3, #10
 8008846:	d00b      	beq.n	8008860 <UART_SetConfig+0x10e0>
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800884c:	2b0b      	cmp	r3, #11
 800884e:	d103      	bne.n	8008858 <UART_SetConfig+0x10d8>
 8008850:	4b2a      	ldr	r3, [pc, #168]	; (80088fc <UART_SetConfig+0x117c>)
 8008852:	f04f 0400 	mov.w	r4, #0
 8008856:	e02e      	b.n	80088b6 <UART_SetConfig+0x1136>
 8008858:	4b29      	ldr	r3, [pc, #164]	; (8008900 <UART_SetConfig+0x1180>)
 800885a:	f04f 0403 	mov.w	r4, #3
 800885e:	e02a      	b.n	80088b6 <UART_SetConfig+0x1136>
 8008860:	4b28      	ldr	r3, [pc, #160]	; (8008904 <UART_SetConfig+0x1184>)
 8008862:	f04f 0400 	mov.w	r4, #0
 8008866:	e026      	b.n	80088b6 <UART_SetConfig+0x1136>
 8008868:	4b27      	ldr	r3, [pc, #156]	; (8008908 <UART_SetConfig+0x1188>)
 800886a:	f04f 0400 	mov.w	r4, #0
 800886e:	e022      	b.n	80088b6 <UART_SetConfig+0x1136>
 8008870:	4b26      	ldr	r3, [pc, #152]	; (800890c <UART_SetConfig+0x118c>)
 8008872:	f04f 0400 	mov.w	r4, #0
 8008876:	e01e      	b.n	80088b6 <UART_SetConfig+0x1136>
 8008878:	4b25      	ldr	r3, [pc, #148]	; (8008910 <UART_SetConfig+0x1190>)
 800887a:	f04f 0400 	mov.w	r4, #0
 800887e:	e01a      	b.n	80088b6 <UART_SetConfig+0x1136>
 8008880:	a419      	add	r4, pc, #100	; (adr r4, 80088e8 <UART_SetConfig+0x1168>)
 8008882:	e9d4 3400 	ldrd	r3, r4, [r4]
 8008886:	e016      	b.n	80088b6 <UART_SetConfig+0x1136>
 8008888:	4b22      	ldr	r3, [pc, #136]	; (8008914 <UART_SetConfig+0x1194>)
 800888a:	f04f 0400 	mov.w	r4, #0
 800888e:	e012      	b.n	80088b6 <UART_SetConfig+0x1136>
 8008890:	4b21      	ldr	r3, [pc, #132]	; (8008918 <UART_SetConfig+0x1198>)
 8008892:	f04f 0400 	mov.w	r4, #0
 8008896:	e00e      	b.n	80088b6 <UART_SetConfig+0x1136>
 8008898:	a415      	add	r4, pc, #84	; (adr r4, 80088f0 <UART_SetConfig+0x1170>)
 800889a:	e9d4 3400 	ldrd	r3, r4, [r4]
 800889e:	e00a      	b.n	80088b6 <UART_SetConfig+0x1136>
 80088a0:	4b1e      	ldr	r3, [pc, #120]	; (800891c <UART_SetConfig+0x119c>)
 80088a2:	f04f 0400 	mov.w	r4, #0
 80088a6:	e006      	b.n	80088b6 <UART_SetConfig+0x1136>
 80088a8:	4b1d      	ldr	r3, [pc, #116]	; (8008920 <UART_SetConfig+0x11a0>)
 80088aa:	f04f 0401 	mov.w	r4, #1
 80088ae:	e002      	b.n	80088b6 <UART_SetConfig+0x1136>
 80088b0:	4b13      	ldr	r3, [pc, #76]	; (8008900 <UART_SetConfig+0x1180>)
 80088b2:	f04f 0403 	mov.w	r4, #3
 80088b6:	687a      	ldr	r2, [r7, #4]
 80088b8:	6852      	ldr	r2, [r2, #4]
 80088ba:	0852      	lsrs	r2, r2, #1
 80088bc:	4611      	mov	r1, r2
 80088be:	f04f 0200 	mov.w	r2, #0
 80088c2:	eb13 0b01 	adds.w	fp, r3, r1
 80088c6:	eb44 0c02 	adc.w	ip, r4, r2
 80088ca:	4658      	mov	r0, fp
 80088cc:	4661      	mov	r1, ip
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	685b      	ldr	r3, [r3, #4]
 80088d2:	f04f 0400 	mov.w	r4, #0
 80088d6:	461a      	mov	r2, r3
 80088d8:	4623      	mov	r3, r4
 80088da:	f7f7 fd05 	bl	80002e8 <__aeabi_uldivmod>
 80088de:	4603      	mov	r3, r0
 80088e0:	460c      	mov	r4, r1
 80088e2:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 80088e4:	e122      	b.n	8008b2c <UART_SetConfig+0x13ac>
 80088e6:	bf00      	nop
 80088e8:	51615500 	.word	0x51615500
 80088ec:	00000000 	.word	0x00000000
 80088f0:	a2c2aa00 	.word	0xa2c2aa00
 80088f4:	00000000 	.word	0x00000000
 80088f8:	58024400 	.word	0x58024400
 80088fc:	03d09000 	.word	0x03d09000
 8008900:	d0900000 	.word	0xd0900000
 8008904:	07a12000 	.word	0x07a12000
 8008908:	0f424000 	.word	0x0f424000
 800890c:	1e848000 	.word	0x1e848000
 8008910:	3d090000 	.word	0x3d090000
 8008914:	61a80000 	.word	0x61a80000
 8008918:	7a120000 	.word	0x7a120000
 800891c:	f4240000 	.word	0xf4240000
 8008920:	e8480000 	.word	0xe8480000
          case UART_CLOCKSOURCE_CSI:
            usartdiv = (uint32_t)(UART_DIV_LPUART(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008928:	2b00      	cmp	r3, #0
 800892a:	d05b      	beq.n	80089e4 <UART_SetConfig+0x1264>
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008930:	2b01      	cmp	r3, #1
 8008932:	d053      	beq.n	80089dc <UART_SetConfig+0x125c>
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008938:	2b02      	cmp	r3, #2
 800893a:	d04b      	beq.n	80089d4 <UART_SetConfig+0x1254>
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008940:	2b03      	cmp	r3, #3
 8008942:	d043      	beq.n	80089cc <UART_SetConfig+0x124c>
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008948:	2b04      	cmp	r3, #4
 800894a:	d03b      	beq.n	80089c4 <UART_SetConfig+0x1244>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008950:	2b05      	cmp	r3, #5
 8008952:	d033      	beq.n	80089bc <UART_SetConfig+0x123c>
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008958:	2b06      	cmp	r3, #6
 800895a:	d02b      	beq.n	80089b4 <UART_SetConfig+0x1234>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008960:	2b07      	cmp	r3, #7
 8008962:	d023      	beq.n	80089ac <UART_SetConfig+0x122c>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008968:	2b08      	cmp	r3, #8
 800896a:	d01b      	beq.n	80089a4 <UART_SetConfig+0x1224>
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008970:	2b09      	cmp	r3, #9
 8008972:	d013      	beq.n	800899c <UART_SetConfig+0x121c>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008978:	2b0a      	cmp	r3, #10
 800897a:	d00b      	beq.n	8008994 <UART_SetConfig+0x1214>
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008980:	2b0b      	cmp	r3, #11
 8008982:	d103      	bne.n	800898c <UART_SetConfig+0x120c>
 8008984:	4bc0      	ldr	r3, [pc, #768]	; (8008c88 <UART_SetConfig+0x1508>)
 8008986:	f04f 0400 	mov.w	r4, #0
 800898a:	e02e      	b.n	80089ea <UART_SetConfig+0x126a>
 800898c:	4bbf      	ldr	r3, [pc, #764]	; (8008c8c <UART_SetConfig+0x150c>)
 800898e:	f04f 0400 	mov.w	r4, #0
 8008992:	e02a      	b.n	80089ea <UART_SetConfig+0x126a>
 8008994:	4bbe      	ldr	r3, [pc, #760]	; (8008c90 <UART_SetConfig+0x1510>)
 8008996:	f04f 0400 	mov.w	r4, #0
 800899a:	e026      	b.n	80089ea <UART_SetConfig+0x126a>
 800899c:	4bbd      	ldr	r3, [pc, #756]	; (8008c94 <UART_SetConfig+0x1514>)
 800899e:	f04f 0400 	mov.w	r4, #0
 80089a2:	e022      	b.n	80089ea <UART_SetConfig+0x126a>
 80089a4:	4bbc      	ldr	r3, [pc, #752]	; (8008c98 <UART_SetConfig+0x1518>)
 80089a6:	f04f 0400 	mov.w	r4, #0
 80089aa:	e01e      	b.n	80089ea <UART_SetConfig+0x126a>
 80089ac:	4bbb      	ldr	r3, [pc, #748]	; (8008c9c <UART_SetConfig+0x151c>)
 80089ae:	f04f 0400 	mov.w	r4, #0
 80089b2:	e01a      	b.n	80089ea <UART_SetConfig+0x126a>
 80089b4:	a4b0      	add	r4, pc, #704	; (adr r4, 8008c78 <UART_SetConfig+0x14f8>)
 80089b6:	e9d4 3400 	ldrd	r3, r4, [r4]
 80089ba:	e016      	b.n	80089ea <UART_SetConfig+0x126a>
 80089bc:	4bb8      	ldr	r3, [pc, #736]	; (8008ca0 <UART_SetConfig+0x1520>)
 80089be:	f04f 0400 	mov.w	r4, #0
 80089c2:	e012      	b.n	80089ea <UART_SetConfig+0x126a>
 80089c4:	4bb7      	ldr	r3, [pc, #732]	; (8008ca4 <UART_SetConfig+0x1524>)
 80089c6:	f04f 0400 	mov.w	r4, #0
 80089ca:	e00e      	b.n	80089ea <UART_SetConfig+0x126a>
 80089cc:	a4ac      	add	r4, pc, #688	; (adr r4, 8008c80 <UART_SetConfig+0x1500>)
 80089ce:	e9d4 3400 	ldrd	r3, r4, [r4]
 80089d2:	e00a      	b.n	80089ea <UART_SetConfig+0x126a>
 80089d4:	4bb4      	ldr	r3, [pc, #720]	; (8008ca8 <UART_SetConfig+0x1528>)
 80089d6:	f04f 0400 	mov.w	r4, #0
 80089da:	e006      	b.n	80089ea <UART_SetConfig+0x126a>
 80089dc:	4bb3      	ldr	r3, [pc, #716]	; (8008cac <UART_SetConfig+0x152c>)
 80089de:	f04f 0400 	mov.w	r4, #0
 80089e2:	e002      	b.n	80089ea <UART_SetConfig+0x126a>
 80089e4:	4ba9      	ldr	r3, [pc, #676]	; (8008c8c <UART_SetConfig+0x150c>)
 80089e6:	f04f 0400 	mov.w	r4, #0
 80089ea:	687a      	ldr	r2, [r7, #4]
 80089ec:	6852      	ldr	r2, [r2, #4]
 80089ee:	0852      	lsrs	r2, r2, #1
 80089f0:	4611      	mov	r1, r2
 80089f2:	f04f 0200 	mov.w	r2, #0
 80089f6:	eb13 0b01 	adds.w	fp, r3, r1
 80089fa:	eb44 0c02 	adc.w	ip, r4, r2
 80089fe:	4658      	mov	r0, fp
 8008a00:	4661      	mov	r1, ip
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	685b      	ldr	r3, [r3, #4]
 8008a06:	f04f 0400 	mov.w	r4, #0
 8008a0a:	461a      	mov	r2, r3
 8008a0c:	4623      	mov	r3, r4
 8008a0e:	f7f7 fc6b 	bl	80002e8 <__aeabi_uldivmod>
 8008a12:	4603      	mov	r3, r0
 8008a14:	460c      	mov	r4, r1
 8008a16:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8008a18:	e088      	b.n	8008b2c <UART_SetConfig+0x13ac>
          case UART_CLOCKSOURCE_LSE:
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d064      	beq.n	8008aec <UART_SetConfig+0x136c>
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a26:	2b01      	cmp	r3, #1
 8008a28:	d05b      	beq.n	8008ae2 <UART_SetConfig+0x1362>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a2e:	2b02      	cmp	r3, #2
 8008a30:	d052      	beq.n	8008ad8 <UART_SetConfig+0x1358>
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a36:	2b03      	cmp	r3, #3
 8008a38:	d04a      	beq.n	8008ad0 <UART_SetConfig+0x1350>
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a3e:	2b04      	cmp	r3, #4
 8008a40:	d041      	beq.n	8008ac6 <UART_SetConfig+0x1346>
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a46:	2b05      	cmp	r3, #5
 8008a48:	d039      	beq.n	8008abe <UART_SetConfig+0x133e>
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a4e:	2b06      	cmp	r3, #6
 8008a50:	d031      	beq.n	8008ab6 <UART_SetConfig+0x1336>
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a56:	2b07      	cmp	r3, #7
 8008a58:	d028      	beq.n	8008aac <UART_SetConfig+0x132c>
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a5e:	2b08      	cmp	r3, #8
 8008a60:	d01f      	beq.n	8008aa2 <UART_SetConfig+0x1322>
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a66:	2b09      	cmp	r3, #9
 8008a68:	d016      	beq.n	8008a98 <UART_SetConfig+0x1318>
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a6e:	2b0a      	cmp	r3, #10
 8008a70:	d00d      	beq.n	8008a8e <UART_SetConfig+0x130e>
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a76:	2b0b      	cmp	r3, #11
 8008a78:	d104      	bne.n	8008a84 <UART_SetConfig+0x1304>
 8008a7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008a7e:	f04f 0400 	mov.w	r4, #0
 8008a82:	e037      	b.n	8008af4 <UART_SetConfig+0x1374>
 8008a84:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8008a88:	f04f 0400 	mov.w	r4, #0
 8008a8c:	e032      	b.n	8008af4 <UART_SetConfig+0x1374>
 8008a8e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008a92:	f04f 0400 	mov.w	r4, #0
 8008a96:	e02d      	b.n	8008af4 <UART_SetConfig+0x1374>
 8008a98:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008a9c:	f04f 0400 	mov.w	r4, #0
 8008aa0:	e028      	b.n	8008af4 <UART_SetConfig+0x1374>
 8008aa2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008aa6:	f04f 0400 	mov.w	r4, #0
 8008aaa:	e023      	b.n	8008af4 <UART_SetConfig+0x1374>
 8008aac:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008ab0:	f04f 0400 	mov.w	r4, #0
 8008ab4:	e01e      	b.n	8008af4 <UART_SetConfig+0x1374>
 8008ab6:	4b7e      	ldr	r3, [pc, #504]	; (8008cb0 <UART_SetConfig+0x1530>)
 8008ab8:	f04f 0400 	mov.w	r4, #0
 8008abc:	e01a      	b.n	8008af4 <UART_SetConfig+0x1374>
 8008abe:	4b7d      	ldr	r3, [pc, #500]	; (8008cb4 <UART_SetConfig+0x1534>)
 8008ac0:	f04f 0400 	mov.w	r4, #0
 8008ac4:	e016      	b.n	8008af4 <UART_SetConfig+0x1374>
 8008ac6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008aca:	f04f 0400 	mov.w	r4, #0
 8008ace:	e011      	b.n	8008af4 <UART_SetConfig+0x1374>
 8008ad0:	4b79      	ldr	r3, [pc, #484]	; (8008cb8 <UART_SetConfig+0x1538>)
 8008ad2:	f04f 0400 	mov.w	r4, #0
 8008ad6:	e00d      	b.n	8008af4 <UART_SetConfig+0x1374>
 8008ad8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008adc:	f04f 0400 	mov.w	r4, #0
 8008ae0:	e008      	b.n	8008af4 <UART_SetConfig+0x1374>
 8008ae2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008ae6:	f04f 0400 	mov.w	r4, #0
 8008aea:	e003      	b.n	8008af4 <UART_SetConfig+0x1374>
 8008aec:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8008af0:	f04f 0400 	mov.w	r4, #0
 8008af4:	687a      	ldr	r2, [r7, #4]
 8008af6:	6852      	ldr	r2, [r2, #4]
 8008af8:	0852      	lsrs	r2, r2, #1
 8008afa:	4611      	mov	r1, r2
 8008afc:	f04f 0200 	mov.w	r2, #0
 8008b00:	eb13 0b01 	adds.w	fp, r3, r1
 8008b04:	eb44 0c02 	adc.w	ip, r4, r2
 8008b08:	4658      	mov	r0, fp
 8008b0a:	4661      	mov	r1, ip
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	685b      	ldr	r3, [r3, #4]
 8008b10:	f04f 0400 	mov.w	r4, #0
 8008b14:	461a      	mov	r2, r3
 8008b16:	4623      	mov	r3, r4
 8008b18:	f7f7 fbe6 	bl	80002e8 <__aeabi_uldivmod>
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	460c      	mov	r4, r1
 8008b20:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8008b22:	e003      	b.n	8008b2c <UART_SetConfig+0x13ac>
          default:
            ret = HAL_ERROR;
 8008b24:	2301      	movs	r3, #1
 8008b26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            break;
 8008b2a:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008b2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b2e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008b32:	d309      	bcc.n	8008b48 <UART_SetConfig+0x13c8>
 8008b34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b36:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008b3a:	d205      	bcs.n	8008b48 <UART_SetConfig+0x13c8>
        {
          huart->Instance->BRR = usartdiv;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008b42:	60da      	str	r2, [r3, #12]
 8008b44:	f000 bf85 	b.w	8009a52 <UART_SetConfig+0x22d2>
        }
        else
        {
          ret = HAL_ERROR;
 8008b48:	2301      	movs	r3, #1
 8008b4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008b4e:	f000 bf80 	b.w	8009a52 <UART_SetConfig+0x22d2>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	69db      	ldr	r3, [r3, #28]
 8008b56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b5a:	f040 83da 	bne.w	8009312 <UART_SetConfig+0x1b92>
  {
    switch (clocksource)
 8008b5e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8008b62:	2b40      	cmp	r3, #64	; 0x40
 8008b64:	f200 83b3 	bhi.w	80092ce <UART_SetConfig+0x1b4e>
 8008b68:	a201      	add	r2, pc, #4	; (adr r2, 8008b70 <UART_SetConfig+0x13f0>)
 8008b6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b6e:	bf00      	nop
 8008b70:	08008cbd 	.word	0x08008cbd
 8008b74:	08008d75 	.word	0x08008d75
 8008b78:	080092cf 	.word	0x080092cf
 8008b7c:	080092cf 	.word	0x080092cf
 8008b80:	08008e2d 	.word	0x08008e2d
 8008b84:	080092cf 	.word	0x080092cf
 8008b88:	080092cf 	.word	0x080092cf
 8008b8c:	080092cf 	.word	0x080092cf
 8008b90:	08008ee9 	.word	0x08008ee9
 8008b94:	080092cf 	.word	0x080092cf
 8008b98:	080092cf 	.word	0x080092cf
 8008b9c:	080092cf 	.word	0x080092cf
 8008ba0:	080092cf 	.word	0x080092cf
 8008ba4:	080092cf 	.word	0x080092cf
 8008ba8:	080092cf 	.word	0x080092cf
 8008bac:	080092cf 	.word	0x080092cf
 8008bb0:	08008fa5 	.word	0x08008fa5
 8008bb4:	080092cf 	.word	0x080092cf
 8008bb8:	080092cf 	.word	0x080092cf
 8008bbc:	080092cf 	.word	0x080092cf
 8008bc0:	080092cf 	.word	0x080092cf
 8008bc4:	080092cf 	.word	0x080092cf
 8008bc8:	080092cf 	.word	0x080092cf
 8008bcc:	080092cf 	.word	0x080092cf
 8008bd0:	080092cf 	.word	0x080092cf
 8008bd4:	080092cf 	.word	0x080092cf
 8008bd8:	080092cf 	.word	0x080092cf
 8008bdc:	080092cf 	.word	0x080092cf
 8008be0:	080092cf 	.word	0x080092cf
 8008be4:	080092cf 	.word	0x080092cf
 8008be8:	080092cf 	.word	0x080092cf
 8008bec:	080092cf 	.word	0x080092cf
 8008bf0:	08009117 	.word	0x08009117
 8008bf4:	080092cf 	.word	0x080092cf
 8008bf8:	080092cf 	.word	0x080092cf
 8008bfc:	080092cf 	.word	0x080092cf
 8008c00:	080092cf 	.word	0x080092cf
 8008c04:	080092cf 	.word	0x080092cf
 8008c08:	080092cf 	.word	0x080092cf
 8008c0c:	080092cf 	.word	0x080092cf
 8008c10:	080092cf 	.word	0x080092cf
 8008c14:	080092cf 	.word	0x080092cf
 8008c18:	080092cf 	.word	0x080092cf
 8008c1c:	080092cf 	.word	0x080092cf
 8008c20:	080092cf 	.word	0x080092cf
 8008c24:	080092cf 	.word	0x080092cf
 8008c28:	080092cf 	.word	0x080092cf
 8008c2c:	080092cf 	.word	0x080092cf
 8008c30:	080092cf 	.word	0x080092cf
 8008c34:	080092cf 	.word	0x080092cf
 8008c38:	080092cf 	.word	0x080092cf
 8008c3c:	080092cf 	.word	0x080092cf
 8008c40:	080092cf 	.word	0x080092cf
 8008c44:	080092cf 	.word	0x080092cf
 8008c48:	080092cf 	.word	0x080092cf
 8008c4c:	080092cf 	.word	0x080092cf
 8008c50:	080092cf 	.word	0x080092cf
 8008c54:	080092cf 	.word	0x080092cf
 8008c58:	080092cf 	.word	0x080092cf
 8008c5c:	080092cf 	.word	0x080092cf
 8008c60:	080092cf 	.word	0x080092cf
 8008c64:	080092cf 	.word	0x080092cf
 8008c68:	080092cf 	.word	0x080092cf
 8008c6c:	080092cf 	.word	0x080092cf
 8008c70:	0800920d 	.word	0x0800920d
 8008c74:	f3af 8000 	nop.w
 8008c78:	05161500 	.word	0x05161500
 8008c7c:	00000000 	.word	0x00000000
 8008c80:	0a2c2a00 	.word	0x0a2c2a00
 8008c84:	00000000 	.word	0x00000000
 8008c88:	003d0900 	.word	0x003d0900
 8008c8c:	3d090000 	.word	0x3d090000
 8008c90:	007a1200 	.word	0x007a1200
 8008c94:	00f42400 	.word	0x00f42400
 8008c98:	01e84800 	.word	0x01e84800
 8008c9c:	03d09000 	.word	0x03d09000
 8008ca0:	061a8000 	.word	0x061a8000
 8008ca4:	07a12000 	.word	0x07a12000
 8008ca8:	0f424000 	.word	0x0f424000
 8008cac:	1e848000 	.word	0x1e848000
 8008cb0:	000aaa00 	.word	0x000aaa00
 8008cb4:	000ccc00 	.word	0x000ccc00
 8008cb8:	00155500 	.word	0x00155500
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008cbc:	f7fc f89e 	bl	8004dfc <HAL_RCC_GetPCLK1Freq>
 8008cc0:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d044      	beq.n	8008d54 <UART_SetConfig+0x15d4>
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cce:	2b01      	cmp	r3, #1
 8008cd0:	d03e      	beq.n	8008d50 <UART_SetConfig+0x15d0>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cd6:	2b02      	cmp	r3, #2
 8008cd8:	d038      	beq.n	8008d4c <UART_SetConfig+0x15cc>
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cde:	2b03      	cmp	r3, #3
 8008ce0:	d032      	beq.n	8008d48 <UART_SetConfig+0x15c8>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ce6:	2b04      	cmp	r3, #4
 8008ce8:	d02c      	beq.n	8008d44 <UART_SetConfig+0x15c4>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cee:	2b05      	cmp	r3, #5
 8008cf0:	d026      	beq.n	8008d40 <UART_SetConfig+0x15c0>
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cf6:	2b06      	cmp	r3, #6
 8008cf8:	d020      	beq.n	8008d3c <UART_SetConfig+0x15bc>
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cfe:	2b07      	cmp	r3, #7
 8008d00:	d01a      	beq.n	8008d38 <UART_SetConfig+0x15b8>
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d06:	2b08      	cmp	r3, #8
 8008d08:	d014      	beq.n	8008d34 <UART_SetConfig+0x15b4>
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d0e:	2b09      	cmp	r3, #9
 8008d10:	d00e      	beq.n	8008d30 <UART_SetConfig+0x15b0>
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d16:	2b0a      	cmp	r3, #10
 8008d18:	d008      	beq.n	8008d2c <UART_SetConfig+0x15ac>
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d1e:	2b0b      	cmp	r3, #11
 8008d20:	d102      	bne.n	8008d28 <UART_SetConfig+0x15a8>
 8008d22:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008d26:	e016      	b.n	8008d56 <UART_SetConfig+0x15d6>
 8008d28:	2301      	movs	r3, #1
 8008d2a:	e014      	b.n	8008d56 <UART_SetConfig+0x15d6>
 8008d2c:	2380      	movs	r3, #128	; 0x80
 8008d2e:	e012      	b.n	8008d56 <UART_SetConfig+0x15d6>
 8008d30:	2340      	movs	r3, #64	; 0x40
 8008d32:	e010      	b.n	8008d56 <UART_SetConfig+0x15d6>
 8008d34:	2320      	movs	r3, #32
 8008d36:	e00e      	b.n	8008d56 <UART_SetConfig+0x15d6>
 8008d38:	2310      	movs	r3, #16
 8008d3a:	e00c      	b.n	8008d56 <UART_SetConfig+0x15d6>
 8008d3c:	230c      	movs	r3, #12
 8008d3e:	e00a      	b.n	8008d56 <UART_SetConfig+0x15d6>
 8008d40:	230a      	movs	r3, #10
 8008d42:	e008      	b.n	8008d56 <UART_SetConfig+0x15d6>
 8008d44:	2308      	movs	r3, #8
 8008d46:	e006      	b.n	8008d56 <UART_SetConfig+0x15d6>
 8008d48:	2306      	movs	r3, #6
 8008d4a:	e004      	b.n	8008d56 <UART_SetConfig+0x15d6>
 8008d4c:	2304      	movs	r3, #4
 8008d4e:	e002      	b.n	8008d56 <UART_SetConfig+0x15d6>
 8008d50:	2302      	movs	r3, #2
 8008d52:	e000      	b.n	8008d56 <UART_SetConfig+0x15d6>
 8008d54:	2301      	movs	r3, #1
 8008d56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008d58:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d5c:	005a      	lsls	r2, r3, #1
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	685b      	ldr	r3, [r3, #4]
 8008d62:	085b      	lsrs	r3, r3, #1
 8008d64:	441a      	add	r2, r3
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	685b      	ldr	r3, [r3, #4]
 8008d6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d6e:	b29b      	uxth	r3, r3
 8008d70:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008d72:	e2b0      	b.n	80092d6 <UART_SetConfig+0x1b56>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008d74:	f7fc f858 	bl	8004e28 <HAL_RCC_GetPCLK2Freq>
 8008d78:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d044      	beq.n	8008e0c <UART_SetConfig+0x168c>
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d86:	2b01      	cmp	r3, #1
 8008d88:	d03e      	beq.n	8008e08 <UART_SetConfig+0x1688>
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d8e:	2b02      	cmp	r3, #2
 8008d90:	d038      	beq.n	8008e04 <UART_SetConfig+0x1684>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d96:	2b03      	cmp	r3, #3
 8008d98:	d032      	beq.n	8008e00 <UART_SetConfig+0x1680>
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d9e:	2b04      	cmp	r3, #4
 8008da0:	d02c      	beq.n	8008dfc <UART_SetConfig+0x167c>
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008da6:	2b05      	cmp	r3, #5
 8008da8:	d026      	beq.n	8008df8 <UART_SetConfig+0x1678>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dae:	2b06      	cmp	r3, #6
 8008db0:	d020      	beq.n	8008df4 <UART_SetConfig+0x1674>
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008db6:	2b07      	cmp	r3, #7
 8008db8:	d01a      	beq.n	8008df0 <UART_SetConfig+0x1670>
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dbe:	2b08      	cmp	r3, #8
 8008dc0:	d014      	beq.n	8008dec <UART_SetConfig+0x166c>
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dc6:	2b09      	cmp	r3, #9
 8008dc8:	d00e      	beq.n	8008de8 <UART_SetConfig+0x1668>
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dce:	2b0a      	cmp	r3, #10
 8008dd0:	d008      	beq.n	8008de4 <UART_SetConfig+0x1664>
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dd6:	2b0b      	cmp	r3, #11
 8008dd8:	d102      	bne.n	8008de0 <UART_SetConfig+0x1660>
 8008dda:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008dde:	e016      	b.n	8008e0e <UART_SetConfig+0x168e>
 8008de0:	2301      	movs	r3, #1
 8008de2:	e014      	b.n	8008e0e <UART_SetConfig+0x168e>
 8008de4:	2380      	movs	r3, #128	; 0x80
 8008de6:	e012      	b.n	8008e0e <UART_SetConfig+0x168e>
 8008de8:	2340      	movs	r3, #64	; 0x40
 8008dea:	e010      	b.n	8008e0e <UART_SetConfig+0x168e>
 8008dec:	2320      	movs	r3, #32
 8008dee:	e00e      	b.n	8008e0e <UART_SetConfig+0x168e>
 8008df0:	2310      	movs	r3, #16
 8008df2:	e00c      	b.n	8008e0e <UART_SetConfig+0x168e>
 8008df4:	230c      	movs	r3, #12
 8008df6:	e00a      	b.n	8008e0e <UART_SetConfig+0x168e>
 8008df8:	230a      	movs	r3, #10
 8008dfa:	e008      	b.n	8008e0e <UART_SetConfig+0x168e>
 8008dfc:	2308      	movs	r3, #8
 8008dfe:	e006      	b.n	8008e0e <UART_SetConfig+0x168e>
 8008e00:	2306      	movs	r3, #6
 8008e02:	e004      	b.n	8008e0e <UART_SetConfig+0x168e>
 8008e04:	2304      	movs	r3, #4
 8008e06:	e002      	b.n	8008e0e <UART_SetConfig+0x168e>
 8008e08:	2302      	movs	r3, #2
 8008e0a:	e000      	b.n	8008e0e <UART_SetConfig+0x168e>
 8008e0c:	2301      	movs	r3, #1
 8008e0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008e10:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e14:	005a      	lsls	r2, r3, #1
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	685b      	ldr	r3, [r3, #4]
 8008e1a:	085b      	lsrs	r3, r3, #1
 8008e1c:	441a      	add	r2, r3
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	685b      	ldr	r3, [r3, #4]
 8008e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e26:	b29b      	uxth	r3, r3
 8008e28:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008e2a:	e254      	b.n	80092d6 <UART_SetConfig+0x1b56>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e2c:	f107 0318 	add.w	r3, r7, #24
 8008e30:	4618      	mov	r0, r3
 8008e32:	f7fc ff03 	bl	8005c3c <HAL_RCCEx_GetPLL2ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008e36:	69fa      	ldr	r2, [r7, #28]
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d044      	beq.n	8008eca <UART_SetConfig+0x174a>
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e44:	2b01      	cmp	r3, #1
 8008e46:	d03e      	beq.n	8008ec6 <UART_SetConfig+0x1746>
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e4c:	2b02      	cmp	r3, #2
 8008e4e:	d038      	beq.n	8008ec2 <UART_SetConfig+0x1742>
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e54:	2b03      	cmp	r3, #3
 8008e56:	d032      	beq.n	8008ebe <UART_SetConfig+0x173e>
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e5c:	2b04      	cmp	r3, #4
 8008e5e:	d02c      	beq.n	8008eba <UART_SetConfig+0x173a>
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e64:	2b05      	cmp	r3, #5
 8008e66:	d026      	beq.n	8008eb6 <UART_SetConfig+0x1736>
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e6c:	2b06      	cmp	r3, #6
 8008e6e:	d020      	beq.n	8008eb2 <UART_SetConfig+0x1732>
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e74:	2b07      	cmp	r3, #7
 8008e76:	d01a      	beq.n	8008eae <UART_SetConfig+0x172e>
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e7c:	2b08      	cmp	r3, #8
 8008e7e:	d014      	beq.n	8008eaa <UART_SetConfig+0x172a>
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e84:	2b09      	cmp	r3, #9
 8008e86:	d00e      	beq.n	8008ea6 <UART_SetConfig+0x1726>
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e8c:	2b0a      	cmp	r3, #10
 8008e8e:	d008      	beq.n	8008ea2 <UART_SetConfig+0x1722>
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e94:	2b0b      	cmp	r3, #11
 8008e96:	d102      	bne.n	8008e9e <UART_SetConfig+0x171e>
 8008e98:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008e9c:	e016      	b.n	8008ecc <UART_SetConfig+0x174c>
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	e014      	b.n	8008ecc <UART_SetConfig+0x174c>
 8008ea2:	2380      	movs	r3, #128	; 0x80
 8008ea4:	e012      	b.n	8008ecc <UART_SetConfig+0x174c>
 8008ea6:	2340      	movs	r3, #64	; 0x40
 8008ea8:	e010      	b.n	8008ecc <UART_SetConfig+0x174c>
 8008eaa:	2320      	movs	r3, #32
 8008eac:	e00e      	b.n	8008ecc <UART_SetConfig+0x174c>
 8008eae:	2310      	movs	r3, #16
 8008eb0:	e00c      	b.n	8008ecc <UART_SetConfig+0x174c>
 8008eb2:	230c      	movs	r3, #12
 8008eb4:	e00a      	b.n	8008ecc <UART_SetConfig+0x174c>
 8008eb6:	230a      	movs	r3, #10
 8008eb8:	e008      	b.n	8008ecc <UART_SetConfig+0x174c>
 8008eba:	2308      	movs	r3, #8
 8008ebc:	e006      	b.n	8008ecc <UART_SetConfig+0x174c>
 8008ebe:	2306      	movs	r3, #6
 8008ec0:	e004      	b.n	8008ecc <UART_SetConfig+0x174c>
 8008ec2:	2304      	movs	r3, #4
 8008ec4:	e002      	b.n	8008ecc <UART_SetConfig+0x174c>
 8008ec6:	2302      	movs	r3, #2
 8008ec8:	e000      	b.n	8008ecc <UART_SetConfig+0x174c>
 8008eca:	2301      	movs	r3, #1
 8008ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ed0:	005a      	lsls	r2, r3, #1
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	685b      	ldr	r3, [r3, #4]
 8008ed6:	085b      	lsrs	r3, r3, #1
 8008ed8:	441a      	add	r2, r3
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	685b      	ldr	r3, [r3, #4]
 8008ede:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ee2:	b29b      	uxth	r3, r3
 8008ee4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008ee6:	e1f6      	b.n	80092d6 <UART_SetConfig+0x1b56>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008ee8:	f107 030c 	add.w	r3, r7, #12
 8008eec:	4618      	mov	r0, r3
 8008eee:	f7fc fff1 	bl	8005ed4 <HAL_RCCEx_GetPLL3ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008ef2:	693a      	ldr	r2, [r7, #16]
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d044      	beq.n	8008f86 <UART_SetConfig+0x1806>
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f00:	2b01      	cmp	r3, #1
 8008f02:	d03e      	beq.n	8008f82 <UART_SetConfig+0x1802>
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f08:	2b02      	cmp	r3, #2
 8008f0a:	d038      	beq.n	8008f7e <UART_SetConfig+0x17fe>
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f10:	2b03      	cmp	r3, #3
 8008f12:	d032      	beq.n	8008f7a <UART_SetConfig+0x17fa>
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f18:	2b04      	cmp	r3, #4
 8008f1a:	d02c      	beq.n	8008f76 <UART_SetConfig+0x17f6>
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f20:	2b05      	cmp	r3, #5
 8008f22:	d026      	beq.n	8008f72 <UART_SetConfig+0x17f2>
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f28:	2b06      	cmp	r3, #6
 8008f2a:	d020      	beq.n	8008f6e <UART_SetConfig+0x17ee>
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f30:	2b07      	cmp	r3, #7
 8008f32:	d01a      	beq.n	8008f6a <UART_SetConfig+0x17ea>
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f38:	2b08      	cmp	r3, #8
 8008f3a:	d014      	beq.n	8008f66 <UART_SetConfig+0x17e6>
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f40:	2b09      	cmp	r3, #9
 8008f42:	d00e      	beq.n	8008f62 <UART_SetConfig+0x17e2>
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f48:	2b0a      	cmp	r3, #10
 8008f4a:	d008      	beq.n	8008f5e <UART_SetConfig+0x17de>
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f50:	2b0b      	cmp	r3, #11
 8008f52:	d102      	bne.n	8008f5a <UART_SetConfig+0x17da>
 8008f54:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008f58:	e016      	b.n	8008f88 <UART_SetConfig+0x1808>
 8008f5a:	2301      	movs	r3, #1
 8008f5c:	e014      	b.n	8008f88 <UART_SetConfig+0x1808>
 8008f5e:	2380      	movs	r3, #128	; 0x80
 8008f60:	e012      	b.n	8008f88 <UART_SetConfig+0x1808>
 8008f62:	2340      	movs	r3, #64	; 0x40
 8008f64:	e010      	b.n	8008f88 <UART_SetConfig+0x1808>
 8008f66:	2320      	movs	r3, #32
 8008f68:	e00e      	b.n	8008f88 <UART_SetConfig+0x1808>
 8008f6a:	2310      	movs	r3, #16
 8008f6c:	e00c      	b.n	8008f88 <UART_SetConfig+0x1808>
 8008f6e:	230c      	movs	r3, #12
 8008f70:	e00a      	b.n	8008f88 <UART_SetConfig+0x1808>
 8008f72:	230a      	movs	r3, #10
 8008f74:	e008      	b.n	8008f88 <UART_SetConfig+0x1808>
 8008f76:	2308      	movs	r3, #8
 8008f78:	e006      	b.n	8008f88 <UART_SetConfig+0x1808>
 8008f7a:	2306      	movs	r3, #6
 8008f7c:	e004      	b.n	8008f88 <UART_SetConfig+0x1808>
 8008f7e:	2304      	movs	r3, #4
 8008f80:	e002      	b.n	8008f88 <UART_SetConfig+0x1808>
 8008f82:	2302      	movs	r3, #2
 8008f84:	e000      	b.n	8008f88 <UART_SetConfig+0x1808>
 8008f86:	2301      	movs	r3, #1
 8008f88:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f8c:	005a      	lsls	r2, r3, #1
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	685b      	ldr	r3, [r3, #4]
 8008f92:	085b      	lsrs	r3, r3, #1
 8008f94:	441a      	add	r2, r3
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	685b      	ldr	r3, [r3, #4]
 8008f9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f9e:	b29b      	uxth	r3, r3
 8008fa0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008fa2:	e198      	b.n	80092d6 <UART_SetConfig+0x1b56>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008fa4:	4b87      	ldr	r3, [pc, #540]	; (80091c4 <UART_SetConfig+0x1a44>)
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	f003 0320 	and.w	r3, r3, #32
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d05e      	beq.n	800906e <UART_SetConfig+0x18ee>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008fb0:	4b84      	ldr	r3, [pc, #528]	; (80091c4 <UART_SetConfig+0x1a44>)
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	08db      	lsrs	r3, r3, #3
 8008fb6:	f003 0303 	and.w	r3, r3, #3
 8008fba:	4a83      	ldr	r2, [pc, #524]	; (80091c8 <UART_SetConfig+0x1a48>)
 8008fbc:	40da      	lsrs	r2, r3
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d044      	beq.n	8009050 <UART_SetConfig+0x18d0>
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fca:	2b01      	cmp	r3, #1
 8008fcc:	d03e      	beq.n	800904c <UART_SetConfig+0x18cc>
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fd2:	2b02      	cmp	r3, #2
 8008fd4:	d038      	beq.n	8009048 <UART_SetConfig+0x18c8>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fda:	2b03      	cmp	r3, #3
 8008fdc:	d032      	beq.n	8009044 <UART_SetConfig+0x18c4>
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fe2:	2b04      	cmp	r3, #4
 8008fe4:	d02c      	beq.n	8009040 <UART_SetConfig+0x18c0>
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fea:	2b05      	cmp	r3, #5
 8008fec:	d026      	beq.n	800903c <UART_SetConfig+0x18bc>
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ff2:	2b06      	cmp	r3, #6
 8008ff4:	d020      	beq.n	8009038 <UART_SetConfig+0x18b8>
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ffa:	2b07      	cmp	r3, #7
 8008ffc:	d01a      	beq.n	8009034 <UART_SetConfig+0x18b4>
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009002:	2b08      	cmp	r3, #8
 8009004:	d014      	beq.n	8009030 <UART_SetConfig+0x18b0>
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800900a:	2b09      	cmp	r3, #9
 800900c:	d00e      	beq.n	800902c <UART_SetConfig+0x18ac>
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009012:	2b0a      	cmp	r3, #10
 8009014:	d008      	beq.n	8009028 <UART_SetConfig+0x18a8>
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800901a:	2b0b      	cmp	r3, #11
 800901c:	d102      	bne.n	8009024 <UART_SetConfig+0x18a4>
 800901e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009022:	e016      	b.n	8009052 <UART_SetConfig+0x18d2>
 8009024:	2301      	movs	r3, #1
 8009026:	e014      	b.n	8009052 <UART_SetConfig+0x18d2>
 8009028:	2380      	movs	r3, #128	; 0x80
 800902a:	e012      	b.n	8009052 <UART_SetConfig+0x18d2>
 800902c:	2340      	movs	r3, #64	; 0x40
 800902e:	e010      	b.n	8009052 <UART_SetConfig+0x18d2>
 8009030:	2320      	movs	r3, #32
 8009032:	e00e      	b.n	8009052 <UART_SetConfig+0x18d2>
 8009034:	2310      	movs	r3, #16
 8009036:	e00c      	b.n	8009052 <UART_SetConfig+0x18d2>
 8009038:	230c      	movs	r3, #12
 800903a:	e00a      	b.n	8009052 <UART_SetConfig+0x18d2>
 800903c:	230a      	movs	r3, #10
 800903e:	e008      	b.n	8009052 <UART_SetConfig+0x18d2>
 8009040:	2308      	movs	r3, #8
 8009042:	e006      	b.n	8009052 <UART_SetConfig+0x18d2>
 8009044:	2306      	movs	r3, #6
 8009046:	e004      	b.n	8009052 <UART_SetConfig+0x18d2>
 8009048:	2304      	movs	r3, #4
 800904a:	e002      	b.n	8009052 <UART_SetConfig+0x18d2>
 800904c:	2302      	movs	r3, #2
 800904e:	e000      	b.n	8009052 <UART_SetConfig+0x18d2>
 8009050:	2301      	movs	r3, #1
 8009052:	fbb2 f3f3 	udiv	r3, r2, r3
 8009056:	005a      	lsls	r2, r3, #1
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	685b      	ldr	r3, [r3, #4]
 800905c:	085b      	lsrs	r3, r3, #1
 800905e:	441a      	add	r2, r3
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	685b      	ldr	r3, [r3, #4]
 8009064:	fbb2 f3f3 	udiv	r3, r2, r3
 8009068:	b29b      	uxth	r3, r3
 800906a:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
        }
        break;
 800906c:	e133      	b.n	80092d6 <UART_SetConfig+0x1b56>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009072:	2b00      	cmp	r3, #0
 8009074:	d043      	beq.n	80090fe <UART_SetConfig+0x197e>
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800907a:	2b01      	cmp	r3, #1
 800907c:	d03d      	beq.n	80090fa <UART_SetConfig+0x197a>
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009082:	2b02      	cmp	r3, #2
 8009084:	d037      	beq.n	80090f6 <UART_SetConfig+0x1976>
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800908a:	2b03      	cmp	r3, #3
 800908c:	d031      	beq.n	80090f2 <UART_SetConfig+0x1972>
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009092:	2b04      	cmp	r3, #4
 8009094:	d02b      	beq.n	80090ee <UART_SetConfig+0x196e>
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800909a:	2b05      	cmp	r3, #5
 800909c:	d025      	beq.n	80090ea <UART_SetConfig+0x196a>
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090a2:	2b06      	cmp	r3, #6
 80090a4:	d01f      	beq.n	80090e6 <UART_SetConfig+0x1966>
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090aa:	2b07      	cmp	r3, #7
 80090ac:	d019      	beq.n	80090e2 <UART_SetConfig+0x1962>
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090b2:	2b08      	cmp	r3, #8
 80090b4:	d013      	beq.n	80090de <UART_SetConfig+0x195e>
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090ba:	2b09      	cmp	r3, #9
 80090bc:	d00d      	beq.n	80090da <UART_SetConfig+0x195a>
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090c2:	2b0a      	cmp	r3, #10
 80090c4:	d007      	beq.n	80090d6 <UART_SetConfig+0x1956>
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090ca:	2b0b      	cmp	r3, #11
 80090cc:	d101      	bne.n	80090d2 <UART_SetConfig+0x1952>
 80090ce:	4b3f      	ldr	r3, [pc, #252]	; (80091cc <UART_SetConfig+0x1a4c>)
 80090d0:	e016      	b.n	8009100 <UART_SetConfig+0x1980>
 80090d2:	4b3f      	ldr	r3, [pc, #252]	; (80091d0 <UART_SetConfig+0x1a50>)
 80090d4:	e014      	b.n	8009100 <UART_SetConfig+0x1980>
 80090d6:	4b3f      	ldr	r3, [pc, #252]	; (80091d4 <UART_SetConfig+0x1a54>)
 80090d8:	e012      	b.n	8009100 <UART_SetConfig+0x1980>
 80090da:	4b3f      	ldr	r3, [pc, #252]	; (80091d8 <UART_SetConfig+0x1a58>)
 80090dc:	e010      	b.n	8009100 <UART_SetConfig+0x1980>
 80090de:	4b3f      	ldr	r3, [pc, #252]	; (80091dc <UART_SetConfig+0x1a5c>)
 80090e0:	e00e      	b.n	8009100 <UART_SetConfig+0x1980>
 80090e2:	4b3f      	ldr	r3, [pc, #252]	; (80091e0 <UART_SetConfig+0x1a60>)
 80090e4:	e00c      	b.n	8009100 <UART_SetConfig+0x1980>
 80090e6:	4b3f      	ldr	r3, [pc, #252]	; (80091e4 <UART_SetConfig+0x1a64>)
 80090e8:	e00a      	b.n	8009100 <UART_SetConfig+0x1980>
 80090ea:	4b3f      	ldr	r3, [pc, #252]	; (80091e8 <UART_SetConfig+0x1a68>)
 80090ec:	e008      	b.n	8009100 <UART_SetConfig+0x1980>
 80090ee:	4b3f      	ldr	r3, [pc, #252]	; (80091ec <UART_SetConfig+0x1a6c>)
 80090f0:	e006      	b.n	8009100 <UART_SetConfig+0x1980>
 80090f2:	4b3f      	ldr	r3, [pc, #252]	; (80091f0 <UART_SetConfig+0x1a70>)
 80090f4:	e004      	b.n	8009100 <UART_SetConfig+0x1980>
 80090f6:	4b3f      	ldr	r3, [pc, #252]	; (80091f4 <UART_SetConfig+0x1a74>)
 80090f8:	e002      	b.n	8009100 <UART_SetConfig+0x1980>
 80090fa:	4b33      	ldr	r3, [pc, #204]	; (80091c8 <UART_SetConfig+0x1a48>)
 80090fc:	e000      	b.n	8009100 <UART_SetConfig+0x1980>
 80090fe:	4b34      	ldr	r3, [pc, #208]	; (80091d0 <UART_SetConfig+0x1a50>)
 8009100:	687a      	ldr	r2, [r7, #4]
 8009102:	6852      	ldr	r2, [r2, #4]
 8009104:	0852      	lsrs	r2, r2, #1
 8009106:	441a      	add	r2, r3
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	685b      	ldr	r3, [r3, #4]
 800910c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009110:	b29b      	uxth	r3, r3
 8009112:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009114:	e0df      	b.n	80092d6 <UART_SetConfig+0x1b56>
      case UART_CLOCKSOURCE_CSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800911a:	2b00      	cmp	r3, #0
 800911c:	d045      	beq.n	80091aa <UART_SetConfig+0x1a2a>
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009122:	2b01      	cmp	r3, #1
 8009124:	d03f      	beq.n	80091a6 <UART_SetConfig+0x1a26>
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800912a:	2b02      	cmp	r3, #2
 800912c:	d039      	beq.n	80091a2 <UART_SetConfig+0x1a22>
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009132:	2b03      	cmp	r3, #3
 8009134:	d033      	beq.n	800919e <UART_SetConfig+0x1a1e>
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800913a:	2b04      	cmp	r3, #4
 800913c:	d02d      	beq.n	800919a <UART_SetConfig+0x1a1a>
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009142:	2b05      	cmp	r3, #5
 8009144:	d027      	beq.n	8009196 <UART_SetConfig+0x1a16>
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800914a:	2b06      	cmp	r3, #6
 800914c:	d021      	beq.n	8009192 <UART_SetConfig+0x1a12>
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009152:	2b07      	cmp	r3, #7
 8009154:	d01b      	beq.n	800918e <UART_SetConfig+0x1a0e>
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800915a:	2b08      	cmp	r3, #8
 800915c:	d015      	beq.n	800918a <UART_SetConfig+0x1a0a>
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009162:	2b09      	cmp	r3, #9
 8009164:	d00f      	beq.n	8009186 <UART_SetConfig+0x1a06>
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800916a:	2b0a      	cmp	r3, #10
 800916c:	d008      	beq.n	8009180 <UART_SetConfig+0x1a00>
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009172:	2b0b      	cmp	r3, #11
 8009174:	d102      	bne.n	800917c <UART_SetConfig+0x19fc>
 8009176:	f647 2312 	movw	r3, #31250	; 0x7a12
 800917a:	e017      	b.n	80091ac <UART_SetConfig+0x1a2c>
 800917c:	4b18      	ldr	r3, [pc, #96]	; (80091e0 <UART_SetConfig+0x1a60>)
 800917e:	e015      	b.n	80091ac <UART_SetConfig+0x1a2c>
 8009180:	f24f 4324 	movw	r3, #62500	; 0xf424
 8009184:	e012      	b.n	80091ac <UART_SetConfig+0x1a2c>
 8009186:	4b1c      	ldr	r3, [pc, #112]	; (80091f8 <UART_SetConfig+0x1a78>)
 8009188:	e010      	b.n	80091ac <UART_SetConfig+0x1a2c>
 800918a:	4b1c      	ldr	r3, [pc, #112]	; (80091fc <UART_SetConfig+0x1a7c>)
 800918c:	e00e      	b.n	80091ac <UART_SetConfig+0x1a2c>
 800918e:	4b0f      	ldr	r3, [pc, #60]	; (80091cc <UART_SetConfig+0x1a4c>)
 8009190:	e00c      	b.n	80091ac <UART_SetConfig+0x1a2c>
 8009192:	4b1b      	ldr	r3, [pc, #108]	; (8009200 <UART_SetConfig+0x1a80>)
 8009194:	e00a      	b.n	80091ac <UART_SetConfig+0x1a2c>
 8009196:	4b1b      	ldr	r3, [pc, #108]	; (8009204 <UART_SetConfig+0x1a84>)
 8009198:	e008      	b.n	80091ac <UART_SetConfig+0x1a2c>
 800919a:	4b0e      	ldr	r3, [pc, #56]	; (80091d4 <UART_SetConfig+0x1a54>)
 800919c:	e006      	b.n	80091ac <UART_SetConfig+0x1a2c>
 800919e:	4b1a      	ldr	r3, [pc, #104]	; (8009208 <UART_SetConfig+0x1a88>)
 80091a0:	e004      	b.n	80091ac <UART_SetConfig+0x1a2c>
 80091a2:	4b0d      	ldr	r3, [pc, #52]	; (80091d8 <UART_SetConfig+0x1a58>)
 80091a4:	e002      	b.n	80091ac <UART_SetConfig+0x1a2c>
 80091a6:	4b0d      	ldr	r3, [pc, #52]	; (80091dc <UART_SetConfig+0x1a5c>)
 80091a8:	e000      	b.n	80091ac <UART_SetConfig+0x1a2c>
 80091aa:	4b0d      	ldr	r3, [pc, #52]	; (80091e0 <UART_SetConfig+0x1a60>)
 80091ac:	687a      	ldr	r2, [r7, #4]
 80091ae:	6852      	ldr	r2, [r2, #4]
 80091b0:	0852      	lsrs	r2, r2, #1
 80091b2:	441a      	add	r2, r3
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	685b      	ldr	r3, [r3, #4]
 80091b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80091bc:	b29b      	uxth	r3, r3
 80091be:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80091c0:	e089      	b.n	80092d6 <UART_SetConfig+0x1b56>
 80091c2:	bf00      	nop
 80091c4:	58024400 	.word	0x58024400
 80091c8:	03d09000 	.word	0x03d09000
 80091cc:	0007a120 	.word	0x0007a120
 80091d0:	07a12000 	.word	0x07a12000
 80091d4:	000f4240 	.word	0x000f4240
 80091d8:	001e8480 	.word	0x001e8480
 80091dc:	003d0900 	.word	0x003d0900
 80091e0:	007a1200 	.word	0x007a1200
 80091e4:	00a2c2aa 	.word	0x00a2c2aa
 80091e8:	00c35000 	.word	0x00c35000
 80091ec:	00f42400 	.word	0x00f42400
 80091f0:	01458554 	.word	0x01458554
 80091f4:	01e84800 	.word	0x01e84800
 80091f8:	0001e848 	.word	0x0001e848
 80091fc:	0003d090 	.word	0x0003d090
 8009200:	000a2c2a 	.word	0x000a2c2a
 8009204:	000c3500 	.word	0x000c3500
 8009208:	00145854 	.word	0x00145854
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009210:	2b00      	cmp	r3, #0
 8009212:	d04f      	beq.n	80092b4 <UART_SetConfig+0x1b34>
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009218:	2b01      	cmp	r3, #1
 800921a:	d048      	beq.n	80092ae <UART_SetConfig+0x1b2e>
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009220:	2b02      	cmp	r3, #2
 8009222:	d041      	beq.n	80092a8 <UART_SetConfig+0x1b28>
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009228:	2b03      	cmp	r3, #3
 800922a:	d03a      	beq.n	80092a2 <UART_SetConfig+0x1b22>
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009230:	2b04      	cmp	r3, #4
 8009232:	d033      	beq.n	800929c <UART_SetConfig+0x1b1c>
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009238:	2b05      	cmp	r3, #5
 800923a:	d02c      	beq.n	8009296 <UART_SetConfig+0x1b16>
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009240:	2b06      	cmp	r3, #6
 8009242:	d025      	beq.n	8009290 <UART_SetConfig+0x1b10>
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009248:	2b07      	cmp	r3, #7
 800924a:	d01e      	beq.n	800928a <UART_SetConfig+0x1b0a>
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009250:	2b08      	cmp	r3, #8
 8009252:	d017      	beq.n	8009284 <UART_SetConfig+0x1b04>
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009258:	2b09      	cmp	r3, #9
 800925a:	d010      	beq.n	800927e <UART_SetConfig+0x1afe>
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009260:	2b0a      	cmp	r3, #10
 8009262:	d009      	beq.n	8009278 <UART_SetConfig+0x1af8>
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009268:	2b0b      	cmp	r3, #11
 800926a:	d102      	bne.n	8009272 <UART_SetConfig+0x1af2>
 800926c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009270:	e022      	b.n	80092b8 <UART_SetConfig+0x1b38>
 8009272:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009276:	e01f      	b.n	80092b8 <UART_SetConfig+0x1b38>
 8009278:	f44f 7300 	mov.w	r3, #512	; 0x200
 800927c:	e01c      	b.n	80092b8 <UART_SetConfig+0x1b38>
 800927e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009282:	e019      	b.n	80092b8 <UART_SetConfig+0x1b38>
 8009284:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009288:	e016      	b.n	80092b8 <UART_SetConfig+0x1b38>
 800928a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800928e:	e013      	b.n	80092b8 <UART_SetConfig+0x1b38>
 8009290:	f241 5354 	movw	r3, #5460	; 0x1554
 8009294:	e010      	b.n	80092b8 <UART_SetConfig+0x1b38>
 8009296:	f641 1398 	movw	r3, #6552	; 0x1998
 800929a:	e00d      	b.n	80092b8 <UART_SetConfig+0x1b38>
 800929c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80092a0:	e00a      	b.n	80092b8 <UART_SetConfig+0x1b38>
 80092a2:	f642 23aa 	movw	r3, #10922	; 0x2aaa
 80092a6:	e007      	b.n	80092b8 <UART_SetConfig+0x1b38>
 80092a8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80092ac:	e004      	b.n	80092b8 <UART_SetConfig+0x1b38>
 80092ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80092b2:	e001      	b.n	80092b8 <UART_SetConfig+0x1b38>
 80092b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80092b8:	687a      	ldr	r2, [r7, #4]
 80092ba:	6852      	ldr	r2, [r2, #4]
 80092bc:	0852      	lsrs	r2, r2, #1
 80092be:	441a      	add	r2, r3
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	685b      	ldr	r3, [r3, #4]
 80092c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80092c8:	b29b      	uxth	r3, r3
 80092ca:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80092cc:	e003      	b.n	80092d6 <UART_SetConfig+0x1b56>
      default:
        ret = HAL_ERROR;
 80092ce:	2301      	movs	r3, #1
 80092d0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        break;
 80092d4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80092d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092d8:	2b0f      	cmp	r3, #15
 80092da:	d916      	bls.n	800930a <UART_SetConfig+0x1b8a>
 80092dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80092e2:	d212      	bcs.n	800930a <UART_SetConfig+0x1b8a>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80092e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092e6:	b29b      	uxth	r3, r3
 80092e8:	f023 030f 	bic.w	r3, r3, #15
 80092ec:	84fb      	strh	r3, [r7, #38]	; 0x26
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80092ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092f0:	085b      	lsrs	r3, r3, #1
 80092f2:	b29b      	uxth	r3, r3
 80092f4:	f003 0307 	and.w	r3, r3, #7
 80092f8:	b29a      	uxth	r2, r3
 80092fa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80092fc:	4313      	orrs	r3, r2
 80092fe:	84fb      	strh	r3, [r7, #38]	; 0x26
      huart->Instance->BRR = brrtemp;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8009306:	60da      	str	r2, [r3, #12]
 8009308:	e3a3      	b.n	8009a52 <UART_SetConfig+0x22d2>
    }
    else
    {
      ret = HAL_ERROR;
 800930a:	2301      	movs	r3, #1
 800930c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009310:	e39f      	b.n	8009a52 <UART_SetConfig+0x22d2>
    }
  }
  else
  {
    switch (clocksource)
 8009312:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8009316:	2b40      	cmp	r3, #64	; 0x40
 8009318:	f200 8388 	bhi.w	8009a2c <UART_SetConfig+0x22ac>
 800931c:	a201      	add	r2, pc, #4	; (adr r2, 8009324 <UART_SetConfig+0x1ba4>)
 800931e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009322:	bf00      	nop
 8009324:	08009429 	.word	0x08009429
 8009328:	080094df 	.word	0x080094df
 800932c:	08009a2d 	.word	0x08009a2d
 8009330:	08009a2d 	.word	0x08009a2d
 8009334:	08009595 	.word	0x08009595
 8009338:	08009a2d 	.word	0x08009a2d
 800933c:	08009a2d 	.word	0x08009a2d
 8009340:	08009a2d 	.word	0x08009a2d
 8009344:	0800964f 	.word	0x0800964f
 8009348:	08009a2d 	.word	0x08009a2d
 800934c:	08009a2d 	.word	0x08009a2d
 8009350:	08009a2d 	.word	0x08009a2d
 8009354:	08009a2d 	.word	0x08009a2d
 8009358:	08009a2d 	.word	0x08009a2d
 800935c:	08009a2d 	.word	0x08009a2d
 8009360:	08009a2d 	.word	0x08009a2d
 8009364:	08009709 	.word	0x08009709
 8009368:	08009a2d 	.word	0x08009a2d
 800936c:	08009a2d 	.word	0x08009a2d
 8009370:	08009a2d 	.word	0x08009a2d
 8009374:	08009a2d 	.word	0x08009a2d
 8009378:	08009a2d 	.word	0x08009a2d
 800937c:	08009a2d 	.word	0x08009a2d
 8009380:	08009a2d 	.word	0x08009a2d
 8009384:	08009a2d 	.word	0x08009a2d
 8009388:	08009a2d 	.word	0x08009a2d
 800938c:	08009a2d 	.word	0x08009a2d
 8009390:	08009a2d 	.word	0x08009a2d
 8009394:	08009a2d 	.word	0x08009a2d
 8009398:	08009a2d 	.word	0x08009a2d
 800939c:	08009a2d 	.word	0x08009a2d
 80093a0:	08009a2d 	.word	0x08009a2d
 80093a4:	08009879 	.word	0x08009879
 80093a8:	08009a2d 	.word	0x08009a2d
 80093ac:	08009a2d 	.word	0x08009a2d
 80093b0:	08009a2d 	.word	0x08009a2d
 80093b4:	08009a2d 	.word	0x08009a2d
 80093b8:	08009a2d 	.word	0x08009a2d
 80093bc:	08009a2d 	.word	0x08009a2d
 80093c0:	08009a2d 	.word	0x08009a2d
 80093c4:	08009a2d 	.word	0x08009a2d
 80093c8:	08009a2d 	.word	0x08009a2d
 80093cc:	08009a2d 	.word	0x08009a2d
 80093d0:	08009a2d 	.word	0x08009a2d
 80093d4:	08009a2d 	.word	0x08009a2d
 80093d8:	08009a2d 	.word	0x08009a2d
 80093dc:	08009a2d 	.word	0x08009a2d
 80093e0:	08009a2d 	.word	0x08009a2d
 80093e4:	08009a2d 	.word	0x08009a2d
 80093e8:	08009a2d 	.word	0x08009a2d
 80093ec:	08009a2d 	.word	0x08009a2d
 80093f0:	08009a2d 	.word	0x08009a2d
 80093f4:	08009a2d 	.word	0x08009a2d
 80093f8:	08009a2d 	.word	0x08009a2d
 80093fc:	08009a2d 	.word	0x08009a2d
 8009400:	08009a2d 	.word	0x08009a2d
 8009404:	08009a2d 	.word	0x08009a2d
 8009408:	08009a2d 	.word	0x08009a2d
 800940c:	08009a2d 	.word	0x08009a2d
 8009410:	08009a2d 	.word	0x08009a2d
 8009414:	08009a2d 	.word	0x08009a2d
 8009418:	08009a2d 	.word	0x08009a2d
 800941c:	08009a2d 	.word	0x08009a2d
 8009420:	08009a2d 	.word	0x08009a2d
 8009424:	0800996d 	.word	0x0800996d
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009428:	f7fb fce8 	bl	8004dfc <HAL_RCC_GetPCLK1Freq>
 800942c:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009432:	2b00      	cmp	r3, #0
 8009434:	d044      	beq.n	80094c0 <UART_SetConfig+0x1d40>
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800943a:	2b01      	cmp	r3, #1
 800943c:	d03e      	beq.n	80094bc <UART_SetConfig+0x1d3c>
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009442:	2b02      	cmp	r3, #2
 8009444:	d038      	beq.n	80094b8 <UART_SetConfig+0x1d38>
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800944a:	2b03      	cmp	r3, #3
 800944c:	d032      	beq.n	80094b4 <UART_SetConfig+0x1d34>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009452:	2b04      	cmp	r3, #4
 8009454:	d02c      	beq.n	80094b0 <UART_SetConfig+0x1d30>
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800945a:	2b05      	cmp	r3, #5
 800945c:	d026      	beq.n	80094ac <UART_SetConfig+0x1d2c>
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009462:	2b06      	cmp	r3, #6
 8009464:	d020      	beq.n	80094a8 <UART_SetConfig+0x1d28>
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800946a:	2b07      	cmp	r3, #7
 800946c:	d01a      	beq.n	80094a4 <UART_SetConfig+0x1d24>
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009472:	2b08      	cmp	r3, #8
 8009474:	d014      	beq.n	80094a0 <UART_SetConfig+0x1d20>
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800947a:	2b09      	cmp	r3, #9
 800947c:	d00e      	beq.n	800949c <UART_SetConfig+0x1d1c>
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009482:	2b0a      	cmp	r3, #10
 8009484:	d008      	beq.n	8009498 <UART_SetConfig+0x1d18>
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800948a:	2b0b      	cmp	r3, #11
 800948c:	d102      	bne.n	8009494 <UART_SetConfig+0x1d14>
 800948e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009492:	e016      	b.n	80094c2 <UART_SetConfig+0x1d42>
 8009494:	2301      	movs	r3, #1
 8009496:	e014      	b.n	80094c2 <UART_SetConfig+0x1d42>
 8009498:	2380      	movs	r3, #128	; 0x80
 800949a:	e012      	b.n	80094c2 <UART_SetConfig+0x1d42>
 800949c:	2340      	movs	r3, #64	; 0x40
 800949e:	e010      	b.n	80094c2 <UART_SetConfig+0x1d42>
 80094a0:	2320      	movs	r3, #32
 80094a2:	e00e      	b.n	80094c2 <UART_SetConfig+0x1d42>
 80094a4:	2310      	movs	r3, #16
 80094a6:	e00c      	b.n	80094c2 <UART_SetConfig+0x1d42>
 80094a8:	230c      	movs	r3, #12
 80094aa:	e00a      	b.n	80094c2 <UART_SetConfig+0x1d42>
 80094ac:	230a      	movs	r3, #10
 80094ae:	e008      	b.n	80094c2 <UART_SetConfig+0x1d42>
 80094b0:	2308      	movs	r3, #8
 80094b2:	e006      	b.n	80094c2 <UART_SetConfig+0x1d42>
 80094b4:	2306      	movs	r3, #6
 80094b6:	e004      	b.n	80094c2 <UART_SetConfig+0x1d42>
 80094b8:	2304      	movs	r3, #4
 80094ba:	e002      	b.n	80094c2 <UART_SetConfig+0x1d42>
 80094bc:	2302      	movs	r3, #2
 80094be:	e000      	b.n	80094c2 <UART_SetConfig+0x1d42>
 80094c0:	2301      	movs	r3, #1
 80094c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80094c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	685b      	ldr	r3, [r3, #4]
 80094cc:	085b      	lsrs	r3, r3, #1
 80094ce:	441a      	add	r2, r3
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	685b      	ldr	r3, [r3, #4]
 80094d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80094d8:	b29b      	uxth	r3, r3
 80094da:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80094dc:	e2aa      	b.n	8009a34 <UART_SetConfig+0x22b4>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80094de:	f7fb fca3 	bl	8004e28 <HAL_RCC_GetPCLK2Freq>
 80094e2:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d044      	beq.n	8009576 <UART_SetConfig+0x1df6>
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094f0:	2b01      	cmp	r3, #1
 80094f2:	d03e      	beq.n	8009572 <UART_SetConfig+0x1df2>
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094f8:	2b02      	cmp	r3, #2
 80094fa:	d038      	beq.n	800956e <UART_SetConfig+0x1dee>
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009500:	2b03      	cmp	r3, #3
 8009502:	d032      	beq.n	800956a <UART_SetConfig+0x1dea>
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009508:	2b04      	cmp	r3, #4
 800950a:	d02c      	beq.n	8009566 <UART_SetConfig+0x1de6>
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009510:	2b05      	cmp	r3, #5
 8009512:	d026      	beq.n	8009562 <UART_SetConfig+0x1de2>
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009518:	2b06      	cmp	r3, #6
 800951a:	d020      	beq.n	800955e <UART_SetConfig+0x1dde>
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009520:	2b07      	cmp	r3, #7
 8009522:	d01a      	beq.n	800955a <UART_SetConfig+0x1dda>
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009528:	2b08      	cmp	r3, #8
 800952a:	d014      	beq.n	8009556 <UART_SetConfig+0x1dd6>
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009530:	2b09      	cmp	r3, #9
 8009532:	d00e      	beq.n	8009552 <UART_SetConfig+0x1dd2>
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009538:	2b0a      	cmp	r3, #10
 800953a:	d008      	beq.n	800954e <UART_SetConfig+0x1dce>
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009540:	2b0b      	cmp	r3, #11
 8009542:	d102      	bne.n	800954a <UART_SetConfig+0x1dca>
 8009544:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009548:	e016      	b.n	8009578 <UART_SetConfig+0x1df8>
 800954a:	2301      	movs	r3, #1
 800954c:	e014      	b.n	8009578 <UART_SetConfig+0x1df8>
 800954e:	2380      	movs	r3, #128	; 0x80
 8009550:	e012      	b.n	8009578 <UART_SetConfig+0x1df8>
 8009552:	2340      	movs	r3, #64	; 0x40
 8009554:	e010      	b.n	8009578 <UART_SetConfig+0x1df8>
 8009556:	2320      	movs	r3, #32
 8009558:	e00e      	b.n	8009578 <UART_SetConfig+0x1df8>
 800955a:	2310      	movs	r3, #16
 800955c:	e00c      	b.n	8009578 <UART_SetConfig+0x1df8>
 800955e:	230c      	movs	r3, #12
 8009560:	e00a      	b.n	8009578 <UART_SetConfig+0x1df8>
 8009562:	230a      	movs	r3, #10
 8009564:	e008      	b.n	8009578 <UART_SetConfig+0x1df8>
 8009566:	2308      	movs	r3, #8
 8009568:	e006      	b.n	8009578 <UART_SetConfig+0x1df8>
 800956a:	2306      	movs	r3, #6
 800956c:	e004      	b.n	8009578 <UART_SetConfig+0x1df8>
 800956e:	2304      	movs	r3, #4
 8009570:	e002      	b.n	8009578 <UART_SetConfig+0x1df8>
 8009572:	2302      	movs	r3, #2
 8009574:	e000      	b.n	8009578 <UART_SetConfig+0x1df8>
 8009576:	2301      	movs	r3, #1
 8009578:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800957a:	fbb2 f2f3 	udiv	r2, r2, r3
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	685b      	ldr	r3, [r3, #4]
 8009582:	085b      	lsrs	r3, r3, #1
 8009584:	441a      	add	r2, r3
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	685b      	ldr	r3, [r3, #4]
 800958a:	fbb2 f3f3 	udiv	r3, r2, r3
 800958e:	b29b      	uxth	r3, r3
 8009590:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009592:	e24f      	b.n	8009a34 <UART_SetConfig+0x22b4>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009594:	f107 0318 	add.w	r3, r7, #24
 8009598:	4618      	mov	r0, r3
 800959a:	f7fc fb4f 	bl	8005c3c <HAL_RCCEx_GetPLL2ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800959e:	69fa      	ldr	r2, [r7, #28]
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d044      	beq.n	8009632 <UART_SetConfig+0x1eb2>
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095ac:	2b01      	cmp	r3, #1
 80095ae:	d03e      	beq.n	800962e <UART_SetConfig+0x1eae>
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095b4:	2b02      	cmp	r3, #2
 80095b6:	d038      	beq.n	800962a <UART_SetConfig+0x1eaa>
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095bc:	2b03      	cmp	r3, #3
 80095be:	d032      	beq.n	8009626 <UART_SetConfig+0x1ea6>
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095c4:	2b04      	cmp	r3, #4
 80095c6:	d02c      	beq.n	8009622 <UART_SetConfig+0x1ea2>
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095cc:	2b05      	cmp	r3, #5
 80095ce:	d026      	beq.n	800961e <UART_SetConfig+0x1e9e>
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095d4:	2b06      	cmp	r3, #6
 80095d6:	d020      	beq.n	800961a <UART_SetConfig+0x1e9a>
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095dc:	2b07      	cmp	r3, #7
 80095de:	d01a      	beq.n	8009616 <UART_SetConfig+0x1e96>
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095e4:	2b08      	cmp	r3, #8
 80095e6:	d014      	beq.n	8009612 <UART_SetConfig+0x1e92>
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095ec:	2b09      	cmp	r3, #9
 80095ee:	d00e      	beq.n	800960e <UART_SetConfig+0x1e8e>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095f4:	2b0a      	cmp	r3, #10
 80095f6:	d008      	beq.n	800960a <UART_SetConfig+0x1e8a>
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095fc:	2b0b      	cmp	r3, #11
 80095fe:	d102      	bne.n	8009606 <UART_SetConfig+0x1e86>
 8009600:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009604:	e016      	b.n	8009634 <UART_SetConfig+0x1eb4>
 8009606:	2301      	movs	r3, #1
 8009608:	e014      	b.n	8009634 <UART_SetConfig+0x1eb4>
 800960a:	2380      	movs	r3, #128	; 0x80
 800960c:	e012      	b.n	8009634 <UART_SetConfig+0x1eb4>
 800960e:	2340      	movs	r3, #64	; 0x40
 8009610:	e010      	b.n	8009634 <UART_SetConfig+0x1eb4>
 8009612:	2320      	movs	r3, #32
 8009614:	e00e      	b.n	8009634 <UART_SetConfig+0x1eb4>
 8009616:	2310      	movs	r3, #16
 8009618:	e00c      	b.n	8009634 <UART_SetConfig+0x1eb4>
 800961a:	230c      	movs	r3, #12
 800961c:	e00a      	b.n	8009634 <UART_SetConfig+0x1eb4>
 800961e:	230a      	movs	r3, #10
 8009620:	e008      	b.n	8009634 <UART_SetConfig+0x1eb4>
 8009622:	2308      	movs	r3, #8
 8009624:	e006      	b.n	8009634 <UART_SetConfig+0x1eb4>
 8009626:	2306      	movs	r3, #6
 8009628:	e004      	b.n	8009634 <UART_SetConfig+0x1eb4>
 800962a:	2304      	movs	r3, #4
 800962c:	e002      	b.n	8009634 <UART_SetConfig+0x1eb4>
 800962e:	2302      	movs	r3, #2
 8009630:	e000      	b.n	8009634 <UART_SetConfig+0x1eb4>
 8009632:	2301      	movs	r3, #1
 8009634:	fbb2 f2f3 	udiv	r2, r2, r3
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	685b      	ldr	r3, [r3, #4]
 800963c:	085b      	lsrs	r3, r3, #1
 800963e:	441a      	add	r2, r3
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	685b      	ldr	r3, [r3, #4]
 8009644:	fbb2 f3f3 	udiv	r3, r2, r3
 8009648:	b29b      	uxth	r3, r3
 800964a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800964c:	e1f2      	b.n	8009a34 <UART_SetConfig+0x22b4>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800964e:	f107 030c 	add.w	r3, r7, #12
 8009652:	4618      	mov	r0, r3
 8009654:	f7fc fc3e 	bl	8005ed4 <HAL_RCCEx_GetPLL3ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009658:	693a      	ldr	r2, [r7, #16]
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800965e:	2b00      	cmp	r3, #0
 8009660:	d044      	beq.n	80096ec <UART_SetConfig+0x1f6c>
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009666:	2b01      	cmp	r3, #1
 8009668:	d03e      	beq.n	80096e8 <UART_SetConfig+0x1f68>
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800966e:	2b02      	cmp	r3, #2
 8009670:	d038      	beq.n	80096e4 <UART_SetConfig+0x1f64>
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009676:	2b03      	cmp	r3, #3
 8009678:	d032      	beq.n	80096e0 <UART_SetConfig+0x1f60>
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800967e:	2b04      	cmp	r3, #4
 8009680:	d02c      	beq.n	80096dc <UART_SetConfig+0x1f5c>
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009686:	2b05      	cmp	r3, #5
 8009688:	d026      	beq.n	80096d8 <UART_SetConfig+0x1f58>
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800968e:	2b06      	cmp	r3, #6
 8009690:	d020      	beq.n	80096d4 <UART_SetConfig+0x1f54>
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009696:	2b07      	cmp	r3, #7
 8009698:	d01a      	beq.n	80096d0 <UART_SetConfig+0x1f50>
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800969e:	2b08      	cmp	r3, #8
 80096a0:	d014      	beq.n	80096cc <UART_SetConfig+0x1f4c>
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096a6:	2b09      	cmp	r3, #9
 80096a8:	d00e      	beq.n	80096c8 <UART_SetConfig+0x1f48>
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096ae:	2b0a      	cmp	r3, #10
 80096b0:	d008      	beq.n	80096c4 <UART_SetConfig+0x1f44>
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096b6:	2b0b      	cmp	r3, #11
 80096b8:	d102      	bne.n	80096c0 <UART_SetConfig+0x1f40>
 80096ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80096be:	e016      	b.n	80096ee <UART_SetConfig+0x1f6e>
 80096c0:	2301      	movs	r3, #1
 80096c2:	e014      	b.n	80096ee <UART_SetConfig+0x1f6e>
 80096c4:	2380      	movs	r3, #128	; 0x80
 80096c6:	e012      	b.n	80096ee <UART_SetConfig+0x1f6e>
 80096c8:	2340      	movs	r3, #64	; 0x40
 80096ca:	e010      	b.n	80096ee <UART_SetConfig+0x1f6e>
 80096cc:	2320      	movs	r3, #32
 80096ce:	e00e      	b.n	80096ee <UART_SetConfig+0x1f6e>
 80096d0:	2310      	movs	r3, #16
 80096d2:	e00c      	b.n	80096ee <UART_SetConfig+0x1f6e>
 80096d4:	230c      	movs	r3, #12
 80096d6:	e00a      	b.n	80096ee <UART_SetConfig+0x1f6e>
 80096d8:	230a      	movs	r3, #10
 80096da:	e008      	b.n	80096ee <UART_SetConfig+0x1f6e>
 80096dc:	2308      	movs	r3, #8
 80096de:	e006      	b.n	80096ee <UART_SetConfig+0x1f6e>
 80096e0:	2306      	movs	r3, #6
 80096e2:	e004      	b.n	80096ee <UART_SetConfig+0x1f6e>
 80096e4:	2304      	movs	r3, #4
 80096e6:	e002      	b.n	80096ee <UART_SetConfig+0x1f6e>
 80096e8:	2302      	movs	r3, #2
 80096ea:	e000      	b.n	80096ee <UART_SetConfig+0x1f6e>
 80096ec:	2301      	movs	r3, #1
 80096ee:	fbb2 f2f3 	udiv	r2, r2, r3
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	685b      	ldr	r3, [r3, #4]
 80096f6:	085b      	lsrs	r3, r3, #1
 80096f8:	441a      	add	r2, r3
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	685b      	ldr	r3, [r3, #4]
 80096fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8009702:	b29b      	uxth	r3, r3
 8009704:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009706:	e195      	b.n	8009a34 <UART_SetConfig+0x22b4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009708:	4b87      	ldr	r3, [pc, #540]	; (8009928 <UART_SetConfig+0x21a8>)
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	f003 0320 	and.w	r3, r3, #32
 8009710:	2b00      	cmp	r3, #0
 8009712:	d05d      	beq.n	80097d0 <UART_SetConfig+0x2050>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009714:	4b84      	ldr	r3, [pc, #528]	; (8009928 <UART_SetConfig+0x21a8>)
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	08db      	lsrs	r3, r3, #3
 800971a:	f003 0303 	and.w	r3, r3, #3
 800971e:	4a83      	ldr	r2, [pc, #524]	; (800992c <UART_SetConfig+0x21ac>)
 8009720:	40da      	lsrs	r2, r3
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009726:	2b00      	cmp	r3, #0
 8009728:	d044      	beq.n	80097b4 <UART_SetConfig+0x2034>
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800972e:	2b01      	cmp	r3, #1
 8009730:	d03e      	beq.n	80097b0 <UART_SetConfig+0x2030>
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009736:	2b02      	cmp	r3, #2
 8009738:	d038      	beq.n	80097ac <UART_SetConfig+0x202c>
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800973e:	2b03      	cmp	r3, #3
 8009740:	d032      	beq.n	80097a8 <UART_SetConfig+0x2028>
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009746:	2b04      	cmp	r3, #4
 8009748:	d02c      	beq.n	80097a4 <UART_SetConfig+0x2024>
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800974e:	2b05      	cmp	r3, #5
 8009750:	d026      	beq.n	80097a0 <UART_SetConfig+0x2020>
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009756:	2b06      	cmp	r3, #6
 8009758:	d020      	beq.n	800979c <UART_SetConfig+0x201c>
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800975e:	2b07      	cmp	r3, #7
 8009760:	d01a      	beq.n	8009798 <UART_SetConfig+0x2018>
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009766:	2b08      	cmp	r3, #8
 8009768:	d014      	beq.n	8009794 <UART_SetConfig+0x2014>
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800976e:	2b09      	cmp	r3, #9
 8009770:	d00e      	beq.n	8009790 <UART_SetConfig+0x2010>
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009776:	2b0a      	cmp	r3, #10
 8009778:	d008      	beq.n	800978c <UART_SetConfig+0x200c>
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800977e:	2b0b      	cmp	r3, #11
 8009780:	d102      	bne.n	8009788 <UART_SetConfig+0x2008>
 8009782:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009786:	e016      	b.n	80097b6 <UART_SetConfig+0x2036>
 8009788:	2301      	movs	r3, #1
 800978a:	e014      	b.n	80097b6 <UART_SetConfig+0x2036>
 800978c:	2380      	movs	r3, #128	; 0x80
 800978e:	e012      	b.n	80097b6 <UART_SetConfig+0x2036>
 8009790:	2340      	movs	r3, #64	; 0x40
 8009792:	e010      	b.n	80097b6 <UART_SetConfig+0x2036>
 8009794:	2320      	movs	r3, #32
 8009796:	e00e      	b.n	80097b6 <UART_SetConfig+0x2036>
 8009798:	2310      	movs	r3, #16
 800979a:	e00c      	b.n	80097b6 <UART_SetConfig+0x2036>
 800979c:	230c      	movs	r3, #12
 800979e:	e00a      	b.n	80097b6 <UART_SetConfig+0x2036>
 80097a0:	230a      	movs	r3, #10
 80097a2:	e008      	b.n	80097b6 <UART_SetConfig+0x2036>
 80097a4:	2308      	movs	r3, #8
 80097a6:	e006      	b.n	80097b6 <UART_SetConfig+0x2036>
 80097a8:	2306      	movs	r3, #6
 80097aa:	e004      	b.n	80097b6 <UART_SetConfig+0x2036>
 80097ac:	2304      	movs	r3, #4
 80097ae:	e002      	b.n	80097b6 <UART_SetConfig+0x2036>
 80097b0:	2302      	movs	r3, #2
 80097b2:	e000      	b.n	80097b6 <UART_SetConfig+0x2036>
 80097b4:	2301      	movs	r3, #1
 80097b6:	fbb2 f2f3 	udiv	r2, r2, r3
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	685b      	ldr	r3, [r3, #4]
 80097be:	085b      	lsrs	r3, r3, #1
 80097c0:	441a      	add	r2, r3
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	685b      	ldr	r3, [r3, #4]
 80097c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80097ca:	b29b      	uxth	r3, r3
 80097cc:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
        }
        break;
 80097ce:	e131      	b.n	8009a34 <UART_SetConfig+0x22b4>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d043      	beq.n	8009860 <UART_SetConfig+0x20e0>
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097dc:	2b01      	cmp	r3, #1
 80097de:	d03d      	beq.n	800985c <UART_SetConfig+0x20dc>
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097e4:	2b02      	cmp	r3, #2
 80097e6:	d037      	beq.n	8009858 <UART_SetConfig+0x20d8>
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097ec:	2b03      	cmp	r3, #3
 80097ee:	d031      	beq.n	8009854 <UART_SetConfig+0x20d4>
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097f4:	2b04      	cmp	r3, #4
 80097f6:	d02b      	beq.n	8009850 <UART_SetConfig+0x20d0>
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097fc:	2b05      	cmp	r3, #5
 80097fe:	d025      	beq.n	800984c <UART_SetConfig+0x20cc>
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009804:	2b06      	cmp	r3, #6
 8009806:	d01f      	beq.n	8009848 <UART_SetConfig+0x20c8>
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800980c:	2b07      	cmp	r3, #7
 800980e:	d019      	beq.n	8009844 <UART_SetConfig+0x20c4>
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009814:	2b08      	cmp	r3, #8
 8009816:	d013      	beq.n	8009840 <UART_SetConfig+0x20c0>
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800981c:	2b09      	cmp	r3, #9
 800981e:	d00d      	beq.n	800983c <UART_SetConfig+0x20bc>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009824:	2b0a      	cmp	r3, #10
 8009826:	d007      	beq.n	8009838 <UART_SetConfig+0x20b8>
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800982c:	2b0b      	cmp	r3, #11
 800982e:	d101      	bne.n	8009834 <UART_SetConfig+0x20b4>
 8009830:	4b3f      	ldr	r3, [pc, #252]	; (8009930 <UART_SetConfig+0x21b0>)
 8009832:	e016      	b.n	8009862 <UART_SetConfig+0x20e2>
 8009834:	4b3d      	ldr	r3, [pc, #244]	; (800992c <UART_SetConfig+0x21ac>)
 8009836:	e014      	b.n	8009862 <UART_SetConfig+0x20e2>
 8009838:	4b3e      	ldr	r3, [pc, #248]	; (8009934 <UART_SetConfig+0x21b4>)
 800983a:	e012      	b.n	8009862 <UART_SetConfig+0x20e2>
 800983c:	4b3e      	ldr	r3, [pc, #248]	; (8009938 <UART_SetConfig+0x21b8>)
 800983e:	e010      	b.n	8009862 <UART_SetConfig+0x20e2>
 8009840:	4b3e      	ldr	r3, [pc, #248]	; (800993c <UART_SetConfig+0x21bc>)
 8009842:	e00e      	b.n	8009862 <UART_SetConfig+0x20e2>
 8009844:	4b3e      	ldr	r3, [pc, #248]	; (8009940 <UART_SetConfig+0x21c0>)
 8009846:	e00c      	b.n	8009862 <UART_SetConfig+0x20e2>
 8009848:	4b3e      	ldr	r3, [pc, #248]	; (8009944 <UART_SetConfig+0x21c4>)
 800984a:	e00a      	b.n	8009862 <UART_SetConfig+0x20e2>
 800984c:	4b3e      	ldr	r3, [pc, #248]	; (8009948 <UART_SetConfig+0x21c8>)
 800984e:	e008      	b.n	8009862 <UART_SetConfig+0x20e2>
 8009850:	4b3e      	ldr	r3, [pc, #248]	; (800994c <UART_SetConfig+0x21cc>)
 8009852:	e006      	b.n	8009862 <UART_SetConfig+0x20e2>
 8009854:	4b3e      	ldr	r3, [pc, #248]	; (8009950 <UART_SetConfig+0x21d0>)
 8009856:	e004      	b.n	8009862 <UART_SetConfig+0x20e2>
 8009858:	4b3e      	ldr	r3, [pc, #248]	; (8009954 <UART_SetConfig+0x21d4>)
 800985a:	e002      	b.n	8009862 <UART_SetConfig+0x20e2>
 800985c:	4b3e      	ldr	r3, [pc, #248]	; (8009958 <UART_SetConfig+0x21d8>)
 800985e:	e000      	b.n	8009862 <UART_SetConfig+0x20e2>
 8009860:	4b32      	ldr	r3, [pc, #200]	; (800992c <UART_SetConfig+0x21ac>)
 8009862:	687a      	ldr	r2, [r7, #4]
 8009864:	6852      	ldr	r2, [r2, #4]
 8009866:	0852      	lsrs	r2, r2, #1
 8009868:	441a      	add	r2, r3
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	685b      	ldr	r3, [r3, #4]
 800986e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009872:	b29b      	uxth	r3, r3
 8009874:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009876:	e0dd      	b.n	8009a34 <UART_SetConfig+0x22b4>
      case UART_CLOCKSOURCE_CSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800987c:	2b00      	cmp	r3, #0
 800987e:	d046      	beq.n	800990e <UART_SetConfig+0x218e>
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009884:	2b01      	cmp	r3, #1
 8009886:	d040      	beq.n	800990a <UART_SetConfig+0x218a>
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800988c:	2b02      	cmp	r3, #2
 800988e:	d03a      	beq.n	8009906 <UART_SetConfig+0x2186>
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009894:	2b03      	cmp	r3, #3
 8009896:	d034      	beq.n	8009902 <UART_SetConfig+0x2182>
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800989c:	2b04      	cmp	r3, #4
 800989e:	d02e      	beq.n	80098fe <UART_SetConfig+0x217e>
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098a4:	2b05      	cmp	r3, #5
 80098a6:	d028      	beq.n	80098fa <UART_SetConfig+0x217a>
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098ac:	2b06      	cmp	r3, #6
 80098ae:	d022      	beq.n	80098f6 <UART_SetConfig+0x2176>
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098b4:	2b07      	cmp	r3, #7
 80098b6:	d01c      	beq.n	80098f2 <UART_SetConfig+0x2172>
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098bc:	2b08      	cmp	r3, #8
 80098be:	d016      	beq.n	80098ee <UART_SetConfig+0x216e>
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098c4:	2b09      	cmp	r3, #9
 80098c6:	d00f      	beq.n	80098e8 <UART_SetConfig+0x2168>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098cc:	2b0a      	cmp	r3, #10
 80098ce:	d008      	beq.n	80098e2 <UART_SetConfig+0x2162>
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098d4:	2b0b      	cmp	r3, #11
 80098d6:	d102      	bne.n	80098de <UART_SetConfig+0x215e>
 80098d8:	f643 5309 	movw	r3, #15625	; 0x3d09
 80098dc:	e018      	b.n	8009910 <UART_SetConfig+0x2190>
 80098de:	4b18      	ldr	r3, [pc, #96]	; (8009940 <UART_SetConfig+0x21c0>)
 80098e0:	e016      	b.n	8009910 <UART_SetConfig+0x2190>
 80098e2:	f647 2312 	movw	r3, #31250	; 0x7a12
 80098e6:	e013      	b.n	8009910 <UART_SetConfig+0x2190>
 80098e8:	f24f 4324 	movw	r3, #62500	; 0xf424
 80098ec:	e010      	b.n	8009910 <UART_SetConfig+0x2190>
 80098ee:	4b1b      	ldr	r3, [pc, #108]	; (800995c <UART_SetConfig+0x21dc>)
 80098f0:	e00e      	b.n	8009910 <UART_SetConfig+0x2190>
 80098f2:	4b0f      	ldr	r3, [pc, #60]	; (8009930 <UART_SetConfig+0x21b0>)
 80098f4:	e00c      	b.n	8009910 <UART_SetConfig+0x2190>
 80098f6:	4b1a      	ldr	r3, [pc, #104]	; (8009960 <UART_SetConfig+0x21e0>)
 80098f8:	e00a      	b.n	8009910 <UART_SetConfig+0x2190>
 80098fa:	4b1a      	ldr	r3, [pc, #104]	; (8009964 <UART_SetConfig+0x21e4>)
 80098fc:	e008      	b.n	8009910 <UART_SetConfig+0x2190>
 80098fe:	4b0d      	ldr	r3, [pc, #52]	; (8009934 <UART_SetConfig+0x21b4>)
 8009900:	e006      	b.n	8009910 <UART_SetConfig+0x2190>
 8009902:	4b19      	ldr	r3, [pc, #100]	; (8009968 <UART_SetConfig+0x21e8>)
 8009904:	e004      	b.n	8009910 <UART_SetConfig+0x2190>
 8009906:	4b0c      	ldr	r3, [pc, #48]	; (8009938 <UART_SetConfig+0x21b8>)
 8009908:	e002      	b.n	8009910 <UART_SetConfig+0x2190>
 800990a:	4b0c      	ldr	r3, [pc, #48]	; (800993c <UART_SetConfig+0x21bc>)
 800990c:	e000      	b.n	8009910 <UART_SetConfig+0x2190>
 800990e:	4b0c      	ldr	r3, [pc, #48]	; (8009940 <UART_SetConfig+0x21c0>)
 8009910:	687a      	ldr	r2, [r7, #4]
 8009912:	6852      	ldr	r2, [r2, #4]
 8009914:	0852      	lsrs	r2, r2, #1
 8009916:	441a      	add	r2, r3
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	685b      	ldr	r3, [r3, #4]
 800991c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009920:	b29b      	uxth	r3, r3
 8009922:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009924:	e086      	b.n	8009a34 <UART_SetConfig+0x22b4>
 8009926:	bf00      	nop
 8009928:	58024400 	.word	0x58024400
 800992c:	03d09000 	.word	0x03d09000
 8009930:	0003d090 	.word	0x0003d090
 8009934:	0007a120 	.word	0x0007a120
 8009938:	000f4240 	.word	0x000f4240
 800993c:	001e8480 	.word	0x001e8480
 8009940:	003d0900 	.word	0x003d0900
 8009944:	00516155 	.word	0x00516155
 8009948:	0061a800 	.word	0x0061a800
 800994c:	007a1200 	.word	0x007a1200
 8009950:	00a2c2aa 	.word	0x00a2c2aa
 8009954:	00f42400 	.word	0x00f42400
 8009958:	01e84800 	.word	0x01e84800
 800995c:	0001e848 	.word	0x0001e848
 8009960:	00051615 	.word	0x00051615
 8009964:	00061a80 	.word	0x00061a80
 8009968:	000a2c2a 	.word	0x000a2c2a
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009970:	2b00      	cmp	r3, #0
 8009972:	d04e      	beq.n	8009a12 <UART_SetConfig+0x2292>
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009978:	2b01      	cmp	r3, #1
 800997a:	d047      	beq.n	8009a0c <UART_SetConfig+0x228c>
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009980:	2b02      	cmp	r3, #2
 8009982:	d040      	beq.n	8009a06 <UART_SetConfig+0x2286>
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009988:	2b03      	cmp	r3, #3
 800998a:	d039      	beq.n	8009a00 <UART_SetConfig+0x2280>
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009990:	2b04      	cmp	r3, #4
 8009992:	d032      	beq.n	80099fa <UART_SetConfig+0x227a>
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009998:	2b05      	cmp	r3, #5
 800999a:	d02b      	beq.n	80099f4 <UART_SetConfig+0x2274>
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099a0:	2b06      	cmp	r3, #6
 80099a2:	d024      	beq.n	80099ee <UART_SetConfig+0x226e>
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099a8:	2b07      	cmp	r3, #7
 80099aa:	d01d      	beq.n	80099e8 <UART_SetConfig+0x2268>
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099b0:	2b08      	cmp	r3, #8
 80099b2:	d016      	beq.n	80099e2 <UART_SetConfig+0x2262>
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099b8:	2b09      	cmp	r3, #9
 80099ba:	d00f      	beq.n	80099dc <UART_SetConfig+0x225c>
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099c0:	2b0a      	cmp	r3, #10
 80099c2:	d008      	beq.n	80099d6 <UART_SetConfig+0x2256>
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099c8:	2b0b      	cmp	r3, #11
 80099ca:	d101      	bne.n	80099d0 <UART_SetConfig+0x2250>
 80099cc:	2380      	movs	r3, #128	; 0x80
 80099ce:	e022      	b.n	8009a16 <UART_SetConfig+0x2296>
 80099d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80099d4:	e01f      	b.n	8009a16 <UART_SetConfig+0x2296>
 80099d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80099da:	e01c      	b.n	8009a16 <UART_SetConfig+0x2296>
 80099dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80099e0:	e019      	b.n	8009a16 <UART_SetConfig+0x2296>
 80099e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80099e6:	e016      	b.n	8009a16 <UART_SetConfig+0x2296>
 80099e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80099ec:	e013      	b.n	8009a16 <UART_SetConfig+0x2296>
 80099ee:	f640 23aa 	movw	r3, #2730	; 0xaaa
 80099f2:	e010      	b.n	8009a16 <UART_SetConfig+0x2296>
 80099f4:	f640 43cc 	movw	r3, #3276	; 0xccc
 80099f8:	e00d      	b.n	8009a16 <UART_SetConfig+0x2296>
 80099fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80099fe:	e00a      	b.n	8009a16 <UART_SetConfig+0x2296>
 8009a00:	f241 5355 	movw	r3, #5461	; 0x1555
 8009a04:	e007      	b.n	8009a16 <UART_SetConfig+0x2296>
 8009a06:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009a0a:	e004      	b.n	8009a16 <UART_SetConfig+0x2296>
 8009a0c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009a10:	e001      	b.n	8009a16 <UART_SetConfig+0x2296>
 8009a12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009a16:	687a      	ldr	r2, [r7, #4]
 8009a18:	6852      	ldr	r2, [r2, #4]
 8009a1a:	0852      	lsrs	r2, r2, #1
 8009a1c:	441a      	add	r2, r3
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	685b      	ldr	r3, [r3, #4]
 8009a22:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a26:	b29b      	uxth	r3, r3
 8009a28:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009a2a:	e003      	b.n	8009a34 <UART_SetConfig+0x22b4>
      default:
        ret = HAL_ERROR;
 8009a2c:	2301      	movs	r3, #1
 8009a2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        break;
 8009a32:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009a34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a36:	2b0f      	cmp	r3, #15
 8009a38:	d908      	bls.n	8009a4c <UART_SetConfig+0x22cc>
 8009a3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009a40:	d204      	bcs.n	8009a4c <UART_SetConfig+0x22cc>
    {
      huart->Instance->BRR = usartdiv;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009a48:	60da      	str	r2, [r3, #12]
 8009a4a:	e002      	b.n	8009a52 <UART_SetConfig+0x22d2>
    }
    else
    {
      ret = HAL_ERROR;
 8009a4c:	2301      	movs	r3, #1
 8009a4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	2201      	movs	r2, #1
 8009a56:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	2201      	movs	r2, #1
 8009a5e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	2200      	movs	r2, #0
 8009a66:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8009a6e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8009a72:	4618      	mov	r0, r3
 8009a74:	3740      	adds	r7, #64	; 0x40
 8009a76:	46bd      	mov	sp, r7
 8009a78:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

08009a7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009a7c:	b480      	push	{r7}
 8009a7e:	b083      	sub	sp, #12
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a88:	f003 0301 	and.w	r3, r3, #1
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d00a      	beq.n	8009aa6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	685b      	ldr	r3, [r3, #4]
 8009a96:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	430a      	orrs	r2, r1
 8009aa4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009aaa:	f003 0302 	and.w	r3, r3, #2
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d00a      	beq.n	8009ac8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	685b      	ldr	r3, [r3, #4]
 8009ab8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	430a      	orrs	r2, r1
 8009ac6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009acc:	f003 0304 	and.w	r3, r3, #4
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d00a      	beq.n	8009aea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	685b      	ldr	r3, [r3, #4]
 8009ada:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	430a      	orrs	r2, r1
 8009ae8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009aee:	f003 0308 	and.w	r3, r3, #8
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d00a      	beq.n	8009b0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	685b      	ldr	r3, [r3, #4]
 8009afc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	430a      	orrs	r2, r1
 8009b0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b10:	f003 0310 	and.w	r3, r3, #16
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d00a      	beq.n	8009b2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	689b      	ldr	r3, [r3, #8]
 8009b1e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	430a      	orrs	r2, r1
 8009b2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b32:	f003 0320 	and.w	r3, r3, #32
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d00a      	beq.n	8009b50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	689b      	ldr	r3, [r3, #8]
 8009b40:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	430a      	orrs	r2, r1
 8009b4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d01a      	beq.n	8009b92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	685b      	ldr	r3, [r3, #4]
 8009b62:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	430a      	orrs	r2, r1
 8009b70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009b7a:	d10a      	bne.n	8009b92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	685b      	ldr	r3, [r3, #4]
 8009b82:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	430a      	orrs	r2, r1
 8009b90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d00a      	beq.n	8009bb4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	685b      	ldr	r3, [r3, #4]
 8009ba4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	430a      	orrs	r2, r1
 8009bb2:	605a      	str	r2, [r3, #4]
  }
}
 8009bb4:	bf00      	nop
 8009bb6:	370c      	adds	r7, #12
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bbe:	4770      	bx	lr

08009bc0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b086      	sub	sp, #24
 8009bc4:	af02      	add	r7, sp, #8
 8009bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	2200      	movs	r2, #0
 8009bcc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8009bd0:	f7f8 fa36 	bl	8002040 <HAL_GetTick>
 8009bd4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	f003 0308 	and.w	r3, r3, #8
 8009be0:	2b08      	cmp	r3, #8
 8009be2:	d10e      	bne.n	8009c02 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009be4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009be8:	9300      	str	r3, [sp, #0]
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	2200      	movs	r2, #0
 8009bee:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009bf2:	6878      	ldr	r0, [r7, #4]
 8009bf4:	f000 f82c 	bl	8009c50 <UART_WaitOnFlagUntilTimeout>
 8009bf8:	4603      	mov	r3, r0
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d001      	beq.n	8009c02 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009bfe:	2303      	movs	r3, #3
 8009c00:	e022      	b.n	8009c48 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	f003 0304 	and.w	r3, r3, #4
 8009c0c:	2b04      	cmp	r3, #4
 8009c0e:	d10e      	bne.n	8009c2e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009c10:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009c14:	9300      	str	r3, [sp, #0]
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	2200      	movs	r2, #0
 8009c1a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009c1e:	6878      	ldr	r0, [r7, #4]
 8009c20:	f000 f816 	bl	8009c50 <UART_WaitOnFlagUntilTimeout>
 8009c24:	4603      	mov	r3, r0
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d001      	beq.n	8009c2e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009c2a:	2303      	movs	r3, #3
 8009c2c:	e00c      	b.n	8009c48 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	2220      	movs	r2, #32
 8009c32:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	2220      	movs	r2, #32
 8009c3a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2200      	movs	r2, #0
 8009c42:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009c46:	2300      	movs	r3, #0
}
 8009c48:	4618      	mov	r0, r3
 8009c4a:	3710      	adds	r7, #16
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	bd80      	pop	{r7, pc}

08009c50 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b084      	sub	sp, #16
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	60f8      	str	r0, [r7, #12]
 8009c58:	60b9      	str	r1, [r7, #8]
 8009c5a:	603b      	str	r3, [r7, #0]
 8009c5c:	4613      	mov	r3, r2
 8009c5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c60:	e062      	b.n	8009d28 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c62:	69bb      	ldr	r3, [r7, #24]
 8009c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c68:	d05e      	beq.n	8009d28 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c6a:	f7f8 f9e9 	bl	8002040 <HAL_GetTick>
 8009c6e:	4602      	mov	r2, r0
 8009c70:	683b      	ldr	r3, [r7, #0]
 8009c72:	1ad3      	subs	r3, r2, r3
 8009c74:	69ba      	ldr	r2, [r7, #24]
 8009c76:	429a      	cmp	r2, r3
 8009c78:	d302      	bcc.n	8009c80 <UART_WaitOnFlagUntilTimeout+0x30>
 8009c7a:	69bb      	ldr	r3, [r7, #24]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d11d      	bne.n	8009cbc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	681a      	ldr	r2, [r3, #0]
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009c8e:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	689a      	ldr	r2, [r3, #8]
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	f022 0201 	bic.w	r2, r2, #1
 8009c9e:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	2220      	movs	r2, #32
 8009ca4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	2220      	movs	r2, #32
 8009cac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8009cb8:	2303      	movs	r3, #3
 8009cba:	e045      	b.n	8009d48 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	f003 0304 	and.w	r3, r3, #4
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d02e      	beq.n	8009d28 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	69db      	ldr	r3, [r3, #28]
 8009cd0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009cd4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009cd8:	d126      	bne.n	8009d28 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009ce2:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	681a      	ldr	r2, [r3, #0]
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009cf2:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	689a      	ldr	r2, [r3, #8]
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	f022 0201 	bic.w	r2, r2, #1
 8009d02:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	2220      	movs	r2, #32
 8009d08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	2220      	movs	r2, #32
 8009d10:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	2220      	movs	r2, #32
 8009d18:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	2200      	movs	r2, #0
 8009d20:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
          
          return HAL_TIMEOUT;
 8009d24:	2303      	movs	r3, #3
 8009d26:	e00f      	b.n	8009d48 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	69da      	ldr	r2, [r3, #28]
 8009d2e:	68bb      	ldr	r3, [r7, #8]
 8009d30:	4013      	ands	r3, r2
 8009d32:	68ba      	ldr	r2, [r7, #8]
 8009d34:	429a      	cmp	r2, r3
 8009d36:	bf0c      	ite	eq
 8009d38:	2301      	moveq	r3, #1
 8009d3a:	2300      	movne	r3, #0
 8009d3c:	b2db      	uxtb	r3, r3
 8009d3e:	461a      	mov	r2, r3
 8009d40:	79fb      	ldrb	r3, [r7, #7]
 8009d42:	429a      	cmp	r2, r3
 8009d44:	d08d      	beq.n	8009c62 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009d46:	2300      	movs	r3, #0
}
 8009d48:	4618      	mov	r0, r3
 8009d4a:	3710      	adds	r7, #16
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	bd80      	pop	{r7, pc}

08009d50 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009d50:	b480      	push	{r7}
 8009d52:	b083      	sub	sp, #12
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	681a      	ldr	r2, [r3, #0]
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009d66:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	6899      	ldr	r1, [r3, #8]
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681a      	ldr	r2, [r3, #0]
 8009d72:	4b08      	ldr	r3, [pc, #32]	; (8009d94 <UART_EndRxTransfer+0x44>)
 8009d74:	400b      	ands	r3, r1
 8009d76:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	2220      	movs	r2, #32
 8009d7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	2200      	movs	r2, #0
 8009d84:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8009d86:	bf00      	nop
 8009d88:	370c      	adds	r7, #12
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d90:	4770      	bx	lr
 8009d92:	bf00      	nop
 8009d94:	effffffe 	.word	0xeffffffe

08009d98 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b084      	sub	sp, #16
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009da4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	2200      	movs	r2, #0
 8009daa:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	2200      	movs	r2, #0
 8009db2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009db6:	68f8      	ldr	r0, [r7, #12]
 8009db8:	f7fd fcd6 	bl	8007768 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009dbc:	bf00      	nop
 8009dbe:	3710      	adds	r7, #16
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	bd80      	pop	{r7, pc}

08009dc4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b082      	sub	sp, #8
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	681a      	ldr	r2, [r3, #0]
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009dda:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	2220      	movs	r2, #32
 8009de0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	2200      	movs	r2, #0
 8009de8:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009dea:	6878      	ldr	r0, [r7, #4]
 8009dec:	f7fd fcb2 	bl	8007754 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009df0:	bf00      	nop
 8009df2:	3708      	adds	r7, #8
 8009df4:	46bd      	mov	sp, r7
 8009df6:	bd80      	pop	{r7, pc}

08009df8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009df8:	b480      	push	{r7}
 8009dfa:	b083      	sub	sp, #12
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009e00:	bf00      	nop
 8009e02:	370c      	adds	r7, #12
 8009e04:	46bd      	mov	sp, r7
 8009e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0a:	4770      	bx	lr

08009e0c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009e0c:	b480      	push	{r7}
 8009e0e:	b083      	sub	sp, #12
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009e14:	bf00      	nop
 8009e16:	370c      	adds	r7, #12
 8009e18:	46bd      	mov	sp, r7
 8009e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e1e:	4770      	bx	lr

08009e20 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009e20:	b480      	push	{r7}
 8009e22:	b083      	sub	sp, #12
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009e28:	bf00      	nop
 8009e2a:	370c      	adds	r7, #12
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e32:	4770      	bx	lr

08009e34 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009e34:	b480      	push	{r7}
 8009e36:	b085      	sub	sp, #20
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009e42:	2b01      	cmp	r3, #1
 8009e44:	d101      	bne.n	8009e4a <HAL_UARTEx_DisableFifoMode+0x16>
 8009e46:	2302      	movs	r3, #2
 8009e48:	e027      	b.n	8009e9a <HAL_UARTEx_DisableFifoMode+0x66>
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	2201      	movs	r2, #1
 8009e4e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	2224      	movs	r2, #36	; 0x24
 8009e56:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	681a      	ldr	r2, [r3, #0]
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	f022 0201 	bic.w	r2, r2, #1
 8009e70:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009e78:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	68fa      	ldr	r2, [r7, #12]
 8009e86:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2220      	movs	r2, #32
 8009e8c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	2200      	movs	r2, #0
 8009e94:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009e98:	2300      	movs	r3, #0
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	3714      	adds	r7, #20
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea4:	4770      	bx	lr

08009ea6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009ea6:	b580      	push	{r7, lr}
 8009ea8:	b084      	sub	sp, #16
 8009eaa:	af00      	add	r7, sp, #0
 8009eac:	6078      	str	r0, [r7, #4]
 8009eae:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009eb6:	2b01      	cmp	r3, #1
 8009eb8:	d101      	bne.n	8009ebe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009eba:	2302      	movs	r3, #2
 8009ebc:	e02d      	b.n	8009f1a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	2201      	movs	r2, #1
 8009ec2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2224      	movs	r2, #36	; 0x24
 8009eca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	681a      	ldr	r2, [r3, #0]
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	f022 0201 	bic.w	r2, r2, #1
 8009ee4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	689b      	ldr	r3, [r3, #8]
 8009eec:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	683a      	ldr	r2, [r7, #0]
 8009ef6:	430a      	orrs	r2, r1
 8009ef8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009efa:	6878      	ldr	r0, [r7, #4]
 8009efc:	f000 f850 	bl	8009fa0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	68fa      	ldr	r2, [r7, #12]
 8009f06:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2220      	movs	r2, #32
 8009f0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2200      	movs	r2, #0
 8009f14:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009f18:	2300      	movs	r3, #0
}
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	3710      	adds	r7, #16
 8009f1e:	46bd      	mov	sp, r7
 8009f20:	bd80      	pop	{r7, pc}

08009f22 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009f22:	b580      	push	{r7, lr}
 8009f24:	b084      	sub	sp, #16
 8009f26:	af00      	add	r7, sp, #0
 8009f28:	6078      	str	r0, [r7, #4]
 8009f2a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009f32:	2b01      	cmp	r3, #1
 8009f34:	d101      	bne.n	8009f3a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009f36:	2302      	movs	r3, #2
 8009f38:	e02d      	b.n	8009f96 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	2201      	movs	r2, #1
 8009f3e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	2224      	movs	r2, #36	; 0x24
 8009f46:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	681a      	ldr	r2, [r3, #0]
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	f022 0201 	bic.w	r2, r2, #1
 8009f60:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	689b      	ldr	r3, [r3, #8]
 8009f68:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	683a      	ldr	r2, [r7, #0]
 8009f72:	430a      	orrs	r2, r1
 8009f74:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009f76:	6878      	ldr	r0, [r7, #4]
 8009f78:	f000 f812 	bl	8009fa0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	68fa      	ldr	r2, [r7, #12]
 8009f82:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2220      	movs	r2, #32
 8009f88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	2200      	movs	r2, #0
 8009f90:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009f94:	2300      	movs	r3, #0
}
 8009f96:	4618      	mov	r0, r3
 8009f98:	3710      	adds	r7, #16
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	bd80      	pop	{r7, pc}
	...

08009fa0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009fa0:	b480      	push	{r7}
 8009fa2:	b089      	sub	sp, #36	; 0x24
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8009fa8:	4a2f      	ldr	r2, [pc, #188]	; (800a068 <UARTEx_SetNbDataToProcess+0xc8>)
 8009faa:	f107 0314 	add.w	r3, r7, #20
 8009fae:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009fb2:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8009fb6:	4a2d      	ldr	r2, [pc, #180]	; (800a06c <UARTEx_SetNbDataToProcess+0xcc>)
 8009fb8:	f107 030c 	add.w	r3, r7, #12
 8009fbc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009fc0:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d108      	bne.n	8009fde <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2201      	movs	r2, #1
 8009fd0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	2201      	movs	r2, #1
 8009fd8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009fdc:	e03d      	b.n	800a05a <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009fde:	2308      	movs	r3, #8
 8009fe0:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009fe2:	2308      	movs	r3, #8
 8009fe4:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	689b      	ldr	r3, [r3, #8]
 8009fec:	0e5b      	lsrs	r3, r3, #25
 8009fee:	b2db      	uxtb	r3, r3
 8009ff0:	f003 0307 	and.w	r3, r3, #7
 8009ff4:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	689b      	ldr	r3, [r3, #8]
 8009ffc:	0f5b      	lsrs	r3, r3, #29
 8009ffe:	b2db      	uxtb	r3, r3
 800a000:	f003 0307 	and.w	r3, r3, #7
 800a004:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800a006:	7fbb      	ldrb	r3, [r7, #30]
 800a008:	7f3a      	ldrb	r2, [r7, #28]
 800a00a:	f107 0120 	add.w	r1, r7, #32
 800a00e:	440a      	add	r2, r1
 800a010:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800a014:	fb02 f303 	mul.w	r3, r2, r3
 800a018:	7f3a      	ldrb	r2, [r7, #28]
 800a01a:	f107 0120 	add.w	r1, r7, #32
 800a01e:	440a      	add	r2, r1
 800a020:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800a024:	fb93 f3f2 	sdiv	r3, r3, r2
 800a028:	b29a      	uxth	r2, r3
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 800a030:	7ffb      	ldrb	r3, [r7, #31]
 800a032:	7f7a      	ldrb	r2, [r7, #29]
 800a034:	f107 0120 	add.w	r1, r7, #32
 800a038:	440a      	add	r2, r1
 800a03a:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800a03e:	fb02 f303 	mul.w	r3, r2, r3
 800a042:	7f7a      	ldrb	r2, [r7, #29]
 800a044:	f107 0120 	add.w	r1, r7, #32
 800a048:	440a      	add	r2, r1
 800a04a:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800a04e:	fb93 f3f2 	sdiv	r3, r3, r2
 800a052:	b29a      	uxth	r2, r3
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800a05a:	bf00      	nop
 800a05c:	3724      	adds	r7, #36	; 0x24
 800a05e:	46bd      	mov	sp, r7
 800a060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a064:	4770      	bx	lr
 800a066:	bf00      	nop
 800a068:	0800dac4 	.word	0x0800dac4
 800a06c:	0800dacc 	.word	0x0800dacc

0800a070 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a070:	b084      	sub	sp, #16
 800a072:	b580      	push	{r7, lr}
 800a074:	b084      	sub	sp, #16
 800a076:	af00      	add	r7, sp, #0
 800a078:	6078      	str	r0, [r7, #4]
 800a07a:	f107 001c 	add.w	r0, r7, #28
 800a07e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a084:	2b01      	cmp	r3, #1
 800a086:	d120      	bne.n	800a0ca <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a08c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	68da      	ldr	r2, [r3, #12]
 800a098:	4b25      	ldr	r3, [pc, #148]	; (800a130 <USB_CoreInit+0xc0>)
 800a09a:	4013      	ands	r3, r2
 800a09c:	687a      	ldr	r2, [r7, #4]
 800a09e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	68db      	ldr	r3, [r3, #12]
 800a0a4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a0ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a0ae:	2b01      	cmp	r3, #1
 800a0b0:	d105      	bne.n	800a0be <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	68db      	ldr	r3, [r3, #12]
 800a0b6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800a0be:	6878      	ldr	r0, [r7, #4]
 800a0c0:	f001 fa66 	bl	800b590 <USB_CoreReset>
 800a0c4:	4603      	mov	r3, r0
 800a0c6:	73fb      	strb	r3, [r7, #15]
 800a0c8:	e01a      	b.n	800a100 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	68db      	ldr	r3, [r3, #12]
 800a0ce:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800a0d6:	6878      	ldr	r0, [r7, #4]
 800a0d8:	f001 fa5a 	bl	800b590 <USB_CoreReset>
 800a0dc:	4603      	mov	r3, r0
 800a0de:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a0e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d106      	bne.n	800a0f4 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0ea:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	639a      	str	r2, [r3, #56]	; 0x38
 800a0f2:	e005      	b.n	800a100 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0f8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a102:	2b01      	cmp	r3, #1
 800a104:	d10b      	bne.n	800a11e <USB_CoreInit+0xae>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	689b      	ldr	r3, [r3, #8]
 800a10a:	f043 0206 	orr.w	r2, r3, #6
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	689b      	ldr	r3, [r3, #8]
 800a116:	f043 0220 	orr.w	r2, r3, #32
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a11e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a120:	4618      	mov	r0, r3
 800a122:	3710      	adds	r7, #16
 800a124:	46bd      	mov	sp, r7
 800a126:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a12a:	b004      	add	sp, #16
 800a12c:	4770      	bx	lr
 800a12e:	bf00      	nop
 800a130:	ffbdffbf 	.word	0xffbdffbf

0800a134 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a134:	b480      	push	{r7}
 800a136:	b087      	sub	sp, #28
 800a138:	af00      	add	r7, sp, #0
 800a13a:	60f8      	str	r0, [r7, #12]
 800a13c:	60b9      	str	r1, [r7, #8]
 800a13e:	4613      	mov	r3, r2
 800a140:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a142:	79fb      	ldrb	r3, [r7, #7]
 800a144:	2b02      	cmp	r3, #2
 800a146:	d165      	bne.n	800a214 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a148:	68bb      	ldr	r3, [r7, #8]
 800a14a:	4a41      	ldr	r2, [pc, #260]	; (800a250 <USB_SetTurnaroundTime+0x11c>)
 800a14c:	4293      	cmp	r3, r2
 800a14e:	d906      	bls.n	800a15e <USB_SetTurnaroundTime+0x2a>
 800a150:	68bb      	ldr	r3, [r7, #8]
 800a152:	4a40      	ldr	r2, [pc, #256]	; (800a254 <USB_SetTurnaroundTime+0x120>)
 800a154:	4293      	cmp	r3, r2
 800a156:	d802      	bhi.n	800a15e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a158:	230f      	movs	r3, #15
 800a15a:	617b      	str	r3, [r7, #20]
 800a15c:	e062      	b.n	800a224 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a15e:	68bb      	ldr	r3, [r7, #8]
 800a160:	4a3c      	ldr	r2, [pc, #240]	; (800a254 <USB_SetTurnaroundTime+0x120>)
 800a162:	4293      	cmp	r3, r2
 800a164:	d906      	bls.n	800a174 <USB_SetTurnaroundTime+0x40>
 800a166:	68bb      	ldr	r3, [r7, #8]
 800a168:	4a3b      	ldr	r2, [pc, #236]	; (800a258 <USB_SetTurnaroundTime+0x124>)
 800a16a:	4293      	cmp	r3, r2
 800a16c:	d802      	bhi.n	800a174 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a16e:	230e      	movs	r3, #14
 800a170:	617b      	str	r3, [r7, #20]
 800a172:	e057      	b.n	800a224 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a174:	68bb      	ldr	r3, [r7, #8]
 800a176:	4a38      	ldr	r2, [pc, #224]	; (800a258 <USB_SetTurnaroundTime+0x124>)
 800a178:	4293      	cmp	r3, r2
 800a17a:	d906      	bls.n	800a18a <USB_SetTurnaroundTime+0x56>
 800a17c:	68bb      	ldr	r3, [r7, #8]
 800a17e:	4a37      	ldr	r2, [pc, #220]	; (800a25c <USB_SetTurnaroundTime+0x128>)
 800a180:	4293      	cmp	r3, r2
 800a182:	d802      	bhi.n	800a18a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a184:	230d      	movs	r3, #13
 800a186:	617b      	str	r3, [r7, #20]
 800a188:	e04c      	b.n	800a224 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a18a:	68bb      	ldr	r3, [r7, #8]
 800a18c:	4a33      	ldr	r2, [pc, #204]	; (800a25c <USB_SetTurnaroundTime+0x128>)
 800a18e:	4293      	cmp	r3, r2
 800a190:	d906      	bls.n	800a1a0 <USB_SetTurnaroundTime+0x6c>
 800a192:	68bb      	ldr	r3, [r7, #8]
 800a194:	4a32      	ldr	r2, [pc, #200]	; (800a260 <USB_SetTurnaroundTime+0x12c>)
 800a196:	4293      	cmp	r3, r2
 800a198:	d802      	bhi.n	800a1a0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a19a:	230c      	movs	r3, #12
 800a19c:	617b      	str	r3, [r7, #20]
 800a19e:	e041      	b.n	800a224 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a1a0:	68bb      	ldr	r3, [r7, #8]
 800a1a2:	4a2f      	ldr	r2, [pc, #188]	; (800a260 <USB_SetTurnaroundTime+0x12c>)
 800a1a4:	4293      	cmp	r3, r2
 800a1a6:	d906      	bls.n	800a1b6 <USB_SetTurnaroundTime+0x82>
 800a1a8:	68bb      	ldr	r3, [r7, #8]
 800a1aa:	4a2e      	ldr	r2, [pc, #184]	; (800a264 <USB_SetTurnaroundTime+0x130>)
 800a1ac:	4293      	cmp	r3, r2
 800a1ae:	d802      	bhi.n	800a1b6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a1b0:	230b      	movs	r3, #11
 800a1b2:	617b      	str	r3, [r7, #20]
 800a1b4:	e036      	b.n	800a224 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a1b6:	68bb      	ldr	r3, [r7, #8]
 800a1b8:	4a2a      	ldr	r2, [pc, #168]	; (800a264 <USB_SetTurnaroundTime+0x130>)
 800a1ba:	4293      	cmp	r3, r2
 800a1bc:	d906      	bls.n	800a1cc <USB_SetTurnaroundTime+0x98>
 800a1be:	68bb      	ldr	r3, [r7, #8]
 800a1c0:	4a29      	ldr	r2, [pc, #164]	; (800a268 <USB_SetTurnaroundTime+0x134>)
 800a1c2:	4293      	cmp	r3, r2
 800a1c4:	d802      	bhi.n	800a1cc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a1c6:	230a      	movs	r3, #10
 800a1c8:	617b      	str	r3, [r7, #20]
 800a1ca:	e02b      	b.n	800a224 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a1cc:	68bb      	ldr	r3, [r7, #8]
 800a1ce:	4a26      	ldr	r2, [pc, #152]	; (800a268 <USB_SetTurnaroundTime+0x134>)
 800a1d0:	4293      	cmp	r3, r2
 800a1d2:	d906      	bls.n	800a1e2 <USB_SetTurnaroundTime+0xae>
 800a1d4:	68bb      	ldr	r3, [r7, #8]
 800a1d6:	4a25      	ldr	r2, [pc, #148]	; (800a26c <USB_SetTurnaroundTime+0x138>)
 800a1d8:	4293      	cmp	r3, r2
 800a1da:	d802      	bhi.n	800a1e2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800a1dc:	2309      	movs	r3, #9
 800a1de:	617b      	str	r3, [r7, #20]
 800a1e0:	e020      	b.n	800a224 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a1e2:	68bb      	ldr	r3, [r7, #8]
 800a1e4:	4a21      	ldr	r2, [pc, #132]	; (800a26c <USB_SetTurnaroundTime+0x138>)
 800a1e6:	4293      	cmp	r3, r2
 800a1e8:	d906      	bls.n	800a1f8 <USB_SetTurnaroundTime+0xc4>
 800a1ea:	68bb      	ldr	r3, [r7, #8]
 800a1ec:	4a20      	ldr	r2, [pc, #128]	; (800a270 <USB_SetTurnaroundTime+0x13c>)
 800a1ee:	4293      	cmp	r3, r2
 800a1f0:	d802      	bhi.n	800a1f8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800a1f2:	2308      	movs	r3, #8
 800a1f4:	617b      	str	r3, [r7, #20]
 800a1f6:	e015      	b.n	800a224 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a1f8:	68bb      	ldr	r3, [r7, #8]
 800a1fa:	4a1d      	ldr	r2, [pc, #116]	; (800a270 <USB_SetTurnaroundTime+0x13c>)
 800a1fc:	4293      	cmp	r3, r2
 800a1fe:	d906      	bls.n	800a20e <USB_SetTurnaroundTime+0xda>
 800a200:	68bb      	ldr	r3, [r7, #8]
 800a202:	4a1c      	ldr	r2, [pc, #112]	; (800a274 <USB_SetTurnaroundTime+0x140>)
 800a204:	4293      	cmp	r3, r2
 800a206:	d802      	bhi.n	800a20e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800a208:	2307      	movs	r3, #7
 800a20a:	617b      	str	r3, [r7, #20]
 800a20c:	e00a      	b.n	800a224 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800a20e:	2306      	movs	r3, #6
 800a210:	617b      	str	r3, [r7, #20]
 800a212:	e007      	b.n	800a224 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800a214:	79fb      	ldrb	r3, [r7, #7]
 800a216:	2b00      	cmp	r3, #0
 800a218:	d102      	bne.n	800a220 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800a21a:	2309      	movs	r3, #9
 800a21c:	617b      	str	r3, [r7, #20]
 800a21e:	e001      	b.n	800a224 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800a220:	2309      	movs	r3, #9
 800a222:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	68db      	ldr	r3, [r3, #12]
 800a228:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	68da      	ldr	r2, [r3, #12]
 800a234:	697b      	ldr	r3, [r7, #20]
 800a236:	029b      	lsls	r3, r3, #10
 800a238:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800a23c:	431a      	orrs	r2, r3
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a242:	2300      	movs	r3, #0
}
 800a244:	4618      	mov	r0, r3
 800a246:	371c      	adds	r7, #28
 800a248:	46bd      	mov	sp, r7
 800a24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24e:	4770      	bx	lr
 800a250:	00d8acbf 	.word	0x00d8acbf
 800a254:	00e4e1bf 	.word	0x00e4e1bf
 800a258:	00f423ff 	.word	0x00f423ff
 800a25c:	0106737f 	.word	0x0106737f
 800a260:	011a499f 	.word	0x011a499f
 800a264:	01312cff 	.word	0x01312cff
 800a268:	014ca43f 	.word	0x014ca43f
 800a26c:	016e35ff 	.word	0x016e35ff
 800a270:	01a6ab1f 	.word	0x01a6ab1f
 800a274:	01e847ff 	.word	0x01e847ff

0800a278 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a278:	b480      	push	{r7}
 800a27a:	b083      	sub	sp, #12
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	689b      	ldr	r3, [r3, #8]
 800a284:	f043 0201 	orr.w	r2, r3, #1
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a28c:	2300      	movs	r3, #0
}
 800a28e:	4618      	mov	r0, r3
 800a290:	370c      	adds	r7, #12
 800a292:	46bd      	mov	sp, r7
 800a294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a298:	4770      	bx	lr

0800a29a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a29a:	b480      	push	{r7}
 800a29c:	b083      	sub	sp, #12
 800a29e:	af00      	add	r7, sp, #0
 800a2a0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	689b      	ldr	r3, [r3, #8]
 800a2a6:	f023 0201 	bic.w	r2, r3, #1
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a2ae:	2300      	movs	r3, #0
}
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	370c      	adds	r7, #12
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ba:	4770      	bx	lr

0800a2bc <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a2bc:	b580      	push	{r7, lr}
 800a2be:	b082      	sub	sp, #8
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
 800a2c4:	460b      	mov	r3, r1
 800a2c6:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	68db      	ldr	r3, [r3, #12]
 800a2cc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a2d4:	78fb      	ldrb	r3, [r7, #3]
 800a2d6:	2b01      	cmp	r3, #1
 800a2d8:	d106      	bne.n	800a2e8 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	68db      	ldr	r3, [r3, #12]
 800a2de:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	60da      	str	r2, [r3, #12]
 800a2e6:	e00b      	b.n	800a300 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800a2e8:	78fb      	ldrb	r3, [r7, #3]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d106      	bne.n	800a2fc <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	68db      	ldr	r3, [r3, #12]
 800a2f2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	60da      	str	r2, [r3, #12]
 800a2fa:	e001      	b.n	800a300 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800a2fc:	2301      	movs	r3, #1
 800a2fe:	e003      	b.n	800a308 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800a300:	2032      	movs	r0, #50	; 0x32
 800a302:	f7f7 fea9 	bl	8002058 <HAL_Delay>

  return HAL_OK;
 800a306:	2300      	movs	r3, #0
}
 800a308:	4618      	mov	r0, r3
 800a30a:	3708      	adds	r7, #8
 800a30c:	46bd      	mov	sp, r7
 800a30e:	bd80      	pop	{r7, pc}

0800a310 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a310:	b084      	sub	sp, #16
 800a312:	b580      	push	{r7, lr}
 800a314:	b086      	sub	sp, #24
 800a316:	af00      	add	r7, sp, #0
 800a318:	6078      	str	r0, [r7, #4]
 800a31a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800a31e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a322:	2300      	movs	r3, #0
 800a324:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a32a:	2300      	movs	r3, #0
 800a32c:	613b      	str	r3, [r7, #16]
 800a32e:	e009      	b.n	800a344 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a330:	687a      	ldr	r2, [r7, #4]
 800a332:	693b      	ldr	r3, [r7, #16]
 800a334:	3340      	adds	r3, #64	; 0x40
 800a336:	009b      	lsls	r3, r3, #2
 800a338:	4413      	add	r3, r2
 800a33a:	2200      	movs	r2, #0
 800a33c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a33e:	693b      	ldr	r3, [r7, #16]
 800a340:	3301      	adds	r3, #1
 800a342:	613b      	str	r3, [r7, #16]
 800a344:	693b      	ldr	r3, [r7, #16]
 800a346:	2b0e      	cmp	r3, #14
 800a348:	d9f2      	bls.n	800a330 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a34a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d11c      	bne.n	800a38a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a356:	685b      	ldr	r3, [r3, #4]
 800a358:	68fa      	ldr	r2, [r7, #12]
 800a35a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a35e:	f043 0302 	orr.w	r3, r3, #2
 800a362:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a368:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	601a      	str	r2, [r3, #0]
 800a388:	e005      	b.n	800a396 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a38e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a39c:	461a      	mov	r2, r3
 800a39e:	2300      	movs	r3, #0
 800a3a0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a3a8:	4619      	mov	r1, r3
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a3b0:	461a      	mov	r2, r3
 800a3b2:	680b      	ldr	r3, [r1, #0]
 800a3b4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a3b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3b8:	2b01      	cmp	r3, #1
 800a3ba:	d10c      	bne.n	800a3d6 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a3bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d104      	bne.n	800a3cc <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a3c2:	2100      	movs	r1, #0
 800a3c4:	6878      	ldr	r0, [r7, #4]
 800a3c6:	f000 f949 	bl	800a65c <USB_SetDevSpeed>
 800a3ca:	e008      	b.n	800a3de <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a3cc:	2101      	movs	r1, #1
 800a3ce:	6878      	ldr	r0, [r7, #4]
 800a3d0:	f000 f944 	bl	800a65c <USB_SetDevSpeed>
 800a3d4:	e003      	b.n	800a3de <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a3d6:	2103      	movs	r1, #3
 800a3d8:	6878      	ldr	r0, [r7, #4]
 800a3da:	f000 f93f 	bl	800a65c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a3de:	2110      	movs	r1, #16
 800a3e0:	6878      	ldr	r0, [r7, #4]
 800a3e2:	f000 f8f3 	bl	800a5cc <USB_FlushTxFifo>
 800a3e6:	4603      	mov	r3, r0
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d001      	beq.n	800a3f0 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800a3ec:	2301      	movs	r3, #1
 800a3ee:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a3f0:	6878      	ldr	r0, [r7, #4]
 800a3f2:	f000 f911 	bl	800a618 <USB_FlushRxFifo>
 800a3f6:	4603      	mov	r3, r0
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d001      	beq.n	800a400 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800a3fc:	2301      	movs	r3, #1
 800a3fe:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a406:	461a      	mov	r2, r3
 800a408:	2300      	movs	r3, #0
 800a40a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a412:	461a      	mov	r2, r3
 800a414:	2300      	movs	r3, #0
 800a416:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a41e:	461a      	mov	r2, r3
 800a420:	2300      	movs	r3, #0
 800a422:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a424:	2300      	movs	r3, #0
 800a426:	613b      	str	r3, [r7, #16]
 800a428:	e043      	b.n	800a4b2 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a42a:	693b      	ldr	r3, [r7, #16]
 800a42c:	015a      	lsls	r2, r3, #5
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	4413      	add	r3, r2
 800a432:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a43c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a440:	d118      	bne.n	800a474 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800a442:	693b      	ldr	r3, [r7, #16]
 800a444:	2b00      	cmp	r3, #0
 800a446:	d10a      	bne.n	800a45e <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a448:	693b      	ldr	r3, [r7, #16]
 800a44a:	015a      	lsls	r2, r3, #5
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	4413      	add	r3, r2
 800a450:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a454:	461a      	mov	r2, r3
 800a456:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a45a:	6013      	str	r3, [r2, #0]
 800a45c:	e013      	b.n	800a486 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a45e:	693b      	ldr	r3, [r7, #16]
 800a460:	015a      	lsls	r2, r3, #5
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	4413      	add	r3, r2
 800a466:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a46a:	461a      	mov	r2, r3
 800a46c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a470:	6013      	str	r3, [r2, #0]
 800a472:	e008      	b.n	800a486 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a474:	693b      	ldr	r3, [r7, #16]
 800a476:	015a      	lsls	r2, r3, #5
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	4413      	add	r3, r2
 800a47c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a480:	461a      	mov	r2, r3
 800a482:	2300      	movs	r3, #0
 800a484:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a486:	693b      	ldr	r3, [r7, #16]
 800a488:	015a      	lsls	r2, r3, #5
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	4413      	add	r3, r2
 800a48e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a492:	461a      	mov	r2, r3
 800a494:	2300      	movs	r3, #0
 800a496:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a498:	693b      	ldr	r3, [r7, #16]
 800a49a:	015a      	lsls	r2, r3, #5
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	4413      	add	r3, r2
 800a4a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a4a4:	461a      	mov	r2, r3
 800a4a6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a4aa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a4ac:	693b      	ldr	r3, [r7, #16]
 800a4ae:	3301      	adds	r3, #1
 800a4b0:	613b      	str	r3, [r7, #16]
 800a4b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4b4:	693a      	ldr	r2, [r7, #16]
 800a4b6:	429a      	cmp	r2, r3
 800a4b8:	d3b7      	bcc.n	800a42a <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	613b      	str	r3, [r7, #16]
 800a4be:	e043      	b.n	800a548 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a4c0:	693b      	ldr	r3, [r7, #16]
 800a4c2:	015a      	lsls	r2, r3, #5
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	4413      	add	r3, r2
 800a4c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a4d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a4d6:	d118      	bne.n	800a50a <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800a4d8:	693b      	ldr	r3, [r7, #16]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d10a      	bne.n	800a4f4 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a4de:	693b      	ldr	r3, [r7, #16]
 800a4e0:	015a      	lsls	r2, r3, #5
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	4413      	add	r3, r2
 800a4e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4ea:	461a      	mov	r2, r3
 800a4ec:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a4f0:	6013      	str	r3, [r2, #0]
 800a4f2:	e013      	b.n	800a51c <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a4f4:	693b      	ldr	r3, [r7, #16]
 800a4f6:	015a      	lsls	r2, r3, #5
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	4413      	add	r3, r2
 800a4fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a500:	461a      	mov	r2, r3
 800a502:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a506:	6013      	str	r3, [r2, #0]
 800a508:	e008      	b.n	800a51c <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a50a:	693b      	ldr	r3, [r7, #16]
 800a50c:	015a      	lsls	r2, r3, #5
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	4413      	add	r3, r2
 800a512:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a516:	461a      	mov	r2, r3
 800a518:	2300      	movs	r3, #0
 800a51a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a51c:	693b      	ldr	r3, [r7, #16]
 800a51e:	015a      	lsls	r2, r3, #5
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	4413      	add	r3, r2
 800a524:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a528:	461a      	mov	r2, r3
 800a52a:	2300      	movs	r3, #0
 800a52c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a52e:	693b      	ldr	r3, [r7, #16]
 800a530:	015a      	lsls	r2, r3, #5
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	4413      	add	r3, r2
 800a536:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a53a:	461a      	mov	r2, r3
 800a53c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a540:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a542:	693b      	ldr	r3, [r7, #16]
 800a544:	3301      	adds	r3, #1
 800a546:	613b      	str	r3, [r7, #16]
 800a548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a54a:	693a      	ldr	r2, [r7, #16]
 800a54c:	429a      	cmp	r2, r3
 800a54e:	d3b7      	bcc.n	800a4c0 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a556:	691b      	ldr	r3, [r3, #16]
 800a558:	68fa      	ldr	r2, [r7, #12]
 800a55a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a55e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a562:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	2200      	movs	r2, #0
 800a568:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800a570:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a574:	2b00      	cmp	r3, #0
 800a576:	d105      	bne.n	800a584 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	699b      	ldr	r3, [r3, #24]
 800a57c:	f043 0210 	orr.w	r2, r3, #16
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	699a      	ldr	r2, [r3, #24]
 800a588:	4b0e      	ldr	r3, [pc, #56]	; (800a5c4 <USB_DevInit+0x2b4>)
 800a58a:	4313      	orrs	r3, r2
 800a58c:	687a      	ldr	r2, [r7, #4]
 800a58e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a590:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a592:	2b00      	cmp	r3, #0
 800a594:	d005      	beq.n	800a5a2 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	699b      	ldr	r3, [r3, #24]
 800a59a:	f043 0208 	orr.w	r2, r3, #8
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a5a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a5a4:	2b01      	cmp	r3, #1
 800a5a6:	d105      	bne.n	800a5b4 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	699a      	ldr	r2, [r3, #24]
 800a5ac:	4b06      	ldr	r3, [pc, #24]	; (800a5c8 <USB_DevInit+0x2b8>)
 800a5ae:	4313      	orrs	r3, r2
 800a5b0:	687a      	ldr	r2, [r7, #4]
 800a5b2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a5b4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	3718      	adds	r7, #24
 800a5ba:	46bd      	mov	sp, r7
 800a5bc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a5c0:	b004      	add	sp, #16
 800a5c2:	4770      	bx	lr
 800a5c4:	803c3800 	.word	0x803c3800
 800a5c8:	40000004 	.word	0x40000004

0800a5cc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a5cc:	b480      	push	{r7}
 800a5ce:	b085      	sub	sp, #20
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
 800a5d4:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a5da:	683b      	ldr	r3, [r7, #0]
 800a5dc:	019b      	lsls	r3, r3, #6
 800a5de:	f043 0220 	orr.w	r2, r3, #32
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	3301      	adds	r3, #1
 800a5ea:	60fb      	str	r3, [r7, #12]
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	4a09      	ldr	r2, [pc, #36]	; (800a614 <USB_FlushTxFifo+0x48>)
 800a5f0:	4293      	cmp	r3, r2
 800a5f2:	d901      	bls.n	800a5f8 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800a5f4:	2303      	movs	r3, #3
 800a5f6:	e006      	b.n	800a606 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	691b      	ldr	r3, [r3, #16]
 800a5fc:	f003 0320 	and.w	r3, r3, #32
 800a600:	2b20      	cmp	r3, #32
 800a602:	d0f0      	beq.n	800a5e6 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a604:	2300      	movs	r3, #0
}
 800a606:	4618      	mov	r0, r3
 800a608:	3714      	adds	r7, #20
 800a60a:	46bd      	mov	sp, r7
 800a60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a610:	4770      	bx	lr
 800a612:	bf00      	nop
 800a614:	00030d40 	.word	0x00030d40

0800a618 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a618:	b480      	push	{r7}
 800a61a:	b085      	sub	sp, #20
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800a620:	2300      	movs	r3, #0
 800a622:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	2210      	movs	r2, #16
 800a628:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	3301      	adds	r3, #1
 800a62e:	60fb      	str	r3, [r7, #12]
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	4a09      	ldr	r2, [pc, #36]	; (800a658 <USB_FlushRxFifo+0x40>)
 800a634:	4293      	cmp	r3, r2
 800a636:	d901      	bls.n	800a63c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800a638:	2303      	movs	r3, #3
 800a63a:	e006      	b.n	800a64a <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	691b      	ldr	r3, [r3, #16]
 800a640:	f003 0310 	and.w	r3, r3, #16
 800a644:	2b10      	cmp	r3, #16
 800a646:	d0f0      	beq.n	800a62a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a648:	2300      	movs	r3, #0
}
 800a64a:	4618      	mov	r0, r3
 800a64c:	3714      	adds	r7, #20
 800a64e:	46bd      	mov	sp, r7
 800a650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a654:	4770      	bx	lr
 800a656:	bf00      	nop
 800a658:	00030d40 	.word	0x00030d40

0800a65c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a65c:	b480      	push	{r7}
 800a65e:	b085      	sub	sp, #20
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
 800a664:	460b      	mov	r3, r1
 800a666:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a672:	681a      	ldr	r2, [r3, #0]
 800a674:	78fb      	ldrb	r3, [r7, #3]
 800a676:	68f9      	ldr	r1, [r7, #12]
 800a678:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a67c:	4313      	orrs	r3, r2
 800a67e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a680:	2300      	movs	r3, #0
}
 800a682:	4618      	mov	r0, r3
 800a684:	3714      	adds	r7, #20
 800a686:	46bd      	mov	sp, r7
 800a688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68c:	4770      	bx	lr

0800a68e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a68e:	b480      	push	{r7}
 800a690:	b087      	sub	sp, #28
 800a692:	af00      	add	r7, sp, #0
 800a694:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a69a:	693b      	ldr	r3, [r7, #16]
 800a69c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a6a0:	689b      	ldr	r3, [r3, #8]
 800a6a2:	f003 0306 	and.w	r3, r3, #6
 800a6a6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d102      	bne.n	800a6b4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800a6ae:	2300      	movs	r3, #0
 800a6b0:	75fb      	strb	r3, [r7, #23]
 800a6b2:	e00a      	b.n	800a6ca <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	2b02      	cmp	r3, #2
 800a6b8:	d002      	beq.n	800a6c0 <USB_GetDevSpeed+0x32>
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	2b06      	cmp	r3, #6
 800a6be:	d102      	bne.n	800a6c6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a6c0:	2302      	movs	r3, #2
 800a6c2:	75fb      	strb	r3, [r7, #23]
 800a6c4:	e001      	b.n	800a6ca <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800a6c6:	230f      	movs	r3, #15
 800a6c8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a6ca:	7dfb      	ldrb	r3, [r7, #23]
}
 800a6cc:	4618      	mov	r0, r3
 800a6ce:	371c      	adds	r7, #28
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d6:	4770      	bx	lr

0800a6d8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a6d8:	b480      	push	{r7}
 800a6da:	b085      	sub	sp, #20
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	6078      	str	r0, [r7, #4]
 800a6e0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	781b      	ldrb	r3, [r3, #0]
 800a6ea:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a6ec:	683b      	ldr	r3, [r7, #0]
 800a6ee:	785b      	ldrb	r3, [r3, #1]
 800a6f0:	2b01      	cmp	r3, #1
 800a6f2:	d139      	bne.n	800a768 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a6fa:	69da      	ldr	r2, [r3, #28]
 800a6fc:	683b      	ldr	r3, [r7, #0]
 800a6fe:	781b      	ldrb	r3, [r3, #0]
 800a700:	f003 030f 	and.w	r3, r3, #15
 800a704:	2101      	movs	r1, #1
 800a706:	fa01 f303 	lsl.w	r3, r1, r3
 800a70a:	b29b      	uxth	r3, r3
 800a70c:	68f9      	ldr	r1, [r7, #12]
 800a70e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a712:	4313      	orrs	r3, r2
 800a714:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a716:	68bb      	ldr	r3, [r7, #8]
 800a718:	015a      	lsls	r2, r3, #5
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	4413      	add	r3, r2
 800a71e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d153      	bne.n	800a7d4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a72c:	68bb      	ldr	r3, [r7, #8]
 800a72e:	015a      	lsls	r2, r3, #5
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	4413      	add	r3, r2
 800a734:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a738:	681a      	ldr	r2, [r3, #0]
 800a73a:	683b      	ldr	r3, [r7, #0]
 800a73c:	689b      	ldr	r3, [r3, #8]
 800a73e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a742:	683b      	ldr	r3, [r7, #0]
 800a744:	78db      	ldrb	r3, [r3, #3]
 800a746:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a748:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a74a:	68bb      	ldr	r3, [r7, #8]
 800a74c:	059b      	lsls	r3, r3, #22
 800a74e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a750:	431a      	orrs	r2, r3
 800a752:	68bb      	ldr	r3, [r7, #8]
 800a754:	0159      	lsls	r1, r3, #5
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	440b      	add	r3, r1
 800a75a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a75e:	4619      	mov	r1, r3
 800a760:	4b20      	ldr	r3, [pc, #128]	; (800a7e4 <USB_ActivateEndpoint+0x10c>)
 800a762:	4313      	orrs	r3, r2
 800a764:	600b      	str	r3, [r1, #0]
 800a766:	e035      	b.n	800a7d4 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a76e:	69da      	ldr	r2, [r3, #28]
 800a770:	683b      	ldr	r3, [r7, #0]
 800a772:	781b      	ldrb	r3, [r3, #0]
 800a774:	f003 030f 	and.w	r3, r3, #15
 800a778:	2101      	movs	r1, #1
 800a77a:	fa01 f303 	lsl.w	r3, r1, r3
 800a77e:	041b      	lsls	r3, r3, #16
 800a780:	68f9      	ldr	r1, [r7, #12]
 800a782:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a786:	4313      	orrs	r3, r2
 800a788:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a78a:	68bb      	ldr	r3, [r7, #8]
 800a78c:	015a      	lsls	r2, r3, #5
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	4413      	add	r3, r2
 800a792:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d119      	bne.n	800a7d4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a7a0:	68bb      	ldr	r3, [r7, #8]
 800a7a2:	015a      	lsls	r2, r3, #5
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	4413      	add	r3, r2
 800a7a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7ac:	681a      	ldr	r2, [r3, #0]
 800a7ae:	683b      	ldr	r3, [r7, #0]
 800a7b0:	689b      	ldr	r3, [r3, #8]
 800a7b2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a7b6:	683b      	ldr	r3, [r7, #0]
 800a7b8:	78db      	ldrb	r3, [r3, #3]
 800a7ba:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a7bc:	430b      	orrs	r3, r1
 800a7be:	431a      	orrs	r2, r3
 800a7c0:	68bb      	ldr	r3, [r7, #8]
 800a7c2:	0159      	lsls	r1, r3, #5
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	440b      	add	r3, r1
 800a7c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7cc:	4619      	mov	r1, r3
 800a7ce:	4b05      	ldr	r3, [pc, #20]	; (800a7e4 <USB_ActivateEndpoint+0x10c>)
 800a7d0:	4313      	orrs	r3, r2
 800a7d2:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a7d4:	2300      	movs	r3, #0
}
 800a7d6:	4618      	mov	r0, r3
 800a7d8:	3714      	adds	r7, #20
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e0:	4770      	bx	lr
 800a7e2:	bf00      	nop
 800a7e4:	10008000 	.word	0x10008000

0800a7e8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a7e8:	b480      	push	{r7}
 800a7ea:	b085      	sub	sp, #20
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	6078      	str	r0, [r7, #4]
 800a7f0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a7f6:	683b      	ldr	r3, [r7, #0]
 800a7f8:	781b      	ldrb	r3, [r3, #0]
 800a7fa:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a7fc:	683b      	ldr	r3, [r7, #0]
 800a7fe:	785b      	ldrb	r3, [r3, #1]
 800a800:	2b01      	cmp	r3, #1
 800a802:	d135      	bne.n	800a870 <USB_DeactivateEndpoint+0x88>
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a80a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a80c:	683b      	ldr	r3, [r7, #0]
 800a80e:	781b      	ldrb	r3, [r3, #0]
 800a810:	f003 030f 	and.w	r3, r3, #15
 800a814:	2101      	movs	r1, #1
 800a816:	fa01 f303 	lsl.w	r3, r1, r3
 800a81a:	b29b      	uxth	r3, r3
 800a81c:	43db      	mvns	r3, r3
 800a81e:	68f9      	ldr	r1, [r7, #12]
 800a820:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a824:	4013      	ands	r3, r2
 800a826:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a82e:	69da      	ldr	r2, [r3, #28]
 800a830:	683b      	ldr	r3, [r7, #0]
 800a832:	781b      	ldrb	r3, [r3, #0]
 800a834:	f003 030f 	and.w	r3, r3, #15
 800a838:	2101      	movs	r1, #1
 800a83a:	fa01 f303 	lsl.w	r3, r1, r3
 800a83e:	b29b      	uxth	r3, r3
 800a840:	43db      	mvns	r3, r3
 800a842:	68f9      	ldr	r1, [r7, #12]
 800a844:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a848:	4013      	ands	r3, r2
 800a84a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a84c:	68bb      	ldr	r3, [r7, #8]
 800a84e:	015a      	lsls	r2, r3, #5
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	4413      	add	r3, r2
 800a854:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a858:	681a      	ldr	r2, [r3, #0]
 800a85a:	68bb      	ldr	r3, [r7, #8]
 800a85c:	0159      	lsls	r1, r3, #5
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	440b      	add	r3, r1
 800a862:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a866:	4619      	mov	r1, r3
 800a868:	4b1f      	ldr	r3, [pc, #124]	; (800a8e8 <USB_DeactivateEndpoint+0x100>)
 800a86a:	4013      	ands	r3, r2
 800a86c:	600b      	str	r3, [r1, #0]
 800a86e:	e034      	b.n	800a8da <USB_DeactivateEndpoint+0xf2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a876:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a878:	683b      	ldr	r3, [r7, #0]
 800a87a:	781b      	ldrb	r3, [r3, #0]
 800a87c:	f003 030f 	and.w	r3, r3, #15
 800a880:	2101      	movs	r1, #1
 800a882:	fa01 f303 	lsl.w	r3, r1, r3
 800a886:	041b      	lsls	r3, r3, #16
 800a888:	43db      	mvns	r3, r3
 800a88a:	68f9      	ldr	r1, [r7, #12]
 800a88c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a890:	4013      	ands	r3, r2
 800a892:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a89a:	69da      	ldr	r2, [r3, #28]
 800a89c:	683b      	ldr	r3, [r7, #0]
 800a89e:	781b      	ldrb	r3, [r3, #0]
 800a8a0:	f003 030f 	and.w	r3, r3, #15
 800a8a4:	2101      	movs	r1, #1
 800a8a6:	fa01 f303 	lsl.w	r3, r1, r3
 800a8aa:	041b      	lsls	r3, r3, #16
 800a8ac:	43db      	mvns	r3, r3
 800a8ae:	68f9      	ldr	r1, [r7, #12]
 800a8b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a8b4:	4013      	ands	r3, r2
 800a8b6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a8b8:	68bb      	ldr	r3, [r7, #8]
 800a8ba:	015a      	lsls	r2, r3, #5
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	4413      	add	r3, r2
 800a8c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a8c4:	681a      	ldr	r2, [r3, #0]
 800a8c6:	68bb      	ldr	r3, [r7, #8]
 800a8c8:	0159      	lsls	r1, r3, #5
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	440b      	add	r3, r1
 800a8ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a8d2:	4619      	mov	r1, r3
 800a8d4:	4b05      	ldr	r3, [pc, #20]	; (800a8ec <USB_DeactivateEndpoint+0x104>)
 800a8d6:	4013      	ands	r3, r2
 800a8d8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800a8da:	2300      	movs	r3, #0
}
 800a8dc:	4618      	mov	r0, r3
 800a8de:	3714      	adds	r7, #20
 800a8e0:	46bd      	mov	sp, r7
 800a8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e6:	4770      	bx	lr
 800a8e8:	ec337800 	.word	0xec337800
 800a8ec:	eff37800 	.word	0xeff37800

0800a8f0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a8f0:	b580      	push	{r7, lr}
 800a8f2:	b08a      	sub	sp, #40	; 0x28
 800a8f4:	af02      	add	r7, sp, #8
 800a8f6:	60f8      	str	r0, [r7, #12]
 800a8f8:	60b9      	str	r1, [r7, #8]
 800a8fa:	4613      	mov	r3, r2
 800a8fc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800a902:	68bb      	ldr	r3, [r7, #8]
 800a904:	781b      	ldrb	r3, [r3, #0]
 800a906:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a908:	68bb      	ldr	r3, [r7, #8]
 800a90a:	785b      	ldrb	r3, [r3, #1]
 800a90c:	2b01      	cmp	r3, #1
 800a90e:	f040 8163 	bne.w	800abd8 <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a912:	68bb      	ldr	r3, [r7, #8]
 800a914:	695b      	ldr	r3, [r3, #20]
 800a916:	2b00      	cmp	r3, #0
 800a918:	d132      	bne.n	800a980 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a91a:	69bb      	ldr	r3, [r7, #24]
 800a91c:	015a      	lsls	r2, r3, #5
 800a91e:	69fb      	ldr	r3, [r7, #28]
 800a920:	4413      	add	r3, r2
 800a922:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a926:	691a      	ldr	r2, [r3, #16]
 800a928:	69bb      	ldr	r3, [r7, #24]
 800a92a:	0159      	lsls	r1, r3, #5
 800a92c:	69fb      	ldr	r3, [r7, #28]
 800a92e:	440b      	add	r3, r1
 800a930:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a934:	4619      	mov	r1, r3
 800a936:	4ba5      	ldr	r3, [pc, #660]	; (800abcc <USB_EPStartXfer+0x2dc>)
 800a938:	4013      	ands	r3, r2
 800a93a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a93c:	69bb      	ldr	r3, [r7, #24]
 800a93e:	015a      	lsls	r2, r3, #5
 800a940:	69fb      	ldr	r3, [r7, #28]
 800a942:	4413      	add	r3, r2
 800a944:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a948:	691b      	ldr	r3, [r3, #16]
 800a94a:	69ba      	ldr	r2, [r7, #24]
 800a94c:	0151      	lsls	r1, r2, #5
 800a94e:	69fa      	ldr	r2, [r7, #28]
 800a950:	440a      	add	r2, r1
 800a952:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a956:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a95a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a95c:	69bb      	ldr	r3, [r7, #24]
 800a95e:	015a      	lsls	r2, r3, #5
 800a960:	69fb      	ldr	r3, [r7, #28]
 800a962:	4413      	add	r3, r2
 800a964:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a968:	691a      	ldr	r2, [r3, #16]
 800a96a:	69bb      	ldr	r3, [r7, #24]
 800a96c:	0159      	lsls	r1, r3, #5
 800a96e:	69fb      	ldr	r3, [r7, #28]
 800a970:	440b      	add	r3, r1
 800a972:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a976:	4619      	mov	r1, r3
 800a978:	4b95      	ldr	r3, [pc, #596]	; (800abd0 <USB_EPStartXfer+0x2e0>)
 800a97a:	4013      	ands	r3, r2
 800a97c:	610b      	str	r3, [r1, #16]
 800a97e:	e074      	b.n	800aa6a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a980:	69bb      	ldr	r3, [r7, #24]
 800a982:	015a      	lsls	r2, r3, #5
 800a984:	69fb      	ldr	r3, [r7, #28]
 800a986:	4413      	add	r3, r2
 800a988:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a98c:	691a      	ldr	r2, [r3, #16]
 800a98e:	69bb      	ldr	r3, [r7, #24]
 800a990:	0159      	lsls	r1, r3, #5
 800a992:	69fb      	ldr	r3, [r7, #28]
 800a994:	440b      	add	r3, r1
 800a996:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a99a:	4619      	mov	r1, r3
 800a99c:	4b8c      	ldr	r3, [pc, #560]	; (800abd0 <USB_EPStartXfer+0x2e0>)
 800a99e:	4013      	ands	r3, r2
 800a9a0:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a9a2:	69bb      	ldr	r3, [r7, #24]
 800a9a4:	015a      	lsls	r2, r3, #5
 800a9a6:	69fb      	ldr	r3, [r7, #28]
 800a9a8:	4413      	add	r3, r2
 800a9aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a9ae:	691a      	ldr	r2, [r3, #16]
 800a9b0:	69bb      	ldr	r3, [r7, #24]
 800a9b2:	0159      	lsls	r1, r3, #5
 800a9b4:	69fb      	ldr	r3, [r7, #28]
 800a9b6:	440b      	add	r3, r1
 800a9b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a9bc:	4619      	mov	r1, r3
 800a9be:	4b83      	ldr	r3, [pc, #524]	; (800abcc <USB_EPStartXfer+0x2dc>)
 800a9c0:	4013      	ands	r3, r2
 800a9c2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800a9c4:	69bb      	ldr	r3, [r7, #24]
 800a9c6:	015a      	lsls	r2, r3, #5
 800a9c8:	69fb      	ldr	r3, [r7, #28]
 800a9ca:	4413      	add	r3, r2
 800a9cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a9d0:	691a      	ldr	r2, [r3, #16]
 800a9d2:	68bb      	ldr	r3, [r7, #8]
 800a9d4:	6959      	ldr	r1, [r3, #20]
 800a9d6:	68bb      	ldr	r3, [r7, #8]
 800a9d8:	689b      	ldr	r3, [r3, #8]
 800a9da:	440b      	add	r3, r1
 800a9dc:	1e59      	subs	r1, r3, #1
 800a9de:	68bb      	ldr	r3, [r7, #8]
 800a9e0:	689b      	ldr	r3, [r3, #8]
 800a9e2:	fbb1 f3f3 	udiv	r3, r1, r3
 800a9e6:	04d9      	lsls	r1, r3, #19
 800a9e8:	4b7a      	ldr	r3, [pc, #488]	; (800abd4 <USB_EPStartXfer+0x2e4>)
 800a9ea:	400b      	ands	r3, r1
 800a9ec:	69b9      	ldr	r1, [r7, #24]
 800a9ee:	0148      	lsls	r0, r1, #5
 800a9f0:	69f9      	ldr	r1, [r7, #28]
 800a9f2:	4401      	add	r1, r0
 800a9f4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800a9f8:	4313      	orrs	r3, r2
 800a9fa:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a9fc:	69bb      	ldr	r3, [r7, #24]
 800a9fe:	015a      	lsls	r2, r3, #5
 800aa00:	69fb      	ldr	r3, [r7, #28]
 800aa02:	4413      	add	r3, r2
 800aa04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa08:	691a      	ldr	r2, [r3, #16]
 800aa0a:	68bb      	ldr	r3, [r7, #8]
 800aa0c:	695b      	ldr	r3, [r3, #20]
 800aa0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aa12:	69b9      	ldr	r1, [r7, #24]
 800aa14:	0148      	lsls	r0, r1, #5
 800aa16:	69f9      	ldr	r1, [r7, #28]
 800aa18:	4401      	add	r1, r0
 800aa1a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800aa1e:	4313      	orrs	r3, r2
 800aa20:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800aa22:	68bb      	ldr	r3, [r7, #8]
 800aa24:	78db      	ldrb	r3, [r3, #3]
 800aa26:	2b01      	cmp	r3, #1
 800aa28:	d11f      	bne.n	800aa6a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800aa2a:	69bb      	ldr	r3, [r7, #24]
 800aa2c:	015a      	lsls	r2, r3, #5
 800aa2e:	69fb      	ldr	r3, [r7, #28]
 800aa30:	4413      	add	r3, r2
 800aa32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa36:	691b      	ldr	r3, [r3, #16]
 800aa38:	69ba      	ldr	r2, [r7, #24]
 800aa3a:	0151      	lsls	r1, r2, #5
 800aa3c:	69fa      	ldr	r2, [r7, #28]
 800aa3e:	440a      	add	r2, r1
 800aa40:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aa44:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800aa48:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800aa4a:	69bb      	ldr	r3, [r7, #24]
 800aa4c:	015a      	lsls	r2, r3, #5
 800aa4e:	69fb      	ldr	r3, [r7, #28]
 800aa50:	4413      	add	r3, r2
 800aa52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa56:	691b      	ldr	r3, [r3, #16]
 800aa58:	69ba      	ldr	r2, [r7, #24]
 800aa5a:	0151      	lsls	r1, r2, #5
 800aa5c:	69fa      	ldr	r2, [r7, #28]
 800aa5e:	440a      	add	r2, r1
 800aa60:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aa64:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800aa68:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800aa6a:	79fb      	ldrb	r3, [r7, #7]
 800aa6c:	2b01      	cmp	r3, #1
 800aa6e:	d14b      	bne.n	800ab08 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	691b      	ldr	r3, [r3, #16]
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d009      	beq.n	800aa8c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800aa78:	69bb      	ldr	r3, [r7, #24]
 800aa7a:	015a      	lsls	r2, r3, #5
 800aa7c:	69fb      	ldr	r3, [r7, #28]
 800aa7e:	4413      	add	r3, r2
 800aa80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa84:	461a      	mov	r2, r3
 800aa86:	68bb      	ldr	r3, [r7, #8]
 800aa88:	691b      	ldr	r3, [r3, #16]
 800aa8a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800aa8c:	68bb      	ldr	r3, [r7, #8]
 800aa8e:	78db      	ldrb	r3, [r3, #3]
 800aa90:	2b01      	cmp	r3, #1
 800aa92:	d128      	bne.n	800aae6 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800aa94:	69fb      	ldr	r3, [r7, #28]
 800aa96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aa9a:	689b      	ldr	r3, [r3, #8]
 800aa9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d110      	bne.n	800aac6 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800aaa4:	69bb      	ldr	r3, [r7, #24]
 800aaa6:	015a      	lsls	r2, r3, #5
 800aaa8:	69fb      	ldr	r3, [r7, #28]
 800aaaa:	4413      	add	r3, r2
 800aaac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	69ba      	ldr	r2, [r7, #24]
 800aab4:	0151      	lsls	r1, r2, #5
 800aab6:	69fa      	ldr	r2, [r7, #28]
 800aab8:	440a      	add	r2, r1
 800aaba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aabe:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800aac2:	6013      	str	r3, [r2, #0]
 800aac4:	e00f      	b.n	800aae6 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800aac6:	69bb      	ldr	r3, [r7, #24]
 800aac8:	015a      	lsls	r2, r3, #5
 800aaca:	69fb      	ldr	r3, [r7, #28]
 800aacc:	4413      	add	r3, r2
 800aace:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	69ba      	ldr	r2, [r7, #24]
 800aad6:	0151      	lsls	r1, r2, #5
 800aad8:	69fa      	ldr	r2, [r7, #28]
 800aada:	440a      	add	r2, r1
 800aadc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aae0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aae4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800aae6:	69bb      	ldr	r3, [r7, #24]
 800aae8:	015a      	lsls	r2, r3, #5
 800aaea:	69fb      	ldr	r3, [r7, #28]
 800aaec:	4413      	add	r3, r2
 800aaee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	69ba      	ldr	r2, [r7, #24]
 800aaf6:	0151      	lsls	r1, r2, #5
 800aaf8:	69fa      	ldr	r2, [r7, #28]
 800aafa:	440a      	add	r2, r1
 800aafc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab00:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ab04:	6013      	str	r3, [r2, #0]
 800ab06:	e133      	b.n	800ad70 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ab08:	69bb      	ldr	r3, [r7, #24]
 800ab0a:	015a      	lsls	r2, r3, #5
 800ab0c:	69fb      	ldr	r3, [r7, #28]
 800ab0e:	4413      	add	r3, r2
 800ab10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	69ba      	ldr	r2, [r7, #24]
 800ab18:	0151      	lsls	r1, r2, #5
 800ab1a:	69fa      	ldr	r2, [r7, #28]
 800ab1c:	440a      	add	r2, r1
 800ab1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab22:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ab26:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ab28:	68bb      	ldr	r3, [r7, #8]
 800ab2a:	78db      	ldrb	r3, [r3, #3]
 800ab2c:	2b01      	cmp	r3, #1
 800ab2e:	d015      	beq.n	800ab5c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800ab30:	68bb      	ldr	r3, [r7, #8]
 800ab32:	695b      	ldr	r3, [r3, #20]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	f000 811b 	beq.w	800ad70 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ab3a:	69fb      	ldr	r3, [r7, #28]
 800ab3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ab42:	68bb      	ldr	r3, [r7, #8]
 800ab44:	781b      	ldrb	r3, [r3, #0]
 800ab46:	f003 030f 	and.w	r3, r3, #15
 800ab4a:	2101      	movs	r1, #1
 800ab4c:	fa01 f303 	lsl.w	r3, r1, r3
 800ab50:	69f9      	ldr	r1, [r7, #28]
 800ab52:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ab56:	4313      	orrs	r3, r2
 800ab58:	634b      	str	r3, [r1, #52]	; 0x34
 800ab5a:	e109      	b.n	800ad70 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ab5c:	69fb      	ldr	r3, [r7, #28]
 800ab5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab62:	689b      	ldr	r3, [r3, #8]
 800ab64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d110      	bne.n	800ab8e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ab6c:	69bb      	ldr	r3, [r7, #24]
 800ab6e:	015a      	lsls	r2, r3, #5
 800ab70:	69fb      	ldr	r3, [r7, #28]
 800ab72:	4413      	add	r3, r2
 800ab74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	69ba      	ldr	r2, [r7, #24]
 800ab7c:	0151      	lsls	r1, r2, #5
 800ab7e:	69fa      	ldr	r2, [r7, #28]
 800ab80:	440a      	add	r2, r1
 800ab82:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab86:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ab8a:	6013      	str	r3, [r2, #0]
 800ab8c:	e00f      	b.n	800abae <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ab8e:	69bb      	ldr	r3, [r7, #24]
 800ab90:	015a      	lsls	r2, r3, #5
 800ab92:	69fb      	ldr	r3, [r7, #28]
 800ab94:	4413      	add	r3, r2
 800ab96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	69ba      	ldr	r2, [r7, #24]
 800ab9e:	0151      	lsls	r1, r2, #5
 800aba0:	69fa      	ldr	r2, [r7, #28]
 800aba2:	440a      	add	r2, r1
 800aba4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aba8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800abac:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800abae:	68bb      	ldr	r3, [r7, #8]
 800abb0:	68d9      	ldr	r1, [r3, #12]
 800abb2:	68bb      	ldr	r3, [r7, #8]
 800abb4:	781a      	ldrb	r2, [r3, #0]
 800abb6:	68bb      	ldr	r3, [r7, #8]
 800abb8:	695b      	ldr	r3, [r3, #20]
 800abba:	b298      	uxth	r0, r3
 800abbc:	79fb      	ldrb	r3, [r7, #7]
 800abbe:	9300      	str	r3, [sp, #0]
 800abc0:	4603      	mov	r3, r0
 800abc2:	68f8      	ldr	r0, [r7, #12]
 800abc4:	f000 fa38 	bl	800b038 <USB_WritePacket>
 800abc8:	e0d2      	b.n	800ad70 <USB_EPStartXfer+0x480>
 800abca:	bf00      	nop
 800abcc:	e007ffff 	.word	0xe007ffff
 800abd0:	fff80000 	.word	0xfff80000
 800abd4:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800abd8:	69bb      	ldr	r3, [r7, #24]
 800abda:	015a      	lsls	r2, r3, #5
 800abdc:	69fb      	ldr	r3, [r7, #28]
 800abde:	4413      	add	r3, r2
 800abe0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abe4:	691a      	ldr	r2, [r3, #16]
 800abe6:	69bb      	ldr	r3, [r7, #24]
 800abe8:	0159      	lsls	r1, r3, #5
 800abea:	69fb      	ldr	r3, [r7, #28]
 800abec:	440b      	add	r3, r1
 800abee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abf2:	4619      	mov	r1, r3
 800abf4:	4b61      	ldr	r3, [pc, #388]	; (800ad7c <USB_EPStartXfer+0x48c>)
 800abf6:	4013      	ands	r3, r2
 800abf8:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800abfa:	69bb      	ldr	r3, [r7, #24]
 800abfc:	015a      	lsls	r2, r3, #5
 800abfe:	69fb      	ldr	r3, [r7, #28]
 800ac00:	4413      	add	r3, r2
 800ac02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac06:	691a      	ldr	r2, [r3, #16]
 800ac08:	69bb      	ldr	r3, [r7, #24]
 800ac0a:	0159      	lsls	r1, r3, #5
 800ac0c:	69fb      	ldr	r3, [r7, #28]
 800ac0e:	440b      	add	r3, r1
 800ac10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac14:	4619      	mov	r1, r3
 800ac16:	4b5a      	ldr	r3, [pc, #360]	; (800ad80 <USB_EPStartXfer+0x490>)
 800ac18:	4013      	ands	r3, r2
 800ac1a:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 800ac1c:	68bb      	ldr	r3, [r7, #8]
 800ac1e:	695b      	ldr	r3, [r3, #20]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d123      	bne.n	800ac6c <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800ac24:	69bb      	ldr	r3, [r7, #24]
 800ac26:	015a      	lsls	r2, r3, #5
 800ac28:	69fb      	ldr	r3, [r7, #28]
 800ac2a:	4413      	add	r3, r2
 800ac2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac30:	691a      	ldr	r2, [r3, #16]
 800ac32:	68bb      	ldr	r3, [r7, #8]
 800ac34:	689b      	ldr	r3, [r3, #8]
 800ac36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ac3a:	69b9      	ldr	r1, [r7, #24]
 800ac3c:	0148      	lsls	r0, r1, #5
 800ac3e:	69f9      	ldr	r1, [r7, #28]
 800ac40:	4401      	add	r1, r0
 800ac42:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ac46:	4313      	orrs	r3, r2
 800ac48:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ac4a:	69bb      	ldr	r3, [r7, #24]
 800ac4c:	015a      	lsls	r2, r3, #5
 800ac4e:	69fb      	ldr	r3, [r7, #28]
 800ac50:	4413      	add	r3, r2
 800ac52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac56:	691b      	ldr	r3, [r3, #16]
 800ac58:	69ba      	ldr	r2, [r7, #24]
 800ac5a:	0151      	lsls	r1, r2, #5
 800ac5c:	69fa      	ldr	r2, [r7, #28]
 800ac5e:	440a      	add	r2, r1
 800ac60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ac64:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ac68:	6113      	str	r3, [r2, #16]
 800ac6a:	e033      	b.n	800acd4 <USB_EPStartXfer+0x3e4>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800ac6c:	68bb      	ldr	r3, [r7, #8]
 800ac6e:	695a      	ldr	r2, [r3, #20]
 800ac70:	68bb      	ldr	r3, [r7, #8]
 800ac72:	689b      	ldr	r3, [r3, #8]
 800ac74:	4413      	add	r3, r2
 800ac76:	1e5a      	subs	r2, r3, #1
 800ac78:	68bb      	ldr	r3, [r7, #8]
 800ac7a:	689b      	ldr	r3, [r3, #8]
 800ac7c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac80:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800ac82:	69bb      	ldr	r3, [r7, #24]
 800ac84:	015a      	lsls	r2, r3, #5
 800ac86:	69fb      	ldr	r3, [r7, #28]
 800ac88:	4413      	add	r3, r2
 800ac8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac8e:	691a      	ldr	r2, [r3, #16]
 800ac90:	8afb      	ldrh	r3, [r7, #22]
 800ac92:	04d9      	lsls	r1, r3, #19
 800ac94:	4b3b      	ldr	r3, [pc, #236]	; (800ad84 <USB_EPStartXfer+0x494>)
 800ac96:	400b      	ands	r3, r1
 800ac98:	69b9      	ldr	r1, [r7, #24]
 800ac9a:	0148      	lsls	r0, r1, #5
 800ac9c:	69f9      	ldr	r1, [r7, #28]
 800ac9e:	4401      	add	r1, r0
 800aca0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800aca4:	4313      	orrs	r3, r2
 800aca6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800aca8:	69bb      	ldr	r3, [r7, #24]
 800acaa:	015a      	lsls	r2, r3, #5
 800acac:	69fb      	ldr	r3, [r7, #28]
 800acae:	4413      	add	r3, r2
 800acb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800acb4:	691a      	ldr	r2, [r3, #16]
 800acb6:	68bb      	ldr	r3, [r7, #8]
 800acb8:	689b      	ldr	r3, [r3, #8]
 800acba:	8af9      	ldrh	r1, [r7, #22]
 800acbc:	fb01 f303 	mul.w	r3, r1, r3
 800acc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800acc4:	69b9      	ldr	r1, [r7, #24]
 800acc6:	0148      	lsls	r0, r1, #5
 800acc8:	69f9      	ldr	r1, [r7, #28]
 800acca:	4401      	add	r1, r0
 800accc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800acd0:	4313      	orrs	r3, r2
 800acd2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800acd4:	79fb      	ldrb	r3, [r7, #7]
 800acd6:	2b01      	cmp	r3, #1
 800acd8:	d10d      	bne.n	800acf6 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800acda:	68bb      	ldr	r3, [r7, #8]
 800acdc:	68db      	ldr	r3, [r3, #12]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d009      	beq.n	800acf6 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800ace2:	68bb      	ldr	r3, [r7, #8]
 800ace4:	68d9      	ldr	r1, [r3, #12]
 800ace6:	69bb      	ldr	r3, [r7, #24]
 800ace8:	015a      	lsls	r2, r3, #5
 800acea:	69fb      	ldr	r3, [r7, #28]
 800acec:	4413      	add	r3, r2
 800acee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800acf2:	460a      	mov	r2, r1
 800acf4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800acf6:	68bb      	ldr	r3, [r7, #8]
 800acf8:	78db      	ldrb	r3, [r3, #3]
 800acfa:	2b01      	cmp	r3, #1
 800acfc:	d128      	bne.n	800ad50 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800acfe:	69fb      	ldr	r3, [r7, #28]
 800ad00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ad04:	689b      	ldr	r3, [r3, #8]
 800ad06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d110      	bne.n	800ad30 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800ad0e:	69bb      	ldr	r3, [r7, #24]
 800ad10:	015a      	lsls	r2, r3, #5
 800ad12:	69fb      	ldr	r3, [r7, #28]
 800ad14:	4413      	add	r3, r2
 800ad16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	69ba      	ldr	r2, [r7, #24]
 800ad1e:	0151      	lsls	r1, r2, #5
 800ad20:	69fa      	ldr	r2, [r7, #28]
 800ad22:	440a      	add	r2, r1
 800ad24:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ad28:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ad2c:	6013      	str	r3, [r2, #0]
 800ad2e:	e00f      	b.n	800ad50 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800ad30:	69bb      	ldr	r3, [r7, #24]
 800ad32:	015a      	lsls	r2, r3, #5
 800ad34:	69fb      	ldr	r3, [r7, #28]
 800ad36:	4413      	add	r3, r2
 800ad38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	69ba      	ldr	r2, [r7, #24]
 800ad40:	0151      	lsls	r1, r2, #5
 800ad42:	69fa      	ldr	r2, [r7, #28]
 800ad44:	440a      	add	r2, r1
 800ad46:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ad4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ad4e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800ad50:	69bb      	ldr	r3, [r7, #24]
 800ad52:	015a      	lsls	r2, r3, #5
 800ad54:	69fb      	ldr	r3, [r7, #28]
 800ad56:	4413      	add	r3, r2
 800ad58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	69ba      	ldr	r2, [r7, #24]
 800ad60:	0151      	lsls	r1, r2, #5
 800ad62:	69fa      	ldr	r2, [r7, #28]
 800ad64:	440a      	add	r2, r1
 800ad66:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ad6a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ad6e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ad70:	2300      	movs	r3, #0
}
 800ad72:	4618      	mov	r0, r3
 800ad74:	3720      	adds	r7, #32
 800ad76:	46bd      	mov	sp, r7
 800ad78:	bd80      	pop	{r7, pc}
 800ad7a:	bf00      	nop
 800ad7c:	fff80000 	.word	0xfff80000
 800ad80:	e007ffff 	.word	0xe007ffff
 800ad84:	1ff80000 	.word	0x1ff80000

0800ad88 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ad88:	b480      	push	{r7}
 800ad8a:	b087      	sub	sp, #28
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	60f8      	str	r0, [r7, #12]
 800ad90:	60b9      	str	r1, [r7, #8]
 800ad92:	4613      	mov	r3, r2
 800ad94:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800ad9a:	68bb      	ldr	r3, [r7, #8]
 800ad9c:	781b      	ldrb	r3, [r3, #0]
 800ad9e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ada0:	68bb      	ldr	r3, [r7, #8]
 800ada2:	785b      	ldrb	r3, [r3, #1]
 800ada4:	2b01      	cmp	r3, #1
 800ada6:	f040 80cd 	bne.w	800af44 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800adaa:	68bb      	ldr	r3, [r7, #8]
 800adac:	695b      	ldr	r3, [r3, #20]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d132      	bne.n	800ae18 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800adb2:	693b      	ldr	r3, [r7, #16]
 800adb4:	015a      	lsls	r2, r3, #5
 800adb6:	697b      	ldr	r3, [r7, #20]
 800adb8:	4413      	add	r3, r2
 800adba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800adbe:	691a      	ldr	r2, [r3, #16]
 800adc0:	693b      	ldr	r3, [r7, #16]
 800adc2:	0159      	lsls	r1, r3, #5
 800adc4:	697b      	ldr	r3, [r7, #20]
 800adc6:	440b      	add	r3, r1
 800adc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800adcc:	4619      	mov	r1, r3
 800adce:	4b98      	ldr	r3, [pc, #608]	; (800b030 <USB_EP0StartXfer+0x2a8>)
 800add0:	4013      	ands	r3, r2
 800add2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800add4:	693b      	ldr	r3, [r7, #16]
 800add6:	015a      	lsls	r2, r3, #5
 800add8:	697b      	ldr	r3, [r7, #20]
 800adda:	4413      	add	r3, r2
 800addc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ade0:	691b      	ldr	r3, [r3, #16]
 800ade2:	693a      	ldr	r2, [r7, #16]
 800ade4:	0151      	lsls	r1, r2, #5
 800ade6:	697a      	ldr	r2, [r7, #20]
 800ade8:	440a      	add	r2, r1
 800adea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800adee:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800adf2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800adf4:	693b      	ldr	r3, [r7, #16]
 800adf6:	015a      	lsls	r2, r3, #5
 800adf8:	697b      	ldr	r3, [r7, #20]
 800adfa:	4413      	add	r3, r2
 800adfc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae00:	691a      	ldr	r2, [r3, #16]
 800ae02:	693b      	ldr	r3, [r7, #16]
 800ae04:	0159      	lsls	r1, r3, #5
 800ae06:	697b      	ldr	r3, [r7, #20]
 800ae08:	440b      	add	r3, r1
 800ae0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae0e:	4619      	mov	r1, r3
 800ae10:	4b88      	ldr	r3, [pc, #544]	; (800b034 <USB_EP0StartXfer+0x2ac>)
 800ae12:	4013      	ands	r3, r2
 800ae14:	610b      	str	r3, [r1, #16]
 800ae16:	e04e      	b.n	800aeb6 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ae18:	693b      	ldr	r3, [r7, #16]
 800ae1a:	015a      	lsls	r2, r3, #5
 800ae1c:	697b      	ldr	r3, [r7, #20]
 800ae1e:	4413      	add	r3, r2
 800ae20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae24:	691a      	ldr	r2, [r3, #16]
 800ae26:	693b      	ldr	r3, [r7, #16]
 800ae28:	0159      	lsls	r1, r3, #5
 800ae2a:	697b      	ldr	r3, [r7, #20]
 800ae2c:	440b      	add	r3, r1
 800ae2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae32:	4619      	mov	r1, r3
 800ae34:	4b7f      	ldr	r3, [pc, #508]	; (800b034 <USB_EP0StartXfer+0x2ac>)
 800ae36:	4013      	ands	r3, r2
 800ae38:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ae3a:	693b      	ldr	r3, [r7, #16]
 800ae3c:	015a      	lsls	r2, r3, #5
 800ae3e:	697b      	ldr	r3, [r7, #20]
 800ae40:	4413      	add	r3, r2
 800ae42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae46:	691a      	ldr	r2, [r3, #16]
 800ae48:	693b      	ldr	r3, [r7, #16]
 800ae4a:	0159      	lsls	r1, r3, #5
 800ae4c:	697b      	ldr	r3, [r7, #20]
 800ae4e:	440b      	add	r3, r1
 800ae50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae54:	4619      	mov	r1, r3
 800ae56:	4b76      	ldr	r3, [pc, #472]	; (800b030 <USB_EP0StartXfer+0x2a8>)
 800ae58:	4013      	ands	r3, r2
 800ae5a:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 800ae5c:	68bb      	ldr	r3, [r7, #8]
 800ae5e:	695a      	ldr	r2, [r3, #20]
 800ae60:	68bb      	ldr	r3, [r7, #8]
 800ae62:	689b      	ldr	r3, [r3, #8]
 800ae64:	429a      	cmp	r2, r3
 800ae66:	d903      	bls.n	800ae70 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800ae68:	68bb      	ldr	r3, [r7, #8]
 800ae6a:	689a      	ldr	r2, [r3, #8]
 800ae6c:	68bb      	ldr	r3, [r7, #8]
 800ae6e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ae70:	693b      	ldr	r3, [r7, #16]
 800ae72:	015a      	lsls	r2, r3, #5
 800ae74:	697b      	ldr	r3, [r7, #20]
 800ae76:	4413      	add	r3, r2
 800ae78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae7c:	691b      	ldr	r3, [r3, #16]
 800ae7e:	693a      	ldr	r2, [r7, #16]
 800ae80:	0151      	lsls	r1, r2, #5
 800ae82:	697a      	ldr	r2, [r7, #20]
 800ae84:	440a      	add	r2, r1
 800ae86:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae8a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ae8e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ae90:	693b      	ldr	r3, [r7, #16]
 800ae92:	015a      	lsls	r2, r3, #5
 800ae94:	697b      	ldr	r3, [r7, #20]
 800ae96:	4413      	add	r3, r2
 800ae98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae9c:	691a      	ldr	r2, [r3, #16]
 800ae9e:	68bb      	ldr	r3, [r7, #8]
 800aea0:	695b      	ldr	r3, [r3, #20]
 800aea2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aea6:	6939      	ldr	r1, [r7, #16]
 800aea8:	0148      	lsls	r0, r1, #5
 800aeaa:	6979      	ldr	r1, [r7, #20]
 800aeac:	4401      	add	r1, r0
 800aeae:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800aeb2:	4313      	orrs	r3, r2
 800aeb4:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800aeb6:	79fb      	ldrb	r3, [r7, #7]
 800aeb8:	2b01      	cmp	r3, #1
 800aeba:	d11e      	bne.n	800aefa <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800aebc:	68bb      	ldr	r3, [r7, #8]
 800aebe:	691b      	ldr	r3, [r3, #16]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d009      	beq.n	800aed8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800aec4:	693b      	ldr	r3, [r7, #16]
 800aec6:	015a      	lsls	r2, r3, #5
 800aec8:	697b      	ldr	r3, [r7, #20]
 800aeca:	4413      	add	r3, r2
 800aecc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aed0:	461a      	mov	r2, r3
 800aed2:	68bb      	ldr	r3, [r7, #8]
 800aed4:	691b      	ldr	r3, [r3, #16]
 800aed6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800aed8:	693b      	ldr	r3, [r7, #16]
 800aeda:	015a      	lsls	r2, r3, #5
 800aedc:	697b      	ldr	r3, [r7, #20]
 800aede:	4413      	add	r3, r2
 800aee0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	693a      	ldr	r2, [r7, #16]
 800aee8:	0151      	lsls	r1, r2, #5
 800aeea:	697a      	ldr	r2, [r7, #20]
 800aeec:	440a      	add	r2, r1
 800aeee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aef2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800aef6:	6013      	str	r3, [r2, #0]
 800aef8:	e092      	b.n	800b020 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800aefa:	693b      	ldr	r3, [r7, #16]
 800aefc:	015a      	lsls	r2, r3, #5
 800aefe:	697b      	ldr	r3, [r7, #20]
 800af00:	4413      	add	r3, r2
 800af02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	693a      	ldr	r2, [r7, #16]
 800af0a:	0151      	lsls	r1, r2, #5
 800af0c:	697a      	ldr	r2, [r7, #20]
 800af0e:	440a      	add	r2, r1
 800af10:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800af14:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800af18:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800af1a:	68bb      	ldr	r3, [r7, #8]
 800af1c:	695b      	ldr	r3, [r3, #20]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d07e      	beq.n	800b020 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800af22:	697b      	ldr	r3, [r7, #20]
 800af24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800af28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800af2a:	68bb      	ldr	r3, [r7, #8]
 800af2c:	781b      	ldrb	r3, [r3, #0]
 800af2e:	f003 030f 	and.w	r3, r3, #15
 800af32:	2101      	movs	r1, #1
 800af34:	fa01 f303 	lsl.w	r3, r1, r3
 800af38:	6979      	ldr	r1, [r7, #20]
 800af3a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800af3e:	4313      	orrs	r3, r2
 800af40:	634b      	str	r3, [r1, #52]	; 0x34
 800af42:	e06d      	b.n	800b020 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800af44:	693b      	ldr	r3, [r7, #16]
 800af46:	015a      	lsls	r2, r3, #5
 800af48:	697b      	ldr	r3, [r7, #20]
 800af4a:	4413      	add	r3, r2
 800af4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af50:	691a      	ldr	r2, [r3, #16]
 800af52:	693b      	ldr	r3, [r7, #16]
 800af54:	0159      	lsls	r1, r3, #5
 800af56:	697b      	ldr	r3, [r7, #20]
 800af58:	440b      	add	r3, r1
 800af5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af5e:	4619      	mov	r1, r3
 800af60:	4b34      	ldr	r3, [pc, #208]	; (800b034 <USB_EP0StartXfer+0x2ac>)
 800af62:	4013      	ands	r3, r2
 800af64:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800af66:	693b      	ldr	r3, [r7, #16]
 800af68:	015a      	lsls	r2, r3, #5
 800af6a:	697b      	ldr	r3, [r7, #20]
 800af6c:	4413      	add	r3, r2
 800af6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af72:	691a      	ldr	r2, [r3, #16]
 800af74:	693b      	ldr	r3, [r7, #16]
 800af76:	0159      	lsls	r1, r3, #5
 800af78:	697b      	ldr	r3, [r7, #20]
 800af7a:	440b      	add	r3, r1
 800af7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af80:	4619      	mov	r1, r3
 800af82:	4b2b      	ldr	r3, [pc, #172]	; (800b030 <USB_EP0StartXfer+0x2a8>)
 800af84:	4013      	ands	r3, r2
 800af86:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 800af88:	68bb      	ldr	r3, [r7, #8]
 800af8a:	695b      	ldr	r3, [r3, #20]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d003      	beq.n	800af98 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800af90:	68bb      	ldr	r3, [r7, #8]
 800af92:	689a      	ldr	r2, [r3, #8]
 800af94:	68bb      	ldr	r3, [r7, #8]
 800af96:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800af98:	693b      	ldr	r3, [r7, #16]
 800af9a:	015a      	lsls	r2, r3, #5
 800af9c:	697b      	ldr	r3, [r7, #20]
 800af9e:	4413      	add	r3, r2
 800afa0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800afa4:	691b      	ldr	r3, [r3, #16]
 800afa6:	693a      	ldr	r2, [r7, #16]
 800afa8:	0151      	lsls	r1, r2, #5
 800afaa:	697a      	ldr	r2, [r7, #20]
 800afac:	440a      	add	r2, r1
 800afae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800afb2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800afb6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800afb8:	693b      	ldr	r3, [r7, #16]
 800afba:	015a      	lsls	r2, r3, #5
 800afbc:	697b      	ldr	r3, [r7, #20]
 800afbe:	4413      	add	r3, r2
 800afc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800afc4:	691a      	ldr	r2, [r3, #16]
 800afc6:	68bb      	ldr	r3, [r7, #8]
 800afc8:	689b      	ldr	r3, [r3, #8]
 800afca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800afce:	6939      	ldr	r1, [r7, #16]
 800afd0:	0148      	lsls	r0, r1, #5
 800afd2:	6979      	ldr	r1, [r7, #20]
 800afd4:	4401      	add	r1, r0
 800afd6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800afda:	4313      	orrs	r3, r2
 800afdc:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800afde:	79fb      	ldrb	r3, [r7, #7]
 800afe0:	2b01      	cmp	r3, #1
 800afe2:	d10d      	bne.n	800b000 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800afe4:	68bb      	ldr	r3, [r7, #8]
 800afe6:	68db      	ldr	r3, [r3, #12]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d009      	beq.n	800b000 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800afec:	68bb      	ldr	r3, [r7, #8]
 800afee:	68d9      	ldr	r1, [r3, #12]
 800aff0:	693b      	ldr	r3, [r7, #16]
 800aff2:	015a      	lsls	r2, r3, #5
 800aff4:	697b      	ldr	r3, [r7, #20]
 800aff6:	4413      	add	r3, r2
 800aff8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800affc:	460a      	mov	r2, r1
 800affe:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b000:	693b      	ldr	r3, [r7, #16]
 800b002:	015a      	lsls	r2, r3, #5
 800b004:	697b      	ldr	r3, [r7, #20]
 800b006:	4413      	add	r3, r2
 800b008:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	693a      	ldr	r2, [r7, #16]
 800b010:	0151      	lsls	r1, r2, #5
 800b012:	697a      	ldr	r2, [r7, #20]
 800b014:	440a      	add	r2, r1
 800b016:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b01a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b01e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b020:	2300      	movs	r3, #0
}
 800b022:	4618      	mov	r0, r3
 800b024:	371c      	adds	r7, #28
 800b026:	46bd      	mov	sp, r7
 800b028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b02c:	4770      	bx	lr
 800b02e:	bf00      	nop
 800b030:	e007ffff 	.word	0xe007ffff
 800b034:	fff80000 	.word	0xfff80000

0800b038 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800b038:	b480      	push	{r7}
 800b03a:	b089      	sub	sp, #36	; 0x24
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	60f8      	str	r0, [r7, #12]
 800b040:	60b9      	str	r1, [r7, #8]
 800b042:	4611      	mov	r1, r2
 800b044:	461a      	mov	r2, r3
 800b046:	460b      	mov	r3, r1
 800b048:	71fb      	strb	r3, [r7, #7]
 800b04a:	4613      	mov	r3, r2
 800b04c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800b052:	68bb      	ldr	r3, [r7, #8]
 800b054:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800b056:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d11a      	bne.n	800b094 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800b05e:	88bb      	ldrh	r3, [r7, #4]
 800b060:	3303      	adds	r3, #3
 800b062:	089b      	lsrs	r3, r3, #2
 800b064:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800b066:	2300      	movs	r3, #0
 800b068:	61bb      	str	r3, [r7, #24]
 800b06a:	e00f      	b.n	800b08c <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b06c:	79fb      	ldrb	r3, [r7, #7]
 800b06e:	031a      	lsls	r2, r3, #12
 800b070:	697b      	ldr	r3, [r7, #20]
 800b072:	4413      	add	r3, r2
 800b074:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b078:	461a      	mov	r2, r3
 800b07a:	69fb      	ldr	r3, [r7, #28]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b080:	69fb      	ldr	r3, [r7, #28]
 800b082:	3304      	adds	r3, #4
 800b084:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b086:	69bb      	ldr	r3, [r7, #24]
 800b088:	3301      	adds	r3, #1
 800b08a:	61bb      	str	r3, [r7, #24]
 800b08c:	69ba      	ldr	r2, [r7, #24]
 800b08e:	693b      	ldr	r3, [r7, #16]
 800b090:	429a      	cmp	r2, r3
 800b092:	d3eb      	bcc.n	800b06c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b094:	2300      	movs	r3, #0
}
 800b096:	4618      	mov	r0, r3
 800b098:	3724      	adds	r7, #36	; 0x24
 800b09a:	46bd      	mov	sp, r7
 800b09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a0:	4770      	bx	lr

0800b0a2 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b0a2:	b480      	push	{r7}
 800b0a4:	b089      	sub	sp, #36	; 0x24
 800b0a6:	af00      	add	r7, sp, #0
 800b0a8:	60f8      	str	r0, [r7, #12]
 800b0aa:	60b9      	str	r1, [r7, #8]
 800b0ac:	4613      	mov	r3, r2
 800b0ae:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800b0b4:	68bb      	ldr	r3, [r7, #8]
 800b0b6:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800b0b8:	88fb      	ldrh	r3, [r7, #6]
 800b0ba:	3303      	adds	r3, #3
 800b0bc:	089b      	lsrs	r3, r3, #2
 800b0be:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800b0c0:	2300      	movs	r3, #0
 800b0c2:	61bb      	str	r3, [r7, #24]
 800b0c4:	e00b      	b.n	800b0de <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b0c6:	697b      	ldr	r3, [r7, #20]
 800b0c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b0cc:	681a      	ldr	r2, [r3, #0]
 800b0ce:	69fb      	ldr	r3, [r7, #28]
 800b0d0:	601a      	str	r2, [r3, #0]
    pDest++;
 800b0d2:	69fb      	ldr	r3, [r7, #28]
 800b0d4:	3304      	adds	r3, #4
 800b0d6:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800b0d8:	69bb      	ldr	r3, [r7, #24]
 800b0da:	3301      	adds	r3, #1
 800b0dc:	61bb      	str	r3, [r7, #24]
 800b0de:	69ba      	ldr	r2, [r7, #24]
 800b0e0:	693b      	ldr	r3, [r7, #16]
 800b0e2:	429a      	cmp	r2, r3
 800b0e4:	d3ef      	bcc.n	800b0c6 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800b0e6:	69fb      	ldr	r3, [r7, #28]
}
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	3724      	adds	r7, #36	; 0x24
 800b0ec:	46bd      	mov	sp, r7
 800b0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f2:	4770      	bx	lr

0800b0f4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b0f4:	b480      	push	{r7}
 800b0f6:	b085      	sub	sp, #20
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	6078      	str	r0, [r7, #4]
 800b0fc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b102:	683b      	ldr	r3, [r7, #0]
 800b104:	781b      	ldrb	r3, [r3, #0]
 800b106:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b108:	683b      	ldr	r3, [r7, #0]
 800b10a:	785b      	ldrb	r3, [r3, #1]
 800b10c:	2b01      	cmp	r3, #1
 800b10e:	d12c      	bne.n	800b16a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b110:	68bb      	ldr	r3, [r7, #8]
 800b112:	015a      	lsls	r2, r3, #5
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	4413      	add	r3, r2
 800b118:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	db12      	blt.n	800b148 <USB_EPSetStall+0x54>
 800b122:	68bb      	ldr	r3, [r7, #8]
 800b124:	2b00      	cmp	r3, #0
 800b126:	d00f      	beq.n	800b148 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b128:	68bb      	ldr	r3, [r7, #8]
 800b12a:	015a      	lsls	r2, r3, #5
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	4413      	add	r3, r2
 800b130:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	68ba      	ldr	r2, [r7, #8]
 800b138:	0151      	lsls	r1, r2, #5
 800b13a:	68fa      	ldr	r2, [r7, #12]
 800b13c:	440a      	add	r2, r1
 800b13e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b142:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b146:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b148:	68bb      	ldr	r3, [r7, #8]
 800b14a:	015a      	lsls	r2, r3, #5
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	4413      	add	r3, r2
 800b150:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	68ba      	ldr	r2, [r7, #8]
 800b158:	0151      	lsls	r1, r2, #5
 800b15a:	68fa      	ldr	r2, [r7, #12]
 800b15c:	440a      	add	r2, r1
 800b15e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b162:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b166:	6013      	str	r3, [r2, #0]
 800b168:	e02b      	b.n	800b1c2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b16a:	68bb      	ldr	r3, [r7, #8]
 800b16c:	015a      	lsls	r2, r3, #5
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	4413      	add	r3, r2
 800b172:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	db12      	blt.n	800b1a2 <USB_EPSetStall+0xae>
 800b17c:	68bb      	ldr	r3, [r7, #8]
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d00f      	beq.n	800b1a2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b182:	68bb      	ldr	r3, [r7, #8]
 800b184:	015a      	lsls	r2, r3, #5
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	4413      	add	r3, r2
 800b18a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	68ba      	ldr	r2, [r7, #8]
 800b192:	0151      	lsls	r1, r2, #5
 800b194:	68fa      	ldr	r2, [r7, #12]
 800b196:	440a      	add	r2, r1
 800b198:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b19c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b1a0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b1a2:	68bb      	ldr	r3, [r7, #8]
 800b1a4:	015a      	lsls	r2, r3, #5
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	4413      	add	r3, r2
 800b1aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	68ba      	ldr	r2, [r7, #8]
 800b1b2:	0151      	lsls	r1, r2, #5
 800b1b4:	68fa      	ldr	r2, [r7, #12]
 800b1b6:	440a      	add	r2, r1
 800b1b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b1bc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b1c0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b1c2:	2300      	movs	r3, #0
}
 800b1c4:	4618      	mov	r0, r3
 800b1c6:	3714      	adds	r7, #20
 800b1c8:	46bd      	mov	sp, r7
 800b1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ce:	4770      	bx	lr

0800b1d0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b1d0:	b480      	push	{r7}
 800b1d2:	b085      	sub	sp, #20
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	6078      	str	r0, [r7, #4]
 800b1d8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b1de:	683b      	ldr	r3, [r7, #0]
 800b1e0:	781b      	ldrb	r3, [r3, #0]
 800b1e2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b1e4:	683b      	ldr	r3, [r7, #0]
 800b1e6:	785b      	ldrb	r3, [r3, #1]
 800b1e8:	2b01      	cmp	r3, #1
 800b1ea:	d128      	bne.n	800b23e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b1ec:	68bb      	ldr	r3, [r7, #8]
 800b1ee:	015a      	lsls	r2, r3, #5
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	4413      	add	r3, r2
 800b1f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	68ba      	ldr	r2, [r7, #8]
 800b1fc:	0151      	lsls	r1, r2, #5
 800b1fe:	68fa      	ldr	r2, [r7, #12]
 800b200:	440a      	add	r2, r1
 800b202:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b206:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b20a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b20c:	683b      	ldr	r3, [r7, #0]
 800b20e:	78db      	ldrb	r3, [r3, #3]
 800b210:	2b03      	cmp	r3, #3
 800b212:	d003      	beq.n	800b21c <USB_EPClearStall+0x4c>
 800b214:	683b      	ldr	r3, [r7, #0]
 800b216:	78db      	ldrb	r3, [r3, #3]
 800b218:	2b02      	cmp	r3, #2
 800b21a:	d138      	bne.n	800b28e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b21c:	68bb      	ldr	r3, [r7, #8]
 800b21e:	015a      	lsls	r2, r3, #5
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	4413      	add	r3, r2
 800b224:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	68ba      	ldr	r2, [r7, #8]
 800b22c:	0151      	lsls	r1, r2, #5
 800b22e:	68fa      	ldr	r2, [r7, #12]
 800b230:	440a      	add	r2, r1
 800b232:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b236:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b23a:	6013      	str	r3, [r2, #0]
 800b23c:	e027      	b.n	800b28e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b23e:	68bb      	ldr	r3, [r7, #8]
 800b240:	015a      	lsls	r2, r3, #5
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	4413      	add	r3, r2
 800b246:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	68ba      	ldr	r2, [r7, #8]
 800b24e:	0151      	lsls	r1, r2, #5
 800b250:	68fa      	ldr	r2, [r7, #12]
 800b252:	440a      	add	r2, r1
 800b254:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b258:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b25c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b25e:	683b      	ldr	r3, [r7, #0]
 800b260:	78db      	ldrb	r3, [r3, #3]
 800b262:	2b03      	cmp	r3, #3
 800b264:	d003      	beq.n	800b26e <USB_EPClearStall+0x9e>
 800b266:	683b      	ldr	r3, [r7, #0]
 800b268:	78db      	ldrb	r3, [r3, #3]
 800b26a:	2b02      	cmp	r3, #2
 800b26c:	d10f      	bne.n	800b28e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b26e:	68bb      	ldr	r3, [r7, #8]
 800b270:	015a      	lsls	r2, r3, #5
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	4413      	add	r3, r2
 800b276:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	68ba      	ldr	r2, [r7, #8]
 800b27e:	0151      	lsls	r1, r2, #5
 800b280:	68fa      	ldr	r2, [r7, #12]
 800b282:	440a      	add	r2, r1
 800b284:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b288:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b28c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b28e:	2300      	movs	r3, #0
}
 800b290:	4618      	mov	r0, r3
 800b292:	3714      	adds	r7, #20
 800b294:	46bd      	mov	sp, r7
 800b296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29a:	4770      	bx	lr

0800b29c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b29c:	b480      	push	{r7}
 800b29e:	b085      	sub	sp, #20
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	6078      	str	r0, [r7, #4]
 800b2a4:	460b      	mov	r3, r1
 800b2a6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	68fa      	ldr	r2, [r7, #12]
 800b2b6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b2ba:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800b2be:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b2c6:	681a      	ldr	r2, [r3, #0]
 800b2c8:	78fb      	ldrb	r3, [r7, #3]
 800b2ca:	011b      	lsls	r3, r3, #4
 800b2cc:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800b2d0:	68f9      	ldr	r1, [r7, #12]
 800b2d2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b2d6:	4313      	orrs	r3, r2
 800b2d8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b2da:	2300      	movs	r3, #0
}
 800b2dc:	4618      	mov	r0, r3
 800b2de:	3714      	adds	r7, #20
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e6:	4770      	bx	lr

0800b2e8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b084      	sub	sp, #16
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b2fa:	685b      	ldr	r3, [r3, #4]
 800b2fc:	68fa      	ldr	r2, [r7, #12]
 800b2fe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b302:	f023 0302 	bic.w	r3, r3, #2
 800b306:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800b308:	2003      	movs	r0, #3
 800b30a:	f7f6 fea5 	bl	8002058 <HAL_Delay>

  return HAL_OK;
 800b30e:	2300      	movs	r3, #0
}
 800b310:	4618      	mov	r0, r3
 800b312:	3710      	adds	r7, #16
 800b314:	46bd      	mov	sp, r7
 800b316:	bd80      	pop	{r7, pc}

0800b318 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b318:	b580      	push	{r7, lr}
 800b31a:	b084      	sub	sp, #16
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b32a:	685b      	ldr	r3, [r3, #4]
 800b32c:	68fa      	ldr	r2, [r7, #12]
 800b32e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b332:	f043 0302 	orr.w	r3, r3, #2
 800b336:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800b338:	2003      	movs	r0, #3
 800b33a:	f7f6 fe8d 	bl	8002058 <HAL_Delay>

  return HAL_OK;
 800b33e:	2300      	movs	r3, #0
}
 800b340:	4618      	mov	r0, r3
 800b342:	3710      	adds	r7, #16
 800b344:	46bd      	mov	sp, r7
 800b346:	bd80      	pop	{r7, pc}

0800b348 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800b348:	b480      	push	{r7}
 800b34a:	b085      	sub	sp, #20
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	695b      	ldr	r3, [r3, #20]
 800b354:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	699b      	ldr	r3, [r3, #24]
 800b35a:	68fa      	ldr	r2, [r7, #12]
 800b35c:	4013      	ands	r3, r2
 800b35e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b360:	68fb      	ldr	r3, [r7, #12]
}
 800b362:	4618      	mov	r0, r3
 800b364:	3714      	adds	r7, #20
 800b366:	46bd      	mov	sp, r7
 800b368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36c:	4770      	bx	lr

0800b36e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b36e:	b480      	push	{r7}
 800b370:	b085      	sub	sp, #20
 800b372:	af00      	add	r7, sp, #0
 800b374:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b380:	699b      	ldr	r3, [r3, #24]
 800b382:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b38a:	69db      	ldr	r3, [r3, #28]
 800b38c:	68ba      	ldr	r2, [r7, #8]
 800b38e:	4013      	ands	r3, r2
 800b390:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b392:	68bb      	ldr	r3, [r7, #8]
 800b394:	0c1b      	lsrs	r3, r3, #16
}
 800b396:	4618      	mov	r0, r3
 800b398:	3714      	adds	r7, #20
 800b39a:	46bd      	mov	sp, r7
 800b39c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a0:	4770      	bx	lr

0800b3a2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b3a2:	b480      	push	{r7}
 800b3a4:	b085      	sub	sp, #20
 800b3a6:	af00      	add	r7, sp, #0
 800b3a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b3b4:	699b      	ldr	r3, [r3, #24]
 800b3b6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b3be:	69db      	ldr	r3, [r3, #28]
 800b3c0:	68ba      	ldr	r2, [r7, #8]
 800b3c2:	4013      	ands	r3, r2
 800b3c4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b3c6:	68bb      	ldr	r3, [r7, #8]
 800b3c8:	b29b      	uxth	r3, r3
}
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	3714      	adds	r7, #20
 800b3ce:	46bd      	mov	sp, r7
 800b3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d4:	4770      	bx	lr

0800b3d6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b3d6:	b480      	push	{r7}
 800b3d8:	b085      	sub	sp, #20
 800b3da:	af00      	add	r7, sp, #0
 800b3dc:	6078      	str	r0, [r7, #4]
 800b3de:	460b      	mov	r3, r1
 800b3e0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b3e6:	78fb      	ldrb	r3, [r7, #3]
 800b3e8:	015a      	lsls	r2, r3, #5
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	4413      	add	r3, r2
 800b3ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b3f2:	689b      	ldr	r3, [r3, #8]
 800b3f4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b3fc:	695b      	ldr	r3, [r3, #20]
 800b3fe:	68ba      	ldr	r2, [r7, #8]
 800b400:	4013      	ands	r3, r2
 800b402:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b404:	68bb      	ldr	r3, [r7, #8]
}
 800b406:	4618      	mov	r0, r3
 800b408:	3714      	adds	r7, #20
 800b40a:	46bd      	mov	sp, r7
 800b40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b410:	4770      	bx	lr

0800b412 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b412:	b480      	push	{r7}
 800b414:	b087      	sub	sp, #28
 800b416:	af00      	add	r7, sp, #0
 800b418:	6078      	str	r0, [r7, #4]
 800b41a:	460b      	mov	r3, r1
 800b41c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b422:	697b      	ldr	r3, [r7, #20]
 800b424:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b428:	691b      	ldr	r3, [r3, #16]
 800b42a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b42c:	697b      	ldr	r3, [r7, #20]
 800b42e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b432:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b434:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b436:	78fb      	ldrb	r3, [r7, #3]
 800b438:	f003 030f 	and.w	r3, r3, #15
 800b43c:	68fa      	ldr	r2, [r7, #12]
 800b43e:	fa22 f303 	lsr.w	r3, r2, r3
 800b442:	01db      	lsls	r3, r3, #7
 800b444:	b2db      	uxtb	r3, r3
 800b446:	693a      	ldr	r2, [r7, #16]
 800b448:	4313      	orrs	r3, r2
 800b44a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b44c:	78fb      	ldrb	r3, [r7, #3]
 800b44e:	015a      	lsls	r2, r3, #5
 800b450:	697b      	ldr	r3, [r7, #20]
 800b452:	4413      	add	r3, r2
 800b454:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b458:	689b      	ldr	r3, [r3, #8]
 800b45a:	693a      	ldr	r2, [r7, #16]
 800b45c:	4013      	ands	r3, r2
 800b45e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b460:	68bb      	ldr	r3, [r7, #8]
}
 800b462:	4618      	mov	r0, r3
 800b464:	371c      	adds	r7, #28
 800b466:	46bd      	mov	sp, r7
 800b468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b46c:	4770      	bx	lr

0800b46e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800b46e:	b480      	push	{r7}
 800b470:	b083      	sub	sp, #12
 800b472:	af00      	add	r7, sp, #0
 800b474:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	695b      	ldr	r3, [r3, #20]
 800b47a:	f003 0301 	and.w	r3, r3, #1
}
 800b47e:	4618      	mov	r0, r3
 800b480:	370c      	adds	r7, #12
 800b482:	46bd      	mov	sp, r7
 800b484:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b488:	4770      	bx	lr
	...

0800b48c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800b48c:	b480      	push	{r7}
 800b48e:	b085      	sub	sp, #20
 800b490:	af00      	add	r7, sp, #0
 800b492:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b49e:	681a      	ldr	r2, [r3, #0]
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b4a6:	4619      	mov	r1, r3
 800b4a8:	4b09      	ldr	r3, [pc, #36]	; (800b4d0 <USB_ActivateSetup+0x44>)
 800b4aa:	4013      	ands	r3, r2
 800b4ac:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b4b4:	685b      	ldr	r3, [r3, #4]
 800b4b6:	68fa      	ldr	r2, [r7, #12]
 800b4b8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b4bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b4c0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b4c2:	2300      	movs	r3, #0
}
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	3714      	adds	r7, #20
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ce:	4770      	bx	lr
 800b4d0:	fffff800 	.word	0xfffff800

0800b4d4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800b4d4:	b480      	push	{r7}
 800b4d6:	b087      	sub	sp, #28
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	60f8      	str	r0, [r7, #12]
 800b4dc:	460b      	mov	r3, r1
 800b4de:	607a      	str	r2, [r7, #4]
 800b4e0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	333c      	adds	r3, #60	; 0x3c
 800b4ea:	3304      	adds	r3, #4
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b4f0:	693b      	ldr	r3, [r7, #16]
 800b4f2:	4a26      	ldr	r2, [pc, #152]	; (800b58c <USB_EP0_OutStart+0xb8>)
 800b4f4:	4293      	cmp	r3, r2
 800b4f6:	d90a      	bls.n	800b50e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b4f8:	697b      	ldr	r3, [r7, #20]
 800b4fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b504:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b508:	d101      	bne.n	800b50e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800b50a:	2300      	movs	r3, #0
 800b50c:	e037      	b.n	800b57e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b50e:	697b      	ldr	r3, [r7, #20]
 800b510:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b514:	461a      	mov	r2, r3
 800b516:	2300      	movs	r3, #0
 800b518:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b51a:	697b      	ldr	r3, [r7, #20]
 800b51c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b520:	691b      	ldr	r3, [r3, #16]
 800b522:	697a      	ldr	r2, [r7, #20]
 800b524:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b528:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b52c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b52e:	697b      	ldr	r3, [r7, #20]
 800b530:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b534:	691b      	ldr	r3, [r3, #16]
 800b536:	697a      	ldr	r2, [r7, #20]
 800b538:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b53c:	f043 0318 	orr.w	r3, r3, #24
 800b540:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b542:	697b      	ldr	r3, [r7, #20]
 800b544:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b548:	691b      	ldr	r3, [r3, #16]
 800b54a:	697a      	ldr	r2, [r7, #20]
 800b54c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b550:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800b554:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800b556:	7afb      	ldrb	r3, [r7, #11]
 800b558:	2b01      	cmp	r3, #1
 800b55a:	d10f      	bne.n	800b57c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b55c:	697b      	ldr	r3, [r7, #20]
 800b55e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b562:	461a      	mov	r2, r3
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b568:	697b      	ldr	r3, [r7, #20]
 800b56a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	697a      	ldr	r2, [r7, #20]
 800b572:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b576:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800b57a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b57c:	2300      	movs	r3, #0
}
 800b57e:	4618      	mov	r0, r3
 800b580:	371c      	adds	r7, #28
 800b582:	46bd      	mov	sp, r7
 800b584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b588:	4770      	bx	lr
 800b58a:	bf00      	nop
 800b58c:	4f54300a 	.word	0x4f54300a

0800b590 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b590:	b480      	push	{r7}
 800b592:	b085      	sub	sp, #20
 800b594:	af00      	add	r7, sp, #0
 800b596:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800b598:	2300      	movs	r3, #0
 800b59a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	3301      	adds	r3, #1
 800b5a0:	60fb      	str	r3, [r7, #12]
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	4a13      	ldr	r2, [pc, #76]	; (800b5f4 <USB_CoreReset+0x64>)
 800b5a6:	4293      	cmp	r3, r2
 800b5a8:	d901      	bls.n	800b5ae <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b5aa:	2303      	movs	r3, #3
 800b5ac:	e01b      	b.n	800b5e6 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	691b      	ldr	r3, [r3, #16]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	daf2      	bge.n	800b59c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	691b      	ldr	r3, [r3, #16]
 800b5be:	f043 0201 	orr.w	r2, r3, #1
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	3301      	adds	r3, #1
 800b5ca:	60fb      	str	r3, [r7, #12]
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	4a09      	ldr	r2, [pc, #36]	; (800b5f4 <USB_CoreReset+0x64>)
 800b5d0:	4293      	cmp	r3, r2
 800b5d2:	d901      	bls.n	800b5d8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b5d4:	2303      	movs	r3, #3
 800b5d6:	e006      	b.n	800b5e6 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	691b      	ldr	r3, [r3, #16]
 800b5dc:	f003 0301 	and.w	r3, r3, #1
 800b5e0:	2b01      	cmp	r3, #1
 800b5e2:	d0f0      	beq.n	800b5c6 <USB_CoreReset+0x36>

  return HAL_OK;
 800b5e4:	2300      	movs	r3, #0
}
 800b5e6:	4618      	mov	r0, r3
 800b5e8:	3714      	adds	r7, #20
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f0:	4770      	bx	lr
 800b5f2:	bf00      	nop
 800b5f4:	00030d40 	.word	0x00030d40

0800b5f8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b5f8:	b580      	push	{r7, lr}
 800b5fa:	b084      	sub	sp, #16
 800b5fc:	af00      	add	r7, sp, #0
 800b5fe:	6078      	str	r0, [r7, #4]
 800b600:	460b      	mov	r3, r1
 800b602:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800b604:	2300      	movs	r3, #0
 800b606:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	7c1b      	ldrb	r3, [r3, #16]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d115      	bne.n	800b63c <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b610:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b614:	2202      	movs	r2, #2
 800b616:	2181      	movs	r1, #129	; 0x81
 800b618:	6878      	ldr	r0, [r7, #4]
 800b61a:	f001 ff6e 	bl	800d4fa <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	2201      	movs	r2, #1
 800b622:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b624:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b628:	2202      	movs	r2, #2
 800b62a:	2101      	movs	r1, #1
 800b62c:	6878      	ldr	r0, [r7, #4]
 800b62e:	f001 ff64 	bl	800d4fa <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	2201      	movs	r2, #1
 800b636:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800b63a:	e012      	b.n	800b662 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b63c:	2340      	movs	r3, #64	; 0x40
 800b63e:	2202      	movs	r2, #2
 800b640:	2181      	movs	r1, #129	; 0x81
 800b642:	6878      	ldr	r0, [r7, #4]
 800b644:	f001 ff59 	bl	800d4fa <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	2201      	movs	r2, #1
 800b64c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b64e:	2340      	movs	r3, #64	; 0x40
 800b650:	2202      	movs	r2, #2
 800b652:	2101      	movs	r1, #1
 800b654:	6878      	ldr	r0, [r7, #4]
 800b656:	f001 ff50 	bl	800d4fa <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	2201      	movs	r2, #1
 800b65e:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b662:	2308      	movs	r3, #8
 800b664:	2203      	movs	r2, #3
 800b666:	2182      	movs	r1, #130	; 0x82
 800b668:	6878      	ldr	r0, [r7, #4]
 800b66a:	f001 ff46 	bl	800d4fa <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	2201      	movs	r2, #1
 800b672:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800b674:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800b678:	f002 f8d6 	bl	800d828 <malloc>
 800b67c:	4603      	mov	r3, r0
 800b67e:	461a      	mov	r2, r3
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d102      	bne.n	800b696 <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 800b690:	2301      	movs	r3, #1
 800b692:	73fb      	strb	r3, [r7, #15]
 800b694:	e026      	b.n	800b6e4 <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b69c:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800b6a8:	68bb      	ldr	r3, [r7, #8]
 800b6aa:	2200      	movs	r2, #0
 800b6ac:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800b6b0:	68bb      	ldr	r3, [r7, #8]
 800b6b2:	2200      	movs	r2, #0
 800b6b4:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	7c1b      	ldrb	r3, [r3, #16]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d109      	bne.n	800b6d4 <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b6c0:	68bb      	ldr	r3, [r7, #8]
 800b6c2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b6c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b6ca:	2101      	movs	r1, #1
 800b6cc:	6878      	ldr	r0, [r7, #4]
 800b6ce:	f002 f805 	bl	800d6dc <USBD_LL_PrepareReceive>
 800b6d2:	e007      	b.n	800b6e4 <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b6d4:	68bb      	ldr	r3, [r7, #8]
 800b6d6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b6da:	2340      	movs	r3, #64	; 0x40
 800b6dc:	2101      	movs	r1, #1
 800b6de:	6878      	ldr	r0, [r7, #4]
 800b6e0:	f001 fffc 	bl	800d6dc <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800b6e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6e6:	4618      	mov	r0, r3
 800b6e8:	3710      	adds	r7, #16
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	bd80      	pop	{r7, pc}

0800b6ee <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b6ee:	b580      	push	{r7, lr}
 800b6f0:	b084      	sub	sp, #16
 800b6f2:	af00      	add	r7, sp, #0
 800b6f4:	6078      	str	r0, [r7, #4]
 800b6f6:	460b      	mov	r3, r1
 800b6f8:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800b6fe:	2181      	movs	r1, #129	; 0x81
 800b700:	6878      	ldr	r0, [r7, #4]
 800b702:	f001 ff20 	bl	800d546 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	2200      	movs	r2, #0
 800b70a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800b70c:	2101      	movs	r1, #1
 800b70e:	6878      	ldr	r0, [r7, #4]
 800b710:	f001 ff19 	bl	800d546 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	2200      	movs	r2, #0
 800b718:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800b71c:	2182      	movs	r1, #130	; 0x82
 800b71e:	6878      	ldr	r0, [r7, #4]
 800b720:	f001 ff11 	bl	800d546 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	2200      	movs	r2, #0
 800b728:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b730:	2b00      	cmp	r3, #0
 800b732:	d00e      	beq.n	800b752 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b73a:	685b      	ldr	r3, [r3, #4]
 800b73c:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b744:	4618      	mov	r0, r3
 800b746:	f002 f877 	bl	800d838 <free>
    pdev->pClassData = NULL;
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	2200      	movs	r2, #0
 800b74e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800b752:	7bfb      	ldrb	r3, [r7, #15]
}
 800b754:	4618      	mov	r0, r3
 800b756:	3710      	adds	r7, #16
 800b758:	46bd      	mov	sp, r7
 800b75a:	bd80      	pop	{r7, pc}

0800b75c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b086      	sub	sp, #24
 800b760:	af00      	add	r7, sp, #0
 800b762:	6078      	str	r0, [r7, #4]
 800b764:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b76c:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800b76e:	2300      	movs	r3, #0
 800b770:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800b772:	2300      	movs	r3, #0
 800b774:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800b776:	2300      	movs	r3, #0
 800b778:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b77a:	683b      	ldr	r3, [r7, #0]
 800b77c:	781b      	ldrb	r3, [r3, #0]
 800b77e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b782:	2b00      	cmp	r3, #0
 800b784:	d039      	beq.n	800b7fa <USBD_CDC_Setup+0x9e>
 800b786:	2b20      	cmp	r3, #32
 800b788:	d17c      	bne.n	800b884 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800b78a:	683b      	ldr	r3, [r7, #0]
 800b78c:	88db      	ldrh	r3, [r3, #6]
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d029      	beq.n	800b7e6 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800b792:	683b      	ldr	r3, [r7, #0]
 800b794:	781b      	ldrb	r3, [r3, #0]
 800b796:	b25b      	sxtb	r3, r3
 800b798:	2b00      	cmp	r3, #0
 800b79a:	da11      	bge.n	800b7c0 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b7a2:	689b      	ldr	r3, [r3, #8]
 800b7a4:	683a      	ldr	r2, [r7, #0]
 800b7a6:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800b7a8:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b7aa:	683a      	ldr	r2, [r7, #0]
 800b7ac:	88d2      	ldrh	r2, [r2, #6]
 800b7ae:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800b7b0:	6939      	ldr	r1, [r7, #16]
 800b7b2:	683b      	ldr	r3, [r7, #0]
 800b7b4:	88db      	ldrh	r3, [r3, #6]
 800b7b6:	461a      	mov	r2, r3
 800b7b8:	6878      	ldr	r0, [r7, #4]
 800b7ba:	f001 fa3f 	bl	800cc3c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800b7be:	e068      	b.n	800b892 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 800b7c0:	683b      	ldr	r3, [r7, #0]
 800b7c2:	785a      	ldrb	r2, [r3, #1]
 800b7c4:	693b      	ldr	r3, [r7, #16]
 800b7c6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800b7ca:	683b      	ldr	r3, [r7, #0]
 800b7cc:	88db      	ldrh	r3, [r3, #6]
 800b7ce:	b2da      	uxtb	r2, r3
 800b7d0:	693b      	ldr	r3, [r7, #16]
 800b7d2:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800b7d6:	6939      	ldr	r1, [r7, #16]
 800b7d8:	683b      	ldr	r3, [r7, #0]
 800b7da:	88db      	ldrh	r3, [r3, #6]
 800b7dc:	461a      	mov	r2, r3
 800b7de:	6878      	ldr	r0, [r7, #4]
 800b7e0:	f001 fa5a 	bl	800cc98 <USBD_CtlPrepareRx>
      break;
 800b7e4:	e055      	b.n	800b892 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b7ec:	689b      	ldr	r3, [r3, #8]
 800b7ee:	683a      	ldr	r2, [r7, #0]
 800b7f0:	7850      	ldrb	r0, [r2, #1]
 800b7f2:	2200      	movs	r2, #0
 800b7f4:	6839      	ldr	r1, [r7, #0]
 800b7f6:	4798      	blx	r3
      break;
 800b7f8:	e04b      	b.n	800b892 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b7fa:	683b      	ldr	r3, [r7, #0]
 800b7fc:	785b      	ldrb	r3, [r3, #1]
 800b7fe:	2b0a      	cmp	r3, #10
 800b800:	d017      	beq.n	800b832 <USBD_CDC_Setup+0xd6>
 800b802:	2b0b      	cmp	r3, #11
 800b804:	d029      	beq.n	800b85a <USBD_CDC_Setup+0xfe>
 800b806:	2b00      	cmp	r3, #0
 800b808:	d133      	bne.n	800b872 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b810:	2b03      	cmp	r3, #3
 800b812:	d107      	bne.n	800b824 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800b814:	f107 030c 	add.w	r3, r7, #12
 800b818:	2202      	movs	r2, #2
 800b81a:	4619      	mov	r1, r3
 800b81c:	6878      	ldr	r0, [r7, #4]
 800b81e:	f001 fa0d 	bl	800cc3c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b822:	e02e      	b.n	800b882 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800b824:	6839      	ldr	r1, [r7, #0]
 800b826:	6878      	ldr	r0, [r7, #4]
 800b828:	f001 f99d 	bl	800cb66 <USBD_CtlError>
            ret = USBD_FAIL;
 800b82c:	2302      	movs	r3, #2
 800b82e:	75fb      	strb	r3, [r7, #23]
          break;
 800b830:	e027      	b.n	800b882 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b838:	2b03      	cmp	r3, #3
 800b83a:	d107      	bne.n	800b84c <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800b83c:	f107 030f 	add.w	r3, r7, #15
 800b840:	2201      	movs	r2, #1
 800b842:	4619      	mov	r1, r3
 800b844:	6878      	ldr	r0, [r7, #4]
 800b846:	f001 f9f9 	bl	800cc3c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b84a:	e01a      	b.n	800b882 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800b84c:	6839      	ldr	r1, [r7, #0]
 800b84e:	6878      	ldr	r0, [r7, #4]
 800b850:	f001 f989 	bl	800cb66 <USBD_CtlError>
            ret = USBD_FAIL;
 800b854:	2302      	movs	r3, #2
 800b856:	75fb      	strb	r3, [r7, #23]
          break;
 800b858:	e013      	b.n	800b882 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b860:	2b03      	cmp	r3, #3
 800b862:	d00d      	beq.n	800b880 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 800b864:	6839      	ldr	r1, [r7, #0]
 800b866:	6878      	ldr	r0, [r7, #4]
 800b868:	f001 f97d 	bl	800cb66 <USBD_CtlError>
            ret = USBD_FAIL;
 800b86c:	2302      	movs	r3, #2
 800b86e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800b870:	e006      	b.n	800b880 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 800b872:	6839      	ldr	r1, [r7, #0]
 800b874:	6878      	ldr	r0, [r7, #4]
 800b876:	f001 f976 	bl	800cb66 <USBD_CtlError>
          ret = USBD_FAIL;
 800b87a:	2302      	movs	r3, #2
 800b87c:	75fb      	strb	r3, [r7, #23]
          break;
 800b87e:	e000      	b.n	800b882 <USBD_CDC_Setup+0x126>
          break;
 800b880:	bf00      	nop
      }
      break;
 800b882:	e006      	b.n	800b892 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 800b884:	6839      	ldr	r1, [r7, #0]
 800b886:	6878      	ldr	r0, [r7, #4]
 800b888:	f001 f96d 	bl	800cb66 <USBD_CtlError>
      ret = USBD_FAIL;
 800b88c:	2302      	movs	r3, #2
 800b88e:	75fb      	strb	r3, [r7, #23]
      break;
 800b890:	bf00      	nop
  }

  return ret;
 800b892:	7dfb      	ldrb	r3, [r7, #23]
}
 800b894:	4618      	mov	r0, r3
 800b896:	3718      	adds	r7, #24
 800b898:	46bd      	mov	sp, r7
 800b89a:	bd80      	pop	{r7, pc}

0800b89c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b89c:	b580      	push	{r7, lr}
 800b89e:	b084      	sub	sp, #16
 800b8a0:	af00      	add	r7, sp, #0
 800b8a2:	6078      	str	r0, [r7, #4]
 800b8a4:	460b      	mov	r3, r1
 800b8a6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b8ae:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b8b6:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d03a      	beq.n	800b938 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800b8c2:	78fa      	ldrb	r2, [r7, #3]
 800b8c4:	6879      	ldr	r1, [r7, #4]
 800b8c6:	4613      	mov	r3, r2
 800b8c8:	009b      	lsls	r3, r3, #2
 800b8ca:	4413      	add	r3, r2
 800b8cc:	009b      	lsls	r3, r3, #2
 800b8ce:	440b      	add	r3, r1
 800b8d0:	331c      	adds	r3, #28
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d029      	beq.n	800b92c <USBD_CDC_DataIn+0x90>
 800b8d8:	78fa      	ldrb	r2, [r7, #3]
 800b8da:	6879      	ldr	r1, [r7, #4]
 800b8dc:	4613      	mov	r3, r2
 800b8de:	009b      	lsls	r3, r3, #2
 800b8e0:	4413      	add	r3, r2
 800b8e2:	009b      	lsls	r3, r3, #2
 800b8e4:	440b      	add	r3, r1
 800b8e6:	331c      	adds	r3, #28
 800b8e8:	681a      	ldr	r2, [r3, #0]
 800b8ea:	78f9      	ldrb	r1, [r7, #3]
 800b8ec:	68b8      	ldr	r0, [r7, #8]
 800b8ee:	460b      	mov	r3, r1
 800b8f0:	00db      	lsls	r3, r3, #3
 800b8f2:	1a5b      	subs	r3, r3, r1
 800b8f4:	009b      	lsls	r3, r3, #2
 800b8f6:	4403      	add	r3, r0
 800b8f8:	3344      	adds	r3, #68	; 0x44
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	fbb2 f1f3 	udiv	r1, r2, r3
 800b900:	fb03 f301 	mul.w	r3, r3, r1
 800b904:	1ad3      	subs	r3, r2, r3
 800b906:	2b00      	cmp	r3, #0
 800b908:	d110      	bne.n	800b92c <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800b90a:	78fa      	ldrb	r2, [r7, #3]
 800b90c:	6879      	ldr	r1, [r7, #4]
 800b90e:	4613      	mov	r3, r2
 800b910:	009b      	lsls	r3, r3, #2
 800b912:	4413      	add	r3, r2
 800b914:	009b      	lsls	r3, r3, #2
 800b916:	440b      	add	r3, r1
 800b918:	331c      	adds	r3, #28
 800b91a:	2200      	movs	r2, #0
 800b91c:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b91e:	78f9      	ldrb	r1, [r7, #3]
 800b920:	2300      	movs	r3, #0
 800b922:	2200      	movs	r2, #0
 800b924:	6878      	ldr	r0, [r7, #4]
 800b926:	f001 feb6 	bl	800d696 <USBD_LL_Transmit>
 800b92a:	e003      	b.n	800b934 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	2200      	movs	r2, #0
 800b930:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800b934:	2300      	movs	r3, #0
 800b936:	e000      	b.n	800b93a <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800b938:	2302      	movs	r3, #2
  }
}
 800b93a:	4618      	mov	r0, r3
 800b93c:	3710      	adds	r7, #16
 800b93e:	46bd      	mov	sp, r7
 800b940:	bd80      	pop	{r7, pc}

0800b942 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b942:	b580      	push	{r7, lr}
 800b944:	b084      	sub	sp, #16
 800b946:	af00      	add	r7, sp, #0
 800b948:	6078      	str	r0, [r7, #4]
 800b94a:	460b      	mov	r3, r1
 800b94c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b954:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b956:	78fb      	ldrb	r3, [r7, #3]
 800b958:	4619      	mov	r1, r3
 800b95a:	6878      	ldr	r0, [r7, #4]
 800b95c:	f001 fee1 	bl	800d722 <USBD_LL_GetRxDataSize>
 800b960:	4602      	mov	r2, r0
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d00d      	beq.n	800b98e <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b978:	68db      	ldr	r3, [r3, #12]
 800b97a:	68fa      	ldr	r2, [r7, #12]
 800b97c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800b980:	68fa      	ldr	r2, [r7, #12]
 800b982:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800b986:	4611      	mov	r1, r2
 800b988:	4798      	blx	r3

    return USBD_OK;
 800b98a:	2300      	movs	r3, #0
 800b98c:	e000      	b.n	800b990 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800b98e:	2302      	movs	r3, #2
  }
}
 800b990:	4618      	mov	r0, r3
 800b992:	3710      	adds	r7, #16
 800b994:	46bd      	mov	sp, r7
 800b996:	bd80      	pop	{r7, pc}

0800b998 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b998:	b580      	push	{r7, lr}
 800b99a:	b084      	sub	sp, #16
 800b99c:	af00      	add	r7, sp, #0
 800b99e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b9a6:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d015      	beq.n	800b9de <USBD_CDC_EP0_RxReady+0x46>
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800b9b8:	2bff      	cmp	r3, #255	; 0xff
 800b9ba:	d010      	beq.n	800b9de <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b9c2:	689b      	ldr	r3, [r3, #8]
 800b9c4:	68fa      	ldr	r2, [r7, #12]
 800b9c6:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800b9ca:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800b9cc:	68fa      	ldr	r2, [r7, #12]
 800b9ce:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800b9d2:	b292      	uxth	r2, r2
 800b9d4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	22ff      	movs	r2, #255	; 0xff
 800b9da:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800b9de:	2300      	movs	r3, #0
}
 800b9e0:	4618      	mov	r0, r3
 800b9e2:	3710      	adds	r7, #16
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	bd80      	pop	{r7, pc}

0800b9e8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b9e8:	b480      	push	{r7}
 800b9ea:	b083      	sub	sp, #12
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	2243      	movs	r2, #67	; 0x43
 800b9f4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800b9f6:	4b03      	ldr	r3, [pc, #12]	; (800ba04 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800b9f8:	4618      	mov	r0, r3
 800b9fa:	370c      	adds	r7, #12
 800b9fc:	46bd      	mov	sp, r7
 800b9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba02:	4770      	bx	lr
 800ba04:	240000a0 	.word	0x240000a0

0800ba08 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800ba08:	b480      	push	{r7}
 800ba0a:	b083      	sub	sp, #12
 800ba0c:	af00      	add	r7, sp, #0
 800ba0e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	2243      	movs	r2, #67	; 0x43
 800ba14:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800ba16:	4b03      	ldr	r3, [pc, #12]	; (800ba24 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800ba18:	4618      	mov	r0, r3
 800ba1a:	370c      	adds	r7, #12
 800ba1c:	46bd      	mov	sp, r7
 800ba1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba22:	4770      	bx	lr
 800ba24:	2400005c 	.word	0x2400005c

0800ba28 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ba28:	b480      	push	{r7}
 800ba2a:	b083      	sub	sp, #12
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	2243      	movs	r2, #67	; 0x43
 800ba34:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800ba36:	4b03      	ldr	r3, [pc, #12]	; (800ba44 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800ba38:	4618      	mov	r0, r3
 800ba3a:	370c      	adds	r7, #12
 800ba3c:	46bd      	mov	sp, r7
 800ba3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba42:	4770      	bx	lr
 800ba44:	240000e4 	.word	0x240000e4

0800ba48 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800ba48:	b480      	push	{r7}
 800ba4a:	b083      	sub	sp, #12
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	220a      	movs	r2, #10
 800ba54:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800ba56:	4b03      	ldr	r3, [pc, #12]	; (800ba64 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800ba58:	4618      	mov	r0, r3
 800ba5a:	370c      	adds	r7, #12
 800ba5c:	46bd      	mov	sp, r7
 800ba5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba62:	4770      	bx	lr
 800ba64:	24000018 	.word	0x24000018

0800ba68 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800ba68:	b480      	push	{r7}
 800ba6a:	b085      	sub	sp, #20
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	6078      	str	r0, [r7, #4]
 800ba70:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800ba72:	2302      	movs	r3, #2
 800ba74:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800ba76:	683b      	ldr	r3, [r7, #0]
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d005      	beq.n	800ba88 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	683a      	ldr	r2, [r7, #0]
 800ba80:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800ba84:	2300      	movs	r3, #0
 800ba86:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800ba88:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	3714      	adds	r7, #20
 800ba8e:	46bd      	mov	sp, r7
 800ba90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba94:	4770      	bx	lr

0800ba96 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800ba96:	b480      	push	{r7}
 800ba98:	b087      	sub	sp, #28
 800ba9a:	af00      	add	r7, sp, #0
 800ba9c:	60f8      	str	r0, [r7, #12]
 800ba9e:	60b9      	str	r1, [r7, #8]
 800baa0:	4613      	mov	r3, r2
 800baa2:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800baaa:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800baac:	697b      	ldr	r3, [r7, #20]
 800baae:	68ba      	ldr	r2, [r7, #8]
 800bab0:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800bab4:	88fa      	ldrh	r2, [r7, #6]
 800bab6:	697b      	ldr	r3, [r7, #20]
 800bab8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800babc:	2300      	movs	r3, #0
}
 800babe:	4618      	mov	r0, r3
 800bac0:	371c      	adds	r7, #28
 800bac2:	46bd      	mov	sp, r7
 800bac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac8:	4770      	bx	lr

0800baca <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800baca:	b480      	push	{r7}
 800bacc:	b085      	sub	sp, #20
 800bace:	af00      	add	r7, sp, #0
 800bad0:	6078      	str	r0, [r7, #4]
 800bad2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bada:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	683a      	ldr	r2, [r7, #0]
 800bae0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800bae4:	2300      	movs	r3, #0
}
 800bae6:	4618      	mov	r0, r3
 800bae8:	3714      	adds	r7, #20
 800baea:	46bd      	mov	sp, r7
 800baec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf0:	4770      	bx	lr

0800baf2 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800baf2:	b580      	push	{r7, lr}
 800baf4:	b084      	sub	sp, #16
 800baf6:	af00      	add	r7, sp, #0
 800baf8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bb00:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d01c      	beq.n	800bb46 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d115      	bne.n	800bb42 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	2201      	movs	r2, #1
 800bb1a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800bb34:	b29b      	uxth	r3, r3
 800bb36:	2181      	movs	r1, #129	; 0x81
 800bb38:	6878      	ldr	r0, [r7, #4]
 800bb3a:	f001 fdac 	bl	800d696 <USBD_LL_Transmit>

      return USBD_OK;
 800bb3e:	2300      	movs	r3, #0
 800bb40:	e002      	b.n	800bb48 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800bb42:	2301      	movs	r3, #1
 800bb44:	e000      	b.n	800bb48 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800bb46:	2302      	movs	r3, #2
  }
}
 800bb48:	4618      	mov	r0, r3
 800bb4a:	3710      	adds	r7, #16
 800bb4c:	46bd      	mov	sp, r7
 800bb4e:	bd80      	pop	{r7, pc}

0800bb50 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800bb50:	b580      	push	{r7, lr}
 800bb52:	b084      	sub	sp, #16
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bb5e:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d017      	beq.n	800bb9a <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	7c1b      	ldrb	r3, [r3, #16]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d109      	bne.n	800bb86 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bb78:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bb7c:	2101      	movs	r1, #1
 800bb7e:	6878      	ldr	r0, [r7, #4]
 800bb80:	f001 fdac 	bl	800d6dc <USBD_LL_PrepareReceive>
 800bb84:	e007      	b.n	800bb96 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bb8c:	2340      	movs	r3, #64	; 0x40
 800bb8e:	2101      	movs	r1, #1
 800bb90:	6878      	ldr	r0, [r7, #4]
 800bb92:	f001 fda3 	bl	800d6dc <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800bb96:	2300      	movs	r3, #0
 800bb98:	e000      	b.n	800bb9c <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800bb9a:	2302      	movs	r3, #2
  }
}
 800bb9c:	4618      	mov	r0, r3
 800bb9e:	3710      	adds	r7, #16
 800bba0:	46bd      	mov	sp, r7
 800bba2:	bd80      	pop	{r7, pc}

0800bba4 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800bba4:	b580      	push	{r7, lr}
 800bba6:	b084      	sub	sp, #16
 800bba8:	af00      	add	r7, sp, #0
 800bbaa:	60f8      	str	r0, [r7, #12]
 800bbac:	60b9      	str	r1, [r7, #8]
 800bbae:	4613      	mov	r3, r2
 800bbb0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d101      	bne.n	800bbbc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800bbb8:	2302      	movs	r3, #2
 800bbba:	e01a      	b.n	800bbf2 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d003      	beq.n	800bbce <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	2200      	movs	r2, #0
 800bbca:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800bbce:	68bb      	ldr	r3, [r7, #8]
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d003      	beq.n	800bbdc <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	68ba      	ldr	r2, [r7, #8]
 800bbd8:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	2201      	movs	r2, #1
 800bbe0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	79fa      	ldrb	r2, [r7, #7]
 800bbe8:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800bbea:	68f8      	ldr	r0, [r7, #12]
 800bbec:	f001 fc1a 	bl	800d424 <USBD_LL_Init>

  return USBD_OK;
 800bbf0:	2300      	movs	r3, #0
}
 800bbf2:	4618      	mov	r0, r3
 800bbf4:	3710      	adds	r7, #16
 800bbf6:	46bd      	mov	sp, r7
 800bbf8:	bd80      	pop	{r7, pc}

0800bbfa <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800bbfa:	b480      	push	{r7}
 800bbfc:	b085      	sub	sp, #20
 800bbfe:	af00      	add	r7, sp, #0
 800bc00:	6078      	str	r0, [r7, #4]
 800bc02:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800bc04:	2300      	movs	r3, #0
 800bc06:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800bc08:	683b      	ldr	r3, [r7, #0]
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d006      	beq.n	800bc1c <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	683a      	ldr	r2, [r7, #0]
 800bc12:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800bc16:	2300      	movs	r3, #0
 800bc18:	73fb      	strb	r3, [r7, #15]
 800bc1a:	e001      	b.n	800bc20 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800bc1c:	2302      	movs	r3, #2
 800bc1e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800bc20:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc22:	4618      	mov	r0, r3
 800bc24:	3714      	adds	r7, #20
 800bc26:	46bd      	mov	sp, r7
 800bc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc2c:	4770      	bx	lr

0800bc2e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800bc2e:	b580      	push	{r7, lr}
 800bc30:	b082      	sub	sp, #8
 800bc32:	af00      	add	r7, sp, #0
 800bc34:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800bc36:	6878      	ldr	r0, [r7, #4]
 800bc38:	f001 fc44 	bl	800d4c4 <USBD_LL_Start>

  return USBD_OK;
 800bc3c:	2300      	movs	r3, #0
}
 800bc3e:	4618      	mov	r0, r3
 800bc40:	3708      	adds	r7, #8
 800bc42:	46bd      	mov	sp, r7
 800bc44:	bd80      	pop	{r7, pc}

0800bc46 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800bc46:	b480      	push	{r7}
 800bc48:	b083      	sub	sp, #12
 800bc4a:	af00      	add	r7, sp, #0
 800bc4c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800bc4e:	2300      	movs	r3, #0
}
 800bc50:	4618      	mov	r0, r3
 800bc52:	370c      	adds	r7, #12
 800bc54:	46bd      	mov	sp, r7
 800bc56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc5a:	4770      	bx	lr

0800bc5c <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800bc5c:	b580      	push	{r7, lr}
 800bc5e:	b084      	sub	sp, #16
 800bc60:	af00      	add	r7, sp, #0
 800bc62:	6078      	str	r0, [r7, #4]
 800bc64:	460b      	mov	r3, r1
 800bc66:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800bc68:	2302      	movs	r3, #2
 800bc6a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d00c      	beq.n	800bc90 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	78fa      	ldrb	r2, [r7, #3]
 800bc80:	4611      	mov	r1, r2
 800bc82:	6878      	ldr	r0, [r7, #4]
 800bc84:	4798      	blx	r3
 800bc86:	4603      	mov	r3, r0
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d101      	bne.n	800bc90 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800bc8c:	2300      	movs	r3, #0
 800bc8e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800bc90:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc92:	4618      	mov	r0, r3
 800bc94:	3710      	adds	r7, #16
 800bc96:	46bd      	mov	sp, r7
 800bc98:	bd80      	pop	{r7, pc}

0800bc9a <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800bc9a:	b580      	push	{r7, lr}
 800bc9c:	b082      	sub	sp, #8
 800bc9e:	af00      	add	r7, sp, #0
 800bca0:	6078      	str	r0, [r7, #4]
 800bca2:	460b      	mov	r3, r1
 800bca4:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bcac:	685b      	ldr	r3, [r3, #4]
 800bcae:	78fa      	ldrb	r2, [r7, #3]
 800bcb0:	4611      	mov	r1, r2
 800bcb2:	6878      	ldr	r0, [r7, #4]
 800bcb4:	4798      	blx	r3

  return USBD_OK;
 800bcb6:	2300      	movs	r3, #0
}
 800bcb8:	4618      	mov	r0, r3
 800bcba:	3708      	adds	r7, #8
 800bcbc:	46bd      	mov	sp, r7
 800bcbe:	bd80      	pop	{r7, pc}

0800bcc0 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800bcc0:	b580      	push	{r7, lr}
 800bcc2:	b082      	sub	sp, #8
 800bcc4:	af00      	add	r7, sp, #0
 800bcc6:	6078      	str	r0, [r7, #4]
 800bcc8:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800bcd0:	6839      	ldr	r1, [r7, #0]
 800bcd2:	4618      	mov	r0, r3
 800bcd4:	f000 ff0a 	bl	800caec <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	2201      	movs	r2, #1
 800bcdc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800bce6:	461a      	mov	r2, r3
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800bcf4:	f003 031f 	and.w	r3, r3, #31
 800bcf8:	2b01      	cmp	r3, #1
 800bcfa:	d00c      	beq.n	800bd16 <USBD_LL_SetupStage+0x56>
 800bcfc:	2b01      	cmp	r3, #1
 800bcfe:	d302      	bcc.n	800bd06 <USBD_LL_SetupStage+0x46>
 800bd00:	2b02      	cmp	r3, #2
 800bd02:	d010      	beq.n	800bd26 <USBD_LL_SetupStage+0x66>
 800bd04:	e017      	b.n	800bd36 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800bd0c:	4619      	mov	r1, r3
 800bd0e:	6878      	ldr	r0, [r7, #4]
 800bd10:	f000 fa0a 	bl	800c128 <USBD_StdDevReq>
      break;
 800bd14:	e01a      	b.n	800bd4c <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800bd1c:	4619      	mov	r1, r3
 800bd1e:	6878      	ldr	r0, [r7, #4]
 800bd20:	f000 fa6c 	bl	800c1fc <USBD_StdItfReq>
      break;
 800bd24:	e012      	b.n	800bd4c <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800bd2c:	4619      	mov	r1, r3
 800bd2e:	6878      	ldr	r0, [r7, #4]
 800bd30:	f000 faaa 	bl	800c288 <USBD_StdEPReq>
      break;
 800bd34:	e00a      	b.n	800bd4c <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800bd3c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800bd40:	b2db      	uxtb	r3, r3
 800bd42:	4619      	mov	r1, r3
 800bd44:	6878      	ldr	r0, [r7, #4]
 800bd46:	f001 fc1d 	bl	800d584 <USBD_LL_StallEP>
      break;
 800bd4a:	bf00      	nop
  }

  return USBD_OK;
 800bd4c:	2300      	movs	r3, #0
}
 800bd4e:	4618      	mov	r0, r3
 800bd50:	3708      	adds	r7, #8
 800bd52:	46bd      	mov	sp, r7
 800bd54:	bd80      	pop	{r7, pc}

0800bd56 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800bd56:	b580      	push	{r7, lr}
 800bd58:	b086      	sub	sp, #24
 800bd5a:	af00      	add	r7, sp, #0
 800bd5c:	60f8      	str	r0, [r7, #12]
 800bd5e:	460b      	mov	r3, r1
 800bd60:	607a      	str	r2, [r7, #4]
 800bd62:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800bd64:	7afb      	ldrb	r3, [r7, #11]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d14b      	bne.n	800be02 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800bd70:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800bd78:	2b03      	cmp	r3, #3
 800bd7a:	d134      	bne.n	800bde6 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800bd7c:	697b      	ldr	r3, [r7, #20]
 800bd7e:	68da      	ldr	r2, [r3, #12]
 800bd80:	697b      	ldr	r3, [r7, #20]
 800bd82:	691b      	ldr	r3, [r3, #16]
 800bd84:	429a      	cmp	r2, r3
 800bd86:	d919      	bls.n	800bdbc <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800bd88:	697b      	ldr	r3, [r7, #20]
 800bd8a:	68da      	ldr	r2, [r3, #12]
 800bd8c:	697b      	ldr	r3, [r7, #20]
 800bd8e:	691b      	ldr	r3, [r3, #16]
 800bd90:	1ad2      	subs	r2, r2, r3
 800bd92:	697b      	ldr	r3, [r7, #20]
 800bd94:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800bd96:	697b      	ldr	r3, [r7, #20]
 800bd98:	68da      	ldr	r2, [r3, #12]
 800bd9a:	697b      	ldr	r3, [r7, #20]
 800bd9c:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800bd9e:	429a      	cmp	r2, r3
 800bda0:	d203      	bcs.n	800bdaa <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800bda2:	697b      	ldr	r3, [r7, #20]
 800bda4:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800bda6:	b29b      	uxth	r3, r3
 800bda8:	e002      	b.n	800bdb0 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800bdaa:	697b      	ldr	r3, [r7, #20]
 800bdac:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800bdae:	b29b      	uxth	r3, r3
 800bdb0:	461a      	mov	r2, r3
 800bdb2:	6879      	ldr	r1, [r7, #4]
 800bdb4:	68f8      	ldr	r0, [r7, #12]
 800bdb6:	f000 ff8d 	bl	800ccd4 <USBD_CtlContinueRx>
 800bdba:	e038      	b.n	800be2e <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bdc2:	691b      	ldr	r3, [r3, #16]
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d00a      	beq.n	800bdde <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800bdce:	2b03      	cmp	r3, #3
 800bdd0:	d105      	bne.n	800bdde <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bdd8:	691b      	ldr	r3, [r3, #16]
 800bdda:	68f8      	ldr	r0, [r7, #12]
 800bddc:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800bdde:	68f8      	ldr	r0, [r7, #12]
 800bde0:	f000 ff8a 	bl	800ccf8 <USBD_CtlSendStatus>
 800bde4:	e023      	b.n	800be2e <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800bdec:	2b05      	cmp	r3, #5
 800bdee:	d11e      	bne.n	800be2e <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	2200      	movs	r2, #0
 800bdf4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800bdf8:	2100      	movs	r1, #0
 800bdfa:	68f8      	ldr	r0, [r7, #12]
 800bdfc:	f001 fbc2 	bl	800d584 <USBD_LL_StallEP>
 800be00:	e015      	b.n	800be2e <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800be08:	699b      	ldr	r3, [r3, #24]
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d00d      	beq.n	800be2a <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800be14:	2b03      	cmp	r3, #3
 800be16:	d108      	bne.n	800be2a <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800be1e:	699b      	ldr	r3, [r3, #24]
 800be20:	7afa      	ldrb	r2, [r7, #11]
 800be22:	4611      	mov	r1, r2
 800be24:	68f8      	ldr	r0, [r7, #12]
 800be26:	4798      	blx	r3
 800be28:	e001      	b.n	800be2e <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800be2a:	2302      	movs	r3, #2
 800be2c:	e000      	b.n	800be30 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800be2e:	2300      	movs	r3, #0
}
 800be30:	4618      	mov	r0, r3
 800be32:	3718      	adds	r7, #24
 800be34:	46bd      	mov	sp, r7
 800be36:	bd80      	pop	{r7, pc}

0800be38 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800be38:	b580      	push	{r7, lr}
 800be3a:	b086      	sub	sp, #24
 800be3c:	af00      	add	r7, sp, #0
 800be3e:	60f8      	str	r0, [r7, #12]
 800be40:	460b      	mov	r3, r1
 800be42:	607a      	str	r2, [r7, #4]
 800be44:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800be46:	7afb      	ldrb	r3, [r7, #11]
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d17f      	bne.n	800bf4c <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	3314      	adds	r3, #20
 800be50:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800be58:	2b02      	cmp	r3, #2
 800be5a:	d15c      	bne.n	800bf16 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800be5c:	697b      	ldr	r3, [r7, #20]
 800be5e:	68da      	ldr	r2, [r3, #12]
 800be60:	697b      	ldr	r3, [r7, #20]
 800be62:	691b      	ldr	r3, [r3, #16]
 800be64:	429a      	cmp	r2, r3
 800be66:	d915      	bls.n	800be94 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800be68:	697b      	ldr	r3, [r7, #20]
 800be6a:	68da      	ldr	r2, [r3, #12]
 800be6c:	697b      	ldr	r3, [r7, #20]
 800be6e:	691b      	ldr	r3, [r3, #16]
 800be70:	1ad2      	subs	r2, r2, r3
 800be72:	697b      	ldr	r3, [r7, #20]
 800be74:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800be76:	697b      	ldr	r3, [r7, #20]
 800be78:	68db      	ldr	r3, [r3, #12]
 800be7a:	b29b      	uxth	r3, r3
 800be7c:	461a      	mov	r2, r3
 800be7e:	6879      	ldr	r1, [r7, #4]
 800be80:	68f8      	ldr	r0, [r7, #12]
 800be82:	f000 fef7 	bl	800cc74 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800be86:	2300      	movs	r3, #0
 800be88:	2200      	movs	r2, #0
 800be8a:	2100      	movs	r1, #0
 800be8c:	68f8      	ldr	r0, [r7, #12]
 800be8e:	f001 fc25 	bl	800d6dc <USBD_LL_PrepareReceive>
 800be92:	e04e      	b.n	800bf32 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800be94:	697b      	ldr	r3, [r7, #20]
 800be96:	689b      	ldr	r3, [r3, #8]
 800be98:	697a      	ldr	r2, [r7, #20]
 800be9a:	6912      	ldr	r2, [r2, #16]
 800be9c:	fbb3 f1f2 	udiv	r1, r3, r2
 800bea0:	fb02 f201 	mul.w	r2, r2, r1
 800bea4:	1a9b      	subs	r3, r3, r2
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d11c      	bne.n	800bee4 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800beaa:	697b      	ldr	r3, [r7, #20]
 800beac:	689a      	ldr	r2, [r3, #8]
 800beae:	697b      	ldr	r3, [r7, #20]
 800beb0:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800beb2:	429a      	cmp	r2, r3
 800beb4:	d316      	bcc.n	800bee4 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800beb6:	697b      	ldr	r3, [r7, #20]
 800beb8:	689a      	ldr	r2, [r3, #8]
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800bec0:	429a      	cmp	r2, r3
 800bec2:	d20f      	bcs.n	800bee4 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800bec4:	2200      	movs	r2, #0
 800bec6:	2100      	movs	r1, #0
 800bec8:	68f8      	ldr	r0, [r7, #12]
 800beca:	f000 fed3 	bl	800cc74 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	2200      	movs	r2, #0
 800bed2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bed6:	2300      	movs	r3, #0
 800bed8:	2200      	movs	r2, #0
 800beda:	2100      	movs	r1, #0
 800bedc:	68f8      	ldr	r0, [r7, #12]
 800bede:	f001 fbfd 	bl	800d6dc <USBD_LL_PrepareReceive>
 800bee2:	e026      	b.n	800bf32 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800beea:	68db      	ldr	r3, [r3, #12]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d00a      	beq.n	800bf06 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800bef6:	2b03      	cmp	r3, #3
 800bef8:	d105      	bne.n	800bf06 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bf00:	68db      	ldr	r3, [r3, #12]
 800bf02:	68f8      	ldr	r0, [r7, #12]
 800bf04:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800bf06:	2180      	movs	r1, #128	; 0x80
 800bf08:	68f8      	ldr	r0, [r7, #12]
 800bf0a:	f001 fb3b 	bl	800d584 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800bf0e:	68f8      	ldr	r0, [r7, #12]
 800bf10:	f000 ff05 	bl	800cd1e <USBD_CtlReceiveStatus>
 800bf14:	e00d      	b.n	800bf32 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800bf1c:	2b04      	cmp	r3, #4
 800bf1e:	d004      	beq.n	800bf2a <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d103      	bne.n	800bf32 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800bf2a:	2180      	movs	r1, #128	; 0x80
 800bf2c:	68f8      	ldr	r0, [r7, #12]
 800bf2e:	f001 fb29 	bl	800d584 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800bf38:	2b01      	cmp	r3, #1
 800bf3a:	d11d      	bne.n	800bf78 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800bf3c:	68f8      	ldr	r0, [r7, #12]
 800bf3e:	f7ff fe82 	bl	800bc46 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	2200      	movs	r2, #0
 800bf46:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800bf4a:	e015      	b.n	800bf78 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bf52:	695b      	ldr	r3, [r3, #20]
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d00d      	beq.n	800bf74 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800bf5e:	2b03      	cmp	r3, #3
 800bf60:	d108      	bne.n	800bf74 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bf68:	695b      	ldr	r3, [r3, #20]
 800bf6a:	7afa      	ldrb	r2, [r7, #11]
 800bf6c:	4611      	mov	r1, r2
 800bf6e:	68f8      	ldr	r0, [r7, #12]
 800bf70:	4798      	blx	r3
 800bf72:	e001      	b.n	800bf78 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800bf74:	2302      	movs	r3, #2
 800bf76:	e000      	b.n	800bf7a <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800bf78:	2300      	movs	r3, #0
}
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	3718      	adds	r7, #24
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	bd80      	pop	{r7, pc}

0800bf82 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800bf82:	b580      	push	{r7, lr}
 800bf84:	b082      	sub	sp, #8
 800bf86:	af00      	add	r7, sp, #0
 800bf88:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bf8a:	2340      	movs	r3, #64	; 0x40
 800bf8c:	2200      	movs	r2, #0
 800bf8e:	2100      	movs	r1, #0
 800bf90:	6878      	ldr	r0, [r7, #4]
 800bf92:	f001 fab2 	bl	800d4fa <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	2201      	movs	r2, #1
 800bf9a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	2240      	movs	r2, #64	; 0x40
 800bfa2:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bfa6:	2340      	movs	r3, #64	; 0x40
 800bfa8:	2200      	movs	r2, #0
 800bfaa:	2180      	movs	r1, #128	; 0x80
 800bfac:	6878      	ldr	r0, [r7, #4]
 800bfae:	f001 faa4 	bl	800d4fa <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	2201      	movs	r2, #1
 800bfb6:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	2240      	movs	r2, #64	; 0x40
 800bfbc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	2201      	movs	r2, #1
 800bfc2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	2200      	movs	r2, #0
 800bfca:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	2200      	movs	r2, #0
 800bfd2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	2200      	movs	r2, #0
 800bfd8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d009      	beq.n	800bffa <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bfec:	685b      	ldr	r3, [r3, #4]
 800bfee:	687a      	ldr	r2, [r7, #4]
 800bff0:	6852      	ldr	r2, [r2, #4]
 800bff2:	b2d2      	uxtb	r2, r2
 800bff4:	4611      	mov	r1, r2
 800bff6:	6878      	ldr	r0, [r7, #4]
 800bff8:	4798      	blx	r3
  }

  return USBD_OK;
 800bffa:	2300      	movs	r3, #0
}
 800bffc:	4618      	mov	r0, r3
 800bffe:	3708      	adds	r7, #8
 800c000:	46bd      	mov	sp, r7
 800c002:	bd80      	pop	{r7, pc}

0800c004 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c004:	b480      	push	{r7}
 800c006:	b083      	sub	sp, #12
 800c008:	af00      	add	r7, sp, #0
 800c00a:	6078      	str	r0, [r7, #4]
 800c00c:	460b      	mov	r3, r1
 800c00e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	78fa      	ldrb	r2, [r7, #3]
 800c014:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c016:	2300      	movs	r3, #0
}
 800c018:	4618      	mov	r0, r3
 800c01a:	370c      	adds	r7, #12
 800c01c:	46bd      	mov	sp, r7
 800c01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c022:	4770      	bx	lr

0800c024 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c024:	b480      	push	{r7}
 800c026:	b083      	sub	sp, #12
 800c028:	af00      	add	r7, sp, #0
 800c02a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	2204      	movs	r2, #4
 800c03c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800c040:	2300      	movs	r3, #0
}
 800c042:	4618      	mov	r0, r3
 800c044:	370c      	adds	r7, #12
 800c046:	46bd      	mov	sp, r7
 800c048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c04c:	4770      	bx	lr

0800c04e <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c04e:	b480      	push	{r7}
 800c050:	b083      	sub	sp, #12
 800c052:	af00      	add	r7, sp, #0
 800c054:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c05c:	2b04      	cmp	r3, #4
 800c05e:	d105      	bne.n	800c06c <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800c06c:	2300      	movs	r3, #0
}
 800c06e:	4618      	mov	r0, r3
 800c070:	370c      	adds	r7, #12
 800c072:	46bd      	mov	sp, r7
 800c074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c078:	4770      	bx	lr

0800c07a <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c07a:	b580      	push	{r7, lr}
 800c07c:	b082      	sub	sp, #8
 800c07e:	af00      	add	r7, sp, #0
 800c080:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c088:	2b03      	cmp	r3, #3
 800c08a:	d10b      	bne.n	800c0a4 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c092:	69db      	ldr	r3, [r3, #28]
 800c094:	2b00      	cmp	r3, #0
 800c096:	d005      	beq.n	800c0a4 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c09e:	69db      	ldr	r3, [r3, #28]
 800c0a0:	6878      	ldr	r0, [r7, #4]
 800c0a2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c0a4:	2300      	movs	r3, #0
}
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	3708      	adds	r7, #8
 800c0aa:	46bd      	mov	sp, r7
 800c0ac:	bd80      	pop	{r7, pc}

0800c0ae <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800c0ae:	b480      	push	{r7}
 800c0b0:	b083      	sub	sp, #12
 800c0b2:	af00      	add	r7, sp, #0
 800c0b4:	6078      	str	r0, [r7, #4]
 800c0b6:	460b      	mov	r3, r1
 800c0b8:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800c0ba:	2300      	movs	r3, #0
}
 800c0bc:	4618      	mov	r0, r3
 800c0be:	370c      	adds	r7, #12
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c6:	4770      	bx	lr

0800c0c8 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800c0c8:	b480      	push	{r7}
 800c0ca:	b083      	sub	sp, #12
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	6078      	str	r0, [r7, #4]
 800c0d0:	460b      	mov	r3, r1
 800c0d2:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800c0d4:	2300      	movs	r3, #0
}
 800c0d6:	4618      	mov	r0, r3
 800c0d8:	370c      	adds	r7, #12
 800c0da:	46bd      	mov	sp, r7
 800c0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e0:	4770      	bx	lr

0800c0e2 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800c0e2:	b480      	push	{r7}
 800c0e4:	b083      	sub	sp, #12
 800c0e6:	af00      	add	r7, sp, #0
 800c0e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c0ea:	2300      	movs	r3, #0
}
 800c0ec:	4618      	mov	r0, r3
 800c0ee:	370c      	adds	r7, #12
 800c0f0:	46bd      	mov	sp, r7
 800c0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f6:	4770      	bx	lr

0800c0f8 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	b082      	sub	sp, #8
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	2201      	movs	r2, #1
 800c104:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c10e:	685b      	ldr	r3, [r3, #4]
 800c110:	687a      	ldr	r2, [r7, #4]
 800c112:	6852      	ldr	r2, [r2, #4]
 800c114:	b2d2      	uxtb	r2, r2
 800c116:	4611      	mov	r1, r2
 800c118:	6878      	ldr	r0, [r7, #4]
 800c11a:	4798      	blx	r3

  return USBD_OK;
 800c11c:	2300      	movs	r3, #0
}
 800c11e:	4618      	mov	r0, r3
 800c120:	3708      	adds	r7, #8
 800c122:	46bd      	mov	sp, r7
 800c124:	bd80      	pop	{r7, pc}
	...

0800c128 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800c128:	b580      	push	{r7, lr}
 800c12a:	b084      	sub	sp, #16
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	6078      	str	r0, [r7, #4]
 800c130:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c132:	2300      	movs	r3, #0
 800c134:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c136:	683b      	ldr	r3, [r7, #0]
 800c138:	781b      	ldrb	r3, [r3, #0]
 800c13a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c13e:	2b20      	cmp	r3, #32
 800c140:	d004      	beq.n	800c14c <USBD_StdDevReq+0x24>
 800c142:	2b40      	cmp	r3, #64	; 0x40
 800c144:	d002      	beq.n	800c14c <USBD_StdDevReq+0x24>
 800c146:	2b00      	cmp	r3, #0
 800c148:	d008      	beq.n	800c15c <USBD_StdDevReq+0x34>
 800c14a:	e04c      	b.n	800c1e6 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c152:	689b      	ldr	r3, [r3, #8]
 800c154:	6839      	ldr	r1, [r7, #0]
 800c156:	6878      	ldr	r0, [r7, #4]
 800c158:	4798      	blx	r3
      break;
 800c15a:	e049      	b.n	800c1f0 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c15c:	683b      	ldr	r3, [r7, #0]
 800c15e:	785b      	ldrb	r3, [r3, #1]
 800c160:	2b09      	cmp	r3, #9
 800c162:	d83a      	bhi.n	800c1da <USBD_StdDevReq+0xb2>
 800c164:	a201      	add	r2, pc, #4	; (adr r2, 800c16c <USBD_StdDevReq+0x44>)
 800c166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c16a:	bf00      	nop
 800c16c:	0800c1bd 	.word	0x0800c1bd
 800c170:	0800c1d1 	.word	0x0800c1d1
 800c174:	0800c1db 	.word	0x0800c1db
 800c178:	0800c1c7 	.word	0x0800c1c7
 800c17c:	0800c1db 	.word	0x0800c1db
 800c180:	0800c19f 	.word	0x0800c19f
 800c184:	0800c195 	.word	0x0800c195
 800c188:	0800c1db 	.word	0x0800c1db
 800c18c:	0800c1b3 	.word	0x0800c1b3
 800c190:	0800c1a9 	.word	0x0800c1a9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c194:	6839      	ldr	r1, [r7, #0]
 800c196:	6878      	ldr	r0, [r7, #4]
 800c198:	f000 f9d4 	bl	800c544 <USBD_GetDescriptor>
          break;
 800c19c:	e022      	b.n	800c1e4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c19e:	6839      	ldr	r1, [r7, #0]
 800c1a0:	6878      	ldr	r0, [r7, #4]
 800c1a2:	f000 fb37 	bl	800c814 <USBD_SetAddress>
          break;
 800c1a6:	e01d      	b.n	800c1e4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800c1a8:	6839      	ldr	r1, [r7, #0]
 800c1aa:	6878      	ldr	r0, [r7, #4]
 800c1ac:	f000 fb74 	bl	800c898 <USBD_SetConfig>
          break;
 800c1b0:	e018      	b.n	800c1e4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c1b2:	6839      	ldr	r1, [r7, #0]
 800c1b4:	6878      	ldr	r0, [r7, #4]
 800c1b6:	f000 fbfd 	bl	800c9b4 <USBD_GetConfig>
          break;
 800c1ba:	e013      	b.n	800c1e4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c1bc:	6839      	ldr	r1, [r7, #0]
 800c1be:	6878      	ldr	r0, [r7, #4]
 800c1c0:	f000 fc2c 	bl	800ca1c <USBD_GetStatus>
          break;
 800c1c4:	e00e      	b.n	800c1e4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c1c6:	6839      	ldr	r1, [r7, #0]
 800c1c8:	6878      	ldr	r0, [r7, #4]
 800c1ca:	f000 fc5a 	bl	800ca82 <USBD_SetFeature>
          break;
 800c1ce:	e009      	b.n	800c1e4 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c1d0:	6839      	ldr	r1, [r7, #0]
 800c1d2:	6878      	ldr	r0, [r7, #4]
 800c1d4:	f000 fc69 	bl	800caaa <USBD_ClrFeature>
          break;
 800c1d8:	e004      	b.n	800c1e4 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800c1da:	6839      	ldr	r1, [r7, #0]
 800c1dc:	6878      	ldr	r0, [r7, #4]
 800c1de:	f000 fcc2 	bl	800cb66 <USBD_CtlError>
          break;
 800c1e2:	bf00      	nop
      }
      break;
 800c1e4:	e004      	b.n	800c1f0 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800c1e6:	6839      	ldr	r1, [r7, #0]
 800c1e8:	6878      	ldr	r0, [r7, #4]
 800c1ea:	f000 fcbc 	bl	800cb66 <USBD_CtlError>
      break;
 800c1ee:	bf00      	nop
  }

  return ret;
 800c1f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1f2:	4618      	mov	r0, r3
 800c1f4:	3710      	adds	r7, #16
 800c1f6:	46bd      	mov	sp, r7
 800c1f8:	bd80      	pop	{r7, pc}
 800c1fa:	bf00      	nop

0800c1fc <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800c1fc:	b580      	push	{r7, lr}
 800c1fe:	b084      	sub	sp, #16
 800c200:	af00      	add	r7, sp, #0
 800c202:	6078      	str	r0, [r7, #4]
 800c204:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c206:	2300      	movs	r3, #0
 800c208:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c20a:	683b      	ldr	r3, [r7, #0]
 800c20c:	781b      	ldrb	r3, [r3, #0]
 800c20e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c212:	2b20      	cmp	r3, #32
 800c214:	d003      	beq.n	800c21e <USBD_StdItfReq+0x22>
 800c216:	2b40      	cmp	r3, #64	; 0x40
 800c218:	d001      	beq.n	800c21e <USBD_StdItfReq+0x22>
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d12a      	bne.n	800c274 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c224:	3b01      	subs	r3, #1
 800c226:	2b02      	cmp	r3, #2
 800c228:	d81d      	bhi.n	800c266 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c22a:	683b      	ldr	r3, [r7, #0]
 800c22c:	889b      	ldrh	r3, [r3, #4]
 800c22e:	b2db      	uxtb	r3, r3
 800c230:	2b01      	cmp	r3, #1
 800c232:	d813      	bhi.n	800c25c <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c23a:	689b      	ldr	r3, [r3, #8]
 800c23c:	6839      	ldr	r1, [r7, #0]
 800c23e:	6878      	ldr	r0, [r7, #4]
 800c240:	4798      	blx	r3
 800c242:	4603      	mov	r3, r0
 800c244:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c246:	683b      	ldr	r3, [r7, #0]
 800c248:	88db      	ldrh	r3, [r3, #6]
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d110      	bne.n	800c270 <USBD_StdItfReq+0x74>
 800c24e:	7bfb      	ldrb	r3, [r7, #15]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d10d      	bne.n	800c270 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 800c254:	6878      	ldr	r0, [r7, #4]
 800c256:	f000 fd4f 	bl	800ccf8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c25a:	e009      	b.n	800c270 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 800c25c:	6839      	ldr	r1, [r7, #0]
 800c25e:	6878      	ldr	r0, [r7, #4]
 800c260:	f000 fc81 	bl	800cb66 <USBD_CtlError>
          break;
 800c264:	e004      	b.n	800c270 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 800c266:	6839      	ldr	r1, [r7, #0]
 800c268:	6878      	ldr	r0, [r7, #4]
 800c26a:	f000 fc7c 	bl	800cb66 <USBD_CtlError>
          break;
 800c26e:	e000      	b.n	800c272 <USBD_StdItfReq+0x76>
          break;
 800c270:	bf00      	nop
      }
      break;
 800c272:	e004      	b.n	800c27e <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 800c274:	6839      	ldr	r1, [r7, #0]
 800c276:	6878      	ldr	r0, [r7, #4]
 800c278:	f000 fc75 	bl	800cb66 <USBD_CtlError>
      break;
 800c27c:	bf00      	nop
  }

  return USBD_OK;
 800c27e:	2300      	movs	r3, #0
}
 800c280:	4618      	mov	r0, r3
 800c282:	3710      	adds	r7, #16
 800c284:	46bd      	mov	sp, r7
 800c286:	bd80      	pop	{r7, pc}

0800c288 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800c288:	b580      	push	{r7, lr}
 800c28a:	b084      	sub	sp, #16
 800c28c:	af00      	add	r7, sp, #0
 800c28e:	6078      	str	r0, [r7, #4]
 800c290:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800c292:	2300      	movs	r3, #0
 800c294:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800c296:	683b      	ldr	r3, [r7, #0]
 800c298:	889b      	ldrh	r3, [r3, #4]
 800c29a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c29c:	683b      	ldr	r3, [r7, #0]
 800c29e:	781b      	ldrb	r3, [r3, #0]
 800c2a0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c2a4:	2b20      	cmp	r3, #32
 800c2a6:	d004      	beq.n	800c2b2 <USBD_StdEPReq+0x2a>
 800c2a8:	2b40      	cmp	r3, #64	; 0x40
 800c2aa:	d002      	beq.n	800c2b2 <USBD_StdEPReq+0x2a>
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d008      	beq.n	800c2c2 <USBD_StdEPReq+0x3a>
 800c2b0:	e13d      	b.n	800c52e <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c2b8:	689b      	ldr	r3, [r3, #8]
 800c2ba:	6839      	ldr	r1, [r7, #0]
 800c2bc:	6878      	ldr	r0, [r7, #4]
 800c2be:	4798      	blx	r3
      break;
 800c2c0:	e13a      	b.n	800c538 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800c2c2:	683b      	ldr	r3, [r7, #0]
 800c2c4:	781b      	ldrb	r3, [r3, #0]
 800c2c6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c2ca:	2b20      	cmp	r3, #32
 800c2cc:	d10a      	bne.n	800c2e4 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c2d4:	689b      	ldr	r3, [r3, #8]
 800c2d6:	6839      	ldr	r1, [r7, #0]
 800c2d8:	6878      	ldr	r0, [r7, #4]
 800c2da:	4798      	blx	r3
 800c2dc:	4603      	mov	r3, r0
 800c2de:	73fb      	strb	r3, [r7, #15]

        return ret;
 800c2e0:	7bfb      	ldrb	r3, [r7, #15]
 800c2e2:	e12a      	b.n	800c53a <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 800c2e4:	683b      	ldr	r3, [r7, #0]
 800c2e6:	785b      	ldrb	r3, [r3, #1]
 800c2e8:	2b01      	cmp	r3, #1
 800c2ea:	d03e      	beq.n	800c36a <USBD_StdEPReq+0xe2>
 800c2ec:	2b03      	cmp	r3, #3
 800c2ee:	d002      	beq.n	800c2f6 <USBD_StdEPReq+0x6e>
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d070      	beq.n	800c3d6 <USBD_StdEPReq+0x14e>
 800c2f4:	e115      	b.n	800c522 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c2fc:	2b02      	cmp	r3, #2
 800c2fe:	d002      	beq.n	800c306 <USBD_StdEPReq+0x7e>
 800c300:	2b03      	cmp	r3, #3
 800c302:	d015      	beq.n	800c330 <USBD_StdEPReq+0xa8>
 800c304:	e02b      	b.n	800c35e <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c306:	7bbb      	ldrb	r3, [r7, #14]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d00c      	beq.n	800c326 <USBD_StdEPReq+0x9e>
 800c30c:	7bbb      	ldrb	r3, [r7, #14]
 800c30e:	2b80      	cmp	r3, #128	; 0x80
 800c310:	d009      	beq.n	800c326 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800c312:	7bbb      	ldrb	r3, [r7, #14]
 800c314:	4619      	mov	r1, r3
 800c316:	6878      	ldr	r0, [r7, #4]
 800c318:	f001 f934 	bl	800d584 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800c31c:	2180      	movs	r1, #128	; 0x80
 800c31e:	6878      	ldr	r0, [r7, #4]
 800c320:	f001 f930 	bl	800d584 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c324:	e020      	b.n	800c368 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800c326:	6839      	ldr	r1, [r7, #0]
 800c328:	6878      	ldr	r0, [r7, #4]
 800c32a:	f000 fc1c 	bl	800cb66 <USBD_CtlError>
              break;
 800c32e:	e01b      	b.n	800c368 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c330:	683b      	ldr	r3, [r7, #0]
 800c332:	885b      	ldrh	r3, [r3, #2]
 800c334:	2b00      	cmp	r3, #0
 800c336:	d10e      	bne.n	800c356 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 800c338:	7bbb      	ldrb	r3, [r7, #14]
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d00b      	beq.n	800c356 <USBD_StdEPReq+0xce>
 800c33e:	7bbb      	ldrb	r3, [r7, #14]
 800c340:	2b80      	cmp	r3, #128	; 0x80
 800c342:	d008      	beq.n	800c356 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c344:	683b      	ldr	r3, [r7, #0]
 800c346:	88db      	ldrh	r3, [r3, #6]
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d104      	bne.n	800c356 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800c34c:	7bbb      	ldrb	r3, [r7, #14]
 800c34e:	4619      	mov	r1, r3
 800c350:	6878      	ldr	r0, [r7, #4]
 800c352:	f001 f917 	bl	800d584 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800c356:	6878      	ldr	r0, [r7, #4]
 800c358:	f000 fcce 	bl	800ccf8 <USBD_CtlSendStatus>

              break;
 800c35c:	e004      	b.n	800c368 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 800c35e:	6839      	ldr	r1, [r7, #0]
 800c360:	6878      	ldr	r0, [r7, #4]
 800c362:	f000 fc00 	bl	800cb66 <USBD_CtlError>
              break;
 800c366:	bf00      	nop
          }
          break;
 800c368:	e0e0      	b.n	800c52c <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c370:	2b02      	cmp	r3, #2
 800c372:	d002      	beq.n	800c37a <USBD_StdEPReq+0xf2>
 800c374:	2b03      	cmp	r3, #3
 800c376:	d015      	beq.n	800c3a4 <USBD_StdEPReq+0x11c>
 800c378:	e026      	b.n	800c3c8 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c37a:	7bbb      	ldrb	r3, [r7, #14]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d00c      	beq.n	800c39a <USBD_StdEPReq+0x112>
 800c380:	7bbb      	ldrb	r3, [r7, #14]
 800c382:	2b80      	cmp	r3, #128	; 0x80
 800c384:	d009      	beq.n	800c39a <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800c386:	7bbb      	ldrb	r3, [r7, #14]
 800c388:	4619      	mov	r1, r3
 800c38a:	6878      	ldr	r0, [r7, #4]
 800c38c:	f001 f8fa 	bl	800d584 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800c390:	2180      	movs	r1, #128	; 0x80
 800c392:	6878      	ldr	r0, [r7, #4]
 800c394:	f001 f8f6 	bl	800d584 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c398:	e01c      	b.n	800c3d4 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 800c39a:	6839      	ldr	r1, [r7, #0]
 800c39c:	6878      	ldr	r0, [r7, #4]
 800c39e:	f000 fbe2 	bl	800cb66 <USBD_CtlError>
              break;
 800c3a2:	e017      	b.n	800c3d4 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c3a4:	683b      	ldr	r3, [r7, #0]
 800c3a6:	885b      	ldrh	r3, [r3, #2]
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d112      	bne.n	800c3d2 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c3ac:	7bbb      	ldrb	r3, [r7, #14]
 800c3ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d004      	beq.n	800c3c0 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800c3b6:	7bbb      	ldrb	r3, [r7, #14]
 800c3b8:	4619      	mov	r1, r3
 800c3ba:	6878      	ldr	r0, [r7, #4]
 800c3bc:	f001 f901 	bl	800d5c2 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800c3c0:	6878      	ldr	r0, [r7, #4]
 800c3c2:	f000 fc99 	bl	800ccf8 <USBD_CtlSendStatus>
              }
              break;
 800c3c6:	e004      	b.n	800c3d2 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 800c3c8:	6839      	ldr	r1, [r7, #0]
 800c3ca:	6878      	ldr	r0, [r7, #4]
 800c3cc:	f000 fbcb 	bl	800cb66 <USBD_CtlError>
              break;
 800c3d0:	e000      	b.n	800c3d4 <USBD_StdEPReq+0x14c>
              break;
 800c3d2:	bf00      	nop
          }
          break;
 800c3d4:	e0aa      	b.n	800c52c <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c3dc:	2b02      	cmp	r3, #2
 800c3de:	d002      	beq.n	800c3e6 <USBD_StdEPReq+0x15e>
 800c3e0:	2b03      	cmp	r3, #3
 800c3e2:	d032      	beq.n	800c44a <USBD_StdEPReq+0x1c2>
 800c3e4:	e097      	b.n	800c516 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c3e6:	7bbb      	ldrb	r3, [r7, #14]
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d007      	beq.n	800c3fc <USBD_StdEPReq+0x174>
 800c3ec:	7bbb      	ldrb	r3, [r7, #14]
 800c3ee:	2b80      	cmp	r3, #128	; 0x80
 800c3f0:	d004      	beq.n	800c3fc <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 800c3f2:	6839      	ldr	r1, [r7, #0]
 800c3f4:	6878      	ldr	r0, [r7, #4]
 800c3f6:	f000 fbb6 	bl	800cb66 <USBD_CtlError>
                break;
 800c3fa:	e091      	b.n	800c520 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c3fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c400:	2b00      	cmp	r3, #0
 800c402:	da0b      	bge.n	800c41c <USBD_StdEPReq+0x194>
 800c404:	7bbb      	ldrb	r3, [r7, #14]
 800c406:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c40a:	4613      	mov	r3, r2
 800c40c:	009b      	lsls	r3, r3, #2
 800c40e:	4413      	add	r3, r2
 800c410:	009b      	lsls	r3, r3, #2
 800c412:	3310      	adds	r3, #16
 800c414:	687a      	ldr	r2, [r7, #4]
 800c416:	4413      	add	r3, r2
 800c418:	3304      	adds	r3, #4
 800c41a:	e00b      	b.n	800c434 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c41c:	7bbb      	ldrb	r3, [r7, #14]
 800c41e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c422:	4613      	mov	r3, r2
 800c424:	009b      	lsls	r3, r3, #2
 800c426:	4413      	add	r3, r2
 800c428:	009b      	lsls	r3, r3, #2
 800c42a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c42e:	687a      	ldr	r2, [r7, #4]
 800c430:	4413      	add	r3, r2
 800c432:	3304      	adds	r3, #4
 800c434:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c436:	68bb      	ldr	r3, [r7, #8]
 800c438:	2200      	movs	r2, #0
 800c43a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800c43c:	68bb      	ldr	r3, [r7, #8]
 800c43e:	2202      	movs	r2, #2
 800c440:	4619      	mov	r1, r3
 800c442:	6878      	ldr	r0, [r7, #4]
 800c444:	f000 fbfa 	bl	800cc3c <USBD_CtlSendData>
              break;
 800c448:	e06a      	b.n	800c520 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c44a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	da11      	bge.n	800c476 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c452:	7bbb      	ldrb	r3, [r7, #14]
 800c454:	f003 020f 	and.w	r2, r3, #15
 800c458:	6879      	ldr	r1, [r7, #4]
 800c45a:	4613      	mov	r3, r2
 800c45c:	009b      	lsls	r3, r3, #2
 800c45e:	4413      	add	r3, r2
 800c460:	009b      	lsls	r3, r3, #2
 800c462:	440b      	add	r3, r1
 800c464:	3318      	adds	r3, #24
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d117      	bne.n	800c49c <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800c46c:	6839      	ldr	r1, [r7, #0]
 800c46e:	6878      	ldr	r0, [r7, #4]
 800c470:	f000 fb79 	bl	800cb66 <USBD_CtlError>
                  break;
 800c474:	e054      	b.n	800c520 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c476:	7bbb      	ldrb	r3, [r7, #14]
 800c478:	f003 020f 	and.w	r2, r3, #15
 800c47c:	6879      	ldr	r1, [r7, #4]
 800c47e:	4613      	mov	r3, r2
 800c480:	009b      	lsls	r3, r3, #2
 800c482:	4413      	add	r3, r2
 800c484:	009b      	lsls	r3, r3, #2
 800c486:	440b      	add	r3, r1
 800c488:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d104      	bne.n	800c49c <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800c492:	6839      	ldr	r1, [r7, #0]
 800c494:	6878      	ldr	r0, [r7, #4]
 800c496:	f000 fb66 	bl	800cb66 <USBD_CtlError>
                  break;
 800c49a:	e041      	b.n	800c520 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c49c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	da0b      	bge.n	800c4bc <USBD_StdEPReq+0x234>
 800c4a4:	7bbb      	ldrb	r3, [r7, #14]
 800c4a6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c4aa:	4613      	mov	r3, r2
 800c4ac:	009b      	lsls	r3, r3, #2
 800c4ae:	4413      	add	r3, r2
 800c4b0:	009b      	lsls	r3, r3, #2
 800c4b2:	3310      	adds	r3, #16
 800c4b4:	687a      	ldr	r2, [r7, #4]
 800c4b6:	4413      	add	r3, r2
 800c4b8:	3304      	adds	r3, #4
 800c4ba:	e00b      	b.n	800c4d4 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c4bc:	7bbb      	ldrb	r3, [r7, #14]
 800c4be:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c4c2:	4613      	mov	r3, r2
 800c4c4:	009b      	lsls	r3, r3, #2
 800c4c6:	4413      	add	r3, r2
 800c4c8:	009b      	lsls	r3, r3, #2
 800c4ca:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c4ce:	687a      	ldr	r2, [r7, #4]
 800c4d0:	4413      	add	r3, r2
 800c4d2:	3304      	adds	r3, #4
 800c4d4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c4d6:	7bbb      	ldrb	r3, [r7, #14]
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d002      	beq.n	800c4e2 <USBD_StdEPReq+0x25a>
 800c4dc:	7bbb      	ldrb	r3, [r7, #14]
 800c4de:	2b80      	cmp	r3, #128	; 0x80
 800c4e0:	d103      	bne.n	800c4ea <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800c4e2:	68bb      	ldr	r3, [r7, #8]
 800c4e4:	2200      	movs	r2, #0
 800c4e6:	601a      	str	r2, [r3, #0]
 800c4e8:	e00e      	b.n	800c508 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800c4ea:	7bbb      	ldrb	r3, [r7, #14]
 800c4ec:	4619      	mov	r1, r3
 800c4ee:	6878      	ldr	r0, [r7, #4]
 800c4f0:	f001 f886 	bl	800d600 <USBD_LL_IsStallEP>
 800c4f4:	4603      	mov	r3, r0
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d003      	beq.n	800c502 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800c4fa:	68bb      	ldr	r3, [r7, #8]
 800c4fc:	2201      	movs	r2, #1
 800c4fe:	601a      	str	r2, [r3, #0]
 800c500:	e002      	b.n	800c508 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800c502:	68bb      	ldr	r3, [r7, #8]
 800c504:	2200      	movs	r2, #0
 800c506:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800c508:	68bb      	ldr	r3, [r7, #8]
 800c50a:	2202      	movs	r2, #2
 800c50c:	4619      	mov	r1, r3
 800c50e:	6878      	ldr	r0, [r7, #4]
 800c510:	f000 fb94 	bl	800cc3c <USBD_CtlSendData>
              break;
 800c514:	e004      	b.n	800c520 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800c516:	6839      	ldr	r1, [r7, #0]
 800c518:	6878      	ldr	r0, [r7, #4]
 800c51a:	f000 fb24 	bl	800cb66 <USBD_CtlError>
              break;
 800c51e:	bf00      	nop
          }
          break;
 800c520:	e004      	b.n	800c52c <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800c522:	6839      	ldr	r1, [r7, #0]
 800c524:	6878      	ldr	r0, [r7, #4]
 800c526:	f000 fb1e 	bl	800cb66 <USBD_CtlError>
          break;
 800c52a:	bf00      	nop
      }
      break;
 800c52c:	e004      	b.n	800c538 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 800c52e:	6839      	ldr	r1, [r7, #0]
 800c530:	6878      	ldr	r0, [r7, #4]
 800c532:	f000 fb18 	bl	800cb66 <USBD_CtlError>
      break;
 800c536:	bf00      	nop
  }

  return ret;
 800c538:	7bfb      	ldrb	r3, [r7, #15]
}
 800c53a:	4618      	mov	r0, r3
 800c53c:	3710      	adds	r7, #16
 800c53e:	46bd      	mov	sp, r7
 800c540:	bd80      	pop	{r7, pc}
	...

0800c544 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800c544:	b580      	push	{r7, lr}
 800c546:	b084      	sub	sp, #16
 800c548:	af00      	add	r7, sp, #0
 800c54a:	6078      	str	r0, [r7, #4]
 800c54c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c54e:	2300      	movs	r3, #0
 800c550:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c552:	2300      	movs	r3, #0
 800c554:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c556:	2300      	movs	r3, #0
 800c558:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c55a:	683b      	ldr	r3, [r7, #0]
 800c55c:	885b      	ldrh	r3, [r3, #2]
 800c55e:	0a1b      	lsrs	r3, r3, #8
 800c560:	b29b      	uxth	r3, r3
 800c562:	3b01      	subs	r3, #1
 800c564:	2b06      	cmp	r3, #6
 800c566:	f200 8128 	bhi.w	800c7ba <USBD_GetDescriptor+0x276>
 800c56a:	a201      	add	r2, pc, #4	; (adr r2, 800c570 <USBD_GetDescriptor+0x2c>)
 800c56c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c570:	0800c58d 	.word	0x0800c58d
 800c574:	0800c5a5 	.word	0x0800c5a5
 800c578:	0800c5e5 	.word	0x0800c5e5
 800c57c:	0800c7bb 	.word	0x0800c7bb
 800c580:	0800c7bb 	.word	0x0800c7bb
 800c584:	0800c75b 	.word	0x0800c75b
 800c588:	0800c787 	.word	0x0800c787
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	687a      	ldr	r2, [r7, #4]
 800c596:	7c12      	ldrb	r2, [r2, #16]
 800c598:	f107 0108 	add.w	r1, r7, #8
 800c59c:	4610      	mov	r0, r2
 800c59e:	4798      	blx	r3
 800c5a0:	60f8      	str	r0, [r7, #12]
      break;
 800c5a2:	e112      	b.n	800c7ca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	7c1b      	ldrb	r3, [r3, #16]
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d10d      	bne.n	800c5c8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c5b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5b4:	f107 0208 	add.w	r2, r7, #8
 800c5b8:	4610      	mov	r0, r2
 800c5ba:	4798      	blx	r3
 800c5bc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c5be:	68fb      	ldr	r3, [r7, #12]
 800c5c0:	3301      	adds	r3, #1
 800c5c2:	2202      	movs	r2, #2
 800c5c4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c5c6:	e100      	b.n	800c7ca <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c5ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5d0:	f107 0208 	add.w	r2, r7, #8
 800c5d4:	4610      	mov	r0, r2
 800c5d6:	4798      	blx	r3
 800c5d8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	3301      	adds	r3, #1
 800c5de:	2202      	movs	r2, #2
 800c5e0:	701a      	strb	r2, [r3, #0]
      break;
 800c5e2:	e0f2      	b.n	800c7ca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c5e4:	683b      	ldr	r3, [r7, #0]
 800c5e6:	885b      	ldrh	r3, [r3, #2]
 800c5e8:	b2db      	uxtb	r3, r3
 800c5ea:	2b05      	cmp	r3, #5
 800c5ec:	f200 80ac 	bhi.w	800c748 <USBD_GetDescriptor+0x204>
 800c5f0:	a201      	add	r2, pc, #4	; (adr r2, 800c5f8 <USBD_GetDescriptor+0xb4>)
 800c5f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5f6:	bf00      	nop
 800c5f8:	0800c611 	.word	0x0800c611
 800c5fc:	0800c645 	.word	0x0800c645
 800c600:	0800c679 	.word	0x0800c679
 800c604:	0800c6ad 	.word	0x0800c6ad
 800c608:	0800c6e1 	.word	0x0800c6e1
 800c60c:	0800c715 	.word	0x0800c715
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c616:	685b      	ldr	r3, [r3, #4]
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d00b      	beq.n	800c634 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c622:	685b      	ldr	r3, [r3, #4]
 800c624:	687a      	ldr	r2, [r7, #4]
 800c626:	7c12      	ldrb	r2, [r2, #16]
 800c628:	f107 0108 	add.w	r1, r7, #8
 800c62c:	4610      	mov	r0, r2
 800c62e:	4798      	blx	r3
 800c630:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c632:	e091      	b.n	800c758 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c634:	6839      	ldr	r1, [r7, #0]
 800c636:	6878      	ldr	r0, [r7, #4]
 800c638:	f000 fa95 	bl	800cb66 <USBD_CtlError>
            err++;
 800c63c:	7afb      	ldrb	r3, [r7, #11]
 800c63e:	3301      	adds	r3, #1
 800c640:	72fb      	strb	r3, [r7, #11]
          break;
 800c642:	e089      	b.n	800c758 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c64a:	689b      	ldr	r3, [r3, #8]
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d00b      	beq.n	800c668 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c656:	689b      	ldr	r3, [r3, #8]
 800c658:	687a      	ldr	r2, [r7, #4]
 800c65a:	7c12      	ldrb	r2, [r2, #16]
 800c65c:	f107 0108 	add.w	r1, r7, #8
 800c660:	4610      	mov	r0, r2
 800c662:	4798      	blx	r3
 800c664:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c666:	e077      	b.n	800c758 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c668:	6839      	ldr	r1, [r7, #0]
 800c66a:	6878      	ldr	r0, [r7, #4]
 800c66c:	f000 fa7b 	bl	800cb66 <USBD_CtlError>
            err++;
 800c670:	7afb      	ldrb	r3, [r7, #11]
 800c672:	3301      	adds	r3, #1
 800c674:	72fb      	strb	r3, [r7, #11]
          break;
 800c676:	e06f      	b.n	800c758 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c67e:	68db      	ldr	r3, [r3, #12]
 800c680:	2b00      	cmp	r3, #0
 800c682:	d00b      	beq.n	800c69c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c68a:	68db      	ldr	r3, [r3, #12]
 800c68c:	687a      	ldr	r2, [r7, #4]
 800c68e:	7c12      	ldrb	r2, [r2, #16]
 800c690:	f107 0108 	add.w	r1, r7, #8
 800c694:	4610      	mov	r0, r2
 800c696:	4798      	blx	r3
 800c698:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c69a:	e05d      	b.n	800c758 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c69c:	6839      	ldr	r1, [r7, #0]
 800c69e:	6878      	ldr	r0, [r7, #4]
 800c6a0:	f000 fa61 	bl	800cb66 <USBD_CtlError>
            err++;
 800c6a4:	7afb      	ldrb	r3, [r7, #11]
 800c6a6:	3301      	adds	r3, #1
 800c6a8:	72fb      	strb	r3, [r7, #11]
          break;
 800c6aa:	e055      	b.n	800c758 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c6b2:	691b      	ldr	r3, [r3, #16]
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d00b      	beq.n	800c6d0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c6be:	691b      	ldr	r3, [r3, #16]
 800c6c0:	687a      	ldr	r2, [r7, #4]
 800c6c2:	7c12      	ldrb	r2, [r2, #16]
 800c6c4:	f107 0108 	add.w	r1, r7, #8
 800c6c8:	4610      	mov	r0, r2
 800c6ca:	4798      	blx	r3
 800c6cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c6ce:	e043      	b.n	800c758 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c6d0:	6839      	ldr	r1, [r7, #0]
 800c6d2:	6878      	ldr	r0, [r7, #4]
 800c6d4:	f000 fa47 	bl	800cb66 <USBD_CtlError>
            err++;
 800c6d8:	7afb      	ldrb	r3, [r7, #11]
 800c6da:	3301      	adds	r3, #1
 800c6dc:	72fb      	strb	r3, [r7, #11]
          break;
 800c6de:	e03b      	b.n	800c758 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c6e6:	695b      	ldr	r3, [r3, #20]
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d00b      	beq.n	800c704 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c6f2:	695b      	ldr	r3, [r3, #20]
 800c6f4:	687a      	ldr	r2, [r7, #4]
 800c6f6:	7c12      	ldrb	r2, [r2, #16]
 800c6f8:	f107 0108 	add.w	r1, r7, #8
 800c6fc:	4610      	mov	r0, r2
 800c6fe:	4798      	blx	r3
 800c700:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c702:	e029      	b.n	800c758 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c704:	6839      	ldr	r1, [r7, #0]
 800c706:	6878      	ldr	r0, [r7, #4]
 800c708:	f000 fa2d 	bl	800cb66 <USBD_CtlError>
            err++;
 800c70c:	7afb      	ldrb	r3, [r7, #11]
 800c70e:	3301      	adds	r3, #1
 800c710:	72fb      	strb	r3, [r7, #11]
          break;
 800c712:	e021      	b.n	800c758 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c71a:	699b      	ldr	r3, [r3, #24]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d00b      	beq.n	800c738 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c726:	699b      	ldr	r3, [r3, #24]
 800c728:	687a      	ldr	r2, [r7, #4]
 800c72a:	7c12      	ldrb	r2, [r2, #16]
 800c72c:	f107 0108 	add.w	r1, r7, #8
 800c730:	4610      	mov	r0, r2
 800c732:	4798      	blx	r3
 800c734:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c736:	e00f      	b.n	800c758 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c738:	6839      	ldr	r1, [r7, #0]
 800c73a:	6878      	ldr	r0, [r7, #4]
 800c73c:	f000 fa13 	bl	800cb66 <USBD_CtlError>
            err++;
 800c740:	7afb      	ldrb	r3, [r7, #11]
 800c742:	3301      	adds	r3, #1
 800c744:	72fb      	strb	r3, [r7, #11]
          break;
 800c746:	e007      	b.n	800c758 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800c748:	6839      	ldr	r1, [r7, #0]
 800c74a:	6878      	ldr	r0, [r7, #4]
 800c74c:	f000 fa0b 	bl	800cb66 <USBD_CtlError>
          err++;
 800c750:	7afb      	ldrb	r3, [r7, #11]
 800c752:	3301      	adds	r3, #1
 800c754:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800c756:	e038      	b.n	800c7ca <USBD_GetDescriptor+0x286>
 800c758:	e037      	b.n	800c7ca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	7c1b      	ldrb	r3, [r3, #16]
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d109      	bne.n	800c776 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c768:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c76a:	f107 0208 	add.w	r2, r7, #8
 800c76e:	4610      	mov	r0, r2
 800c770:	4798      	blx	r3
 800c772:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c774:	e029      	b.n	800c7ca <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c776:	6839      	ldr	r1, [r7, #0]
 800c778:	6878      	ldr	r0, [r7, #4]
 800c77a:	f000 f9f4 	bl	800cb66 <USBD_CtlError>
        err++;
 800c77e:	7afb      	ldrb	r3, [r7, #11]
 800c780:	3301      	adds	r3, #1
 800c782:	72fb      	strb	r3, [r7, #11]
      break;
 800c784:	e021      	b.n	800c7ca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	7c1b      	ldrb	r3, [r3, #16]
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d10d      	bne.n	800c7aa <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c796:	f107 0208 	add.w	r2, r7, #8
 800c79a:	4610      	mov	r0, r2
 800c79c:	4798      	blx	r3
 800c79e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	3301      	adds	r3, #1
 800c7a4:	2207      	movs	r2, #7
 800c7a6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c7a8:	e00f      	b.n	800c7ca <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c7aa:	6839      	ldr	r1, [r7, #0]
 800c7ac:	6878      	ldr	r0, [r7, #4]
 800c7ae:	f000 f9da 	bl	800cb66 <USBD_CtlError>
        err++;
 800c7b2:	7afb      	ldrb	r3, [r7, #11]
 800c7b4:	3301      	adds	r3, #1
 800c7b6:	72fb      	strb	r3, [r7, #11]
      break;
 800c7b8:	e007      	b.n	800c7ca <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800c7ba:	6839      	ldr	r1, [r7, #0]
 800c7bc:	6878      	ldr	r0, [r7, #4]
 800c7be:	f000 f9d2 	bl	800cb66 <USBD_CtlError>
      err++;
 800c7c2:	7afb      	ldrb	r3, [r7, #11]
 800c7c4:	3301      	adds	r3, #1
 800c7c6:	72fb      	strb	r3, [r7, #11]
      break;
 800c7c8:	bf00      	nop
  }

  if (err != 0U)
 800c7ca:	7afb      	ldrb	r3, [r7, #11]
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	d11c      	bne.n	800c80a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800c7d0:	893b      	ldrh	r3, [r7, #8]
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d011      	beq.n	800c7fa <USBD_GetDescriptor+0x2b6>
 800c7d6:	683b      	ldr	r3, [r7, #0]
 800c7d8:	88db      	ldrh	r3, [r3, #6]
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d00d      	beq.n	800c7fa <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800c7de:	683b      	ldr	r3, [r7, #0]
 800c7e0:	88da      	ldrh	r2, [r3, #6]
 800c7e2:	893b      	ldrh	r3, [r7, #8]
 800c7e4:	4293      	cmp	r3, r2
 800c7e6:	bf28      	it	cs
 800c7e8:	4613      	movcs	r3, r2
 800c7ea:	b29b      	uxth	r3, r3
 800c7ec:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c7ee:	893b      	ldrh	r3, [r7, #8]
 800c7f0:	461a      	mov	r2, r3
 800c7f2:	68f9      	ldr	r1, [r7, #12]
 800c7f4:	6878      	ldr	r0, [r7, #4]
 800c7f6:	f000 fa21 	bl	800cc3c <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800c7fa:	683b      	ldr	r3, [r7, #0]
 800c7fc:	88db      	ldrh	r3, [r3, #6]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d104      	bne.n	800c80c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800c802:	6878      	ldr	r0, [r7, #4]
 800c804:	f000 fa78 	bl	800ccf8 <USBD_CtlSendStatus>
 800c808:	e000      	b.n	800c80c <USBD_GetDescriptor+0x2c8>
    return;
 800c80a:	bf00      	nop
    }
  }
}
 800c80c:	3710      	adds	r7, #16
 800c80e:	46bd      	mov	sp, r7
 800c810:	bd80      	pop	{r7, pc}
 800c812:	bf00      	nop

0800c814 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c814:	b580      	push	{r7, lr}
 800c816:	b084      	sub	sp, #16
 800c818:	af00      	add	r7, sp, #0
 800c81a:	6078      	str	r0, [r7, #4]
 800c81c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c81e:	683b      	ldr	r3, [r7, #0]
 800c820:	889b      	ldrh	r3, [r3, #4]
 800c822:	2b00      	cmp	r3, #0
 800c824:	d130      	bne.n	800c888 <USBD_SetAddress+0x74>
 800c826:	683b      	ldr	r3, [r7, #0]
 800c828:	88db      	ldrh	r3, [r3, #6]
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d12c      	bne.n	800c888 <USBD_SetAddress+0x74>
 800c82e:	683b      	ldr	r3, [r7, #0]
 800c830:	885b      	ldrh	r3, [r3, #2]
 800c832:	2b7f      	cmp	r3, #127	; 0x7f
 800c834:	d828      	bhi.n	800c888 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c836:	683b      	ldr	r3, [r7, #0]
 800c838:	885b      	ldrh	r3, [r3, #2]
 800c83a:	b2db      	uxtb	r3, r3
 800c83c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c840:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c848:	2b03      	cmp	r3, #3
 800c84a:	d104      	bne.n	800c856 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800c84c:	6839      	ldr	r1, [r7, #0]
 800c84e:	6878      	ldr	r0, [r7, #4]
 800c850:	f000 f989 	bl	800cb66 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c854:	e01c      	b.n	800c890 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	7bfa      	ldrb	r2, [r7, #15]
 800c85a:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c85e:	7bfb      	ldrb	r3, [r7, #15]
 800c860:	4619      	mov	r1, r3
 800c862:	6878      	ldr	r0, [r7, #4]
 800c864:	f000 fef8 	bl	800d658 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800c868:	6878      	ldr	r0, [r7, #4]
 800c86a:	f000 fa45 	bl	800ccf8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c86e:	7bfb      	ldrb	r3, [r7, #15]
 800c870:	2b00      	cmp	r3, #0
 800c872:	d004      	beq.n	800c87e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	2202      	movs	r2, #2
 800c878:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c87c:	e008      	b.n	800c890 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	2201      	movs	r2, #1
 800c882:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c886:	e003      	b.n	800c890 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c888:	6839      	ldr	r1, [r7, #0]
 800c88a:	6878      	ldr	r0, [r7, #4]
 800c88c:	f000 f96b 	bl	800cb66 <USBD_CtlError>
  }
}
 800c890:	bf00      	nop
 800c892:	3710      	adds	r7, #16
 800c894:	46bd      	mov	sp, r7
 800c896:	bd80      	pop	{r7, pc}

0800c898 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c898:	b580      	push	{r7, lr}
 800c89a:	b082      	sub	sp, #8
 800c89c:	af00      	add	r7, sp, #0
 800c89e:	6078      	str	r0, [r7, #4]
 800c8a0:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c8a2:	683b      	ldr	r3, [r7, #0]
 800c8a4:	885b      	ldrh	r3, [r3, #2]
 800c8a6:	b2da      	uxtb	r2, r3
 800c8a8:	4b41      	ldr	r3, [pc, #260]	; (800c9b0 <USBD_SetConfig+0x118>)
 800c8aa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c8ac:	4b40      	ldr	r3, [pc, #256]	; (800c9b0 <USBD_SetConfig+0x118>)
 800c8ae:	781b      	ldrb	r3, [r3, #0]
 800c8b0:	2b01      	cmp	r3, #1
 800c8b2:	d904      	bls.n	800c8be <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800c8b4:	6839      	ldr	r1, [r7, #0]
 800c8b6:	6878      	ldr	r0, [r7, #4]
 800c8b8:	f000 f955 	bl	800cb66 <USBD_CtlError>
 800c8bc:	e075      	b.n	800c9aa <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c8c4:	2b02      	cmp	r3, #2
 800c8c6:	d002      	beq.n	800c8ce <USBD_SetConfig+0x36>
 800c8c8:	2b03      	cmp	r3, #3
 800c8ca:	d023      	beq.n	800c914 <USBD_SetConfig+0x7c>
 800c8cc:	e062      	b.n	800c994 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800c8ce:	4b38      	ldr	r3, [pc, #224]	; (800c9b0 <USBD_SetConfig+0x118>)
 800c8d0:	781b      	ldrb	r3, [r3, #0]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d01a      	beq.n	800c90c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800c8d6:	4b36      	ldr	r3, [pc, #216]	; (800c9b0 <USBD_SetConfig+0x118>)
 800c8d8:	781b      	ldrb	r3, [r3, #0]
 800c8da:	461a      	mov	r2, r3
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	2203      	movs	r2, #3
 800c8e4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800c8e8:	4b31      	ldr	r3, [pc, #196]	; (800c9b0 <USBD_SetConfig+0x118>)
 800c8ea:	781b      	ldrb	r3, [r3, #0]
 800c8ec:	4619      	mov	r1, r3
 800c8ee:	6878      	ldr	r0, [r7, #4]
 800c8f0:	f7ff f9b4 	bl	800bc5c <USBD_SetClassConfig>
 800c8f4:	4603      	mov	r3, r0
 800c8f6:	2b02      	cmp	r3, #2
 800c8f8:	d104      	bne.n	800c904 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800c8fa:	6839      	ldr	r1, [r7, #0]
 800c8fc:	6878      	ldr	r0, [r7, #4]
 800c8fe:	f000 f932 	bl	800cb66 <USBD_CtlError>
            return;
 800c902:	e052      	b.n	800c9aa <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800c904:	6878      	ldr	r0, [r7, #4]
 800c906:	f000 f9f7 	bl	800ccf8 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800c90a:	e04e      	b.n	800c9aa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800c90c:	6878      	ldr	r0, [r7, #4]
 800c90e:	f000 f9f3 	bl	800ccf8 <USBD_CtlSendStatus>
        break;
 800c912:	e04a      	b.n	800c9aa <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800c914:	4b26      	ldr	r3, [pc, #152]	; (800c9b0 <USBD_SetConfig+0x118>)
 800c916:	781b      	ldrb	r3, [r3, #0]
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d112      	bne.n	800c942 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	2202      	movs	r2, #2
 800c920:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800c924:	4b22      	ldr	r3, [pc, #136]	; (800c9b0 <USBD_SetConfig+0x118>)
 800c926:	781b      	ldrb	r3, [r3, #0]
 800c928:	461a      	mov	r2, r3
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800c92e:	4b20      	ldr	r3, [pc, #128]	; (800c9b0 <USBD_SetConfig+0x118>)
 800c930:	781b      	ldrb	r3, [r3, #0]
 800c932:	4619      	mov	r1, r3
 800c934:	6878      	ldr	r0, [r7, #4]
 800c936:	f7ff f9b0 	bl	800bc9a <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800c93a:	6878      	ldr	r0, [r7, #4]
 800c93c:	f000 f9dc 	bl	800ccf8 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800c940:	e033      	b.n	800c9aa <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800c942:	4b1b      	ldr	r3, [pc, #108]	; (800c9b0 <USBD_SetConfig+0x118>)
 800c944:	781b      	ldrb	r3, [r3, #0]
 800c946:	461a      	mov	r2, r3
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	685b      	ldr	r3, [r3, #4]
 800c94c:	429a      	cmp	r2, r3
 800c94e:	d01d      	beq.n	800c98c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	685b      	ldr	r3, [r3, #4]
 800c954:	b2db      	uxtb	r3, r3
 800c956:	4619      	mov	r1, r3
 800c958:	6878      	ldr	r0, [r7, #4]
 800c95a:	f7ff f99e 	bl	800bc9a <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800c95e:	4b14      	ldr	r3, [pc, #80]	; (800c9b0 <USBD_SetConfig+0x118>)
 800c960:	781b      	ldrb	r3, [r3, #0]
 800c962:	461a      	mov	r2, r3
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800c968:	4b11      	ldr	r3, [pc, #68]	; (800c9b0 <USBD_SetConfig+0x118>)
 800c96a:	781b      	ldrb	r3, [r3, #0]
 800c96c:	4619      	mov	r1, r3
 800c96e:	6878      	ldr	r0, [r7, #4]
 800c970:	f7ff f974 	bl	800bc5c <USBD_SetClassConfig>
 800c974:	4603      	mov	r3, r0
 800c976:	2b02      	cmp	r3, #2
 800c978:	d104      	bne.n	800c984 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800c97a:	6839      	ldr	r1, [r7, #0]
 800c97c:	6878      	ldr	r0, [r7, #4]
 800c97e:	f000 f8f2 	bl	800cb66 <USBD_CtlError>
            return;
 800c982:	e012      	b.n	800c9aa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800c984:	6878      	ldr	r0, [r7, #4]
 800c986:	f000 f9b7 	bl	800ccf8 <USBD_CtlSendStatus>
        break;
 800c98a:	e00e      	b.n	800c9aa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800c98c:	6878      	ldr	r0, [r7, #4]
 800c98e:	f000 f9b3 	bl	800ccf8 <USBD_CtlSendStatus>
        break;
 800c992:	e00a      	b.n	800c9aa <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800c994:	6839      	ldr	r1, [r7, #0]
 800c996:	6878      	ldr	r0, [r7, #4]
 800c998:	f000 f8e5 	bl	800cb66 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800c99c:	4b04      	ldr	r3, [pc, #16]	; (800c9b0 <USBD_SetConfig+0x118>)
 800c99e:	781b      	ldrb	r3, [r3, #0]
 800c9a0:	4619      	mov	r1, r3
 800c9a2:	6878      	ldr	r0, [r7, #4]
 800c9a4:	f7ff f979 	bl	800bc9a <USBD_ClrClassConfig>
        break;
 800c9a8:	bf00      	nop
    }
  }
}
 800c9aa:	3708      	adds	r7, #8
 800c9ac:	46bd      	mov	sp, r7
 800c9ae:	bd80      	pop	{r7, pc}
 800c9b0:	24000274 	.word	0x24000274

0800c9b4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c9b4:	b580      	push	{r7, lr}
 800c9b6:	b082      	sub	sp, #8
 800c9b8:	af00      	add	r7, sp, #0
 800c9ba:	6078      	str	r0, [r7, #4]
 800c9bc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c9be:	683b      	ldr	r3, [r7, #0]
 800c9c0:	88db      	ldrh	r3, [r3, #6]
 800c9c2:	2b01      	cmp	r3, #1
 800c9c4:	d004      	beq.n	800c9d0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c9c6:	6839      	ldr	r1, [r7, #0]
 800c9c8:	6878      	ldr	r0, [r7, #4]
 800c9ca:	f000 f8cc 	bl	800cb66 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c9ce:	e021      	b.n	800ca14 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c9d6:	2b01      	cmp	r3, #1
 800c9d8:	db17      	blt.n	800ca0a <USBD_GetConfig+0x56>
 800c9da:	2b02      	cmp	r3, #2
 800c9dc:	dd02      	ble.n	800c9e4 <USBD_GetConfig+0x30>
 800c9de:	2b03      	cmp	r3, #3
 800c9e0:	d00b      	beq.n	800c9fa <USBD_GetConfig+0x46>
 800c9e2:	e012      	b.n	800ca0a <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	2200      	movs	r2, #0
 800c9e8:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	3308      	adds	r3, #8
 800c9ee:	2201      	movs	r2, #1
 800c9f0:	4619      	mov	r1, r3
 800c9f2:	6878      	ldr	r0, [r7, #4]
 800c9f4:	f000 f922 	bl	800cc3c <USBD_CtlSendData>
        break;
 800c9f8:	e00c      	b.n	800ca14 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	3304      	adds	r3, #4
 800c9fe:	2201      	movs	r2, #1
 800ca00:	4619      	mov	r1, r3
 800ca02:	6878      	ldr	r0, [r7, #4]
 800ca04:	f000 f91a 	bl	800cc3c <USBD_CtlSendData>
        break;
 800ca08:	e004      	b.n	800ca14 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800ca0a:	6839      	ldr	r1, [r7, #0]
 800ca0c:	6878      	ldr	r0, [r7, #4]
 800ca0e:	f000 f8aa 	bl	800cb66 <USBD_CtlError>
        break;
 800ca12:	bf00      	nop
}
 800ca14:	bf00      	nop
 800ca16:	3708      	adds	r7, #8
 800ca18:	46bd      	mov	sp, r7
 800ca1a:	bd80      	pop	{r7, pc}

0800ca1c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ca1c:	b580      	push	{r7, lr}
 800ca1e:	b082      	sub	sp, #8
 800ca20:	af00      	add	r7, sp, #0
 800ca22:	6078      	str	r0, [r7, #4]
 800ca24:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ca2c:	3b01      	subs	r3, #1
 800ca2e:	2b02      	cmp	r3, #2
 800ca30:	d81e      	bhi.n	800ca70 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ca32:	683b      	ldr	r3, [r7, #0]
 800ca34:	88db      	ldrh	r3, [r3, #6]
 800ca36:	2b02      	cmp	r3, #2
 800ca38:	d004      	beq.n	800ca44 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800ca3a:	6839      	ldr	r1, [r7, #0]
 800ca3c:	6878      	ldr	r0, [r7, #4]
 800ca3e:	f000 f892 	bl	800cb66 <USBD_CtlError>
        break;
 800ca42:	e01a      	b.n	800ca7a <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	2201      	movs	r2, #1
 800ca48:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d005      	beq.n	800ca60 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	68db      	ldr	r3, [r3, #12]
 800ca58:	f043 0202 	orr.w	r2, r3, #2
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	330c      	adds	r3, #12
 800ca64:	2202      	movs	r2, #2
 800ca66:	4619      	mov	r1, r3
 800ca68:	6878      	ldr	r0, [r7, #4]
 800ca6a:	f000 f8e7 	bl	800cc3c <USBD_CtlSendData>
      break;
 800ca6e:	e004      	b.n	800ca7a <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800ca70:	6839      	ldr	r1, [r7, #0]
 800ca72:	6878      	ldr	r0, [r7, #4]
 800ca74:	f000 f877 	bl	800cb66 <USBD_CtlError>
      break;
 800ca78:	bf00      	nop
  }
}
 800ca7a:	bf00      	nop
 800ca7c:	3708      	adds	r7, #8
 800ca7e:	46bd      	mov	sp, r7
 800ca80:	bd80      	pop	{r7, pc}

0800ca82 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800ca82:	b580      	push	{r7, lr}
 800ca84:	b082      	sub	sp, #8
 800ca86:	af00      	add	r7, sp, #0
 800ca88:	6078      	str	r0, [r7, #4]
 800ca8a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ca8c:	683b      	ldr	r3, [r7, #0]
 800ca8e:	885b      	ldrh	r3, [r3, #2]
 800ca90:	2b01      	cmp	r3, #1
 800ca92:	d106      	bne.n	800caa2 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	2201      	movs	r2, #1
 800ca98:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800ca9c:	6878      	ldr	r0, [r7, #4]
 800ca9e:	f000 f92b 	bl	800ccf8 <USBD_CtlSendStatus>
  }
}
 800caa2:	bf00      	nop
 800caa4:	3708      	adds	r7, #8
 800caa6:	46bd      	mov	sp, r7
 800caa8:	bd80      	pop	{r7, pc}

0800caaa <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800caaa:	b580      	push	{r7, lr}
 800caac:	b082      	sub	sp, #8
 800caae:	af00      	add	r7, sp, #0
 800cab0:	6078      	str	r0, [r7, #4]
 800cab2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800caba:	3b01      	subs	r3, #1
 800cabc:	2b02      	cmp	r3, #2
 800cabe:	d80b      	bhi.n	800cad8 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cac0:	683b      	ldr	r3, [r7, #0]
 800cac2:	885b      	ldrh	r3, [r3, #2]
 800cac4:	2b01      	cmp	r3, #1
 800cac6:	d10c      	bne.n	800cae2 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	2200      	movs	r2, #0
 800cacc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800cad0:	6878      	ldr	r0, [r7, #4]
 800cad2:	f000 f911 	bl	800ccf8 <USBD_CtlSendStatus>
      }
      break;
 800cad6:	e004      	b.n	800cae2 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800cad8:	6839      	ldr	r1, [r7, #0]
 800cada:	6878      	ldr	r0, [r7, #4]
 800cadc:	f000 f843 	bl	800cb66 <USBD_CtlError>
      break;
 800cae0:	e000      	b.n	800cae4 <USBD_ClrFeature+0x3a>
      break;
 800cae2:	bf00      	nop
  }
}
 800cae4:	bf00      	nop
 800cae6:	3708      	adds	r7, #8
 800cae8:	46bd      	mov	sp, r7
 800caea:	bd80      	pop	{r7, pc}

0800caec <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800caec:	b480      	push	{r7}
 800caee:	b083      	sub	sp, #12
 800caf0:	af00      	add	r7, sp, #0
 800caf2:	6078      	str	r0, [r7, #4]
 800caf4:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800caf6:	683b      	ldr	r3, [r7, #0]
 800caf8:	781a      	ldrb	r2, [r3, #0]
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800cafe:	683b      	ldr	r3, [r7, #0]
 800cb00:	785a      	ldrb	r2, [r3, #1]
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800cb06:	683b      	ldr	r3, [r7, #0]
 800cb08:	3302      	adds	r3, #2
 800cb0a:	781b      	ldrb	r3, [r3, #0]
 800cb0c:	b29a      	uxth	r2, r3
 800cb0e:	683b      	ldr	r3, [r7, #0]
 800cb10:	3303      	adds	r3, #3
 800cb12:	781b      	ldrb	r3, [r3, #0]
 800cb14:	b29b      	uxth	r3, r3
 800cb16:	021b      	lsls	r3, r3, #8
 800cb18:	b29b      	uxth	r3, r3
 800cb1a:	4413      	add	r3, r2
 800cb1c:	b29a      	uxth	r2, r3
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800cb22:	683b      	ldr	r3, [r7, #0]
 800cb24:	3304      	adds	r3, #4
 800cb26:	781b      	ldrb	r3, [r3, #0]
 800cb28:	b29a      	uxth	r2, r3
 800cb2a:	683b      	ldr	r3, [r7, #0]
 800cb2c:	3305      	adds	r3, #5
 800cb2e:	781b      	ldrb	r3, [r3, #0]
 800cb30:	b29b      	uxth	r3, r3
 800cb32:	021b      	lsls	r3, r3, #8
 800cb34:	b29b      	uxth	r3, r3
 800cb36:	4413      	add	r3, r2
 800cb38:	b29a      	uxth	r2, r3
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800cb3e:	683b      	ldr	r3, [r7, #0]
 800cb40:	3306      	adds	r3, #6
 800cb42:	781b      	ldrb	r3, [r3, #0]
 800cb44:	b29a      	uxth	r2, r3
 800cb46:	683b      	ldr	r3, [r7, #0]
 800cb48:	3307      	adds	r3, #7
 800cb4a:	781b      	ldrb	r3, [r3, #0]
 800cb4c:	b29b      	uxth	r3, r3
 800cb4e:	021b      	lsls	r3, r3, #8
 800cb50:	b29b      	uxth	r3, r3
 800cb52:	4413      	add	r3, r2
 800cb54:	b29a      	uxth	r2, r3
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	80da      	strh	r2, [r3, #6]

}
 800cb5a:	bf00      	nop
 800cb5c:	370c      	adds	r7, #12
 800cb5e:	46bd      	mov	sp, r7
 800cb60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb64:	4770      	bx	lr

0800cb66 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800cb66:	b580      	push	{r7, lr}
 800cb68:	b082      	sub	sp, #8
 800cb6a:	af00      	add	r7, sp, #0
 800cb6c:	6078      	str	r0, [r7, #4]
 800cb6e:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800cb70:	2180      	movs	r1, #128	; 0x80
 800cb72:	6878      	ldr	r0, [r7, #4]
 800cb74:	f000 fd06 	bl	800d584 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800cb78:	2100      	movs	r1, #0
 800cb7a:	6878      	ldr	r0, [r7, #4]
 800cb7c:	f000 fd02 	bl	800d584 <USBD_LL_StallEP>
}
 800cb80:	bf00      	nop
 800cb82:	3708      	adds	r7, #8
 800cb84:	46bd      	mov	sp, r7
 800cb86:	bd80      	pop	{r7, pc}

0800cb88 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800cb88:	b580      	push	{r7, lr}
 800cb8a:	b086      	sub	sp, #24
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	60f8      	str	r0, [r7, #12]
 800cb90:	60b9      	str	r1, [r7, #8]
 800cb92:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800cb94:	2300      	movs	r3, #0
 800cb96:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d032      	beq.n	800cc04 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800cb9e:	68f8      	ldr	r0, [r7, #12]
 800cba0:	f000 f834 	bl	800cc0c <USBD_GetLen>
 800cba4:	4603      	mov	r3, r0
 800cba6:	3301      	adds	r3, #1
 800cba8:	b29b      	uxth	r3, r3
 800cbaa:	005b      	lsls	r3, r3, #1
 800cbac:	b29a      	uxth	r2, r3
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800cbb2:	7dfb      	ldrb	r3, [r7, #23]
 800cbb4:	1c5a      	adds	r2, r3, #1
 800cbb6:	75fa      	strb	r2, [r7, #23]
 800cbb8:	461a      	mov	r2, r3
 800cbba:	68bb      	ldr	r3, [r7, #8]
 800cbbc:	4413      	add	r3, r2
 800cbbe:	687a      	ldr	r2, [r7, #4]
 800cbc0:	7812      	ldrb	r2, [r2, #0]
 800cbc2:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800cbc4:	7dfb      	ldrb	r3, [r7, #23]
 800cbc6:	1c5a      	adds	r2, r3, #1
 800cbc8:	75fa      	strb	r2, [r7, #23]
 800cbca:	461a      	mov	r2, r3
 800cbcc:	68bb      	ldr	r3, [r7, #8]
 800cbce:	4413      	add	r3, r2
 800cbd0:	2203      	movs	r2, #3
 800cbd2:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800cbd4:	e012      	b.n	800cbfc <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	1c5a      	adds	r2, r3, #1
 800cbda:	60fa      	str	r2, [r7, #12]
 800cbdc:	7dfa      	ldrb	r2, [r7, #23]
 800cbde:	1c51      	adds	r1, r2, #1
 800cbe0:	75f9      	strb	r1, [r7, #23]
 800cbe2:	4611      	mov	r1, r2
 800cbe4:	68ba      	ldr	r2, [r7, #8]
 800cbe6:	440a      	add	r2, r1
 800cbe8:	781b      	ldrb	r3, [r3, #0]
 800cbea:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800cbec:	7dfb      	ldrb	r3, [r7, #23]
 800cbee:	1c5a      	adds	r2, r3, #1
 800cbf0:	75fa      	strb	r2, [r7, #23]
 800cbf2:	461a      	mov	r2, r3
 800cbf4:	68bb      	ldr	r3, [r7, #8]
 800cbf6:	4413      	add	r3, r2
 800cbf8:	2200      	movs	r2, #0
 800cbfa:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	781b      	ldrb	r3, [r3, #0]
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d1e8      	bne.n	800cbd6 <USBD_GetString+0x4e>
    }
  }
}
 800cc04:	bf00      	nop
 800cc06:	3718      	adds	r7, #24
 800cc08:	46bd      	mov	sp, r7
 800cc0a:	bd80      	pop	{r7, pc}

0800cc0c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800cc0c:	b480      	push	{r7}
 800cc0e:	b085      	sub	sp, #20
 800cc10:	af00      	add	r7, sp, #0
 800cc12:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800cc14:	2300      	movs	r3, #0
 800cc16:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800cc18:	e005      	b.n	800cc26 <USBD_GetLen+0x1a>
  {
    len++;
 800cc1a:	7bfb      	ldrb	r3, [r7, #15]
 800cc1c:	3301      	adds	r3, #1
 800cc1e:	73fb      	strb	r3, [r7, #15]
    buf++;
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	3301      	adds	r3, #1
 800cc24:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	781b      	ldrb	r3, [r3, #0]
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	d1f5      	bne.n	800cc1a <USBD_GetLen+0xe>
  }

  return len;
 800cc2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc30:	4618      	mov	r0, r3
 800cc32:	3714      	adds	r7, #20
 800cc34:	46bd      	mov	sp, r7
 800cc36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc3a:	4770      	bx	lr

0800cc3c <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800cc3c:	b580      	push	{r7, lr}
 800cc3e:	b084      	sub	sp, #16
 800cc40:	af00      	add	r7, sp, #0
 800cc42:	60f8      	str	r0, [r7, #12]
 800cc44:	60b9      	str	r1, [r7, #8]
 800cc46:	4613      	mov	r3, r2
 800cc48:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	2202      	movs	r2, #2
 800cc4e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800cc52:	88fa      	ldrh	r2, [r7, #6]
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800cc58:	88fa      	ldrh	r2, [r7, #6]
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cc5e:	88fb      	ldrh	r3, [r7, #6]
 800cc60:	68ba      	ldr	r2, [r7, #8]
 800cc62:	2100      	movs	r1, #0
 800cc64:	68f8      	ldr	r0, [r7, #12]
 800cc66:	f000 fd16 	bl	800d696 <USBD_LL_Transmit>

  return USBD_OK;
 800cc6a:	2300      	movs	r3, #0
}
 800cc6c:	4618      	mov	r0, r3
 800cc6e:	3710      	adds	r7, #16
 800cc70:	46bd      	mov	sp, r7
 800cc72:	bd80      	pop	{r7, pc}

0800cc74 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800cc74:	b580      	push	{r7, lr}
 800cc76:	b084      	sub	sp, #16
 800cc78:	af00      	add	r7, sp, #0
 800cc7a:	60f8      	str	r0, [r7, #12]
 800cc7c:	60b9      	str	r1, [r7, #8]
 800cc7e:	4613      	mov	r3, r2
 800cc80:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cc82:	88fb      	ldrh	r3, [r7, #6]
 800cc84:	68ba      	ldr	r2, [r7, #8]
 800cc86:	2100      	movs	r1, #0
 800cc88:	68f8      	ldr	r0, [r7, #12]
 800cc8a:	f000 fd04 	bl	800d696 <USBD_LL_Transmit>

  return USBD_OK;
 800cc8e:	2300      	movs	r3, #0
}
 800cc90:	4618      	mov	r0, r3
 800cc92:	3710      	adds	r7, #16
 800cc94:	46bd      	mov	sp, r7
 800cc96:	bd80      	pop	{r7, pc}

0800cc98 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800cc98:	b580      	push	{r7, lr}
 800cc9a:	b084      	sub	sp, #16
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	60f8      	str	r0, [r7, #12]
 800cca0:	60b9      	str	r1, [r7, #8]
 800cca2:	4613      	mov	r3, r2
 800cca4:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800cca6:	68fb      	ldr	r3, [r7, #12]
 800cca8:	2203      	movs	r2, #3
 800ccaa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800ccae:	88fa      	ldrh	r2, [r7, #6]
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800ccb6:	88fa      	ldrh	r2, [r7, #6]
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ccbe:	88fb      	ldrh	r3, [r7, #6]
 800ccc0:	68ba      	ldr	r2, [r7, #8]
 800ccc2:	2100      	movs	r1, #0
 800ccc4:	68f8      	ldr	r0, [r7, #12]
 800ccc6:	f000 fd09 	bl	800d6dc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ccca:	2300      	movs	r3, #0
}
 800cccc:	4618      	mov	r0, r3
 800ccce:	3710      	adds	r7, #16
 800ccd0:	46bd      	mov	sp, r7
 800ccd2:	bd80      	pop	{r7, pc}

0800ccd4 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800ccd4:	b580      	push	{r7, lr}
 800ccd6:	b084      	sub	sp, #16
 800ccd8:	af00      	add	r7, sp, #0
 800ccda:	60f8      	str	r0, [r7, #12]
 800ccdc:	60b9      	str	r1, [r7, #8]
 800ccde:	4613      	mov	r3, r2
 800cce0:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cce2:	88fb      	ldrh	r3, [r7, #6]
 800cce4:	68ba      	ldr	r2, [r7, #8]
 800cce6:	2100      	movs	r1, #0
 800cce8:	68f8      	ldr	r0, [r7, #12]
 800ccea:	f000 fcf7 	bl	800d6dc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ccee:	2300      	movs	r3, #0
}
 800ccf0:	4618      	mov	r0, r3
 800ccf2:	3710      	adds	r7, #16
 800ccf4:	46bd      	mov	sp, r7
 800ccf6:	bd80      	pop	{r7, pc}

0800ccf8 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ccf8:	b580      	push	{r7, lr}
 800ccfa:	b082      	sub	sp, #8
 800ccfc:	af00      	add	r7, sp, #0
 800ccfe:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	2204      	movs	r2, #4
 800cd04:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800cd08:	2300      	movs	r3, #0
 800cd0a:	2200      	movs	r2, #0
 800cd0c:	2100      	movs	r1, #0
 800cd0e:	6878      	ldr	r0, [r7, #4]
 800cd10:	f000 fcc1 	bl	800d696 <USBD_LL_Transmit>

  return USBD_OK;
 800cd14:	2300      	movs	r3, #0
}
 800cd16:	4618      	mov	r0, r3
 800cd18:	3708      	adds	r7, #8
 800cd1a:	46bd      	mov	sp, r7
 800cd1c:	bd80      	pop	{r7, pc}

0800cd1e <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800cd1e:	b580      	push	{r7, lr}
 800cd20:	b082      	sub	sp, #8
 800cd22:	af00      	add	r7, sp, #0
 800cd24:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	2205      	movs	r2, #5
 800cd2a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cd2e:	2300      	movs	r3, #0
 800cd30:	2200      	movs	r2, #0
 800cd32:	2100      	movs	r1, #0
 800cd34:	6878      	ldr	r0, [r7, #4]
 800cd36:	f000 fcd1 	bl	800d6dc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cd3a:	2300      	movs	r3, #0
}
 800cd3c:	4618      	mov	r0, r3
 800cd3e:	3708      	adds	r7, #8
 800cd40:	46bd      	mov	sp, r7
 800cd42:	bd80      	pop	{r7, pc}

0800cd44 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800cd44:	b580      	push	{r7, lr}
 800cd46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800cd48:	2200      	movs	r2, #0
 800cd4a:	4913      	ldr	r1, [pc, #76]	; (800cd98 <MX_USB_DEVICE_Init+0x54>)
 800cd4c:	4813      	ldr	r0, [pc, #76]	; (800cd9c <MX_USB_DEVICE_Init+0x58>)
 800cd4e:	f7fe ff29 	bl	800bba4 <USBD_Init>
 800cd52:	4603      	mov	r3, r0
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d001      	beq.n	800cd5c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800cd58:	f7f4 fd9c 	bl	8001894 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800cd5c:	4910      	ldr	r1, [pc, #64]	; (800cda0 <MX_USB_DEVICE_Init+0x5c>)
 800cd5e:	480f      	ldr	r0, [pc, #60]	; (800cd9c <MX_USB_DEVICE_Init+0x58>)
 800cd60:	f7fe ff4b 	bl	800bbfa <USBD_RegisterClass>
 800cd64:	4603      	mov	r3, r0
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d001      	beq.n	800cd6e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800cd6a:	f7f4 fd93 	bl	8001894 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800cd6e:	490d      	ldr	r1, [pc, #52]	; (800cda4 <MX_USB_DEVICE_Init+0x60>)
 800cd70:	480a      	ldr	r0, [pc, #40]	; (800cd9c <MX_USB_DEVICE_Init+0x58>)
 800cd72:	f7fe fe79 	bl	800ba68 <USBD_CDC_RegisterInterface>
 800cd76:	4603      	mov	r3, r0
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d001      	beq.n	800cd80 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800cd7c:	f7f4 fd8a 	bl	8001894 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800cd80:	4806      	ldr	r0, [pc, #24]	; (800cd9c <MX_USB_DEVICE_Init+0x58>)
 800cd82:	f7fe ff54 	bl	800bc2e <USBD_Start>
 800cd86:	4603      	mov	r3, r0
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d001      	beq.n	800cd90 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800cd8c:	f7f4 fd82 	bl	8001894 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800cd90:	f7f7 f8f4 	bl	8003f7c <HAL_PWREx_EnableUSBVoltageDetector>
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800cd94:	bf00      	nop
 800cd96:	bd80      	pop	{r7, pc}
 800cd98:	24000138 	.word	0x24000138
 800cd9c:	24000584 	.word	0x24000584
 800cda0:	24000024 	.word	0x24000024
 800cda4:	24000128 	.word	0x24000128

0800cda8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800cda8:	b580      	push	{r7, lr}
 800cdaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800cdac:	2200      	movs	r2, #0
 800cdae:	4905      	ldr	r1, [pc, #20]	; (800cdc4 <CDC_Init_FS+0x1c>)
 800cdb0:	4805      	ldr	r0, [pc, #20]	; (800cdc8 <CDC_Init_FS+0x20>)
 800cdb2:	f7fe fe70 	bl	800ba96 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800cdb6:	4905      	ldr	r1, [pc, #20]	; (800cdcc <CDC_Init_FS+0x24>)
 800cdb8:	4803      	ldr	r0, [pc, #12]	; (800cdc8 <CDC_Init_FS+0x20>)
 800cdba:	f7fe fe86 	bl	800baca <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800cdbe:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800cdc0:	4618      	mov	r0, r3
 800cdc2:	bd80      	pop	{r7, pc}
 800cdc4:	24001048 	.word	0x24001048
 800cdc8:	24000584 	.word	0x24000584
 800cdcc:	24000848 	.word	0x24000848

0800cdd0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800cdd0:	b480      	push	{r7}
 800cdd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800cdd4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800cdd6:	4618      	mov	r0, r3
 800cdd8:	46bd      	mov	sp, r7
 800cdda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdde:	4770      	bx	lr

0800cde0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800cde0:	b480      	push	{r7}
 800cde2:	b085      	sub	sp, #20
 800cde4:	af00      	add	r7, sp, #0
 800cde6:	4603      	mov	r3, r0
 800cde8:	6039      	str	r1, [r7, #0]
 800cdea:	71fb      	strb	r3, [r7, #7]
 800cdec:	4613      	mov	r3, r2
 800cdee:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint8_t tempbuf[7] = {0,0,0,0,0,0,0};
 800cdf0:	f107 0308 	add.w	r3, r7, #8
 800cdf4:	2200      	movs	r2, #0
 800cdf6:	601a      	str	r2, [r3, #0]
 800cdf8:	f8c3 2003 	str.w	r2, [r3, #3]
  switch(cmd)
 800cdfc:	79fb      	ldrb	r3, [r7, #7]
 800cdfe:	2b23      	cmp	r3, #35	; 0x23
 800ce00:	d87c      	bhi.n	800cefc <CDC_Control_FS+0x11c>
 800ce02:	a201      	add	r2, pc, #4	; (adr r2, 800ce08 <CDC_Control_FS+0x28>)
 800ce04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce08:	0800cefd 	.word	0x0800cefd
 800ce0c:	0800cefd 	.word	0x0800cefd
 800ce10:	0800cefd 	.word	0x0800cefd
 800ce14:	0800cefd 	.word	0x0800cefd
 800ce18:	0800cefd 	.word	0x0800cefd
 800ce1c:	0800cefd 	.word	0x0800cefd
 800ce20:	0800cefd 	.word	0x0800cefd
 800ce24:	0800cefd 	.word	0x0800cefd
 800ce28:	0800cefd 	.word	0x0800cefd
 800ce2c:	0800cefd 	.word	0x0800cefd
 800ce30:	0800cefd 	.word	0x0800cefd
 800ce34:	0800cefd 	.word	0x0800cefd
 800ce38:	0800cefd 	.word	0x0800cefd
 800ce3c:	0800cefd 	.word	0x0800cefd
 800ce40:	0800cefd 	.word	0x0800cefd
 800ce44:	0800cefd 	.word	0x0800cefd
 800ce48:	0800cefd 	.word	0x0800cefd
 800ce4c:	0800cefd 	.word	0x0800cefd
 800ce50:	0800cefd 	.word	0x0800cefd
 800ce54:	0800cefd 	.word	0x0800cefd
 800ce58:	0800cefd 	.word	0x0800cefd
 800ce5c:	0800cefd 	.word	0x0800cefd
 800ce60:	0800cefd 	.word	0x0800cefd
 800ce64:	0800cefd 	.word	0x0800cefd
 800ce68:	0800cefd 	.word	0x0800cefd
 800ce6c:	0800cefd 	.word	0x0800cefd
 800ce70:	0800cefd 	.word	0x0800cefd
 800ce74:	0800cefd 	.word	0x0800cefd
 800ce78:	0800cefd 	.word	0x0800cefd
 800ce7c:	0800cefd 	.word	0x0800cefd
 800ce80:	0800cefd 	.word	0x0800cefd
 800ce84:	0800cefd 	.word	0x0800cefd
 800ce88:	0800ce99 	.word	0x0800ce99
 800ce8c:	0800cec5 	.word	0x0800cec5
 800ce90:	0800cefd 	.word	0x0800cefd
 800ce94:	0800cefd 	.word	0x0800cefd
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
     	tempbuf[0] = pbuf[0];
 800ce98:	683b      	ldr	r3, [r7, #0]
 800ce9a:	781b      	ldrb	r3, [r3, #0]
 800ce9c:	723b      	strb	r3, [r7, #8]
     	tempbuf[1] = pbuf[1];
 800ce9e:	683b      	ldr	r3, [r7, #0]
 800cea0:	785b      	ldrb	r3, [r3, #1]
 800cea2:	727b      	strb	r3, [r7, #9]
     	tempbuf[2] = pbuf[2];
 800cea4:	683b      	ldr	r3, [r7, #0]
 800cea6:	789b      	ldrb	r3, [r3, #2]
 800cea8:	72bb      	strb	r3, [r7, #10]
     	tempbuf[3] = pbuf[3];
 800ceaa:	683b      	ldr	r3, [r7, #0]
 800ceac:	78db      	ldrb	r3, [r3, #3]
 800ceae:	72fb      	strb	r3, [r7, #11]
     	tempbuf[4] = pbuf[4];
 800ceb0:	683b      	ldr	r3, [r7, #0]
 800ceb2:	791b      	ldrb	r3, [r3, #4]
 800ceb4:	733b      	strb	r3, [r7, #12]
     	tempbuf[5] = pbuf[5];
 800ceb6:	683b      	ldr	r3, [r7, #0]
 800ceb8:	795b      	ldrb	r3, [r3, #5]
 800ceba:	737b      	strb	r3, [r7, #13]
     	tempbuf[6] = pbuf[6];
 800cebc:	683b      	ldr	r3, [r7, #0]
 800cebe:	799b      	ldrb	r3, [r3, #6]
 800cec0:	73bb      	strb	r3, [r7, #14]
     	break;
 800cec2:	e01c      	b.n	800cefe <CDC_Control_FS+0x11e>

     case CDC_GET_LINE_CODING:
     	pbuf[0] = tempbuf[0];
 800cec4:	7a3a      	ldrb	r2, [r7, #8]
 800cec6:	683b      	ldr	r3, [r7, #0]
 800cec8:	701a      	strb	r2, [r3, #0]
     	pbuf[1] = tempbuf[1];
 800ceca:	683b      	ldr	r3, [r7, #0]
 800cecc:	3301      	adds	r3, #1
 800cece:	7a7a      	ldrb	r2, [r7, #9]
 800ced0:	701a      	strb	r2, [r3, #0]
     	pbuf[2] = tempbuf[2];
 800ced2:	683b      	ldr	r3, [r7, #0]
 800ced4:	3302      	adds	r3, #2
 800ced6:	7aba      	ldrb	r2, [r7, #10]
 800ced8:	701a      	strb	r2, [r3, #0]
     	pbuf[3] = tempbuf[3];
 800ceda:	683b      	ldr	r3, [r7, #0]
 800cedc:	3303      	adds	r3, #3
 800cede:	7afa      	ldrb	r2, [r7, #11]
 800cee0:	701a      	strb	r2, [r3, #0]
     	pbuf[4] = tempbuf[4];
 800cee2:	683b      	ldr	r3, [r7, #0]
 800cee4:	3304      	adds	r3, #4
 800cee6:	7b3a      	ldrb	r2, [r7, #12]
 800cee8:	701a      	strb	r2, [r3, #0]
     	pbuf[5] = tempbuf[5];
 800ceea:	683b      	ldr	r3, [r7, #0]
 800ceec:	3305      	adds	r3, #5
 800ceee:	7b7a      	ldrb	r2, [r7, #13]
 800cef0:	701a      	strb	r2, [r3, #0]
     	pbuf[6] = tempbuf[6];
 800cef2:	683b      	ldr	r3, [r7, #0]
 800cef4:	3306      	adds	r3, #6
 800cef6:	7bba      	ldrb	r2, [r7, #14]
 800cef8:	701a      	strb	r2, [r3, #0]
     	break;
 800cefa:	e000      	b.n	800cefe <CDC_Control_FS+0x11e>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800cefc:	bf00      	nop
  }

  return (USBD_OK);
 800cefe:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800cf00:	4618      	mov	r0, r3
 800cf02:	3714      	adds	r7, #20
 800cf04:	46bd      	mov	sp, r7
 800cf06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf0a:	4770      	bx	lr

0800cf0c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800cf0c:	b580      	push	{r7, lr}
 800cf0e:	b082      	sub	sp, #8
 800cf10:	af00      	add	r7, sp, #0
 800cf12:	6078      	str	r0, [r7, #4]
 800cf14:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800cf16:	6879      	ldr	r1, [r7, #4]
 800cf18:	4805      	ldr	r0, [pc, #20]	; (800cf30 <CDC_Receive_FS+0x24>)
 800cf1a:	f7fe fdd6 	bl	800baca <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800cf1e:	4804      	ldr	r0, [pc, #16]	; (800cf30 <CDC_Receive_FS+0x24>)
 800cf20:	f7fe fe16 	bl	800bb50 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800cf24:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800cf26:	4618      	mov	r0, r3
 800cf28:	3708      	adds	r7, #8
 800cf2a:	46bd      	mov	sp, r7
 800cf2c:	bd80      	pop	{r7, pc}
 800cf2e:	bf00      	nop
 800cf30:	24000584 	.word	0x24000584

0800cf34 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800cf34:	b580      	push	{r7, lr}
 800cf36:	b084      	sub	sp, #16
 800cf38:	af00      	add	r7, sp, #0
 800cf3a:	6078      	str	r0, [r7, #4]
 800cf3c:	460b      	mov	r3, r1
 800cf3e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800cf40:	2300      	movs	r3, #0
 800cf42:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800cf44:	4b0d      	ldr	r3, [pc, #52]	; (800cf7c <CDC_Transmit_FS+0x48>)
 800cf46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cf4a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800cf4c:	68bb      	ldr	r3, [r7, #8]
 800cf4e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d001      	beq.n	800cf5a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800cf56:	2301      	movs	r3, #1
 800cf58:	e00b      	b.n	800cf72 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800cf5a:	887b      	ldrh	r3, [r7, #2]
 800cf5c:	461a      	mov	r2, r3
 800cf5e:	6879      	ldr	r1, [r7, #4]
 800cf60:	4806      	ldr	r0, [pc, #24]	; (800cf7c <CDC_Transmit_FS+0x48>)
 800cf62:	f7fe fd98 	bl	800ba96 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800cf66:	4805      	ldr	r0, [pc, #20]	; (800cf7c <CDC_Transmit_FS+0x48>)
 800cf68:	f7fe fdc3 	bl	800baf2 <USBD_CDC_TransmitPacket>
 800cf6c:	4603      	mov	r3, r0
 800cf6e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800cf70:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf72:	4618      	mov	r0, r3
 800cf74:	3710      	adds	r7, #16
 800cf76:	46bd      	mov	sp, r7
 800cf78:	bd80      	pop	{r7, pc}
 800cf7a:	bf00      	nop
 800cf7c:	24000584 	.word	0x24000584

0800cf80 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cf80:	b480      	push	{r7}
 800cf82:	b083      	sub	sp, #12
 800cf84:	af00      	add	r7, sp, #0
 800cf86:	4603      	mov	r3, r0
 800cf88:	6039      	str	r1, [r7, #0]
 800cf8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800cf8c:	683b      	ldr	r3, [r7, #0]
 800cf8e:	2212      	movs	r2, #18
 800cf90:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800cf92:	4b03      	ldr	r3, [pc, #12]	; (800cfa0 <USBD_FS_DeviceDescriptor+0x20>)
}
 800cf94:	4618      	mov	r0, r3
 800cf96:	370c      	adds	r7, #12
 800cf98:	46bd      	mov	sp, r7
 800cf9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf9e:	4770      	bx	lr
 800cfa0:	24000154 	.word	0x24000154

0800cfa4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cfa4:	b480      	push	{r7}
 800cfa6:	b083      	sub	sp, #12
 800cfa8:	af00      	add	r7, sp, #0
 800cfaa:	4603      	mov	r3, r0
 800cfac:	6039      	str	r1, [r7, #0]
 800cfae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800cfb0:	683b      	ldr	r3, [r7, #0]
 800cfb2:	2204      	movs	r2, #4
 800cfb4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800cfb6:	4b03      	ldr	r3, [pc, #12]	; (800cfc4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800cfb8:	4618      	mov	r0, r3
 800cfba:	370c      	adds	r7, #12
 800cfbc:	46bd      	mov	sp, r7
 800cfbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc2:	4770      	bx	lr
 800cfc4:	24000168 	.word	0x24000168

0800cfc8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cfc8:	b580      	push	{r7, lr}
 800cfca:	b082      	sub	sp, #8
 800cfcc:	af00      	add	r7, sp, #0
 800cfce:	4603      	mov	r3, r0
 800cfd0:	6039      	str	r1, [r7, #0]
 800cfd2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800cfd4:	79fb      	ldrb	r3, [r7, #7]
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d105      	bne.n	800cfe6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800cfda:	683a      	ldr	r2, [r7, #0]
 800cfdc:	4907      	ldr	r1, [pc, #28]	; (800cffc <USBD_FS_ProductStrDescriptor+0x34>)
 800cfde:	4808      	ldr	r0, [pc, #32]	; (800d000 <USBD_FS_ProductStrDescriptor+0x38>)
 800cfe0:	f7ff fdd2 	bl	800cb88 <USBD_GetString>
 800cfe4:	e004      	b.n	800cff0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800cfe6:	683a      	ldr	r2, [r7, #0]
 800cfe8:	4904      	ldr	r1, [pc, #16]	; (800cffc <USBD_FS_ProductStrDescriptor+0x34>)
 800cfea:	4805      	ldr	r0, [pc, #20]	; (800d000 <USBD_FS_ProductStrDescriptor+0x38>)
 800cfec:	f7ff fdcc 	bl	800cb88 <USBD_GetString>
  }
  return USBD_StrDesc;
 800cff0:	4b02      	ldr	r3, [pc, #8]	; (800cffc <USBD_FS_ProductStrDescriptor+0x34>)
}
 800cff2:	4618      	mov	r0, r3
 800cff4:	3708      	adds	r7, #8
 800cff6:	46bd      	mov	sp, r7
 800cff8:	bd80      	pop	{r7, pc}
 800cffa:	bf00      	nop
 800cffc:	24001848 	.word	0x24001848
 800d000:	0800dad4 	.word	0x0800dad4

0800d004 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d004:	b580      	push	{r7, lr}
 800d006:	b082      	sub	sp, #8
 800d008:	af00      	add	r7, sp, #0
 800d00a:	4603      	mov	r3, r0
 800d00c:	6039      	str	r1, [r7, #0]
 800d00e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d010:	683a      	ldr	r2, [r7, #0]
 800d012:	4904      	ldr	r1, [pc, #16]	; (800d024 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800d014:	4804      	ldr	r0, [pc, #16]	; (800d028 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800d016:	f7ff fdb7 	bl	800cb88 <USBD_GetString>
  return USBD_StrDesc;
 800d01a:	4b02      	ldr	r3, [pc, #8]	; (800d024 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800d01c:	4618      	mov	r0, r3
 800d01e:	3708      	adds	r7, #8
 800d020:	46bd      	mov	sp, r7
 800d022:	bd80      	pop	{r7, pc}
 800d024:	24001848 	.word	0x24001848
 800d028:	0800daec 	.word	0x0800daec

0800d02c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d02c:	b580      	push	{r7, lr}
 800d02e:	b082      	sub	sp, #8
 800d030:	af00      	add	r7, sp, #0
 800d032:	4603      	mov	r3, r0
 800d034:	6039      	str	r1, [r7, #0]
 800d036:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d038:	683b      	ldr	r3, [r7, #0]
 800d03a:	221a      	movs	r2, #26
 800d03c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d03e:	f000 f843 	bl	800d0c8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800d042:	4b02      	ldr	r3, [pc, #8]	; (800d04c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800d044:	4618      	mov	r0, r3
 800d046:	3708      	adds	r7, #8
 800d048:	46bd      	mov	sp, r7
 800d04a:	bd80      	pop	{r7, pc}
 800d04c:	2400016c 	.word	0x2400016c

0800d050 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d050:	b580      	push	{r7, lr}
 800d052:	b082      	sub	sp, #8
 800d054:	af00      	add	r7, sp, #0
 800d056:	4603      	mov	r3, r0
 800d058:	6039      	str	r1, [r7, #0]
 800d05a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d05c:	79fb      	ldrb	r3, [r7, #7]
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d105      	bne.n	800d06e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d062:	683a      	ldr	r2, [r7, #0]
 800d064:	4907      	ldr	r1, [pc, #28]	; (800d084 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d066:	4808      	ldr	r0, [pc, #32]	; (800d088 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d068:	f7ff fd8e 	bl	800cb88 <USBD_GetString>
 800d06c:	e004      	b.n	800d078 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d06e:	683a      	ldr	r2, [r7, #0]
 800d070:	4904      	ldr	r1, [pc, #16]	; (800d084 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d072:	4805      	ldr	r0, [pc, #20]	; (800d088 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d074:	f7ff fd88 	bl	800cb88 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d078:	4b02      	ldr	r3, [pc, #8]	; (800d084 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800d07a:	4618      	mov	r0, r3
 800d07c:	3708      	adds	r7, #8
 800d07e:	46bd      	mov	sp, r7
 800d080:	bd80      	pop	{r7, pc}
 800d082:	bf00      	nop
 800d084:	24001848 	.word	0x24001848
 800d088:	0800db00 	.word	0x0800db00

0800d08c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d08c:	b580      	push	{r7, lr}
 800d08e:	b082      	sub	sp, #8
 800d090:	af00      	add	r7, sp, #0
 800d092:	4603      	mov	r3, r0
 800d094:	6039      	str	r1, [r7, #0]
 800d096:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d098:	79fb      	ldrb	r3, [r7, #7]
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d105      	bne.n	800d0aa <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d09e:	683a      	ldr	r2, [r7, #0]
 800d0a0:	4907      	ldr	r1, [pc, #28]	; (800d0c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d0a2:	4808      	ldr	r0, [pc, #32]	; (800d0c4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d0a4:	f7ff fd70 	bl	800cb88 <USBD_GetString>
 800d0a8:	e004      	b.n	800d0b4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d0aa:	683a      	ldr	r2, [r7, #0]
 800d0ac:	4904      	ldr	r1, [pc, #16]	; (800d0c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d0ae:	4805      	ldr	r0, [pc, #20]	; (800d0c4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d0b0:	f7ff fd6a 	bl	800cb88 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d0b4:	4b02      	ldr	r3, [pc, #8]	; (800d0c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800d0b6:	4618      	mov	r0, r3
 800d0b8:	3708      	adds	r7, #8
 800d0ba:	46bd      	mov	sp, r7
 800d0bc:	bd80      	pop	{r7, pc}
 800d0be:	bf00      	nop
 800d0c0:	24001848 	.word	0x24001848
 800d0c4:	0800db0c 	.word	0x0800db0c

0800d0c8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d0c8:	b580      	push	{r7, lr}
 800d0ca:	b084      	sub	sp, #16
 800d0cc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d0ce:	4b0f      	ldr	r3, [pc, #60]	; (800d10c <Get_SerialNum+0x44>)
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d0d4:	4b0e      	ldr	r3, [pc, #56]	; (800d110 <Get_SerialNum+0x48>)
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d0da:	4b0e      	ldr	r3, [pc, #56]	; (800d114 <Get_SerialNum+0x4c>)
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d0e0:	68fa      	ldr	r2, [r7, #12]
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	4413      	add	r3, r2
 800d0e6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d009      	beq.n	800d102 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d0ee:	2208      	movs	r2, #8
 800d0f0:	4909      	ldr	r1, [pc, #36]	; (800d118 <Get_SerialNum+0x50>)
 800d0f2:	68f8      	ldr	r0, [r7, #12]
 800d0f4:	f000 f814 	bl	800d120 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d0f8:	2204      	movs	r2, #4
 800d0fa:	4908      	ldr	r1, [pc, #32]	; (800d11c <Get_SerialNum+0x54>)
 800d0fc:	68b8      	ldr	r0, [r7, #8]
 800d0fe:	f000 f80f 	bl	800d120 <IntToUnicode>
  }
}
 800d102:	bf00      	nop
 800d104:	3710      	adds	r7, #16
 800d106:	46bd      	mov	sp, r7
 800d108:	bd80      	pop	{r7, pc}
 800d10a:	bf00      	nop
 800d10c:	1ff1e800 	.word	0x1ff1e800
 800d110:	1ff1e804 	.word	0x1ff1e804
 800d114:	1ff1e808 	.word	0x1ff1e808
 800d118:	2400016e 	.word	0x2400016e
 800d11c:	2400017e 	.word	0x2400017e

0800d120 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d120:	b480      	push	{r7}
 800d122:	b087      	sub	sp, #28
 800d124:	af00      	add	r7, sp, #0
 800d126:	60f8      	str	r0, [r7, #12]
 800d128:	60b9      	str	r1, [r7, #8]
 800d12a:	4613      	mov	r3, r2
 800d12c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d12e:	2300      	movs	r3, #0
 800d130:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d132:	2300      	movs	r3, #0
 800d134:	75fb      	strb	r3, [r7, #23]
 800d136:	e027      	b.n	800d188 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	0f1b      	lsrs	r3, r3, #28
 800d13c:	2b09      	cmp	r3, #9
 800d13e:	d80b      	bhi.n	800d158 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	0f1b      	lsrs	r3, r3, #28
 800d144:	b2da      	uxtb	r2, r3
 800d146:	7dfb      	ldrb	r3, [r7, #23]
 800d148:	005b      	lsls	r3, r3, #1
 800d14a:	4619      	mov	r1, r3
 800d14c:	68bb      	ldr	r3, [r7, #8]
 800d14e:	440b      	add	r3, r1
 800d150:	3230      	adds	r2, #48	; 0x30
 800d152:	b2d2      	uxtb	r2, r2
 800d154:	701a      	strb	r2, [r3, #0]
 800d156:	e00a      	b.n	800d16e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	0f1b      	lsrs	r3, r3, #28
 800d15c:	b2da      	uxtb	r2, r3
 800d15e:	7dfb      	ldrb	r3, [r7, #23]
 800d160:	005b      	lsls	r3, r3, #1
 800d162:	4619      	mov	r1, r3
 800d164:	68bb      	ldr	r3, [r7, #8]
 800d166:	440b      	add	r3, r1
 800d168:	3237      	adds	r2, #55	; 0x37
 800d16a:	b2d2      	uxtb	r2, r2
 800d16c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	011b      	lsls	r3, r3, #4
 800d172:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d174:	7dfb      	ldrb	r3, [r7, #23]
 800d176:	005b      	lsls	r3, r3, #1
 800d178:	3301      	adds	r3, #1
 800d17a:	68ba      	ldr	r2, [r7, #8]
 800d17c:	4413      	add	r3, r2
 800d17e:	2200      	movs	r2, #0
 800d180:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d182:	7dfb      	ldrb	r3, [r7, #23]
 800d184:	3301      	adds	r3, #1
 800d186:	75fb      	strb	r3, [r7, #23]
 800d188:	7dfa      	ldrb	r2, [r7, #23]
 800d18a:	79fb      	ldrb	r3, [r7, #7]
 800d18c:	429a      	cmp	r2, r3
 800d18e:	d3d3      	bcc.n	800d138 <IntToUnicode+0x18>
  }
}
 800d190:	bf00      	nop
 800d192:	371c      	adds	r7, #28
 800d194:	46bd      	mov	sp, r7
 800d196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d19a:	4770      	bx	lr

0800d19c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d19c:	b580      	push	{r7, lr}
 800d19e:	b08a      	sub	sp, #40	; 0x28
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d1a4:	f107 0314 	add.w	r3, r7, #20
 800d1a8:	2200      	movs	r2, #0
 800d1aa:	601a      	str	r2, [r3, #0]
 800d1ac:	605a      	str	r2, [r3, #4]
 800d1ae:	609a      	str	r2, [r3, #8]
 800d1b0:	60da      	str	r2, [r3, #12]
 800d1b2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	4a1e      	ldr	r2, [pc, #120]	; (800d234 <HAL_PCD_MspInit+0x98>)
 800d1ba:	4293      	cmp	r3, r2
 800d1bc:	d136      	bne.n	800d22c <HAL_PCD_MspInit+0x90>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d1be:	4b1e      	ldr	r3, [pc, #120]	; (800d238 <HAL_PCD_MspInit+0x9c>)
 800d1c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800d1c4:	4a1c      	ldr	r2, [pc, #112]	; (800d238 <HAL_PCD_MspInit+0x9c>)
 800d1c6:	f043 0301 	orr.w	r3, r3, #1
 800d1ca:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800d1ce:	4b1a      	ldr	r3, [pc, #104]	; (800d238 <HAL_PCD_MspInit+0x9c>)
 800d1d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800d1d4:	f003 0301 	and.w	r3, r3, #1
 800d1d8:	613b      	str	r3, [r7, #16]
 800d1da:	693b      	ldr	r3, [r7, #16]
    PA8     ------> USB_OTG_FS_SOF
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800d1dc:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800d1e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d1e2:	2302      	movs	r3, #2
 800d1e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d1e6:	2300      	movs	r3, #0
 800d1e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d1ea:	2300      	movs	r3, #0
 800d1ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800d1ee:	230a      	movs	r3, #10
 800d1f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d1f2:	f107 0314 	add.w	r3, r7, #20
 800d1f6:	4619      	mov	r1, r3
 800d1f8:	4810      	ldr	r0, [pc, #64]	; (800d23c <HAL_PCD_MspInit+0xa0>)
 800d1fa:	f7f5 faaf 	bl	800275c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d1fe:	4b0e      	ldr	r3, [pc, #56]	; (800d238 <HAL_PCD_MspInit+0x9c>)
 800d200:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800d204:	4a0c      	ldr	r2, [pc, #48]	; (800d238 <HAL_PCD_MspInit+0x9c>)
 800d206:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800d20a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800d20e:	4b0a      	ldr	r3, [pc, #40]	; (800d238 <HAL_PCD_MspInit+0x9c>)
 800d210:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800d214:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d218:	60fb      	str	r3, [r7, #12]
 800d21a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d21c:	2200      	movs	r2, #0
 800d21e:	2100      	movs	r1, #0
 800d220:	2065      	movs	r0, #101	; 0x65
 800d222:	f7f5 f822 	bl	800226a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d226:	2065      	movs	r0, #101	; 0x65
 800d228:	f7f5 f839 	bl	800229e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d22c:	bf00      	nop
 800d22e:	3728      	adds	r7, #40	; 0x28
 800d230:	46bd      	mov	sp, r7
 800d232:	bd80      	pop	{r7, pc}
 800d234:	40080000 	.word	0x40080000
 800d238:	58024400 	.word	0x58024400
 800d23c:	58020000 	.word	0x58020000

0800d240 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d240:	b580      	push	{r7, lr}
 800d242:	b082      	sub	sp, #8
 800d244:	af00      	add	r7, sp, #0
 800d246:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800d254:	4619      	mov	r1, r3
 800d256:	4610      	mov	r0, r2
 800d258:	f7fe fd32 	bl	800bcc0 <USBD_LL_SetupStage>
}
 800d25c:	bf00      	nop
 800d25e:	3708      	adds	r7, #8
 800d260:	46bd      	mov	sp, r7
 800d262:	bd80      	pop	{r7, pc}

0800d264 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d264:	b580      	push	{r7, lr}
 800d266:	b082      	sub	sp, #8
 800d268:	af00      	add	r7, sp, #0
 800d26a:	6078      	str	r0, [r7, #4]
 800d26c:	460b      	mov	r3, r1
 800d26e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800d276:	78fa      	ldrb	r2, [r7, #3]
 800d278:	6879      	ldr	r1, [r7, #4]
 800d27a:	4613      	mov	r3, r2
 800d27c:	00db      	lsls	r3, r3, #3
 800d27e:	1a9b      	subs	r3, r3, r2
 800d280:	009b      	lsls	r3, r3, #2
 800d282:	440b      	add	r3, r1
 800d284:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800d288:	681a      	ldr	r2, [r3, #0]
 800d28a:	78fb      	ldrb	r3, [r7, #3]
 800d28c:	4619      	mov	r1, r3
 800d28e:	f7fe fd62 	bl	800bd56 <USBD_LL_DataOutStage>
}
 800d292:	bf00      	nop
 800d294:	3708      	adds	r7, #8
 800d296:	46bd      	mov	sp, r7
 800d298:	bd80      	pop	{r7, pc}

0800d29a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d29a:	b580      	push	{r7, lr}
 800d29c:	b082      	sub	sp, #8
 800d29e:	af00      	add	r7, sp, #0
 800d2a0:	6078      	str	r0, [r7, #4]
 800d2a2:	460b      	mov	r3, r1
 800d2a4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800d2ac:	78fa      	ldrb	r2, [r7, #3]
 800d2ae:	6879      	ldr	r1, [r7, #4]
 800d2b0:	4613      	mov	r3, r2
 800d2b2:	00db      	lsls	r3, r3, #3
 800d2b4:	1a9b      	subs	r3, r3, r2
 800d2b6:	009b      	lsls	r3, r3, #2
 800d2b8:	440b      	add	r3, r1
 800d2ba:	3348      	adds	r3, #72	; 0x48
 800d2bc:	681a      	ldr	r2, [r3, #0]
 800d2be:	78fb      	ldrb	r3, [r7, #3]
 800d2c0:	4619      	mov	r1, r3
 800d2c2:	f7fe fdb9 	bl	800be38 <USBD_LL_DataInStage>
}
 800d2c6:	bf00      	nop
 800d2c8:	3708      	adds	r7, #8
 800d2ca:	46bd      	mov	sp, r7
 800d2cc:	bd80      	pop	{r7, pc}

0800d2ce <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d2ce:	b580      	push	{r7, lr}
 800d2d0:	b082      	sub	sp, #8
 800d2d2:	af00      	add	r7, sp, #0
 800d2d4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d2dc:	4618      	mov	r0, r3
 800d2de:	f7fe fecc 	bl	800c07a <USBD_LL_SOF>
}
 800d2e2:	bf00      	nop
 800d2e4:	3708      	adds	r7, #8
 800d2e6:	46bd      	mov	sp, r7
 800d2e8:	bd80      	pop	{r7, pc}

0800d2ea <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 800d2ea:	b580      	push	{r7, lr}
 800d2ec:	b084      	sub	sp, #16
 800d2ee:	af00      	add	r7, sp, #0
 800d2f0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d2f2:	2301      	movs	r3, #1
 800d2f4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	68db      	ldr	r3, [r3, #12]
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	d102      	bne.n	800d304 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800d2fe:	2300      	movs	r3, #0
 800d300:	73fb      	strb	r3, [r7, #15]
 800d302:	e008      	b.n	800d316 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	68db      	ldr	r3, [r3, #12]
 800d308:	2b02      	cmp	r3, #2
 800d30a:	d102      	bne.n	800d312 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800d30c:	2301      	movs	r3, #1
 800d30e:	73fb      	strb	r3, [r7, #15]
 800d310:	e001      	b.n	800d316 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800d312:	f7f4 fabf 	bl	8001894 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d31c:	7bfa      	ldrb	r2, [r7, #15]
 800d31e:	4611      	mov	r1, r2
 800d320:	4618      	mov	r0, r3
 800d322:	f7fe fe6f 	bl	800c004 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d32c:	4618      	mov	r0, r3
 800d32e:	f7fe fe28 	bl	800bf82 <USBD_LL_Reset>
}
 800d332:	bf00      	nop
 800d334:	3710      	adds	r7, #16
 800d336:	46bd      	mov	sp, r7
 800d338:	bd80      	pop	{r7, pc}
	...

0800d33c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d33c:	b580      	push	{r7, lr}
 800d33e:	b082      	sub	sp, #8
 800d340:	af00      	add	r7, sp, #0
 800d342:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d34a:	4618      	mov	r0, r3
 800d34c:	f7fe fe6a 	bl	800c024 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	687a      	ldr	r2, [r7, #4]
 800d35c:	6812      	ldr	r2, [r2, #0]
 800d35e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d362:	f043 0301 	orr.w	r3, r3, #1
 800d366:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	6a1b      	ldr	r3, [r3, #32]
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d005      	beq.n	800d37c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d370:	4b04      	ldr	r3, [pc, #16]	; (800d384 <HAL_PCD_SuspendCallback+0x48>)
 800d372:	691b      	ldr	r3, [r3, #16]
 800d374:	4a03      	ldr	r2, [pc, #12]	; (800d384 <HAL_PCD_SuspendCallback+0x48>)
 800d376:	f043 0306 	orr.w	r3, r3, #6
 800d37a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d37c:	bf00      	nop
 800d37e:	3708      	adds	r7, #8
 800d380:	46bd      	mov	sp, r7
 800d382:	bd80      	pop	{r7, pc}
 800d384:	e000ed00 	.word	0xe000ed00

0800d388 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d388:	b580      	push	{r7, lr}
 800d38a:	b082      	sub	sp, #8
 800d38c:	af00      	add	r7, sp, #0
 800d38e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d396:	4618      	mov	r0, r3
 800d398:	f7fe fe59 	bl	800c04e <USBD_LL_Resume>
}
 800d39c:	bf00      	nop
 800d39e:	3708      	adds	r7, #8
 800d3a0:	46bd      	mov	sp, r7
 800d3a2:	bd80      	pop	{r7, pc}

0800d3a4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d3a4:	b580      	push	{r7, lr}
 800d3a6:	b082      	sub	sp, #8
 800d3a8:	af00      	add	r7, sp, #0
 800d3aa:	6078      	str	r0, [r7, #4]
 800d3ac:	460b      	mov	r3, r1
 800d3ae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d3b6:	78fa      	ldrb	r2, [r7, #3]
 800d3b8:	4611      	mov	r1, r2
 800d3ba:	4618      	mov	r0, r3
 800d3bc:	f7fe fe84 	bl	800c0c8 <USBD_LL_IsoOUTIncomplete>
}
 800d3c0:	bf00      	nop
 800d3c2:	3708      	adds	r7, #8
 800d3c4:	46bd      	mov	sp, r7
 800d3c6:	bd80      	pop	{r7, pc}

0800d3c8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d3c8:	b580      	push	{r7, lr}
 800d3ca:	b082      	sub	sp, #8
 800d3cc:	af00      	add	r7, sp, #0
 800d3ce:	6078      	str	r0, [r7, #4]
 800d3d0:	460b      	mov	r3, r1
 800d3d2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d3da:	78fa      	ldrb	r2, [r7, #3]
 800d3dc:	4611      	mov	r1, r2
 800d3de:	4618      	mov	r0, r3
 800d3e0:	f7fe fe65 	bl	800c0ae <USBD_LL_IsoINIncomplete>
}
 800d3e4:	bf00      	nop
 800d3e6:	3708      	adds	r7, #8
 800d3e8:	46bd      	mov	sp, r7
 800d3ea:	bd80      	pop	{r7, pc}

0800d3ec <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d3ec:	b580      	push	{r7, lr}
 800d3ee:	b082      	sub	sp, #8
 800d3f0:	af00      	add	r7, sp, #0
 800d3f2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d3fa:	4618      	mov	r0, r3
 800d3fc:	f7fe fe71 	bl	800c0e2 <USBD_LL_DevConnected>
}
 800d400:	bf00      	nop
 800d402:	3708      	adds	r7, #8
 800d404:	46bd      	mov	sp, r7
 800d406:	bd80      	pop	{r7, pc}

0800d408 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d408:	b580      	push	{r7, lr}
 800d40a:	b082      	sub	sp, #8
 800d40c:	af00      	add	r7, sp, #0
 800d40e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d416:	4618      	mov	r0, r3
 800d418:	f7fe fe6e 	bl	800c0f8 <USBD_LL_DevDisconnected>
}
 800d41c:	bf00      	nop
 800d41e:	3708      	adds	r7, #8
 800d420:	46bd      	mov	sp, r7
 800d422:	bd80      	pop	{r7, pc}

0800d424 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d424:	b580      	push	{r7, lr}
 800d426:	b082      	sub	sp, #8
 800d428:	af00      	add	r7, sp, #0
 800d42a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	781b      	ldrb	r3, [r3, #0]
 800d430:	2b00      	cmp	r3, #0
 800d432:	d13e      	bne.n	800d4b2 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800d434:	4a21      	ldr	r2, [pc, #132]	; (800d4bc <USBD_LL_Init+0x98>)
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	4a1f      	ldr	r2, [pc, #124]	; (800d4bc <USBD_LL_Init+0x98>)
 800d440:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d444:	4b1d      	ldr	r3, [pc, #116]	; (800d4bc <USBD_LL_Init+0x98>)
 800d446:	4a1e      	ldr	r2, [pc, #120]	; (800d4c0 <USBD_LL_Init+0x9c>)
 800d448:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800d44a:	4b1c      	ldr	r3, [pc, #112]	; (800d4bc <USBD_LL_Init+0x98>)
 800d44c:	2209      	movs	r2, #9
 800d44e:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800d450:	4b1a      	ldr	r3, [pc, #104]	; (800d4bc <USBD_LL_Init+0x98>)
 800d452:	2202      	movs	r2, #2
 800d454:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d456:	4b19      	ldr	r3, [pc, #100]	; (800d4bc <USBD_LL_Init+0x98>)
 800d458:	2200      	movs	r2, #0
 800d45a:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d45c:	4b17      	ldr	r3, [pc, #92]	; (800d4bc <USBD_LL_Init+0x98>)
 800d45e:	2202      	movs	r2, #2
 800d460:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800d462:	4b16      	ldr	r3, [pc, #88]	; (800d4bc <USBD_LL_Init+0x98>)
 800d464:	2201      	movs	r2, #1
 800d466:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800d468:	4b14      	ldr	r3, [pc, #80]	; (800d4bc <USBD_LL_Init+0x98>)
 800d46a:	2200      	movs	r2, #0
 800d46c:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800d46e:	4b13      	ldr	r3, [pc, #76]	; (800d4bc <USBD_LL_Init+0x98>)
 800d470:	2200      	movs	r2, #0
 800d472:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800d474:	4b11      	ldr	r3, [pc, #68]	; (800d4bc <USBD_LL_Init+0x98>)
 800d476:	2200      	movs	r2, #0
 800d478:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800d47a:	4b10      	ldr	r3, [pc, #64]	; (800d4bc <USBD_LL_Init+0x98>)
 800d47c:	2200      	movs	r2, #0
 800d47e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800d480:	4b0e      	ldr	r3, [pc, #56]	; (800d4bc <USBD_LL_Init+0x98>)
 800d482:	2200      	movs	r2, #0
 800d484:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800d486:	480d      	ldr	r0, [pc, #52]	; (800d4bc <USBD_LL_Init+0x98>)
 800d488:	f7f5 fb63 	bl	8002b52 <HAL_PCD_Init>
 800d48c:	4603      	mov	r3, r0
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d001      	beq.n	800d496 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800d492:	f7f4 f9ff 	bl	8001894 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800d496:	2180      	movs	r1, #128	; 0x80
 800d498:	4808      	ldr	r0, [pc, #32]	; (800d4bc <USBD_LL_Init+0x98>)
 800d49a:	f7f6 fcf4 	bl	8003e86 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800d49e:	2240      	movs	r2, #64	; 0x40
 800d4a0:	2100      	movs	r1, #0
 800d4a2:	4806      	ldr	r0, [pc, #24]	; (800d4bc <USBD_LL_Init+0x98>)
 800d4a4:	f7f6 fca8 	bl	8003df8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800d4a8:	2280      	movs	r2, #128	; 0x80
 800d4aa:	2101      	movs	r1, #1
 800d4ac:	4803      	ldr	r0, [pc, #12]	; (800d4bc <USBD_LL_Init+0x98>)
 800d4ae:	f7f6 fca3 	bl	8003df8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800d4b2:	2300      	movs	r3, #0
}
 800d4b4:	4618      	mov	r0, r3
 800d4b6:	3708      	adds	r7, #8
 800d4b8:	46bd      	mov	sp, r7
 800d4ba:	bd80      	pop	{r7, pc}
 800d4bc:	24001a48 	.word	0x24001a48
 800d4c0:	40080000 	.word	0x40080000

0800d4c4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d4c4:	b580      	push	{r7, lr}
 800d4c6:	b084      	sub	sp, #16
 800d4c8:	af00      	add	r7, sp, #0
 800d4ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d4cc:	2300      	movs	r3, #0
 800d4ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d4d0:	2300      	movs	r3, #0
 800d4d2:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d4da:	4618      	mov	r0, r3
 800d4dc:	f7f5 fc5d 	bl	8002d9a <HAL_PCD_Start>
 800d4e0:	4603      	mov	r3, r0
 800d4e2:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);     
 800d4e4:	7bfb      	ldrb	r3, [r7, #15]
 800d4e6:	4618      	mov	r0, r3
 800d4e8:	f000 f92e 	bl	800d748 <USBD_Get_USB_Status>
 800d4ec:	4603      	mov	r3, r0
 800d4ee:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800d4f0:	7bbb      	ldrb	r3, [r7, #14]
}
 800d4f2:	4618      	mov	r0, r3
 800d4f4:	3710      	adds	r7, #16
 800d4f6:	46bd      	mov	sp, r7
 800d4f8:	bd80      	pop	{r7, pc}

0800d4fa <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d4fa:	b580      	push	{r7, lr}
 800d4fc:	b084      	sub	sp, #16
 800d4fe:	af00      	add	r7, sp, #0
 800d500:	6078      	str	r0, [r7, #4]
 800d502:	4608      	mov	r0, r1
 800d504:	4611      	mov	r1, r2
 800d506:	461a      	mov	r2, r3
 800d508:	4603      	mov	r3, r0
 800d50a:	70fb      	strb	r3, [r7, #3]
 800d50c:	460b      	mov	r3, r1
 800d50e:	70bb      	strb	r3, [r7, #2]
 800d510:	4613      	mov	r3, r2
 800d512:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d514:	2300      	movs	r3, #0
 800d516:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d518:	2300      	movs	r3, #0
 800d51a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d522:	78bb      	ldrb	r3, [r7, #2]
 800d524:	883a      	ldrh	r2, [r7, #0]
 800d526:	78f9      	ldrb	r1, [r7, #3]
 800d528:	f7f6 f86e 	bl	8003608 <HAL_PCD_EP_Open>
 800d52c:	4603      	mov	r3, r0
 800d52e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d530:	7bfb      	ldrb	r3, [r7, #15]
 800d532:	4618      	mov	r0, r3
 800d534:	f000 f908 	bl	800d748 <USBD_Get_USB_Status>
 800d538:	4603      	mov	r3, r0
 800d53a:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800d53c:	7bbb      	ldrb	r3, [r7, #14]
}
 800d53e:	4618      	mov	r0, r3
 800d540:	3710      	adds	r7, #16
 800d542:	46bd      	mov	sp, r7
 800d544:	bd80      	pop	{r7, pc}

0800d546 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d546:	b580      	push	{r7, lr}
 800d548:	b084      	sub	sp, #16
 800d54a:	af00      	add	r7, sp, #0
 800d54c:	6078      	str	r0, [r7, #4]
 800d54e:	460b      	mov	r3, r1
 800d550:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d552:	2300      	movs	r3, #0
 800d554:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d556:	2300      	movs	r3, #0
 800d558:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d560:	78fa      	ldrb	r2, [r7, #3]
 800d562:	4611      	mov	r1, r2
 800d564:	4618      	mov	r0, r3
 800d566:	f7f6 f8b7 	bl	80036d8 <HAL_PCD_EP_Close>
 800d56a:	4603      	mov	r3, r0
 800d56c:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);    
 800d56e:	7bfb      	ldrb	r3, [r7, #15]
 800d570:	4618      	mov	r0, r3
 800d572:	f000 f8e9 	bl	800d748 <USBD_Get_USB_Status>
 800d576:	4603      	mov	r3, r0
 800d578:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 800d57a:	7bbb      	ldrb	r3, [r7, #14]
}
 800d57c:	4618      	mov	r0, r3
 800d57e:	3710      	adds	r7, #16
 800d580:	46bd      	mov	sp, r7
 800d582:	bd80      	pop	{r7, pc}

0800d584 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d584:	b580      	push	{r7, lr}
 800d586:	b084      	sub	sp, #16
 800d588:	af00      	add	r7, sp, #0
 800d58a:	6078      	str	r0, [r7, #4]
 800d58c:	460b      	mov	r3, r1
 800d58e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d590:	2300      	movs	r3, #0
 800d592:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d594:	2300      	movs	r3, #0
 800d596:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d59e:	78fa      	ldrb	r2, [r7, #3]
 800d5a0:	4611      	mov	r1, r2
 800d5a2:	4618      	mov	r0, r3
 800d5a4:	f7f6 f98f 	bl	80038c6 <HAL_PCD_EP_SetStall>
 800d5a8:	4603      	mov	r3, r0
 800d5aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d5ac:	7bfb      	ldrb	r3, [r7, #15]
 800d5ae:	4618      	mov	r0, r3
 800d5b0:	f000 f8ca 	bl	800d748 <USBD_Get_USB_Status>
 800d5b4:	4603      	mov	r3, r0
 800d5b6:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 800d5b8:	7bbb      	ldrb	r3, [r7, #14]
}
 800d5ba:	4618      	mov	r0, r3
 800d5bc:	3710      	adds	r7, #16
 800d5be:	46bd      	mov	sp, r7
 800d5c0:	bd80      	pop	{r7, pc}

0800d5c2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d5c2:	b580      	push	{r7, lr}
 800d5c4:	b084      	sub	sp, #16
 800d5c6:	af00      	add	r7, sp, #0
 800d5c8:	6078      	str	r0, [r7, #4]
 800d5ca:	460b      	mov	r3, r1
 800d5cc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d5ce:	2300      	movs	r3, #0
 800d5d0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d5d2:	2300      	movs	r3, #0
 800d5d4:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d5dc:	78fa      	ldrb	r2, [r7, #3]
 800d5de:	4611      	mov	r1, r2
 800d5e0:	4618      	mov	r0, r3
 800d5e2:	f7f6 f9d4 	bl	800398e <HAL_PCD_EP_ClrStall>
 800d5e6:	4603      	mov	r3, r0
 800d5e8:	73fb      	strb	r3, [r7, #15]
    
  usb_status =  USBD_Get_USB_Status(hal_status);  
 800d5ea:	7bfb      	ldrb	r3, [r7, #15]
 800d5ec:	4618      	mov	r0, r3
 800d5ee:	f000 f8ab 	bl	800d748 <USBD_Get_USB_Status>
 800d5f2:	4603      	mov	r3, r0
 800d5f4:	73bb      	strb	r3, [r7, #14]
  
  return usb_status; 
 800d5f6:	7bbb      	ldrb	r3, [r7, #14]
}
 800d5f8:	4618      	mov	r0, r3
 800d5fa:	3710      	adds	r7, #16
 800d5fc:	46bd      	mov	sp, r7
 800d5fe:	bd80      	pop	{r7, pc}

0800d600 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d600:	b480      	push	{r7}
 800d602:	b085      	sub	sp, #20
 800d604:	af00      	add	r7, sp, #0
 800d606:	6078      	str	r0, [r7, #4]
 800d608:	460b      	mov	r3, r1
 800d60a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d612:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 800d614:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d618:	2b00      	cmp	r3, #0
 800d61a:	da0b      	bge.n	800d634 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800d61c:	78fb      	ldrb	r3, [r7, #3]
 800d61e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d622:	68f9      	ldr	r1, [r7, #12]
 800d624:	4613      	mov	r3, r2
 800d626:	00db      	lsls	r3, r3, #3
 800d628:	1a9b      	subs	r3, r3, r2
 800d62a:	009b      	lsls	r3, r3, #2
 800d62c:	440b      	add	r3, r1
 800d62e:	333e      	adds	r3, #62	; 0x3e
 800d630:	781b      	ldrb	r3, [r3, #0]
 800d632:	e00b      	b.n	800d64c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800d634:	78fb      	ldrb	r3, [r7, #3]
 800d636:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d63a:	68f9      	ldr	r1, [r7, #12]
 800d63c:	4613      	mov	r3, r2
 800d63e:	00db      	lsls	r3, r3, #3
 800d640:	1a9b      	subs	r3, r3, r2
 800d642:	009b      	lsls	r3, r3, #2
 800d644:	440b      	add	r3, r1
 800d646:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d64a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d64c:	4618      	mov	r0, r3
 800d64e:	3714      	adds	r7, #20
 800d650:	46bd      	mov	sp, r7
 800d652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d656:	4770      	bx	lr

0800d658 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d658:	b580      	push	{r7, lr}
 800d65a:	b084      	sub	sp, #16
 800d65c:	af00      	add	r7, sp, #0
 800d65e:	6078      	str	r0, [r7, #4]
 800d660:	460b      	mov	r3, r1
 800d662:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d664:	2300      	movs	r3, #0
 800d666:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d668:	2300      	movs	r3, #0
 800d66a:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d672:	78fa      	ldrb	r2, [r7, #3]
 800d674:	4611      	mov	r1, r2
 800d676:	4618      	mov	r0, r3
 800d678:	f7f5 ffa1 	bl	80035be <HAL_PCD_SetAddress>
 800d67c:	4603      	mov	r3, r0
 800d67e:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);
 800d680:	7bfb      	ldrb	r3, [r7, #15]
 800d682:	4618      	mov	r0, r3
 800d684:	f000 f860 	bl	800d748 <USBD_Get_USB_Status>
 800d688:	4603      	mov	r3, r0
 800d68a:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 800d68c:	7bbb      	ldrb	r3, [r7, #14]
}
 800d68e:	4618      	mov	r0, r3
 800d690:	3710      	adds	r7, #16
 800d692:	46bd      	mov	sp, r7
 800d694:	bd80      	pop	{r7, pc}

0800d696 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800d696:	b580      	push	{r7, lr}
 800d698:	b086      	sub	sp, #24
 800d69a:	af00      	add	r7, sp, #0
 800d69c:	60f8      	str	r0, [r7, #12]
 800d69e:	607a      	str	r2, [r7, #4]
 800d6a0:	461a      	mov	r2, r3
 800d6a2:	460b      	mov	r3, r1
 800d6a4:	72fb      	strb	r3, [r7, #11]
 800d6a6:	4613      	mov	r3, r2
 800d6a8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d6aa:	2300      	movs	r3, #0
 800d6ac:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d6ae:	2300      	movs	r3, #0
 800d6b0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d6b2:	68fb      	ldr	r3, [r7, #12]
 800d6b4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d6b8:	893b      	ldrh	r3, [r7, #8]
 800d6ba:	7af9      	ldrb	r1, [r7, #11]
 800d6bc:	687a      	ldr	r2, [r7, #4]
 800d6be:	f7f6 f8b8 	bl	8003832 <HAL_PCD_EP_Transmit>
 800d6c2:	4603      	mov	r3, r0
 800d6c4:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status); 
 800d6c6:	7dfb      	ldrb	r3, [r7, #23]
 800d6c8:	4618      	mov	r0, r3
 800d6ca:	f000 f83d 	bl	800d748 <USBD_Get_USB_Status>
 800d6ce:	4603      	mov	r3, r0
 800d6d0:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 800d6d2:	7dbb      	ldrb	r3, [r7, #22]
}
 800d6d4:	4618      	mov	r0, r3
 800d6d6:	3718      	adds	r7, #24
 800d6d8:	46bd      	mov	sp, r7
 800d6da:	bd80      	pop	{r7, pc}

0800d6dc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800d6dc:	b580      	push	{r7, lr}
 800d6de:	b086      	sub	sp, #24
 800d6e0:	af00      	add	r7, sp, #0
 800d6e2:	60f8      	str	r0, [r7, #12]
 800d6e4:	607a      	str	r2, [r7, #4]
 800d6e6:	461a      	mov	r2, r3
 800d6e8:	460b      	mov	r3, r1
 800d6ea:	72fb      	strb	r3, [r7, #11]
 800d6ec:	4613      	mov	r3, r2
 800d6ee:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d6f0:	2300      	movs	r3, #0
 800d6f2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d6f4:	2300      	movs	r3, #0
 800d6f6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d6fe:	893b      	ldrh	r3, [r7, #8]
 800d700:	7af9      	ldrb	r1, [r7, #11]
 800d702:	687a      	ldr	r2, [r7, #4]
 800d704:	f7f6 f832 	bl	800376c <HAL_PCD_EP_Receive>
 800d708:	4603      	mov	r3, r0
 800d70a:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status);   
 800d70c:	7dfb      	ldrb	r3, [r7, #23]
 800d70e:	4618      	mov	r0, r3
 800d710:	f000 f81a 	bl	800d748 <USBD_Get_USB_Status>
 800d714:	4603      	mov	r3, r0
 800d716:	75bb      	strb	r3, [r7, #22]
  
  return usb_status; 
 800d718:	7dbb      	ldrb	r3, [r7, #22]
}
 800d71a:	4618      	mov	r0, r3
 800d71c:	3718      	adds	r7, #24
 800d71e:	46bd      	mov	sp, r7
 800d720:	bd80      	pop	{r7, pc}

0800d722 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d722:	b580      	push	{r7, lr}
 800d724:	b082      	sub	sp, #8
 800d726:	af00      	add	r7, sp, #0
 800d728:	6078      	str	r0, [r7, #4]
 800d72a:	460b      	mov	r3, r1
 800d72c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d734:	78fa      	ldrb	r2, [r7, #3]
 800d736:	4611      	mov	r1, r2
 800d738:	4618      	mov	r0, r3
 800d73a:	f7f6 f862 	bl	8003802 <HAL_PCD_EP_GetRxCount>
 800d73e:	4603      	mov	r3, r0
}
 800d740:	4618      	mov	r0, r3
 800d742:	3708      	adds	r7, #8
 800d744:	46bd      	mov	sp, r7
 800d746:	bd80      	pop	{r7, pc}

0800d748 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d748:	b480      	push	{r7}
 800d74a:	b085      	sub	sp, #20
 800d74c:	af00      	add	r7, sp, #0
 800d74e:	4603      	mov	r3, r0
 800d750:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d752:	2300      	movs	r3, #0
 800d754:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d756:	79fb      	ldrb	r3, [r7, #7]
 800d758:	2b03      	cmp	r3, #3
 800d75a:	d817      	bhi.n	800d78c <USBD_Get_USB_Status+0x44>
 800d75c:	a201      	add	r2, pc, #4	; (adr r2, 800d764 <USBD_Get_USB_Status+0x1c>)
 800d75e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d762:	bf00      	nop
 800d764:	0800d775 	.word	0x0800d775
 800d768:	0800d77b 	.word	0x0800d77b
 800d76c:	0800d781 	.word	0x0800d781
 800d770:	0800d787 	.word	0x0800d787
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800d774:	2300      	movs	r3, #0
 800d776:	73fb      	strb	r3, [r7, #15]
    break;
 800d778:	e00b      	b.n	800d792 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d77a:	2302      	movs	r3, #2
 800d77c:	73fb      	strb	r3, [r7, #15]
    break;
 800d77e:	e008      	b.n	800d792 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d780:	2301      	movs	r3, #1
 800d782:	73fb      	strb	r3, [r7, #15]
    break;
 800d784:	e005      	b.n	800d792 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d786:	2302      	movs	r3, #2
 800d788:	73fb      	strb	r3, [r7, #15]
    break;
 800d78a:	e002      	b.n	800d792 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800d78c:	2302      	movs	r3, #2
 800d78e:	73fb      	strb	r3, [r7, #15]
    break;
 800d790:	bf00      	nop
  }
  return usb_status;
 800d792:	7bfb      	ldrb	r3, [r7, #15]
}
 800d794:	4618      	mov	r0, r3
 800d796:	3714      	adds	r7, #20
 800d798:	46bd      	mov	sp, r7
 800d79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d79e:	4770      	bx	lr

0800d7a0 <__errno>:
 800d7a0:	4b01      	ldr	r3, [pc, #4]	; (800d7a8 <__errno+0x8>)
 800d7a2:	6818      	ldr	r0, [r3, #0]
 800d7a4:	4770      	bx	lr
 800d7a6:	bf00      	nop
 800d7a8:	24000188 	.word	0x24000188

0800d7ac <__libc_init_array>:
 800d7ac:	b570      	push	{r4, r5, r6, lr}
 800d7ae:	4e0d      	ldr	r6, [pc, #52]	; (800d7e4 <__libc_init_array+0x38>)
 800d7b0:	4c0d      	ldr	r4, [pc, #52]	; (800d7e8 <__libc_init_array+0x3c>)
 800d7b2:	1ba4      	subs	r4, r4, r6
 800d7b4:	10a4      	asrs	r4, r4, #2
 800d7b6:	2500      	movs	r5, #0
 800d7b8:	42a5      	cmp	r5, r4
 800d7ba:	d109      	bne.n	800d7d0 <__libc_init_array+0x24>
 800d7bc:	4e0b      	ldr	r6, [pc, #44]	; (800d7ec <__libc_init_array+0x40>)
 800d7be:	4c0c      	ldr	r4, [pc, #48]	; (800d7f0 <__libc_init_array+0x44>)
 800d7c0:	f000 f95a 	bl	800da78 <_init>
 800d7c4:	1ba4      	subs	r4, r4, r6
 800d7c6:	10a4      	asrs	r4, r4, #2
 800d7c8:	2500      	movs	r5, #0
 800d7ca:	42a5      	cmp	r5, r4
 800d7cc:	d105      	bne.n	800d7da <__libc_init_array+0x2e>
 800d7ce:	bd70      	pop	{r4, r5, r6, pc}
 800d7d0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d7d4:	4798      	blx	r3
 800d7d6:	3501      	adds	r5, #1
 800d7d8:	e7ee      	b.n	800d7b8 <__libc_init_array+0xc>
 800d7da:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d7de:	4798      	blx	r3
 800d7e0:	3501      	adds	r5, #1
 800d7e2:	e7f2      	b.n	800d7ca <__libc_init_array+0x1e>
 800d7e4:	0800db5c 	.word	0x0800db5c
 800d7e8:	0800db5c 	.word	0x0800db5c
 800d7ec:	0800db5c 	.word	0x0800db5c
 800d7f0:	0800db60 	.word	0x0800db60

0800d7f4 <__itoa>:
 800d7f4:	1e93      	subs	r3, r2, #2
 800d7f6:	2b22      	cmp	r3, #34	; 0x22
 800d7f8:	b510      	push	{r4, lr}
 800d7fa:	460c      	mov	r4, r1
 800d7fc:	d904      	bls.n	800d808 <__itoa+0x14>
 800d7fe:	2300      	movs	r3, #0
 800d800:	700b      	strb	r3, [r1, #0]
 800d802:	461c      	mov	r4, r3
 800d804:	4620      	mov	r0, r4
 800d806:	bd10      	pop	{r4, pc}
 800d808:	2a0a      	cmp	r2, #10
 800d80a:	d109      	bne.n	800d820 <__itoa+0x2c>
 800d80c:	2800      	cmp	r0, #0
 800d80e:	da07      	bge.n	800d820 <__itoa+0x2c>
 800d810:	232d      	movs	r3, #45	; 0x2d
 800d812:	700b      	strb	r3, [r1, #0]
 800d814:	4240      	negs	r0, r0
 800d816:	2101      	movs	r1, #1
 800d818:	4421      	add	r1, r4
 800d81a:	f000 f8ed 	bl	800d9f8 <__utoa>
 800d81e:	e7f1      	b.n	800d804 <__itoa+0x10>
 800d820:	2100      	movs	r1, #0
 800d822:	e7f9      	b.n	800d818 <__itoa+0x24>

0800d824 <itoa>:
 800d824:	f7ff bfe6 	b.w	800d7f4 <__itoa>

0800d828 <malloc>:
 800d828:	4b02      	ldr	r3, [pc, #8]	; (800d834 <malloc+0xc>)
 800d82a:	4601      	mov	r1, r0
 800d82c:	6818      	ldr	r0, [r3, #0]
 800d82e:	f000 b861 	b.w	800d8f4 <_malloc_r>
 800d832:	bf00      	nop
 800d834:	24000188 	.word	0x24000188

0800d838 <free>:
 800d838:	4b02      	ldr	r3, [pc, #8]	; (800d844 <free+0xc>)
 800d83a:	4601      	mov	r1, r0
 800d83c:	6818      	ldr	r0, [r3, #0]
 800d83e:	f000 b80b 	b.w	800d858 <_free_r>
 800d842:	bf00      	nop
 800d844:	24000188 	.word	0x24000188

0800d848 <memset>:
 800d848:	4402      	add	r2, r0
 800d84a:	4603      	mov	r3, r0
 800d84c:	4293      	cmp	r3, r2
 800d84e:	d100      	bne.n	800d852 <memset+0xa>
 800d850:	4770      	bx	lr
 800d852:	f803 1b01 	strb.w	r1, [r3], #1
 800d856:	e7f9      	b.n	800d84c <memset+0x4>

0800d858 <_free_r>:
 800d858:	b538      	push	{r3, r4, r5, lr}
 800d85a:	4605      	mov	r5, r0
 800d85c:	2900      	cmp	r1, #0
 800d85e:	d045      	beq.n	800d8ec <_free_r+0x94>
 800d860:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d864:	1f0c      	subs	r4, r1, #4
 800d866:	2b00      	cmp	r3, #0
 800d868:	bfb8      	it	lt
 800d86a:	18e4      	addlt	r4, r4, r3
 800d86c:	f000 f902 	bl	800da74 <__malloc_lock>
 800d870:	4a1f      	ldr	r2, [pc, #124]	; (800d8f0 <_free_r+0x98>)
 800d872:	6813      	ldr	r3, [r2, #0]
 800d874:	4610      	mov	r0, r2
 800d876:	b933      	cbnz	r3, 800d886 <_free_r+0x2e>
 800d878:	6063      	str	r3, [r4, #4]
 800d87a:	6014      	str	r4, [r2, #0]
 800d87c:	4628      	mov	r0, r5
 800d87e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d882:	f000 b8f8 	b.w	800da76 <__malloc_unlock>
 800d886:	42a3      	cmp	r3, r4
 800d888:	d90c      	bls.n	800d8a4 <_free_r+0x4c>
 800d88a:	6821      	ldr	r1, [r4, #0]
 800d88c:	1862      	adds	r2, r4, r1
 800d88e:	4293      	cmp	r3, r2
 800d890:	bf04      	itt	eq
 800d892:	681a      	ldreq	r2, [r3, #0]
 800d894:	685b      	ldreq	r3, [r3, #4]
 800d896:	6063      	str	r3, [r4, #4]
 800d898:	bf04      	itt	eq
 800d89a:	1852      	addeq	r2, r2, r1
 800d89c:	6022      	streq	r2, [r4, #0]
 800d89e:	6004      	str	r4, [r0, #0]
 800d8a0:	e7ec      	b.n	800d87c <_free_r+0x24>
 800d8a2:	4613      	mov	r3, r2
 800d8a4:	685a      	ldr	r2, [r3, #4]
 800d8a6:	b10a      	cbz	r2, 800d8ac <_free_r+0x54>
 800d8a8:	42a2      	cmp	r2, r4
 800d8aa:	d9fa      	bls.n	800d8a2 <_free_r+0x4a>
 800d8ac:	6819      	ldr	r1, [r3, #0]
 800d8ae:	1858      	adds	r0, r3, r1
 800d8b0:	42a0      	cmp	r0, r4
 800d8b2:	d10b      	bne.n	800d8cc <_free_r+0x74>
 800d8b4:	6820      	ldr	r0, [r4, #0]
 800d8b6:	4401      	add	r1, r0
 800d8b8:	1858      	adds	r0, r3, r1
 800d8ba:	4282      	cmp	r2, r0
 800d8bc:	6019      	str	r1, [r3, #0]
 800d8be:	d1dd      	bne.n	800d87c <_free_r+0x24>
 800d8c0:	6810      	ldr	r0, [r2, #0]
 800d8c2:	6852      	ldr	r2, [r2, #4]
 800d8c4:	605a      	str	r2, [r3, #4]
 800d8c6:	4401      	add	r1, r0
 800d8c8:	6019      	str	r1, [r3, #0]
 800d8ca:	e7d7      	b.n	800d87c <_free_r+0x24>
 800d8cc:	d902      	bls.n	800d8d4 <_free_r+0x7c>
 800d8ce:	230c      	movs	r3, #12
 800d8d0:	602b      	str	r3, [r5, #0]
 800d8d2:	e7d3      	b.n	800d87c <_free_r+0x24>
 800d8d4:	6820      	ldr	r0, [r4, #0]
 800d8d6:	1821      	adds	r1, r4, r0
 800d8d8:	428a      	cmp	r2, r1
 800d8da:	bf04      	itt	eq
 800d8dc:	6811      	ldreq	r1, [r2, #0]
 800d8de:	6852      	ldreq	r2, [r2, #4]
 800d8e0:	6062      	str	r2, [r4, #4]
 800d8e2:	bf04      	itt	eq
 800d8e4:	1809      	addeq	r1, r1, r0
 800d8e6:	6021      	streq	r1, [r4, #0]
 800d8e8:	605c      	str	r4, [r3, #4]
 800d8ea:	e7c7      	b.n	800d87c <_free_r+0x24>
 800d8ec:	bd38      	pop	{r3, r4, r5, pc}
 800d8ee:	bf00      	nop
 800d8f0:	24000278 	.word	0x24000278

0800d8f4 <_malloc_r>:
 800d8f4:	b570      	push	{r4, r5, r6, lr}
 800d8f6:	1ccd      	adds	r5, r1, #3
 800d8f8:	f025 0503 	bic.w	r5, r5, #3
 800d8fc:	3508      	adds	r5, #8
 800d8fe:	2d0c      	cmp	r5, #12
 800d900:	bf38      	it	cc
 800d902:	250c      	movcc	r5, #12
 800d904:	2d00      	cmp	r5, #0
 800d906:	4606      	mov	r6, r0
 800d908:	db01      	blt.n	800d90e <_malloc_r+0x1a>
 800d90a:	42a9      	cmp	r1, r5
 800d90c:	d903      	bls.n	800d916 <_malloc_r+0x22>
 800d90e:	230c      	movs	r3, #12
 800d910:	6033      	str	r3, [r6, #0]
 800d912:	2000      	movs	r0, #0
 800d914:	bd70      	pop	{r4, r5, r6, pc}
 800d916:	f000 f8ad 	bl	800da74 <__malloc_lock>
 800d91a:	4a21      	ldr	r2, [pc, #132]	; (800d9a0 <_malloc_r+0xac>)
 800d91c:	6814      	ldr	r4, [r2, #0]
 800d91e:	4621      	mov	r1, r4
 800d920:	b991      	cbnz	r1, 800d948 <_malloc_r+0x54>
 800d922:	4c20      	ldr	r4, [pc, #128]	; (800d9a4 <_malloc_r+0xb0>)
 800d924:	6823      	ldr	r3, [r4, #0]
 800d926:	b91b      	cbnz	r3, 800d930 <_malloc_r+0x3c>
 800d928:	4630      	mov	r0, r6
 800d92a:	f000 f83d 	bl	800d9a8 <_sbrk_r>
 800d92e:	6020      	str	r0, [r4, #0]
 800d930:	4629      	mov	r1, r5
 800d932:	4630      	mov	r0, r6
 800d934:	f000 f838 	bl	800d9a8 <_sbrk_r>
 800d938:	1c43      	adds	r3, r0, #1
 800d93a:	d124      	bne.n	800d986 <_malloc_r+0x92>
 800d93c:	230c      	movs	r3, #12
 800d93e:	6033      	str	r3, [r6, #0]
 800d940:	4630      	mov	r0, r6
 800d942:	f000 f898 	bl	800da76 <__malloc_unlock>
 800d946:	e7e4      	b.n	800d912 <_malloc_r+0x1e>
 800d948:	680b      	ldr	r3, [r1, #0]
 800d94a:	1b5b      	subs	r3, r3, r5
 800d94c:	d418      	bmi.n	800d980 <_malloc_r+0x8c>
 800d94e:	2b0b      	cmp	r3, #11
 800d950:	d90f      	bls.n	800d972 <_malloc_r+0x7e>
 800d952:	600b      	str	r3, [r1, #0]
 800d954:	50cd      	str	r5, [r1, r3]
 800d956:	18cc      	adds	r4, r1, r3
 800d958:	4630      	mov	r0, r6
 800d95a:	f000 f88c 	bl	800da76 <__malloc_unlock>
 800d95e:	f104 000b 	add.w	r0, r4, #11
 800d962:	1d23      	adds	r3, r4, #4
 800d964:	f020 0007 	bic.w	r0, r0, #7
 800d968:	1ac3      	subs	r3, r0, r3
 800d96a:	d0d3      	beq.n	800d914 <_malloc_r+0x20>
 800d96c:	425a      	negs	r2, r3
 800d96e:	50e2      	str	r2, [r4, r3]
 800d970:	e7d0      	b.n	800d914 <_malloc_r+0x20>
 800d972:	428c      	cmp	r4, r1
 800d974:	684b      	ldr	r3, [r1, #4]
 800d976:	bf16      	itet	ne
 800d978:	6063      	strne	r3, [r4, #4]
 800d97a:	6013      	streq	r3, [r2, #0]
 800d97c:	460c      	movne	r4, r1
 800d97e:	e7eb      	b.n	800d958 <_malloc_r+0x64>
 800d980:	460c      	mov	r4, r1
 800d982:	6849      	ldr	r1, [r1, #4]
 800d984:	e7cc      	b.n	800d920 <_malloc_r+0x2c>
 800d986:	1cc4      	adds	r4, r0, #3
 800d988:	f024 0403 	bic.w	r4, r4, #3
 800d98c:	42a0      	cmp	r0, r4
 800d98e:	d005      	beq.n	800d99c <_malloc_r+0xa8>
 800d990:	1a21      	subs	r1, r4, r0
 800d992:	4630      	mov	r0, r6
 800d994:	f000 f808 	bl	800d9a8 <_sbrk_r>
 800d998:	3001      	adds	r0, #1
 800d99a:	d0cf      	beq.n	800d93c <_malloc_r+0x48>
 800d99c:	6025      	str	r5, [r4, #0]
 800d99e:	e7db      	b.n	800d958 <_malloc_r+0x64>
 800d9a0:	24000278 	.word	0x24000278
 800d9a4:	2400027c 	.word	0x2400027c

0800d9a8 <_sbrk_r>:
 800d9a8:	b538      	push	{r3, r4, r5, lr}
 800d9aa:	4c06      	ldr	r4, [pc, #24]	; (800d9c4 <_sbrk_r+0x1c>)
 800d9ac:	2300      	movs	r3, #0
 800d9ae:	4605      	mov	r5, r0
 800d9b0:	4608      	mov	r0, r1
 800d9b2:	6023      	str	r3, [r4, #0]
 800d9b4:	f7f4 fa06 	bl	8001dc4 <_sbrk>
 800d9b8:	1c43      	adds	r3, r0, #1
 800d9ba:	d102      	bne.n	800d9c2 <_sbrk_r+0x1a>
 800d9bc:	6823      	ldr	r3, [r4, #0]
 800d9be:	b103      	cbz	r3, 800d9c2 <_sbrk_r+0x1a>
 800d9c0:	602b      	str	r3, [r5, #0]
 800d9c2:	bd38      	pop	{r3, r4, r5, pc}
 800d9c4:	24001e50 	.word	0x24001e50

0800d9c8 <strcat>:
 800d9c8:	b510      	push	{r4, lr}
 800d9ca:	4603      	mov	r3, r0
 800d9cc:	781a      	ldrb	r2, [r3, #0]
 800d9ce:	1c5c      	adds	r4, r3, #1
 800d9d0:	b93a      	cbnz	r2, 800d9e2 <strcat+0x1a>
 800d9d2:	3b01      	subs	r3, #1
 800d9d4:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d9d8:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d9dc:	2a00      	cmp	r2, #0
 800d9de:	d1f9      	bne.n	800d9d4 <strcat+0xc>
 800d9e0:	bd10      	pop	{r4, pc}
 800d9e2:	4623      	mov	r3, r4
 800d9e4:	e7f2      	b.n	800d9cc <strcat+0x4>

0800d9e6 <strcpy>:
 800d9e6:	4603      	mov	r3, r0
 800d9e8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d9ec:	f803 2b01 	strb.w	r2, [r3], #1
 800d9f0:	2a00      	cmp	r2, #0
 800d9f2:	d1f9      	bne.n	800d9e8 <strcpy+0x2>
 800d9f4:	4770      	bx	lr
	...

0800d9f8 <__utoa>:
 800d9f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d9fa:	4b1d      	ldr	r3, [pc, #116]	; (800da70 <__utoa+0x78>)
 800d9fc:	b08b      	sub	sp, #44	; 0x2c
 800d9fe:	4605      	mov	r5, r0
 800da00:	460c      	mov	r4, r1
 800da02:	466e      	mov	r6, sp
 800da04:	f103 0c20 	add.w	ip, r3, #32
 800da08:	6818      	ldr	r0, [r3, #0]
 800da0a:	6859      	ldr	r1, [r3, #4]
 800da0c:	4637      	mov	r7, r6
 800da0e:	c703      	stmia	r7!, {r0, r1}
 800da10:	3308      	adds	r3, #8
 800da12:	4563      	cmp	r3, ip
 800da14:	463e      	mov	r6, r7
 800da16:	d1f7      	bne.n	800da08 <__utoa+0x10>
 800da18:	6818      	ldr	r0, [r3, #0]
 800da1a:	791b      	ldrb	r3, [r3, #4]
 800da1c:	713b      	strb	r3, [r7, #4]
 800da1e:	1e93      	subs	r3, r2, #2
 800da20:	2b22      	cmp	r3, #34	; 0x22
 800da22:	6038      	str	r0, [r7, #0]
 800da24:	f04f 0300 	mov.w	r3, #0
 800da28:	d904      	bls.n	800da34 <__utoa+0x3c>
 800da2a:	7023      	strb	r3, [r4, #0]
 800da2c:	461c      	mov	r4, r3
 800da2e:	4620      	mov	r0, r4
 800da30:	b00b      	add	sp, #44	; 0x2c
 800da32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da34:	1e66      	subs	r6, r4, #1
 800da36:	fbb5 f0f2 	udiv	r0, r5, r2
 800da3a:	af0a      	add	r7, sp, #40	; 0x28
 800da3c:	fb02 5510 	mls	r5, r2, r0, r5
 800da40:	443d      	add	r5, r7
 800da42:	1c59      	adds	r1, r3, #1
 800da44:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 800da48:	f806 5f01 	strb.w	r5, [r6, #1]!
 800da4c:	4605      	mov	r5, r0
 800da4e:	b968      	cbnz	r0, 800da6c <__utoa+0x74>
 800da50:	5460      	strb	r0, [r4, r1]
 800da52:	4423      	add	r3, r4
 800da54:	4622      	mov	r2, r4
 800da56:	1b19      	subs	r1, r3, r4
 800da58:	1b10      	subs	r0, r2, r4
 800da5a:	4281      	cmp	r1, r0
 800da5c:	dde7      	ble.n	800da2e <__utoa+0x36>
 800da5e:	7811      	ldrb	r1, [r2, #0]
 800da60:	7818      	ldrb	r0, [r3, #0]
 800da62:	f802 0b01 	strb.w	r0, [r2], #1
 800da66:	f803 1901 	strb.w	r1, [r3], #-1
 800da6a:	e7f4      	b.n	800da56 <__utoa+0x5e>
 800da6c:	460b      	mov	r3, r1
 800da6e:	e7e2      	b.n	800da36 <__utoa+0x3e>
 800da70:	0800db2c 	.word	0x0800db2c

0800da74 <__malloc_lock>:
 800da74:	4770      	bx	lr

0800da76 <__malloc_unlock>:
 800da76:	4770      	bx	lr

0800da78 <_init>:
 800da78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da7a:	bf00      	nop
 800da7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da7e:	bc08      	pop	{r3}
 800da80:	469e      	mov	lr, r3
 800da82:	4770      	bx	lr

0800da84 <_fini>:
 800da84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da86:	bf00      	nop
 800da88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da8a:	bc08      	pop	{r3}
 800da8c:	469e      	mov	lr, r3
 800da8e:	4770      	bx	lr
