verilog xil_defaultlib  \
"../../../../gig_ethernet_pcs_pma_SFP2_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_SFP2/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_channel.v" \
"../../../../gig_ethernet_pcs_pma_SFP2_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_SFP2/ip_0/sim/gig_ethernet_pcs_pma_SFP2_gt_gtye4_channel_wrapper.v" \
"../../../../gig_ethernet_pcs_pma_SFP2_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_SFP2/ip_0/sim/gig_ethernet_pcs_pma_SFP2_gt_gtwizard_gtye4.v" \
"../../../../gig_ethernet_pcs_pma_SFP2_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_SFP2/ip_0/sim/gig_ethernet_pcs_pma_SFP2_gt_gtwizard_top.v" \

verilog mylib  \
"../../../../gig_ethernet_pcs_pma_SFP2_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_SFP2/ip_0/sim/gig_ethernet_pcs_pma_SFP2_gt.v" \

verilog xil_defaultlib  \
"../../../../gig_ethernet_pcs_pma_SFP2_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_SFP2/synth/gig_ethernet_pcs_pma_SFP2_reset_sync.v" \
"../../../../gig_ethernet_pcs_pma_SFP2_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_SFP2/synth/gig_ethernet_pcs_pma_SFP2_sync_block.v" \
"../../../../gig_ethernet_pcs_pma_SFP2_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_SFP2/synth/transceiver/gig_ethernet_pcs_pma_SFP2_transceiver.v" \
"../../../../gig_ethernet_pcs_pma_SFP2_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_SFP2/synth/gig_ethernet_pcs_pma_SFP2_block.v" \
"../../../../gig_ethernet_pcs_pma_SFP2_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_SFP2/synth/gig_ethernet_pcs_pma_SFP2.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
