INFO: [VRFC 10-163] Analyzing VHDL file "C:/devWorks/FPGA/VHDL_1920_ClockDividers/VHDL_1920_ClockDividers.srcs/sources_1/new/vhdl_clockdivider_1920.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vhdl_clockdivider_1920'
