$date
	Sat Oct 22 19:55:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#545825
b100 !
1"
#545826
b100 &
b100 %
1$
#545827
0"
#545830
b10 &
b10 %
#545834
b1 &
b1 %
1#
#545838
b0 &
0#
b0 %
0$
#1593537
b11001 !
1"
#1593538
b11001 &
b11001 %
1$
#1593539
0"
#1593542
b1001100 &
b1001100 %
#1593546
b100110 &
b100110 %
#1593550
b10011 &
b10011 %
#1593554
b111010 &
b111010 %
#1593558
b11101 &
b11101 %
#1593562
b1011000 &
b1011000 %
#1593566
b101100 &
b101100 %
#1593570
b10110 &
b10110 %
#1593574
b1011 &
b1011 %
#1593578
b100010 &
b100010 %
#1593582
b10001 &
b10001 %
#1593586
b110100 &
b110100 %
#1593590
b11010 &
b11010 %
#1593594
b1101 &
b1101 %
#1593598
b101000 &
b101000 %
#1593602
b10100 &
b10100 %
#1593606
b1010 &
b1010 %
#1593610
b101 &
b101 %
#1593614
b10000 &
b10000 %
#1593618
b1000 &
b1000 %
#1593622
b100 &
b100 %
#1593626
b10 &
b10 %
#1593630
b1 &
1#
b1 %
#1593634
b0 &
b0 %
0#
0$
#2569812
b10 !
1"
#2569814
b10 &
b10 %
1$
#2569815
0"
#2569818
b1 &
b1 %
1#
#2569822
b0 &
0#
b0 %
0$
#4500012
