// Seed: 2135005630
module module_0 (
    input  wand id_0,
    input  wire id_1,
    output tri0 id_2
);
  assign id_2 = id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd5,
    parameter id_3 = 32'd4
) (
    output tri1  id_0,
    input  tri0  _id_1,
    input  wand  id_2,
    output uwire _id_3
);
  wire id_5 = id_5;
  wire id_6;
  wire id_7;
  tri1 [id_1  ==  id_1 : -1] id_8;
  parameter id_9 = id_8++ + -1 < -1;
  wire id_10;
  logic [id_3 : 1 'b0] id_11;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
