if { [catch {vsimulink top_fpga -t 1ps -voptargs=+acc  } errmsg] } {
    echo "Loading simulation and HDL Verifier library failed."; 
    echo $errmsg; 
    quit -f; 
}
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim 
# Start time: 04:04:22 on Dec 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading ieee.fixed_float_types
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading work.cordic_types(body)
# Loading work.dsm_pkg
# Loading work.top_fpga(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading unisim.vcomponents
# Loading work.my_clock_ip(xilinx)
# Loading unisim.ibufg(ibufg_v)
# Loading ieee.std_logic_signed(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.pll_base(pll_base_v)
# Loading unisim.pll_adv(pll_adv_v)
# Loading unisim.bufg(bufg_v)
# Loading work.top_level_ddfs(structural)
# Loading work.ddfs_ctrl(rtl)
# Loading work.trigonometric_function_generator(rtl)
# Loading work.phase_generator(rtl)
# Loading work.phase_accumulator(inverse_trigonometric)
# Loading work.phase_accumulator(hyperbolic)
# Loading work.phase_accumulator(circular)
# Loading work.cordic_core(pipelined_arch)
# Loading xilinxcorelib.bip_utils_pkg_v2_0(body)
# Loading ieee.std_logic_textio(body)
# Loading xilinxcorelib.fir_compiler_v5_0_sim_pkg(body)
# Loading xilinxcorelib.ul_utils(body)
# Loading xilinxcorelib.fir_compiler_v5_0_sim_comps
# Loading work.channel_filter(channel_filter_a)
# Loading xilinxcorelib.fir_compiler_v5_0(behavioral)
# Loading xilinxcorelib.fir_compiler_v5_0_mac_fir(behavioral)
# Loading work.halfband_1(halfband_1_a)
# Loading work.halfband_2(halfband_2_a)
# Loading work.halfband_3(halfband_3_a)
# Loading work.halfband_4(halfband_4_a)
# Loading work.silva_steensgaard_structure(rtl)
# Loading work.quantizer(rtl)
# ** Warning: Design size of 61403 statements or 39 leaf instances exceeds ModelSim PE Student Edition recommended capacity.
# Expect performance to be quite adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DATA_VALID, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DATA_VALID.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_I(33 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_I(33 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_Q(33 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_Q(33 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_1.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_I_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_I_1.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_Q_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_Q_1.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_2.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_I_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_I_2.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_Q_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_Q_2.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_3.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_I_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_I_3.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_Q_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_Q_3.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_4.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_I_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_I_4.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_Q_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_Q_4.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_5.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_I_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_I_5.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_Q_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_Q_5.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_6.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_I_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_I_6.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_Q_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_Q_6.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_7.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_I_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_I_7.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_Q_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_Q_7.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_8.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_I_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_I_8.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_Q_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_Q_8.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_9.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_I_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_I_9.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_Q_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_Q_9.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_10.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_I_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_I_10.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_Q_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_Q_10.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_11.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_I_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_I_11.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_Q_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_Q_11.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_12.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_I_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_I_12.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_Q_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_Q_12.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_13.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_I_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_I_13.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_Q_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_Q_13.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_14.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_I_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_I_14.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_Q_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_Q_14.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_15.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_I_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_I_15.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_Q_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_Q_15.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_16.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_I_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_I_16.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U2/U0/g_mac/mac/DOUT_Q_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U2/U0/DOUT_Q_16.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DATA_VALID, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DATA_VALID.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_I(33 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_I(33 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_Q(33 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_Q(33 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_1.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_I_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_I_1.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_Q_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_Q_1.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_2.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_I_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_I_2.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_Q_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_Q_2.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_3.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_I_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_I_3.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_Q_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_Q_3.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_4.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_I_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_I_4.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_Q_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_Q_4.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_5.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_I_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_I_5.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_Q_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_Q_5.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_6.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_I_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_I_6.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_Q_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_Q_6.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_7.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_I_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_I_7.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_Q_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_Q_7.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_8.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_I_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_I_8.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_Q_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_Q_8.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_9.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_I_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_I_9.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_Q_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_Q_9.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_10.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_I_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_I_10.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_Q_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_Q_10.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_11.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_I_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_I_11.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_Q_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_Q_11.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_12.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_I_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_I_12.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_Q_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_Q_12.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_13.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_I_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_I_13.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_Q_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_Q_13.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_14.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_I_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_I_14.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_Q_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_Q_14.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_15.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_I_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_I_15.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_Q_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_Q_15.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_16.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_I_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_I_16.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U3/U0/g_mac/mac/DOUT_Q_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U3/U0/DOUT_Q_16.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DATA_VALID, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DATA_VALID.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_I(33 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_I(33 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_Q(33 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_Q(33 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_1.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_I_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_I_1.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_Q_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_Q_1.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_2.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_I_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_I_2.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_Q_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_Q_2.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_3.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_I_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_I_3.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_Q_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_Q_3.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_4.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_I_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_I_4.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_Q_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_Q_4.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_5.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_I_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_I_5.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_Q_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_Q_5.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_6.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_I_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_I_6.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_Q_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_Q_6.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_7.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_I_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_I_7.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_Q_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_Q_7.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_8.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_I_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_I_8.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_Q_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_Q_8.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_9.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_I_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_I_9.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_Q_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_Q_9.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_10.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_I_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_I_10.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_Q_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_Q_10.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_11.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_I_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_I_11.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_Q_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_Q_11.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_12.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_I_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_I_12.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_Q_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_Q_12.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_13.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_I_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_I_13.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_Q_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_Q_13.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_14.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_I_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_I_14.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_Q_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_Q_14.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_15.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_I_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_I_15.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_Q_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_Q_15.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_16.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_I_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_I_16.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U4/U0/g_mac/mac/DOUT_Q_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U4/U0/DOUT_Q_16.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DATA_VALID, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DATA_VALID.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_I(33 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_I(33 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_Q(33 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_Q(33 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_1.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_I_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_I_1.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_Q_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_Q_1.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_2.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_I_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_I_2.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_Q_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_Q_2.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_3.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_I_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_I_3.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_Q_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_Q_3.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_4.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_I_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_I_4.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_Q_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_Q_4.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_5.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_I_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_I_5.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_Q_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_Q_5.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_6.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_I_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_I_6.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_Q_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_Q_6.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_7.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_I_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_I_7.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_Q_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_Q_7.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_8.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_I_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_I_8.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_Q_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_Q_8.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_9.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_I_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_I_9.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_Q_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_Q_9.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_10.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_I_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_I_10.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_Q_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_Q_10.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_11.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_I_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_I_11.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_Q_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_Q_11.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_12.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_I_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_I_12.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_Q_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_Q_12.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_13.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_I_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_I_13.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_Q_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_Q_13.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_14.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_I_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_I_14.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_Q_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_Q_14.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_15.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_I_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_I_15.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_Q_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_Q_15.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_16.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_I_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_I_16.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U5/U0/g_mac/mac/DOUT_Q_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U5/U0/DOUT_Q_16.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DATA_VALID, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DATA_VALID.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_I(33 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_I(33 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_Q(35 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_Q(35 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_1.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_I_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_I_1.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_Q_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_Q_1.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_2.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_I_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_I_2.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_Q_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_Q_2.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_3.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_I_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_I_3.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_Q_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_Q_3.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_4.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_I_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_I_4.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_Q_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_Q_4.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_5.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_I_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_I_5.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_Q_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_Q_5.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_6.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_I_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_I_6.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_Q_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_Q_6.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_7.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_I_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_I_7.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_Q_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_Q_7.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_8.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_I_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_I_8.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_Q_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_Q_8.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_9.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_I_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_I_9.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_Q_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_Q_9.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_10.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_I_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_I_10.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_Q_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_Q_10.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_11.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_I_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_I_11.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_Q_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_Q_11.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_12.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_I_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_I_12.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_Q_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_Q_12.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_13.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_I_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_I_13.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_Q_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_Q_13.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_14.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_I_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_I_14.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_Q_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_Q_14.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_15.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_I_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_I_15.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_Q_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_Q_15.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_16.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_I_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_I_16.
# ** Warning: (vsim-8684) No drivers exist on out port /top_fpga/U6/U0/g_mac/mac/DOUT_Q_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /top_fpga/U6/U0/DOUT_Q_16.
# Loading C:/Program Files/MATLAB/R2017b/toolbox/edalink/extensions/modelsim/windows32/liblfmhdls_gcc421vc12.dll
# ************************************************************************
# HDL server has been started in batch mode. The HDL simulator will be 
# blocked until Simulink starts cosimulation. If you do not want to run
# in batch mode, restart the HDL simulator in a different run mode. To 
# exit the HDL simulator without running a cosimulation session, issue 
# the breakHdlSim('50903') command in MATLAB.

# 
# <EOF>
# End time: 04:04:23 on Dec 17,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 256
