{
  description = "SPI Master - Verilog simulation environment";

  inputs = {
    nixpkgs.url = "github:NixOS/nixpkgs/nixpkgs-unstable";
    flake-utils.url = "github:numtide/flake-utils";
  };

  outputs = { self, nixpkgs, flake-utils }:
    flake-utils.lib.eachDefaultSystem (system:
      let
        pkgs = import nixpkgs { inherit system; };
      in
      {
        devShells.default = pkgs.mkShell {
          buildInputs = with pkgs; [
            iverilog  # Icarus Verilog (iverilog, vvp)
            gtkwave   # æ³¢å½¢æŸ¥çœ‹å™¨
            gnumake   # make
          ];

          shellHook = ''
            echo "ğŸ”§ SPI Master ä»¿çœŸç¯å¢ƒå·²å°±ç»ª"
            echo "   iverilog $(iverilog -V 2>&1 | head -1)"
            echo ""
            echo "   make sim_master   - ä»¿çœŸ SPI_Master (nandland)"
            echo "   make sim_cs       - ä»¿çœŸ SPI_Master_With_Single_CS (nandland)"
            echo "   make wave_master  - ä»¿çœŸå¹¶æ‰“å¼€æ³¢å½¢ (SPI_Master)"
            echo "   make wave_cs      - ä»¿çœŸå¹¶æ‰“å¼€æ³¢å½¢ (SPI_Master_With_Single_CS)"
            echo "   make clean        - æ¸…ç†æ„å»ºäº§ç‰©"
          '';
        };
      });
}
