Received: from mail-qv1-f50.google.com (mail-qv1-f50.google.com [209.85.219.50])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 068AC265CBA
	for <spacemit@lists.linux.dev>; Wed,  2 Jul 2025 11:37:14 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.219.50
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1751456238; cv=none; b=nTzUywtPO56u70MAblOohvYSAAmATF/SM3v2i7kzKBdE1BaJx0/rrTAws4XHnxqWYJAfCH07OLo7uP8yqlEA1qRfgXRK86Z8Bih8wEm3o3YjESv8Kx3bvD+zR2Q8UHhFF9epz8VuRlZEW7eoqHIYKitV6DyPOQGX5SjhMCCyjsY=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1751456238; c=relaxed/simple;
	bh=zAogbkAHdpSMYu9hHlptP9/nDJc3B1iYUikebeaM8dQ=;
	h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=QlSw+jiJBFHD7k/PBQ+eu5XVGGNb1U3rDRLtt9T37YE1tNvvYi3JEbq0hTjxzzhdddXTSmiJIubXpf8a2gixb0zqhPYrrSkZbbsKPEs12l0So1FWDH6bBxWNu6Und1oXIw/In0Z0hhi32sEJRC2pjNffgvM4fvzrmnbrPqM0fvQ=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=ImDPTDJq; arc=none smtp.client-ip=209.85.219.50
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="ImDPTDJq"
Received: by mail-qv1-f50.google.com with SMTP id 6a1803df08f44-6fadd3ad18eso66471046d6.2
        for <spacemit@lists.linux.dev>; Wed, 02 Jul 2025 04:37:14 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1751456234; x=1752061034; darn=lists.linux.dev;
        h=content-transfer-encoding:mime-version:message-id:date:subject:cc
         :to:from:from:to:cc:subject:date:message-id:reply-to;
        bh=JuzsZX0ECM0P7YFc0RDsIs6MtWj0mR7kFmi3VabZ4io=;
        b=ImDPTDJq6zoEgElptnBc10Yiyr+99rq89ieSTZ+51vO0P4Rl5+SEhggLCWaeanRaK4
         g3fI2+5JmSD46n/Wd9OAi/4aAC+x5WNm/MXJ6HbKmOTfAZFECbmBbZdIs+aQ4lR/8cpp
         F6UYhvHVCh38DtoK5ih2Aj8wsRYwGTsCq9sRWjxKYUASR0EYQBanAGEqAX8QKGxpFFxS
         KthJdw1VXiGEXpaiSsiyOjM5FPnxzyCNjhOT7Qi/CPHGycB/tDwkL9aH21zZNcMY3LCM
         H7Lrfsuact0J9r3A+O5bqMrRWoDjMRqIhm5pvBuF9cRj6slMlHnsMpNRT1uogSSONxZ0
         phsg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1751456234; x=1752061034;
        h=content-transfer-encoding:mime-version:message-id:date:subject:cc
         :to:from:x-gm-message-state:from:to:cc:subject:date:message-id
         :reply-to;
        bh=JuzsZX0ECM0P7YFc0RDsIs6MtWj0mR7kFmi3VabZ4io=;
        b=ZRi0rm77/iLURkrz5TdAyoBuVoS7rH11CUJA5YbnL7z+mY8ScPr+R+D60FNAu3CR86
         YqZHhWjbS8RY7wdZLN5V0MFv591UZISRgEbQslUuLIzCAZ76E5zkBGGGuf1pIyf3U/2f
         O8uLQaxotzyULQ+ysw+1nVJnPCQN1F/UFVrnD4eeTiH7PcOgMUjl7cEIxsmw00t7+Fb/
         ucu2+HY8sU0KoWdQIrRAJZweEwlxJURePVR1CHq1scJceBFC1JZPC4s3g3m4TaXe9WJP
         QJMjWNH6nrousV+WzxwQIbuKrTMXIcMOjBj/Rsz7ebKx7C86rDhG9mIRGP6VHAxhqEVB
         86jw==
X-Forwarded-Encrypted: i=1; AJvYcCXmc/j6kTHmi39QyGPCxSdCxCEQtjOS5UICOn+yIcUkg8hNAvBJuyQ82E8kPEc/0h6wDMAfQPBtKw==@lists.linux.dev
X-Gm-Message-State: AOJu0YyTxnF7SCBH3LDiptRFp38E71BeY6WUfGGmjfMLlfuTkLOmO/CN
	jNjPX0/Ea0eiCDSD8LeyBWCNKkLuZmo2pYAnVY5zXAFXEYlqOfnn7nYRnPGO0cSGF/I=
X-Gm-Gg: ASbGncv6J7wR9pW7nq09Zye80N52RsgOnQPIze2Bg/F3M+dvThWV4zvElwpycJ8ae5A
	rAGVwakdLW0Ivis28z34kP4ZSghqhWeZnpZeZ0copWqU030YY8cH3HNeRG2GFordfxi2suyjGep
	s14S9dRkFDlITJAvVTjiDWJ8cfD2s4a7ec3/08kpzCtTPMvLJE1l7f3k4oALdJ2SghdYbQ4C1hB
	zOCZYbWZ6B6AP3NYnKng7QXnCzGjGm32xwEcP4mSXlVix7HRA8XIYHhZcY4JB2Vll5gqRckiZV8
	9yWEGM8sJ4BxUNyZEZ6I1FT5RF+wp85CYF2i0YMetCvEPiYLjv/5wvQwqTxuuriGuaV5frhjkcO
	J6GtGJdnNgg7zXnhAuNXppgUSdWYCGowwTkE=
X-Google-Smtp-Source: AGHT+IG2imp757tfBUch+mPjlrSo4FqLZrnMd87ikEDlzWlfKhJEzuvvcBO0t/h7py81wq3vTreWwQ==
X-Received: by 2002:a05:6214:415:b0:700:c46f:3bd with SMTP id 6a1803df08f44-702b1bab600mr37043216d6.25.1751456233867;
        Wed, 02 Jul 2025 04:37:13 -0700 (PDT)
Received: from localhost.localdomain (c-73-228-159-35.hsd1.mn.comcast.net. [73.228.159.35])
        by smtp.gmail.com with ESMTPSA id 6a1803df08f44-6fd7730ac6csm99218046d6.103.2025.07.02.04.37.12
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Wed, 02 Jul 2025 04:37:13 -0700 (PDT)
From: Alex Elder <elder@riscstar.com>
To: robh@kernel.org,
	krzk+dt@kernel.org,
	conor+dt@kernel.org,
	mturquette@baylibre.com,
	sboyd@kernel.org,
	p.zabel@pengutronix.de,
	paul.walmsley@sifive.com,
	palmer@dabbelt.com,
	aou@eecs.berkeley.edu,
	alex@ghiti.fr,
	dlan@gentoo.org
Cc: heylenay@4d2.org,
	inochiama@outlook.com,
	guodong@riscstar.com,
	devicetree@vger.kernel.org,
	linux-clk@vger.kernel.org,
	spacemit@lists.linux.dev,
	linux-riscv@lists.infradead.org,
	linux-kernel@vger.kernel.org
Subject: [PATCH v12 0/6] reset: spacemit: add K1 reset support
Date: Wed,  2 Jul 2025 06:37:02 -0500
Message-ID: <20250702113709.291748-1-elder@riscstar.com>
X-Mailer: git-send-email 2.45.2
Precedence: bulk
X-Mailing-List: spacemit@lists.linux.dev
List-Id: <spacemit.lists.linux.dev>
List-Subscribe: <mailto:spacemit+subscribe@lists.linux.dev>
List-Unsubscribe: <mailto:spacemit+unsubscribe@lists.linux.dev>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit

This series adds reset controller support for the SpacemiT K1 SoC.
A SpacemiT reset controller is implemented as an auxiliary device
associated with a clock controller (CCU).  A new header file
holds definitions used by both the clock and reset drivers.

The only change in this version is that three of the the four resets
associated with each PCIe port have been renamed, to align better
with their corresponding clocks.  This affects patches 1 and 5.
For example, for PCIe port 0:

    RESET_PCIE0_DBI	(no change)
    RESET_PCIE0_SLV ->	RESET_PCIE0_SLAVE
    RESET_PCIE0_MSTR ->	RESET_PCIE0_MASTER
    RESET_PCIE0_GLB ->	RESET_PCIE0_GLOBAL (no corresponding clock)

No other code has changed since v11.

All of these patches are available here:
  https://github.com/riscstar/linux/tree/outgoing/reset-v12

					-Alex

Between version 11 and version 12:
  - Renamed PCIe resets to align with their clock counterparts

Here is version 11 of this series.
  https://lore.kernel.org/lkml/20250613011139.1201702-1-elder@riscstar.com/

Between version 10 and version 11:
  - Rebased onto Linux v6.16-rc1
  - Redefined several "multi-bit" resets as individual ones.

Here is version 10 of this series.
  https://lore.kernel.org/lkml/20250513215345.3631593-1-elder@riscstar.com/

All other history is available via that link, so I won't reproduce
it again here.

Alex Elder (6):
  dt-bindings: soc: spacemit: define spacemit,k1-ccu resets
  soc: spacemit: create a header for clock/reset registers
  clk: spacemit: set up reset auxiliary devices
  clk: spacemit: define three reset-only CCUs
  reset: spacemit: add support for SpacemiT CCU resets
  riscv: dts: spacemit: add reset support for the K1 SoC

 .../soc/spacemit/spacemit,k1-syscon.yaml      |  29 +-
 arch/riscv/boot/dts/spacemit/k1.dtsi          |  18 ++
 drivers/clk/spacemit/Kconfig                  |   1 +
 drivers/clk/spacemit/ccu-k1.c                 | 239 +++++++-------
 drivers/reset/Kconfig                         |   9 +
 drivers/reset/Makefile                        |   1 +
 drivers/reset/reset-spacemit.c                | 304 ++++++++++++++++++
 .../dt-bindings/clock/spacemit,k1-syscon.h    | 141 ++++++++
 include/soc/spacemit/k1-syscon.h              | 160 +++++++++
 9 files changed, 775 insertions(+), 127 deletions(-)
 create mode 100644 drivers/reset/reset-spacemit.c
 create mode 100644 include/soc/spacemit/k1-syscon.h


base-commit: 19272b37aa4f83ca52bdf9c16d5d81bdd1354494
-- 
2.45.2


Alex Elder (6):
  dt-bindings: soc: spacemit: define spacemit,k1-ccu resets
  soc: spacemit: create a header for clock/reset registers
  clk: spacemit: set up reset auxiliary devices
  clk: spacemit: define three reset-only CCUs
  reset: spacemit: add support for SpacemiT CCU resets
  riscv: dts: spacemit: add reset support for the K1 SoC

 .../soc/spacemit/spacemit,k1-syscon.yaml      |  29 +-
 arch/riscv/boot/dts/spacemit/k1.dtsi          |  18 ++
 drivers/clk/spacemit/Kconfig                  |   1 +
 drivers/clk/spacemit/ccu-k1.c                 | 239 +++++++-------
 drivers/reset/Kconfig                         |   9 +
 drivers/reset/Makefile                        |   1 +
 drivers/reset/reset-spacemit.c                | 304 ++++++++++++++++++
 .../dt-bindings/clock/spacemit,k1-syscon.h    | 141 ++++++++
 include/soc/spacemit/k1-syscon.h              | 160 +++++++++
 9 files changed, 775 insertions(+), 127 deletions(-)
 create mode 100644 drivers/reset/reset-spacemit.c
 create mode 100644 include/soc/spacemit/k1-syscon.h


base-commit: 50c8770a42faf8b1c7abe93e7c114337f580a97d
-- 
2.45.2

