--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/pll/mmcm_adv_inst/CLKOUT5
  Logical resource: system/pll/mmcm_adv_inst/CLKOUT5
  Location pin: MMCM_ADV_X0Y8.CLKOUT5
  Clock network: system/glib_pll_clkout_200
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X21Y157.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.100ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.866 - 0.927)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y151.A      Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X20Y151.D5     net (fanout=2)        0.325   system/rst/clkdiv/rst_b
    SLICE_X20Y151.D      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X21Y157.SR     net (fanout=7)        0.835   system/rst/clkdiv/rst_b_inv
    SLICE_X21Y157.CLK    Trck                  0.295   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (1.940ns logic, 1.160ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_20 (SLICE_X21Y156.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.982ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.866 - 0.927)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y151.A      Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X20Y151.D5     net (fanout=2)        0.325   system/rst/clkdiv/rst_b
    SLICE_X20Y151.D      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X21Y156.SR     net (fanout=7)        0.717   system/rst/clkdiv/rst_b_inv
    SLICE_X21Y156.CLK    Trck                  0.295   system/rst/clkdiv/cnt<23>
                                                       system/rst/clkdiv/cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (1.940ns logic, 1.042ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_21 (SLICE_X21Y156.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.982ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.866 - 0.927)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y151.A      Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X20Y151.D5     net (fanout=2)        0.325   system/rst/clkdiv/rst_b
    SLICE_X20Y151.D      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X21Y156.SR     net (fanout=7)        0.717   system/rst/clkdiv/rst_b_inv
    SLICE_X21Y156.CLK    Trck                  0.295   system/rst/clkdiv/cnt<23>
                                                       system/rst/clkdiv/cnt_21
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (1.940ns logic, 1.042ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X95Y112.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y112.CQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X95Y112.C5     net (fanout=2)        0.067   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X95Y112.CLK    Tah         (-Th)     0.056   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.042ns logic, 0.067ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X97Y103.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y103.AQ     Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X97Y103.A5     net (fanout=2)        0.067   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X97Y103.CLK    Tah         (-Th)     0.055   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.043ns logic, 0.067ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X21Y151.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y151.AQ     Tcko                  0.098   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X21Y151.A5     net (fanout=1)        0.062   system/rst/clkdiv/cnt<0>
    SLICE_X21Y151.CLK    Tah         (-Th)     0.017   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.081ns logic, 0.062ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/pll/mmcm_adv_inst/CLKOUT5
  Logical resource: system/pll/mmcm_adv_inst/CLKOUT5
  Location pin: MMCM_ADV_X0Y8.CLKOUT5
  Clock network: system/glib_pll_clkout_200
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44112 paths analyzed, 13365 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.460ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_111 (SLICE_X100Y153.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_111 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.409ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.946 - 0.962)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y114.DQ     Tcko                  0.337   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X83Y127.C6     net (fanout=2)        0.810   system/mac_rx_last<2>
    SLICE_X83Y127.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X85Y131.D1     net (fanout=42)       0.883   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X85Y131.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X90Y131.B2     net (fanout=1)        0.756   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X90Y131.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X90Y131.C2     net (fanout=9)        0.615   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X90Y131.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X100Y153.SR    net (fanout=25)       2.093   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X100Y153.CLK   Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<114>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_111
    -------------------------------------------------  ---------------------------
    Total                                      6.409ns (1.252ns logic, 5.157ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_111 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.270ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.946 - 0.966)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y105.DQ     Tcko                  0.381   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X85Y131.D5     net (fanout=524)      1.578   system/rst_macclk<2>
    SLICE_X85Y131.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X90Y131.B2     net (fanout=1)        0.756   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X90Y131.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X90Y131.C2     net (fanout=9)        0.615   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X90Y131.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X100Y153.SR    net (fanout=25)       2.093   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X100Y153.CLK   Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<114>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_111
    -------------------------------------------------  ---------------------------
    Total                                      6.270ns (1.228ns logic, 5.042ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_111 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.106ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.727 - 0.769)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y127.DQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X83Y127.C2     net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X83Y127.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X85Y131.D1     net (fanout=42)       0.883   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X85Y131.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X90Y131.B2     net (fanout=1)        0.756   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X90Y131.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X90Y131.C2     net (fanout=9)        0.615   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X90Y131.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X100Y153.SR    net (fanout=25)       2.093   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X100Y153.CLK   Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<114>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_111
    -------------------------------------------------  ---------------------------
    Total                                      6.106ns (1.296ns logic, 4.810ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_112 (SLICE_X100Y153.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_112 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.409ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.946 - 0.962)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y114.DQ     Tcko                  0.337   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X83Y127.C6     net (fanout=2)        0.810   system/mac_rx_last<2>
    SLICE_X83Y127.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X85Y131.D1     net (fanout=42)       0.883   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X85Y131.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X90Y131.B2     net (fanout=1)        0.756   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X90Y131.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X90Y131.C2     net (fanout=9)        0.615   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X90Y131.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X100Y153.SR    net (fanout=25)       2.093   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X100Y153.CLK   Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<114>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_112
    -------------------------------------------------  ---------------------------
    Total                                      6.409ns (1.252ns logic, 5.157ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_112 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.270ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.946 - 0.966)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y105.DQ     Tcko                  0.381   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X85Y131.D5     net (fanout=524)      1.578   system/rst_macclk<2>
    SLICE_X85Y131.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X90Y131.B2     net (fanout=1)        0.756   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X90Y131.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X90Y131.C2     net (fanout=9)        0.615   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X90Y131.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X100Y153.SR    net (fanout=25)       2.093   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X100Y153.CLK   Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<114>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_112
    -------------------------------------------------  ---------------------------
    Total                                      6.270ns (1.228ns logic, 5.042ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_112 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.106ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.727 - 0.769)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y127.DQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X83Y127.C2     net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X83Y127.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X85Y131.D1     net (fanout=42)       0.883   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X85Y131.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X90Y131.B2     net (fanout=1)        0.756   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X90Y131.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X90Y131.C2     net (fanout=9)        0.615   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X90Y131.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X100Y153.SR    net (fanout=25)       2.093   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X100Y153.CLK   Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<114>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_112
    -------------------------------------------------  ---------------------------
    Total                                      6.106ns (1.296ns logic, 4.810ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_113 (SLICE_X100Y153.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_113 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.409ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.946 - 0.962)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_113
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y114.DQ     Tcko                  0.337   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X83Y127.C6     net (fanout=2)        0.810   system/mac_rx_last<2>
    SLICE_X83Y127.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X85Y131.D1     net (fanout=42)       0.883   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X85Y131.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X90Y131.B2     net (fanout=1)        0.756   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X90Y131.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X90Y131.C2     net (fanout=9)        0.615   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X90Y131.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X100Y153.SR    net (fanout=25)       2.093   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X100Y153.CLK   Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<114>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_113
    -------------------------------------------------  ---------------------------
    Total                                      6.409ns (1.252ns logic, 5.157ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_113 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.270ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.946 - 0.966)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_113
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y105.DQ     Tcko                  0.381   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X85Y131.D5     net (fanout=524)      1.578   system/rst_macclk<2>
    SLICE_X85Y131.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X90Y131.B2     net (fanout=1)        0.756   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X90Y131.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X90Y131.C2     net (fanout=9)        0.615   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X90Y131.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X100Y153.SR    net (fanout=25)       2.093   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X100Y153.CLK   Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<114>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_113
    -------------------------------------------------  ---------------------------
    Total                                      6.270ns (1.228ns logic, 5.042ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_113 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.106ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.727 - 0.769)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_113
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y127.DQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X83Y127.C2     net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X83Y127.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X85Y131.D1     net (fanout=42)       0.883   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X85Y131.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X90Y131.B2     net (fanout=1)        0.756   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X90Y131.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X90Y131.C2     net (fanout=9)        0.615   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X90Y131.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X100Y153.SR    net (fanout=25)       2.093   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X100Y153.CLK   Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<114>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_113
    -------------------------------------------------  ---------------------------
    Total                                      6.106ns (1.296ns logic, 4.810ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y28.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_3 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.159ns (0.465 - 0.306)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_3 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X84Y140.DQ        Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/dia<3>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_3
    RAMB36_X5Y28.DIADI3     net (fanout=1)        0.263   system/phy_en.phy_ipb_ctrl/udp_if/dia<3>
    RAMB36_X5Y28.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.180ns (-0.083ns logic, 0.263ns route)
                                                          (-46.1% logic, 146.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y28.ADDRARDADDRL4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/addra_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.465 - 0.313)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/addra_1 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X88Y141.CQ           Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/addra<2>
                                                             system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/addra_1
    RAMB36_X5Y28.ADDRARDADDRL4 net (fanout=2)        0.156   system/phy_en.phy_ipb_ctrl/udp_if/addra<1>
    RAMB36_X5Y28.CLKARDCLKL    Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                             system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.174ns (0.018ns logic, 0.156ns route)
                                                             (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y28.ADDRARDADDRU4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/addra_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.175ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.465 - 0.313)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/addra_1 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X88Y141.CQ           Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/addra<2>
                                                             system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/addra_1
    RAMB36_X5Y28.ADDRARDADDRU4 net (fanout=2)        0.157   system/phy_en.phy_ipb_ctrl/udp_if/addra<1>
    RAMB36_X5Y28.CLKARDCLKU    Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                             system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.175ns (0.018ns logic, 0.157ns route)
                                                             (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44140 paths analyzed, 13368 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.027ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_4 (SLICE_X58Y96.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.736ns (Levels of Logic = 2)
  Clock Path Skew:      -0.256ns (0.770 - 1.026)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y75.DMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X78Y61.A2      net (fanout=138)      1.777   system/mac_rx_valid<0>
    SLICE_X78Y61.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X73Y68.A4      net (fanout=537)      1.184   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X73Y68.AMUX    Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X58Y96.CE      net (fanout=28)       2.738   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X58Y96.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_4
    -------------------------------------------------  ---------------------------
    Total                                      6.736ns (1.037ns logic, 5.699ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.459ns (Levels of Logic = 1)
  Clock Path Skew:      -0.256ns (0.770 - 1.026)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y75.DMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X73Y68.A2      net (fanout=138)      1.744   system/mac_rx_valid<0>
    SLICE_X73Y68.AMUX    Tilo                  0.194   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X58Y96.CE      net (fanout=28)       2.738   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X58Y96.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_4
    -------------------------------------------------  ---------------------------
    Total                                      5.459ns (0.977ns logic, 4.482ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.065ns (Levels of Logic = 2)
  Clock Path Skew:      -0.217ns (0.770 - 0.987)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y61.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X78Y61.A5      net (fanout=1)        0.190   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X78Y61.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X73Y68.A4      net (fanout=537)      1.184   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X73Y68.AMUX    Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X58Y96.CE      net (fanout=28)       2.738   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X58Y96.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_4
    -------------------------------------------------  ---------------------------
    Total                                      5.065ns (0.953ns logic, 4.112ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_5 (SLICE_X58Y96.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.736ns (Levels of Logic = 2)
  Clock Path Skew:      -0.256ns (0.770 - 1.026)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y75.DMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X78Y61.A2      net (fanout=138)      1.777   system/mac_rx_valid<0>
    SLICE_X78Y61.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X73Y68.A4      net (fanout=537)      1.184   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X73Y68.AMUX    Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X58Y96.CE      net (fanout=28)       2.738   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X58Y96.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_5
    -------------------------------------------------  ---------------------------
    Total                                      6.736ns (1.037ns logic, 5.699ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.459ns (Levels of Logic = 1)
  Clock Path Skew:      -0.256ns (0.770 - 1.026)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y75.DMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X73Y68.A2      net (fanout=138)      1.744   system/mac_rx_valid<0>
    SLICE_X73Y68.AMUX    Tilo                  0.194   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X58Y96.CE      net (fanout=28)       2.738   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X58Y96.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_5
    -------------------------------------------------  ---------------------------
    Total                                      5.459ns (0.977ns logic, 4.482ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.065ns (Levels of Logic = 2)
  Clock Path Skew:      -0.217ns (0.770 - 0.987)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y61.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X78Y61.A5      net (fanout=1)        0.190   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X78Y61.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X73Y68.A4      net (fanout=537)      1.184   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X73Y68.AMUX    Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X58Y96.CE      net (fanout=28)       2.738   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X58Y96.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_5
    -------------------------------------------------  ---------------------------
    Total                                      5.065ns (0.953ns logic, 4.112ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_6 (SLICE_X58Y96.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.736ns (Levels of Logic = 2)
  Clock Path Skew:      -0.256ns (0.770 - 1.026)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y75.DMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X78Y61.A2      net (fanout=138)      1.777   system/mac_rx_valid<0>
    SLICE_X78Y61.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X73Y68.A4      net (fanout=537)      1.184   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X73Y68.AMUX    Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X58Y96.CE      net (fanout=28)       2.738   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X58Y96.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_6
    -------------------------------------------------  ---------------------------
    Total                                      6.736ns (1.037ns logic, 5.699ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.459ns (Levels of Logic = 1)
  Clock Path Skew:      -0.256ns (0.770 - 1.026)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y75.DMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X73Y68.A2      net (fanout=138)      1.744   system/mac_rx_valid<0>
    SLICE_X73Y68.AMUX    Tilo                  0.194   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X58Y96.CE      net (fanout=28)       2.738   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X58Y96.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_6
    -------------------------------------------------  ---------------------------
    Total                                      5.459ns (0.977ns logic, 4.482ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.065ns (Levels of Logic = 2)
  Clock Path Skew:      -0.217ns (0.770 - 0.987)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y61.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X78Y61.A5      net (fanout=1)        0.190   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X78Y61.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X73Y68.A4      net (fanout=537)      1.184   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X73Y68.AMUX    Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X58Y96.CE      net (fanout=28)       2.738   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X58Y96.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_6
    -------------------------------------------------  ---------------------------
    Total                                      5.065ns (0.953ns logic, 4.112ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.062ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.365 - 0.328)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y87.AQ             Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/rxchariscomma_r
                                                              system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACRXDISPERR net (fanout=1)        0.286   system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                              system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.062ns (-0.224ns logic, 0.286ns route)
                                                              (-361.3% logic, 461.3% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/next_addr.addr_int_1 (SLICE_X79Y79.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/next_addr.next_addr_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/next_addr.addr_int_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.490 - 0.387)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/next_addr.next_addr_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/next_addr.addr_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y80.CQ      Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/next_addr.next_addr<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/next_addr.next_addr_1
    SLICE_X79Y79.B5      net (fanout=1)        0.107   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/next_addr.next_addr<1>
    SLICE_X79Y79.CLK     Tah         (-Th)     0.057   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/next_addr.next_addr<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_n010821
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/next_addr.addr_int_1
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.041ns logic, 0.107ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.CLIENTEMACTXDVLD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_valid (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (0.789 - 0.727)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_valid to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                           Delay type         Delay(ns)  Physical Resource
                                                                     Logical Resource(s)
    ---------------------------------------------------------------  -------------------
    SLICE_X103Y86.CQ                   Tcko                  0.270   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_valid
                                                                     system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_valid
    TEMAC_X0Y0.CLIENTEMACTXDVLD        net (fanout=5)        0.831   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_valid
    TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN Tmacckd_VALID(-Th)     0.978   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                                     system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    ---------------------------------------------------------------  ---------------------------
    Total                                                    0.123ns (-0.708ns logic, 0.831ns route)
                                                                     (-575.6% logic, 675.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.151ns (1.603 - 1.452)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y106.BMUX    Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y69.A3      net (fanout=23)       2.742   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y69.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.927   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.475ns (0.806ns logic, 4.669ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.301ns (Levels of Logic = 1)
  Clock Path Skew:      0.151ns (1.603 - 1.452)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y106.BQ      Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y69.A4      net (fanout=22)       2.651   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y69.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.927   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.301ns (0.723ns logic, 4.578ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.334ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (1.603 - 1.452)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y106.BMUX    Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       3.880   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.334ns (0.454ns logic, 3.880ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X30Y69.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.769ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (1.490 - 1.452)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y106.BMUX    Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y69.A3      net (fanout=23)       2.742   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y69.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y69.CE      net (fanout=2)        0.255   system/cdce_synch/_n0067_inv
    SLICE_X30Y69.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.769ns (0.772ns logic, 2.997ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.595ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (1.490 - 1.452)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y106.BQ      Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y69.A4      net (fanout=22)       2.651   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y69.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y69.CE      net (fanout=2)        0.255   system/cdce_synch/_n0067_inv
    SLICE_X30Y69.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.595ns (0.689ns logic, 2.906ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_18 (SLICE_X9Y110.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_18 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_18 to system/cdce_synch/cdce_control.timer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/cdce_control.timer_18
    SLICE_X9Y110.C5      net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_18
    SLICE_X9Y110.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT101
                                                       system/cdce_synch/cdce_control.timer_18
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X11Y108.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y108.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X11Y108.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_10
    SLICE_X11Y108.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X10Y109.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y109.CQ     Tcko                  0.115   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X10Y109.C5     net (fanout=3)        0.072   system/cdce_synch/cdce_control.timer_14
    SLICE_X10Y109.CLK    Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30156 paths analyzed, 8915 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.008ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/vi2c_core_inst/crc_check_0 (SLICE_X33Y165.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtp_rx_mux_inst/vi2c_data_o_24 (FF)
  Destination:          usr/link_tracking_1_inst/vi2c_core_inst/crc_check_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.971ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (1.506 - 1.508)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtp_rx_mux_inst/vi2c_data_o_24 to usr/link_tracking_1_inst/vi2c_core_inst/crc_check_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y91.AMUX    Tshcko                0.422   usr/link_tracking_1_inst/vi2c_rx_data<15>
                                                       usr/link_tracking_1_inst/gtp_rx_mux_inst/vi2c_data_o_24
    SLICE_X33Y165.A2     net (fanout=2)        5.476   usr/link_tracking_1_inst/vi2c_rx_data<24>
    SLICE_X33Y165.CLK    Tas                   0.073   usr/link_tracking_1_inst/vi2c_core_inst/crc_check<3>
                                                       usr/link_tracking_1_inst/vi2c_core_inst/Mxor_GND_590_o_rx_data_i[15]_xor_3_OUT_0_xo<0>1
                                                       usr/link_tracking_1_inst/vi2c_core_inst/crc_check_0
    -------------------------------------------------  ---------------------------
    Total                                      5.971ns (0.495ns logic, 5.476ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/registers_core_inst/data_byte_13 (SLICE_X63Y28.D2), 50 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/registers_core_inst/register_byte_0 (FF)
  Destination:          usr/link_tracking_1_inst/registers_core_inst/data_byte_13 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.820ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.905 - 0.932)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/registers_core_inst/register_byte_0 to usr/link_tracking_1_inst/registers_core_inst/data_byte_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y17.AQ      Tcko                  0.381   usr/link_tracking_1_inst/registers_core_inst/register_byte<3>
                                                       usr/link_tracking_1_inst/registers_core_inst/register_byte_0
    SLICE_X53Y26.A4      net (fanout=278)      2.146   usr/link_tracking_1_inst/registers_core_inst/register_byte<0>
    SLICE_X53Y26.A       Tilo                  0.068   usr/request_write<11><11>
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1340
    SLICE_X62Y19.A2      net (fanout=1)        1.266   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1340
    SLICE_X62Y19.A       Tilo                  0.068   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1346
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_74
    SLICE_X62Y19.C3      net (fanout=1)        0.350   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_74
    SLICE_X62Y19.CMUX    Tilo                  0.352   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1346
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_34
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7_3
    SLICE_X63Y28.D2      net (fanout=1)        1.147   usr/link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT<13>
    SLICE_X63Y28.CLK     Tas                   0.042   usr/link_tracking_1_inst/registers_core_inst/data_byte<14>
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux__n206251
                                                       usr/link_tracking_1_inst/registers_core_inst/data_byte_13
    -------------------------------------------------  ---------------------------
    Total                                      5.820ns (0.911ns logic, 4.909ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/registers_core_inst/register_byte_0 (FF)
  Destination:          usr/link_tracking_1_inst/registers_core_inst/data_byte_13 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.531ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.905 - 0.932)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/registers_core_inst/register_byte_0 to usr/link_tracking_1_inst/registers_core_inst/data_byte_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y17.AQ      Tcko                  0.381   usr/link_tracking_1_inst/registers_core_inst/register_byte<3>
                                                       usr/link_tracking_1_inst/registers_core_inst/register_byte_0
    SLICE_X51Y24.C3      net (fanout=278)      2.089   usr/link_tracking_1_inst/registers_core_inst/register_byte<0>
    SLICE_X51Y24.C       Tilo                  0.068   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1215
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1220
    SLICE_X62Y19.A3      net (fanout=1)        1.034   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1220
    SLICE_X62Y19.A       Tilo                  0.068   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1346
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_74
    SLICE_X62Y19.C3      net (fanout=1)        0.350   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_74
    SLICE_X62Y19.CMUX    Tilo                  0.352   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1346
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_34
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7_3
    SLICE_X63Y28.D2      net (fanout=1)        1.147   usr/link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT<13>
    SLICE_X63Y28.CLK     Tas                   0.042   usr/link_tracking_1_inst/registers_core_inst/data_byte<14>
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux__n206251
                                                       usr/link_tracking_1_inst/registers_core_inst/data_byte_13
    -------------------------------------------------  ---------------------------
    Total                                      5.531ns (0.911ns logic, 4.620ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/registers_core_inst/register_byte_1 (FF)
  Destination:          usr/link_tracking_1_inst/registers_core_inst/data_byte_13 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.305ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.905 - 0.932)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/registers_core_inst/register_byte_1 to usr/link_tracking_1_inst/registers_core_inst/data_byte_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y17.BQ      Tcko                  0.381   usr/link_tracking_1_inst/registers_core_inst/register_byte<3>
                                                       usr/link_tracking_1_inst/registers_core_inst/register_byte_1
    SLICE_X53Y26.A6      net (fanout=278)      1.631   usr/link_tracking_1_inst/registers_core_inst/register_byte<1>
    SLICE_X53Y26.A       Tilo                  0.068   usr/request_write<11><11>
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1340
    SLICE_X62Y19.A2      net (fanout=1)        1.266   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1340
    SLICE_X62Y19.A       Tilo                  0.068   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1346
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_74
    SLICE_X62Y19.C3      net (fanout=1)        0.350   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_74
    SLICE_X62Y19.CMUX    Tilo                  0.352   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1346
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_34
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7_3
    SLICE_X63Y28.D2      net (fanout=1)        1.147   usr/link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT<13>
    SLICE_X63Y28.CLK     Tas                   0.042   usr/link_tracking_1_inst/registers_core_inst/data_byte<14>
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux__n206251
                                                       usr/link_tracking_1_inst/registers_core_inst/data_byte_13
    -------------------------------------------------  ---------------------------
    Total                                      5.305ns (0.911ns logic, 4.394ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/registers_core_inst/data_byte_19 (SLICE_X66Y29.B1), 50 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/registers_core_inst/register_byte_0 (FF)
  Destination:          usr/link_tracking_1_inst/registers_core_inst/data_byte_19 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.704ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.892 - 0.932)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/registers_core_inst/register_byte_0 to usr/link_tracking_1_inst/registers_core_inst/data_byte_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y17.AQ      Tcko                  0.381   usr/link_tracking_1_inst/registers_core_inst/register_byte<3>
                                                       usr/link_tracking_1_inst/registers_core_inst/register_byte_0
    SLICE_X54Y21.A3      net (fanout=278)      1.825   usr/link_tracking_1_inst/registers_core_inst/register_byte<0>
    SLICE_X54Y21.A       Tilo                  0.068   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_13100
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_13100
    SLICE_X68Y19.A2      net (fanout=1)        1.502   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_13100
    SLICE_X68Y19.A       Tilo                  0.068   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_13106
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_710
    SLICE_X68Y19.C3      net (fanout=1)        0.345   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_710
    SLICE_X68Y19.CMUX    Tilo                  0.358   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_13106
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_310
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7_9
    SLICE_X66Y29.B1      net (fanout=1)        1.087   usr/link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT<19>
    SLICE_X66Y29.CLK     Tas                   0.070   usr/link_tracking_1_inst/registers_core_inst/data_byte<22>
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux__n2062111
                                                       usr/link_tracking_1_inst/registers_core_inst/data_byte_19
    -------------------------------------------------  ---------------------------
    Total                                      5.704ns (0.945ns logic, 4.759ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/registers_core_inst/register_byte_1 (FF)
  Destination:          usr/link_tracking_1_inst/registers_core_inst/data_byte_19 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.176ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.892 - 0.932)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/registers_core_inst/register_byte_1 to usr/link_tracking_1_inst/registers_core_inst/data_byte_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y17.BQ      Tcko                  0.381   usr/link_tracking_1_inst/registers_core_inst/register_byte<3>
                                                       usr/link_tracking_1_inst/registers_core_inst/register_byte_1
    SLICE_X54Y21.A5      net (fanout=278)      1.297   usr/link_tracking_1_inst/registers_core_inst/register_byte<1>
    SLICE_X54Y21.A       Tilo                  0.068   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_13100
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_13100
    SLICE_X68Y19.A2      net (fanout=1)        1.502   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_13100
    SLICE_X68Y19.A       Tilo                  0.068   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_13106
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_710
    SLICE_X68Y19.C3      net (fanout=1)        0.345   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_710
    SLICE_X68Y19.CMUX    Tilo                  0.358   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_13106
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_310
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7_9
    SLICE_X66Y29.B1      net (fanout=1)        1.087   usr/link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT<19>
    SLICE_X66Y29.CLK     Tas                   0.070   usr/link_tracking_1_inst/registers_core_inst/data_byte<22>
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux__n2062111
                                                       usr/link_tracking_1_inst/registers_core_inst/data_byte_19
    -------------------------------------------------  ---------------------------
    Total                                      5.176ns (0.945ns logic, 4.231ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/registers_core_inst/register_byte_0 (FF)
  Destination:          usr/link_tracking_1_inst/registers_core_inst/data_byte_19 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.803ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.892 - 0.932)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/registers_core_inst/register_byte_0 to usr/link_tracking_1_inst/registers_core_inst/data_byte_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y17.AQ      Tcko                  0.381   usr/link_tracking_1_inst/registers_core_inst/register_byte<3>
                                                       usr/link_tracking_1_inst/registers_core_inst/register_byte_0
    SLICE_X89Y25.D5      net (fanout=278)      1.536   usr/link_tracking_1_inst/registers_core_inst/register_byte<0>
    SLICE_X89Y25.D       Tilo                  0.068   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1254
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1254
    SLICE_X68Y19.D4      net (fanout=1)        1.306   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1254
    SLICE_X68Y19.CMUX    Topdc                 0.355   usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_13106
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_4101
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7_9
    SLICE_X66Y29.B1      net (fanout=1)        1.087   usr/link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT<19>
    SLICE_X66Y29.CLK     Tas                   0.070   usr/link_tracking_1_inst/registers_core_inst/data_byte<22>
                                                       usr/link_tracking_1_inst/registers_core_inst/Mmux__n2062111
                                                       usr/link_tracking_1_inst/registers_core_inst/data_byte_19
    -------------------------------------------------  ---------------------------
    Total                                      4.803ns (0.874ns logic, 3.929ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y3.DIBDI7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/bx_counter_inst/counter_25 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.190ns (Levels of Logic = 0)
  Clock Path Skew:      0.158ns (0.560 - 0.402)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/bx_counter_inst/counter_25 to usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y11.BQ      Tcko                  0.115   usr/bx_x4_counter<27>
                                                       usr/bx_counter_inst/counter_25
    RAMB18_X3Y3.DIBDI7   net (fanout=4)        0.273   usr/bx_x4_counter<25>
    RAMB18_X3Y3.CLKBWRCLKTrckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.190ns (-0.083ns logic, 0.273ns route)
                                                       (-43.7% logic, 143.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y3.DIBDI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/bx_counter_inst/counter_22 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.196ns (Levels of Logic = 0)
  Clock Path Skew:      0.157ns (0.560 - 0.403)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/bx_counter_inst/counter_22 to usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y10.CQ      Tcko                  0.115   usr/bx_x4_counter<23>
                                                       usr/bx_counter_inst/counter_22
    RAMB18_X3Y3.DIBDI4   net (fanout=4)        0.279   usr/bx_x4_counter<22>
    RAMB18_X3Y3.CLKBWRCLKTrckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.196ns (-0.083ns logic, 0.279ns route)
                                                       (-42.3% logic, 142.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y3.DIBDI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/bx_counter_inst/counter_20 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.197ns (Levels of Logic = 0)
  Clock Path Skew:      0.157ns (0.560 - 0.403)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/bx_counter_inst/counter_20 to usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y10.AQ      Tcko                  0.115   usr/bx_x4_counter<23>
                                                       usr/bx_counter_inst/counter_20
    RAMB18_X3Y3.DIBDI2   net (fanout=4)        0.280   usr/bx_x4_counter<20>
    RAMB18_X3Y3.CLKBWRCLKTrckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.197ns (-0.083ns logic, 0.280ns route)
                                                       (-42.1% logic, 142.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y24.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X4Y122.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y18.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y12.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y25.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_200 = PERIOD TIMEGRP 
"system_glib_pll_clkout_200"         TS_clk125_2_p / 1.6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_200 = PERIOD TIMEGRP "system_glib_pll_clkout_200"
        TS_clk125_2_p / 1.6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/fpga_clk_pll_inst/mmcm_adv_inst/CLKIN1
  Logical resource: usr/fpga_clk_pll_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y7.CLKIN1
  Clock network: usr/fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/fpga_clk_pll_inst/mmcm_adv_inst/CLKIN1
  Logical resource: usr/fpga_clk_pll_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y7.CLKIN1
  Clock network: usr/fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/clkbuf_pllout6/I0
  Logical resource: system/clkbuf_pllout6/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: system/glib_pll_clkout_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y25.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X30Y33.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1680 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.566ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_34 (SLICE_X33Y102.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.207ns (Levels of Logic = 9)
  Clock Path Skew:      -0.154ns (2.639 - 2.793)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y129.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y91.A4      net (fanout=69)       4.668   system/ipb_arb/src<0>
    SLICE_X12Y91.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X22Y109.A5     net (fanout=257)      2.820   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X22Y109.A      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1     net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B      Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X24Y109.C2     net (fanout=37)       0.615   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X24Y109.CMUX   Tilo                  0.198   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X25Y109.B1     net (fanout=1)        0.462   system/ipb_fabric/N68
    SLICE_X25Y109.B      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X25Y109.C2     net (fanout=33)       0.586   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X25Y109.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X19Y131.C2     net (fanout=4)        1.685   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X19Y131.CMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X19Y131.B3     net (fanout=7)        0.344   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X19Y131.B      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X18Y125.A4     net (fanout=7)        0.799   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X18Y125.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X33Y102.SR     net (fanout=15)       2.820   system/sram2_if/sramInterface/_n0147
    SLICE_X33Y102.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     17.207ns (1.759ns logic, 15.448ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.093ns (Levels of Logic = 9)
  Clock Path Skew:      -0.154ns (2.639 - 2.793)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y129.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y91.C5      net (fanout=69)       4.565   system/ipb_arb/src<0>
    SLICE_X12Y91.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X22Y109.A1     net (fanout=257)      2.809   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X22Y109.A      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1     net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B      Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X24Y109.C2     net (fanout=37)       0.615   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X24Y109.CMUX   Tilo                  0.198   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X25Y109.B1     net (fanout=1)        0.462   system/ipb_fabric/N68
    SLICE_X25Y109.B      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X25Y109.C2     net (fanout=33)       0.586   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X25Y109.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X19Y131.C2     net (fanout=4)        1.685   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X19Y131.CMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X19Y131.B3     net (fanout=7)        0.344   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X19Y131.B      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X18Y125.A4     net (fanout=7)        0.799   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X18Y125.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X33Y102.SR     net (fanout=15)       2.820   system/sram2_if/sramInterface/_n0147
    SLICE_X33Y102.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     17.093ns (1.759ns logic, 15.334ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.744ns (Levels of Logic = 8)
  Clock Path Skew:      -0.154ns (2.639 - 2.793)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y129.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y91.A4      net (fanout=69)       4.668   system/ipb_arb/src<0>
    SLICE_X12Y91.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X22Y109.A5     net (fanout=257)      2.820   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X22Y109.A      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1     net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B      Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X27Y112.D4     net (fanout=37)       0.680   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X27Y112.D      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X25Y109.C3     net (fanout=34)       0.718   system/ipb_fabric/sel<2>
    SLICE_X25Y109.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X19Y131.C2     net (fanout=4)        1.685   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X19Y131.CMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X19Y131.B3     net (fanout=7)        0.344   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X19Y131.B      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X18Y125.A4     net (fanout=7)        0.799   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X18Y125.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X33Y102.SR     net (fanout=15)       2.820   system/sram2_if/sramInterface/_n0147
    SLICE_X33Y102.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     16.744ns (1.561ns logic, 15.183ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_33 (SLICE_X33Y102.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_33 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.207ns (Levels of Logic = 9)
  Clock Path Skew:      -0.154ns (2.639 - 2.793)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y129.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y91.A4      net (fanout=69)       4.668   system/ipb_arb/src<0>
    SLICE_X12Y91.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X22Y109.A5     net (fanout=257)      2.820   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X22Y109.A      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1     net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B      Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X24Y109.C2     net (fanout=37)       0.615   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X24Y109.CMUX   Tilo                  0.198   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X25Y109.B1     net (fanout=1)        0.462   system/ipb_fabric/N68
    SLICE_X25Y109.B      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X25Y109.C2     net (fanout=33)       0.586   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X25Y109.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X19Y131.C2     net (fanout=4)        1.685   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X19Y131.CMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X19Y131.B3     net (fanout=7)        0.344   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X19Y131.B      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X18Y125.A4     net (fanout=7)        0.799   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X18Y125.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X33Y102.SR     net (fanout=15)       2.820   system/sram2_if/sramInterface/_n0147
    SLICE_X33Y102.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_33
    -------------------------------------------------  ---------------------------
    Total                                     17.207ns (1.759ns logic, 15.448ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_33 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.093ns (Levels of Logic = 9)
  Clock Path Skew:      -0.154ns (2.639 - 2.793)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y129.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y91.C5      net (fanout=69)       4.565   system/ipb_arb/src<0>
    SLICE_X12Y91.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X22Y109.A1     net (fanout=257)      2.809   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X22Y109.A      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1     net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B      Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X24Y109.C2     net (fanout=37)       0.615   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X24Y109.CMUX   Tilo                  0.198   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X25Y109.B1     net (fanout=1)        0.462   system/ipb_fabric/N68
    SLICE_X25Y109.B      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X25Y109.C2     net (fanout=33)       0.586   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X25Y109.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X19Y131.C2     net (fanout=4)        1.685   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X19Y131.CMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X19Y131.B3     net (fanout=7)        0.344   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X19Y131.B      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X18Y125.A4     net (fanout=7)        0.799   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X18Y125.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X33Y102.SR     net (fanout=15)       2.820   system/sram2_if/sramInterface/_n0147
    SLICE_X33Y102.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_33
    -------------------------------------------------  ---------------------------
    Total                                     17.093ns (1.759ns logic, 15.334ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_33 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.744ns (Levels of Logic = 8)
  Clock Path Skew:      -0.154ns (2.639 - 2.793)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y129.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y91.A4      net (fanout=69)       4.668   system/ipb_arb/src<0>
    SLICE_X12Y91.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X22Y109.A5     net (fanout=257)      2.820   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X22Y109.A      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1     net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B      Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X27Y112.D4     net (fanout=37)       0.680   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X27Y112.D      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X25Y109.C3     net (fanout=34)       0.718   system/ipb_fabric/sel<2>
    SLICE_X25Y109.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X19Y131.C2     net (fanout=4)        1.685   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X19Y131.CMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X19Y131.B3     net (fanout=7)        0.344   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X19Y131.B      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X18Y125.A4     net (fanout=7)        0.799   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X18Y125.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X33Y102.SR     net (fanout=15)       2.820   system/sram2_if/sramInterface/_n0147
    SLICE_X33Y102.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_33
    -------------------------------------------------  ---------------------------
    Total                                     16.744ns (1.561ns logic, 15.183ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (SLICE_X34Y167.SR), 508 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.137ns (Levels of Logic = 7)
  Clock Path Skew:      -1.208ns (1.585 - 2.793)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y129.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y91.A4      net (fanout=69)       4.668   system/ipb_arb/src<0>
    SLICE_X12Y91.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X22Y109.A5     net (fanout=257)      2.820   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X22Y109.A      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1     net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B      Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X24Y109.C2     net (fanout=37)       0.615   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X24Y109.CMUX   Tilo                  0.198   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X25Y109.B1     net (fanout=1)        0.462   system/ipb_fabric/N68
    SLICE_X25Y109.B      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X25Y109.C2     net (fanout=33)       0.586   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X25Y109.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X34Y166.B2     net (fanout=4)        4.210   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X34Y166.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X34Y167.SR     net (fanout=1)        0.627   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X34Y167.CLK    Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     16.137ns (1.500ns logic, 14.637ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.023ns (Levels of Logic = 7)
  Clock Path Skew:      -1.208ns (1.585 - 2.793)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y129.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y91.C5      net (fanout=69)       4.565   system/ipb_arb/src<0>
    SLICE_X12Y91.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X22Y109.A1     net (fanout=257)      2.809   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X22Y109.A      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1     net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B      Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X24Y109.C2     net (fanout=37)       0.615   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X24Y109.CMUX   Tilo                  0.198   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X25Y109.B1     net (fanout=1)        0.462   system/ipb_fabric/N68
    SLICE_X25Y109.B      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X25Y109.C2     net (fanout=33)       0.586   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X25Y109.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X34Y166.B2     net (fanout=4)        4.210   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X34Y166.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X34Y167.SR     net (fanout=1)        0.627   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X34Y167.CLK    Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     16.023ns (1.500ns logic, 14.523ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.674ns (Levels of Logic = 6)
  Clock Path Skew:      -1.208ns (1.585 - 2.793)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y129.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y91.A4      net (fanout=69)       4.668   system/ipb_arb/src<0>
    SLICE_X12Y91.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X22Y109.A5     net (fanout=257)      2.820   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X22Y109.A      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1     net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B      Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X27Y112.D4     net (fanout=37)       0.680   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X27Y112.D      Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X25Y109.C3     net (fanout=34)       0.718   system/ipb_fabric/sel<2>
    SLICE_X25Y109.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X34Y166.B2     net (fanout=4)        4.210   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X34Y166.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X34Y167.SR     net (fanout=1)        0.627   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X34Y167.CLK    Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     15.674ns (1.302ns logic, 14.372ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_11 (SLICE_X26Y108.B3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_11 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 2)
  Clock Path Skew:      0.076ns (1.249 - 1.173)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_11 to system/sram2_if/sramInterface/ADDR_O_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y108.DQ     Tcko                  0.098   system/ipb_from_masters[0]_ipb_addr<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_11
    SLICE_X26Y108.A6     net (fanout=2)        0.152   system/ipb_from_masters[0]_ipb_addr<11>
    SLICE_X26Y108.A      Tilo                  0.034   system/sram_w[2]_addr<12>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr31
    SLICE_X26Y108.B3     net (fanout=4)        0.130   user_ipb_mosi[0]_ipb_addr<11>
    SLICE_X26Y108.CLK    Tah         (-Th)     0.077   system/sram_w[2]_addr<12>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O31
                                                       system/sram2_if/sramInterface/ADDR_O_11
    -------------------------------------------------  ---------------------------
    Total                                      0.337ns (0.055ns logic, 0.282ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_11 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 2)
  Clock Path Skew:      0.077ns (1.249 - 1.172)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_11 to system/sram2_if/sramInterface/ADDR_O_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y122.DQ     Tcko                  0.115   system/ipb_from_masters[2]_ipb_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_11
    SLICE_X26Y108.A4     net (fanout=2)        0.336   system/ipb_from_masters[2]_ipb_addr<11>
    SLICE_X26Y108.A      Tilo                  0.034   system/sram_w[2]_addr<12>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr31
    SLICE_X26Y108.B3     net (fanout=4)        0.130   user_ipb_mosi[0]_ipb_addr<11>
    SLICE_X26Y108.CLK    Tah         (-Th)     0.077   system/sram_w[2]_addr<12>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O31
                                                       system/sram2_if/sramInterface/ADDR_O_11
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.072ns logic, 0.466ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.604ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.888ns (Levels of Logic = 2)
  Clock Path Skew:      0.079ns (1.249 - 1.170)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y129.AQ     Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X26Y108.A1     net (fanout=69)       0.686   system/ipb_arb/src<0>
    SLICE_X26Y108.A      Tilo                  0.034   system/sram_w[2]_addr<12>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr31
    SLICE_X26Y108.B3     net (fanout=4)        0.130   user_ipb_mosi[0]_ipb_addr<11>
    SLICE_X26Y108.CLK    Tah         (-Th)     0.077   system/sram_w[2]_addr<12>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O31
                                                       system/sram2_if/sramInterface/ADDR_O_11
    -------------------------------------------------  ---------------------------
    Total                                      0.888ns (0.072ns logic, 0.816ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_15 (SLICE_X28Y108.B3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 2)
  Clock Path Skew:      0.079ns (1.253 - 1.174)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15 to system/sram2_if/sramInterface/ADDR_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y109.DQ     Tcko                  0.098   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15
    SLICE_X28Y108.A5     net (fanout=2)        0.161   system/ipb_from_masters[0]_ipb_addr<15>
    SLICE_X28Y108.A      Tilo                  0.034   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X28Y108.B3     net (fanout=4)        0.124   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X28Y108.CLK    Tah         (-Th)     0.077   system/sram_w[2]_addr<16>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O71
                                                       system/sram2_if/sramInterface/ADDR_O_15
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.055ns logic, 0.285ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_15 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.683ns (Levels of Logic = 2)
  Clock Path Skew:      0.081ns (1.253 - 1.172)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_15 to system/sram2_if/sramInterface/ADDR_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.DQ     Tcko                  0.115   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_15
    SLICE_X28Y108.A3     net (fanout=2)        0.487   system/ipb_from_masters[2]_ipb_addr<15>
    SLICE_X28Y108.A      Tilo                  0.034   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X28Y108.B3     net (fanout=4)        0.124   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X28Y108.CLK    Tah         (-Th)     0.077   system/sram_w[2]_addr<16>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O71
                                                       system/sram2_if/sramInterface/ADDR_O_15
    -------------------------------------------------  ---------------------------
    Total                                      0.683ns (0.072ns logic, 0.611ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.886ns (Levels of Logic = 2)
  Clock Path Skew:      0.083ns (1.253 - 1.170)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y129.CQ     Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X28Y108.A2     net (fanout=68)       0.690   system/ipb_arb/src<1>
    SLICE_X28Y108.A      Tilo                  0.034   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X28Y108.B3     net (fanout=4)        0.124   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X28Y108.CLK    Tah         (-Th)     0.077   system/sram_w[2]_addr<16>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O71
                                                       system/sram2_if/sramInterface/ADDR_O_15
    -------------------------------------------------  ---------------------------
    Total                                      0.886ns (0.072ns logic, 0.814ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/prbsPatterGenerator/pdata_10 (SLICE_X10Y133.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_10 (FF)
  Destination:          system/sram2_if/bist/prbsPatterGenerator/pdata_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.436 - 0.404)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_10 to system/sram2_if/bist/prbsPatterGenerator/pdata_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y133.BQ      Tcko                  0.098   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<12>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_10
    SLICE_X10Y133.CX     net (fanout=1)        0.096   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<10>
    SLICE_X10Y133.CLK    Tckdi       (-Th)     0.089   system/sram2_if/data_from_bist<11>
                                                       system/sram2_if/bist/prbsPatterGenerator/pdata_10
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (0.009ns logic, 0.096ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y24.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X4Y122.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 337646 paths analyzed, 11610 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.079ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X3Y31.DIADI1), 1474 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.059ns (Levels of Logic = 9)
  Clock Path Skew:      0.065ns (1.522 - 1.457)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X26Y129.AQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X12Y91.A4         net (fanout=69)       4.668   system/ipb_arb/src<0>
    SLICE_X12Y91.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X22Y109.A5        net (fanout=257)      2.820   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X22Y109.A         Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1        net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B         Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X27Y112.D4        net (fanout=37)       0.680   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X27Y112.D         Tilo                  0.068   system/ipb_fabric/sel<2>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X25Y112.A3        net (fanout=34)       0.474   system/ipb_fabric/sel<2>
    SLICE_X25Y112.A         Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X31Y118.D4        net (fanout=17)       1.308   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X31Y118.D         Tilo                  0.068   system/ipb_fabric/N64
                                                          system/ipb_fabric/mux_rdata<0><9>_SW0
    SLICE_X30Y117.B2        net (fanout=1)        0.594   system/ipb_fabric/N64
    SLICE_X30Y117.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<11>
                                                          system/ipb_fabric/mux_rdata<0><9>
    SLICE_X36Y145.B3        net (fanout=3)        2.098   system/ipb_from_fabric_ipb_rdata<9>
    SLICE_X36Y145.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101211
    SLICE_X36Y145.A2        net (fanout=1)        0.478   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
    SLICE_X36Y145.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2311
    RAMB36_X3Y31.DIADI1     net (fanout=1)        1.590   system/phy_en.phy_ipb_ctrl/trans_out_wdata<9>
    RAMB36_X3Y31.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        17.059ns (1.700ns logic, 15.359ns route)
                                                          (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      16.945ns (Levels of Logic = 9)
  Clock Path Skew:      0.065ns (1.522 - 1.457)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X26Y129.AQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X12Y91.C5         net (fanout=69)       4.565   system/ipb_arb/src<0>
    SLICE_X12Y91.C          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X22Y109.A1        net (fanout=257)      2.809   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X22Y109.A         Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1        net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B         Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X27Y112.D4        net (fanout=37)       0.680   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X27Y112.D         Tilo                  0.068   system/ipb_fabric/sel<2>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X25Y112.A3        net (fanout=34)       0.474   system/ipb_fabric/sel<2>
    SLICE_X25Y112.A         Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X31Y118.D4        net (fanout=17)       1.308   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X31Y118.D         Tilo                  0.068   system/ipb_fabric/N64
                                                          system/ipb_fabric/mux_rdata<0><9>_SW0
    SLICE_X30Y117.B2        net (fanout=1)        0.594   system/ipb_fabric/N64
    SLICE_X30Y117.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<11>
                                                          system/ipb_fabric/mux_rdata<0><9>
    SLICE_X36Y145.B3        net (fanout=3)        2.098   system/ipb_from_fabric_ipb_rdata<9>
    SLICE_X36Y145.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101211
    SLICE_X36Y145.A2        net (fanout=1)        0.478   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
    SLICE_X36Y145.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2311
    RAMB36_X3Y31.DIADI1     net (fanout=1)        1.590   system/phy_en.phy_ipb_ctrl/trans_out_wdata<9>
    RAMB36_X3Y31.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        16.945ns (1.700ns logic, 15.245ns route)
                                                          (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      16.606ns (Levels of Logic = 8)
  Clock Path Skew:      0.065ns (1.522 - 1.457)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X26Y129.AQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X12Y91.A4         net (fanout=69)       4.668   system/ipb_arb/src<0>
    SLICE_X12Y91.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X22Y109.A5        net (fanout=257)      2.820   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X22Y109.A         Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1        net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B         Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X24Y109.C2        net (fanout=37)       0.615   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X24Y109.CMUX      Tilo                  0.198   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X25Y109.B1        net (fanout=1)        0.462   system/ipb_fabric/N68
    SLICE_X25Y109.B         Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                          system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y117.B1        net (fanout=33)       1.464   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y117.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<11>
                                                          system/ipb_fabric/mux_rdata<0><9>
    SLICE_X36Y145.B3        net (fanout=3)        2.098   system/ipb_from_fabric_ipb_rdata<9>
    SLICE_X36Y145.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101211
    SLICE_X36Y145.A2        net (fanout=1)        0.478   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
    SLICE_X36Y145.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2311
    RAMB36_X3Y31.DIADI1     net (fanout=1)        1.590   system/phy_en.phy_ipb_ctrl/trans_out_wdata<9>
    RAMB36_X3Y31.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        16.606ns (1.762ns logic, 14.844ns route)
                                                          (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB36_X4Y21.DIADI2), 984 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.013ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (1.496 - 1.457)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X26Y129.AQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X12Y91.A4         net (fanout=69)       4.668   system/ipb_arb/src<0>
    SLICE_X12Y91.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X22Y109.A5        net (fanout=257)      2.820   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X22Y109.A         Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1        net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B         Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X24Y109.C2        net (fanout=37)       0.615   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X24Y109.CMUX      Tilo                  0.198   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X25Y109.B1        net (fanout=1)        0.462   system/ipb_fabric/N68
    SLICE_X25Y109.B         Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                          system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y128.C4        net (fanout=33)       2.306   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y128.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<23>
                                                          system/ipb_fabric/mux_rdata<0><22>
    SLICE_X41Y106.D5        net (fanout=3)        1.726   system/ipb_from_fabric_ipb_rdata<22>
    SLICE_X41Y106.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<22>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10141
    SLICE_X41Y106.C2        net (fanout=1)        0.463   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<22>
    SLICE_X41Y106.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<22>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1011
    RAMB36_X4Y21.DIADI2     net (fanout=1)        1.542   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<22>
    RAMB36_X4Y21.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    ----------------------------------------------------  ---------------------------
    Total                                        17.013ns (1.762ns logic, 15.251ns route)
                                                          (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      16.899ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (1.496 - 1.457)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X26Y129.AQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X12Y91.C5         net (fanout=69)       4.565   system/ipb_arb/src<0>
    SLICE_X12Y91.C          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X22Y109.A1        net (fanout=257)      2.809   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X22Y109.A         Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1        net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B         Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X24Y109.C2        net (fanout=37)       0.615   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X24Y109.CMUX      Tilo                  0.198   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X25Y109.B1        net (fanout=1)        0.462   system/ipb_fabric/N68
    SLICE_X25Y109.B         Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                          system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y128.C4        net (fanout=33)       2.306   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y128.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<23>
                                                          system/ipb_fabric/mux_rdata<0><22>
    SLICE_X41Y106.D5        net (fanout=3)        1.726   system/ipb_from_fabric_ipb_rdata<22>
    SLICE_X41Y106.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<22>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10141
    SLICE_X41Y106.C2        net (fanout=1)        0.463   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<22>
    SLICE_X41Y106.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<22>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1011
    RAMB36_X4Y21.DIADI2     net (fanout=1)        1.542   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<22>
    RAMB36_X4Y21.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    ----------------------------------------------------  ---------------------------
    Total                                        16.899ns (1.762ns logic, 15.137ns route)
                                                          (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      16.304ns (Levels of Logic = 7)
  Clock Path Skew:      0.039ns (1.496 - 1.457)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X26Y129.AQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X12Y91.A4         net (fanout=69)       4.668   system/ipb_arb/src<0>
    SLICE_X12Y91.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X22Y109.A5        net (fanout=257)      2.820   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X22Y109.A         Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1        net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B         Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y117.C2        net (fanout=37)       1.418   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y117.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<15>
                                                          system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y128.C1        net (fanout=33)       1.454   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y128.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<23>
                                                          system/ipb_fabric/mux_rdata<0><22>
    SLICE_X41Y106.D5        net (fanout=3)        1.726   system/ipb_from_fabric_ipb_rdata<22>
    SLICE_X41Y106.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<22>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10141
    SLICE_X41Y106.C2        net (fanout=1)        0.463   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<22>
    SLICE_X41Y106.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<22>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1011
    RAMB36_X4Y21.DIADI2     net (fanout=1)        1.542   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<22>
    RAMB36_X4Y21.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    ----------------------------------------------------  ---------------------------
    Total                                        16.304ns (1.564ns logic, 14.740ns route)
                                                          (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB36_X4Y28.DIADI1), 1473 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.007ns (Levels of Logic = 9)
  Clock Path Skew:      0.034ns (1.491 - 1.457)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X26Y129.AQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X12Y91.A4         net (fanout=69)       4.668   system/ipb_arb/src<0>
    SLICE_X12Y91.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X22Y109.A5        net (fanout=257)      2.820   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X22Y109.A         Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1        net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B         Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X27Y112.D4        net (fanout=37)       0.680   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X27Y112.D         Tilo                  0.068   system/ipb_fabric/sel<2>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X25Y112.A3        net (fanout=34)       0.474   system/ipb_fabric/sel<2>
    SLICE_X25Y112.A         Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X22Y114.D1        net (fanout=17)       1.163   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X22Y114.D         Tilo                  0.068   system/ipb_fabric/N56
                                                          system/ipb_fabric/mux_rdata<0><5>_SW0
    SLICE_X28Y114.B2        net (fanout=1)        0.964   system/ipb_fabric/N56
    SLICE_X28Y114.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<7>
                                                          system/ipb_fabric/mux_rdata<0><5>
    SLICE_X38Y133.B6        net (fanout=3)        1.841   system/ipb_from_fabric_ipb_rdata<5>
    SLICE_X38Y133.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<5>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101171
    SLICE_X38Y133.A6        net (fanout=1)        0.125   system/phy_en.phy_ipb_ctrl/trans/tx_data<5>
    SLICE_X38Y133.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<5>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2711
    RAMB36_X4Y28.DIADI1     net (fanout=1)        1.923   system/phy_en.phy_ipb_ctrl/trans_out_wdata<5>
    RAMB36_X4Y28.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        17.007ns (1.700ns logic, 15.307ns route)
                                                          (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      16.893ns (Levels of Logic = 9)
  Clock Path Skew:      0.034ns (1.491 - 1.457)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X26Y129.AQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X12Y91.C5         net (fanout=69)       4.565   system/ipb_arb/src<0>
    SLICE_X12Y91.C          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X22Y109.A1        net (fanout=257)      2.809   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X22Y109.A         Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1        net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B         Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X27Y112.D4        net (fanout=37)       0.680   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X27Y112.D         Tilo                  0.068   system/ipb_fabric/sel<2>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X25Y112.A3        net (fanout=34)       0.474   system/ipb_fabric/sel<2>
    SLICE_X25Y112.A         Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X22Y114.D1        net (fanout=17)       1.163   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X22Y114.D         Tilo                  0.068   system/ipb_fabric/N56
                                                          system/ipb_fabric/mux_rdata<0><5>_SW0
    SLICE_X28Y114.B2        net (fanout=1)        0.964   system/ipb_fabric/N56
    SLICE_X28Y114.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<7>
                                                          system/ipb_fabric/mux_rdata<0><5>
    SLICE_X38Y133.B6        net (fanout=3)        1.841   system/ipb_from_fabric_ipb_rdata<5>
    SLICE_X38Y133.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<5>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101171
    SLICE_X38Y133.A6        net (fanout=1)        0.125   system/phy_en.phy_ipb_ctrl/trans/tx_data<5>
    SLICE_X38Y133.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<5>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2711
    RAMB36_X4Y28.DIADI1     net (fanout=1)        1.923   system/phy_en.phy_ipb_ctrl/trans_out_wdata<5>
    RAMB36_X4Y28.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        16.893ns (1.700ns logic, 15.193ns route)
                                                          (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      16.147ns (Levels of Logic = 8)
  Clock Path Skew:      0.034ns (1.491 - 1.457)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X26Y129.AQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X12Y91.A4         net (fanout=69)       4.668   system/ipb_arb/src<0>
    SLICE_X12Y91.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X22Y109.A5        net (fanout=257)      2.820   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X22Y109.A         Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1        net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B         Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X25Y112.A6        net (fanout=37)       0.362   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X25Y112.A         Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X22Y114.D1        net (fanout=17)       1.163   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X22Y114.D         Tilo                  0.068   system/ipb_fabric/N56
                                                          system/ipb_fabric/mux_rdata<0><5>_SW0
    SLICE_X28Y114.B2        net (fanout=1)        0.964   system/ipb_fabric/N56
    SLICE_X28Y114.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<7>
                                                          system/ipb_fabric/mux_rdata<0><5>
    SLICE_X38Y133.B6        net (fanout=3)        1.841   system/ipb_from_fabric_ipb_rdata<5>
    SLICE_X38Y133.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<5>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101171
    SLICE_X38Y133.A6        net (fanout=1)        0.125   system/phy_en.phy_ipb_ctrl/trans/tx_data<5>
    SLICE_X38Y133.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<5>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2711
    RAMB36_X4Y28.DIADI1     net (fanout=1)        1.923   system/phy_en.phy_ipb_ctrl/trans_out_wdata<5>
    RAMB36_X4Y28.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        16.147ns (1.632ns logic, 14.515ns route)
                                                          (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/slaveaddress_reg_1 (SLICE_X11Y79.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_14_17 (FF)
  Destination:          system/mst.i2c_m/u2/slaveaddress_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.713 - 0.608)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_14_17 to system/mst.i2c_m/u2/slaveaddress_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y80.BQ      Tcko                  0.098   system/regs_from_ipbus<14><19>
                                                       system/ipb_sys_regs/regs_14_17
    SLICE_X11Y79.BX      net (fanout=3)        0.101   system/regs_from_ipbus<14><17>
    SLICE_X11Y79.CLK     Tckdi       (-Th)     0.076   system/mst.i2c_m/u2/slaveaddress_reg<3>
                                                       system/mst.i2c_m/u2/slaveaddress_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.022ns logic, 0.101ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/slaveaddress_reg_0 (SLICE_X11Y79.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_14_16 (FF)
  Destination:          system/mst.i2c_m/u2/slaveaddress_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.713 - 0.608)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_14_16 to system/mst.i2c_m/u2/slaveaddress_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y80.AQ      Tcko                  0.098   system/regs_from_ipbus<14><19>
                                                       system/ipb_sys_regs/regs_14_16
    SLICE_X11Y79.AX      net (fanout=3)        0.102   system/regs_from_ipbus<14><16>
    SLICE_X11Y79.CLK     Tckdi       (-Th)     0.076   system/mst.i2c_m/u2/slaveaddress_reg<3>
                                                       system/mst.i2c_m/u2/slaveaddress_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.022ns logic, 0.102ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/slaveaddress_reg_3 (SLICE_X11Y79.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_14_19 (FF)
  Destination:          system/mst.i2c_m/u2/slaveaddress_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.713 - 0.608)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_14_19 to system/mst.i2c_m/u2/slaveaddress_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y80.DQ      Tcko                  0.098   system/regs_from_ipbus<14><19>
                                                       system/ipb_sys_regs/regs_14_19
    SLICE_X11Y79.DX      net (fanout=3)        0.102   system/regs_from_ipbus<14><19>
    SLICE_X11Y79.CLK     Tckdi       (-Th)     0.076   system/mst.i2c_m/u2/slaveaddress_reg<3>
                                                       system/mst.i2c_m/u2/slaveaddress_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.022ns logic, 0.102ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y18.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y12.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y25.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_200_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_200_0" TS_clk125_2_n / 1.6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_200_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_200_0" TS_clk125_2_n / 1.6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/fpga_clk_pll_inst/mmcm_adv_inst/CLKIN1
  Logical resource: usr/fpga_clk_pll_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y7.CLKIN1
  Clock network: usr/fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/fpga_clk_pll_inst/mmcm_adv_inst/CLKIN1
  Logical resource: usr/fpga_clk_pll_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y7.CLKIN1
  Clock network: usr/fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/clkbuf_pllout6/I0
  Logical resource: system/clkbuf_pllout6/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: system/glib_pll_clkout_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1640 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.767ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_26 (SLICE_X36Y100.B1), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.426ns (Levels of Logic = 9)
  Clock Path Skew:      -0.136ns (2.657 - 2.793)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y129.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y91.A4      net (fanout=69)       4.668   system/ipb_arb/src<0>
    SLICE_X12Y91.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X22Y109.A5     net (fanout=257)      2.820   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X22Y109.A      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1     net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B      Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y117.C2     net (fanout=37)       1.418   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y117.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y111.B2     net (fanout=33)       0.998   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y111.B      Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X28Y111.C2     net (fanout=4)        0.593   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X28Y111.CMUX   Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y58.A1      net (fanout=7)        3.021   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y58.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X41Y56.A2      net (fanout=3)        0.595   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X41Y56.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X36Y100.B1     net (fanout=70)       4.581   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X36Y100.CLK    Tas                   0.028   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT191
                                                       system/sram1_if/sramInterface/data_i_r_26
    -------------------------------------------------  ---------------------------
    Total                                     20.426ns (1.083ns logic, 19.343ns route)
                                                       (5.3% logic, 94.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.312ns (Levels of Logic = 9)
  Clock Path Skew:      -0.136ns (2.657 - 2.793)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y129.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y91.C5      net (fanout=69)       4.565   system/ipb_arb/src<0>
    SLICE_X12Y91.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X22Y109.A1     net (fanout=257)      2.809   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X22Y109.A      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1     net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B      Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y117.C2     net (fanout=37)       1.418   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y117.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y111.B2     net (fanout=33)       0.998   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y111.B      Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X28Y111.C2     net (fanout=4)        0.593   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X28Y111.CMUX   Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y58.A1      net (fanout=7)        3.021   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y58.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X41Y56.A2      net (fanout=3)        0.595   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X41Y56.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X36Y100.B1     net (fanout=70)       4.581   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X36Y100.CLK    Tas                   0.028   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT191
                                                       system/sram1_if/sramInterface/data_i_r_26
    -------------------------------------------------  ---------------------------
    Total                                     20.312ns (1.083ns logic, 19.229ns route)
                                                       (5.3% logic, 94.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.725ns (Levels of Logic = 9)
  Clock Path Skew:      -0.136ns (2.657 - 2.793)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y129.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X12Y91.C1      net (fanout=68)       2.978   system/ipb_arb/src<1>
    SLICE_X12Y91.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X22Y109.A1     net (fanout=257)      2.809   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X22Y109.A      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1     net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B      Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y117.C2     net (fanout=37)       1.418   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y117.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y111.B2     net (fanout=33)       0.998   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y111.B      Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X28Y111.C2     net (fanout=4)        0.593   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X28Y111.CMUX   Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y58.A1      net (fanout=7)        3.021   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y58.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X41Y56.A2      net (fanout=3)        0.595   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X41Y56.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X36Y100.B1     net (fanout=70)       4.581   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X36Y100.CLK    Tas                   0.028   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT191
                                                       system/sram1_if/sramInterface/data_i_r_26
    -------------------------------------------------  ---------------------------
    Total                                     18.725ns (1.083ns logic, 17.642ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_4 (SLICE_X37Y98.B2), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_4 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.310ns (Levels of Logic = 9)
  Clock Path Skew:      -0.134ns (2.659 - 2.793)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y129.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y91.A4      net (fanout=69)       4.668   system/ipb_arb/src<0>
    SLICE_X12Y91.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X22Y109.A5     net (fanout=257)      2.820   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X22Y109.A      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1     net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B      Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y117.C2     net (fanout=37)       1.418   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y117.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y111.B2     net (fanout=33)       0.998   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y111.B      Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X28Y111.C2     net (fanout=4)        0.593   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X28Y111.CMUX   Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y58.A1      net (fanout=7)        3.021   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y58.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X41Y56.A2      net (fanout=3)        0.595   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X41Y56.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X37Y98.B2      net (fanout=70)       4.423   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X37Y98.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<5>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT311
                                                       system/sram1_if/sramInterface/data_i_r_4
    -------------------------------------------------  ---------------------------
    Total                                     20.310ns (1.125ns logic, 19.185ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_4 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.196ns (Levels of Logic = 9)
  Clock Path Skew:      -0.134ns (2.659 - 2.793)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y129.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y91.C5      net (fanout=69)       4.565   system/ipb_arb/src<0>
    SLICE_X12Y91.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X22Y109.A1     net (fanout=257)      2.809   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X22Y109.A      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1     net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B      Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y117.C2     net (fanout=37)       1.418   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y117.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y111.B2     net (fanout=33)       0.998   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y111.B      Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X28Y111.C2     net (fanout=4)        0.593   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X28Y111.CMUX   Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y58.A1      net (fanout=7)        3.021   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y58.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X41Y56.A2      net (fanout=3)        0.595   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X41Y56.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X37Y98.B2      net (fanout=70)       4.423   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X37Y98.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<5>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT311
                                                       system/sram1_if/sramInterface/data_i_r_4
    -------------------------------------------------  ---------------------------
    Total                                     20.196ns (1.125ns logic, 19.071ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_4 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.609ns (Levels of Logic = 9)
  Clock Path Skew:      -0.134ns (2.659 - 2.793)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y129.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X12Y91.C1      net (fanout=68)       2.978   system/ipb_arb/src<1>
    SLICE_X12Y91.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X22Y109.A1     net (fanout=257)      2.809   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X22Y109.A      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1     net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B      Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y117.C2     net (fanout=37)       1.418   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y117.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y111.B2     net (fanout=33)       0.998   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y111.B      Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X28Y111.C2     net (fanout=4)        0.593   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X28Y111.CMUX   Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y58.A1      net (fanout=7)        3.021   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y58.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X41Y56.A2      net (fanout=3)        0.595   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X41Y56.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X37Y98.B2      net (fanout=70)       4.423   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X37Y98.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<5>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT311
                                                       system/sram1_if/sramInterface/data_i_r_4
    -------------------------------------------------  ---------------------------
    Total                                     18.609ns (1.125ns logic, 17.484ns route)
                                                       (6.0% logic, 94.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_30 (SLICE_X36Y99.B1), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.281ns (Levels of Logic = 9)
  Clock Path Skew:      -0.136ns (2.657 - 2.793)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y129.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y91.A4      net (fanout=69)       4.668   system/ipb_arb/src<0>
    SLICE_X12Y91.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X22Y109.A5     net (fanout=257)      2.820   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X22Y109.A      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1     net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B      Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y117.C2     net (fanout=37)       1.418   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y117.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y111.B2     net (fanout=33)       0.998   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y111.B      Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X28Y111.C2     net (fanout=4)        0.593   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X28Y111.CMUX   Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y58.A1      net (fanout=7)        3.021   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y58.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X41Y56.A2      net (fanout=3)        0.595   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X41Y56.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X36Y99.B1      net (fanout=70)       4.436   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X36Y99.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT241
                                                       system/sram1_if/sramInterface/data_i_r_30
    -------------------------------------------------  ---------------------------
    Total                                     20.281ns (1.083ns logic, 19.198ns route)
                                                       (5.3% logic, 94.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.167ns (Levels of Logic = 9)
  Clock Path Skew:      -0.136ns (2.657 - 2.793)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y129.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y91.C5      net (fanout=69)       4.565   system/ipb_arb/src<0>
    SLICE_X12Y91.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X22Y109.A1     net (fanout=257)      2.809   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X22Y109.A      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1     net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B      Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y117.C2     net (fanout=37)       1.418   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y117.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y111.B2     net (fanout=33)       0.998   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y111.B      Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X28Y111.C2     net (fanout=4)        0.593   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X28Y111.CMUX   Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y58.A1      net (fanout=7)        3.021   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y58.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X41Y56.A2      net (fanout=3)        0.595   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X41Y56.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X36Y99.B1      net (fanout=70)       4.436   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X36Y99.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT241
                                                       system/sram1_if/sramInterface/data_i_r_30
    -------------------------------------------------  ---------------------------
    Total                                     20.167ns (1.083ns logic, 19.084ns route)
                                                       (5.4% logic, 94.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.580ns (Levels of Logic = 9)
  Clock Path Skew:      -0.136ns (2.657 - 2.793)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y129.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X12Y91.C1      net (fanout=68)       2.978   system/ipb_arb/src<1>
    SLICE_X12Y91.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X22Y109.A1     net (fanout=257)      2.809   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X22Y109.A      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X24Y109.B1     net (fanout=1)        0.649   system/ipb_fabric/N01
    SLICE_X24Y109.B      Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y117.C2     net (fanout=37)       1.418   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y117.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y111.B2     net (fanout=33)       0.998   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y111.B      Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X28Y111.C2     net (fanout=4)        0.593   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X28Y111.CMUX   Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y58.A1      net (fanout=7)        3.021   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y58.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X41Y56.A2      net (fanout=3)        0.595   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X41Y56.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X36Y99.B1      net (fanout=70)       4.436   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X36Y99.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT241
                                                       system/sram1_if/sramInterface/data_i_r_30
    -------------------------------------------------  ---------------------------
    Total                                     18.580ns (1.083ns logic, 17.497ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_34 (SLICE_X37Y82.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_34 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.469 - 0.435)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_34 to system/sram1_if/bist/prbsPatterGenerator/pdata_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.BQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<8>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_34
    SLICE_X37Y82.CX      net (fanout=1)        0.096   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<34>
    SLICE_X37Y82.CLK     Tckdi       (-Th)     0.076   system/sram1_if/data_from_bist<35>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_34
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (SLICE_X32Y54.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.092ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state to system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y54.AQ      Tcko                  0.115   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X32Y54.A5      net (fanout=58)       0.078   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X32Y54.CLK     Tah         (-Th)     0.101   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O_rstpot
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    -------------------------------------------------  ---------------------------
    Total                                      0.092ns (0.014ns logic, 0.078ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_19 (SLICE_X32Y97.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (1.254 - 1.162)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y96.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X32Y97.D6      net (fanout=75)       0.376   system/regs_from_ipbus<8><0>
    SLICE_X32Y97.CLK     Tah         (-Th)     0.077   system/sram1_if/sramInterface/data_i_r<19>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT111
                                                       system/sram1_if/sramInterface/data_i_r_19
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.021ns logic, 0.376ns route)
                                                       (5.3% logic, 94.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y25.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X30Y33.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y87.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y87.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y87.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.429ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (SLICE_X62Y82.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.287ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.910 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4
    SLICE_X61Y83.A1      net (fanout=2)        0.842   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<4>
    SLICE_X61Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X60Y86.B2      net (fanout=2)        0.892   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X60Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X62Y82.CE      net (fanout=4)        0.718   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X62Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.287ns (0.835ns logic, 2.452ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.915ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.910 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.BQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5
    SLICE_X61Y83.A2      net (fanout=2)        0.470   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<5>
    SLICE_X61Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X60Y86.B2      net (fanout=2)        0.892   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X60Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X62Y82.CE      net (fanout=4)        0.718   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X62Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.915ns (0.835ns logic, 2.080ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.911ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.910 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y82.CQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2
    SLICE_X61Y83.A3      net (fanout=2)        0.466   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<2>
    SLICE_X61Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X60Y86.B2      net (fanout=2)        0.892   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X60Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X62Y82.CE      net (fanout=4)        0.718   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X62Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.911ns (0.835ns logic, 2.076ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (SLICE_X62Y82.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.287ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.910 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4
    SLICE_X61Y83.A1      net (fanout=2)        0.842   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<4>
    SLICE_X61Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X60Y86.B2      net (fanout=2)        0.892   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X60Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X62Y82.CE      net (fanout=4)        0.718   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X62Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.287ns (0.835ns logic, 2.452ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.915ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.910 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.BQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5
    SLICE_X61Y83.A2      net (fanout=2)        0.470   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<5>
    SLICE_X61Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X60Y86.B2      net (fanout=2)        0.892   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X60Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X62Y82.CE      net (fanout=4)        0.718   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X62Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.915ns (0.835ns logic, 2.080ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.911ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.910 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y82.CQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2
    SLICE_X61Y83.A3      net (fanout=2)        0.466   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<2>
    SLICE_X61Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X60Y86.B2      net (fanout=2)        0.892   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X60Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X62Y82.CE      net (fanout=4)        0.718   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X62Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.911ns (0.835ns logic, 2.076ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (SLICE_X62Y82.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.287ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.910 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4
    SLICE_X61Y83.A1      net (fanout=2)        0.842   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<4>
    SLICE_X61Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X60Y86.B2      net (fanout=2)        0.892   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X60Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X62Y82.CE      net (fanout=4)        0.718   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X62Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.287ns (0.835ns logic, 2.452ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.915ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.910 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.BQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5
    SLICE_X61Y83.A2      net (fanout=2)        0.470   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<5>
    SLICE_X61Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X60Y86.B2      net (fanout=2)        0.892   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X60Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X62Y82.CE      net (fanout=4)        0.718   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X62Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      2.915ns (0.835ns logic, 2.080ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.911ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.910 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y82.CQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2
    SLICE_X61Y83.A3      net (fanout=2)        0.466   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<2>
    SLICE_X61Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X60Y86.B2      net (fanout=2)        0.892   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X60Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X62Y82.CE      net (fanout=4)        0.718   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X62Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      2.911ns (0.835ns logic, 2.076ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (SLICE_X56Y83.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y83.AQ      Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    SLICE_X56Y83.A5      net (fanout=2)        0.072   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<0>
    SLICE_X56Y83.CLK     Tah         (-Th)     0.039   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mcount_monitoring_stats_lut<0>_INV_0
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mcount_monitoring_stats_cy<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4 (SLICE_X56Y84.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y84.AQ      Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    SLICE_X56Y84.A5      net (fanout=2)        0.072   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<4>
    SLICE_X56Y84.CLK     Tah         (-Th)     0.039   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<4>_rt
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mcount_monitoring_stats_cy<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/timer_0 (SLICE_X64Y82.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/timer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_0 to system/gbt_phase_monitoring/sfp_cdce_pm/timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y82.AQ      Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_0
    SLICE_X64Y82.A5      net (fanout=2)        0.072   system/gbt_phase_monitoring/sfp_cdce_pm/timer<0>
    SLICE_X64Y82.CLK     Tah         (-Th)     0.039   system/gbt_phase_monitoring/sfp_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer<0>_rt
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mcount_timer_cy<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y87.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y87.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y87.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_fpga_clk_pll_inst_clkout1 = PERIOD TIMEGRP         
"usr_fpga_clk_pll_inst_clkout1" TS_system_glib_pll_clkout_200 / 0.2         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_fpga_clk_pll_inst_clkout1 = PERIOD TIMEGRP
        "usr_fpga_clk_pll_inst_clkout1" TS_system_glib_pll_clkout_200 / 0.2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y15.CLKBWRCLK
  Clock network: usr/vfat2_clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X3Y3.CLKARDCLK
  Clock network: usr/vfat2_clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y6.CLKBWRCLKL
  Clock network: usr/vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_fpga_clk_pll_inst_clkout1_0 = PERIOD TIMEGRP         
"usr_fpga_clk_pll_inst_clkout1_0" TS_system_glib_pll_clkout_200_0 /         0.2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10662 paths analyzed, 3654 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.860ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_68 (SLICE_X7Y55.A1), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_68 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.687ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.889 - 0.936)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_68
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.CQ      Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2
    SLICE_X24Y20.CX      net (fanout=198)      3.170   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
    SLICE_X24Y20.CMUX    Tcxc                  0.272   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<188>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0075[191:0]_2_f7_96
    SLICE_X8Y48.A1       net (fanout=14)       3.402   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<188>
    SLICE_X8Y48.A        Tilo                  0.068   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<59>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv_3
    SLICE_X7Y55.A1       net (fanout=19)       1.321   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv3
    SLICE_X7Y55.CLK      Tas                   0.073   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<71>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_68_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_68
    -------------------------------------------------  ---------------------------
    Total                                      8.687ns (0.794ns logic, 7.893ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_68 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.413ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.889 - 0.936)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_68
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.CQ      Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2
    SLICE_X28Y20.CX      net (fanout=198)      3.591   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
    SLICE_X28Y20.CMUX    Tcxc                  0.272   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<191>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0075[191:0]_2_f7_100
    SLICE_X8Y48.A6       net (fanout=14)       2.707   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<191>
    SLICE_X8Y48.A        Tilo                  0.068   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<59>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv_3
    SLICE_X7Y55.A1       net (fanout=19)       1.321   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv3
    SLICE_X7Y55.CLK      Tas                   0.073   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<71>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_68_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_68
    -------------------------------------------------  ---------------------------
    Total                                      8.413ns (0.794ns logic, 7.619ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_68 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.949ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.889 - 0.936)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_68
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.CQ      Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2
    SLICE_X25Y20.CX      net (fanout=198)      3.170   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
    SLICE_X25Y20.CMUX    Tcxc                  0.250   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<189>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0075[191:0]_2_f7_97
    SLICE_X8Y48.A4       net (fanout=14)       2.686   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<189>
    SLICE_X8Y48.A        Tilo                  0.068   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<59>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv_3
    SLICE_X7Y55.A1       net (fanout=19)       1.321   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv3
    SLICE_X7Y55.CLK      Tas                   0.073   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<71>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_68_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_68
    -------------------------------------------------  ---------------------------
    Total                                      7.949ns (0.772ns logic, 7.177ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_71 (SLICE_X7Y55.D1), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_71 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.682ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.889 - 0.936)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_71
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.CQ      Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2
    SLICE_X24Y20.CX      net (fanout=198)      3.170   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
    SLICE_X24Y20.CMUX    Tcxc                  0.272   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<188>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0075[191:0]_2_f7_96
    SLICE_X8Y48.A1       net (fanout=14)       3.402   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<188>
    SLICE_X8Y48.A        Tilo                  0.068   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<59>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv_3
    SLICE_X7Y55.D1       net (fanout=19)       1.319   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv3
    SLICE_X7Y55.CLK      Tas                   0.070   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<71>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_71_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_71
    -------------------------------------------------  ---------------------------
    Total                                      8.682ns (0.791ns logic, 7.891ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_71 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.408ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.889 - 0.936)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_71
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.CQ      Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2
    SLICE_X28Y20.CX      net (fanout=198)      3.591   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
    SLICE_X28Y20.CMUX    Tcxc                  0.272   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<191>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0075[191:0]_2_f7_100
    SLICE_X8Y48.A6       net (fanout=14)       2.707   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<191>
    SLICE_X8Y48.A        Tilo                  0.068   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<59>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv_3
    SLICE_X7Y55.D1       net (fanout=19)       1.319   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv3
    SLICE_X7Y55.CLK      Tas                   0.070   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<71>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_71_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_71
    -------------------------------------------------  ---------------------------
    Total                                      8.408ns (0.791ns logic, 7.617ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_71 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.944ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.889 - 0.936)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_71
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.CQ      Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2
    SLICE_X25Y20.CX      net (fanout=198)      3.170   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
    SLICE_X25Y20.CMUX    Tcxc                  0.250   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<189>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0075[191:0]_2_f7_97
    SLICE_X8Y48.A4       net (fanout=14)       2.686   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<189>
    SLICE_X8Y48.A        Tilo                  0.068   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<59>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv_3
    SLICE_X7Y55.D1       net (fanout=19)       1.319   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv3
    SLICE_X7Y55.CLK      Tas                   0.070   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<71>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_71_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_71
    -------------------------------------------------  ---------------------------
    Total                                      7.944ns (0.769ns logic, 7.175ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_73 (SLICE_X4Y50.B2), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_73 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.504ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.894 - 0.936)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.CQ      Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2
    SLICE_X24Y20.CX      net (fanout=198)      3.170   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
    SLICE_X24Y20.CMUX    Tcxc                  0.272   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<188>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0075[191:0]_2_f7_96
    SLICE_X8Y48.A1       net (fanout=14)       3.402   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<188>
    SLICE_X8Y48.A        Tilo                  0.068   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<59>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv_3
    SLICE_X4Y50.B2       net (fanout=19)       1.183   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv3
    SLICE_X4Y50.CLK      Tas                   0.028   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<75>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_73_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_73
    -------------------------------------------------  ---------------------------
    Total                                      8.504ns (0.749ns logic, 7.755ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_73 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.230ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.894 - 0.936)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.CQ      Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2
    SLICE_X28Y20.CX      net (fanout=198)      3.591   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
    SLICE_X28Y20.CMUX    Tcxc                  0.272   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<191>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0075[191:0]_2_f7_100
    SLICE_X8Y48.A6       net (fanout=14)       2.707   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<191>
    SLICE_X8Y48.A        Tilo                  0.068   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<59>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv_3
    SLICE_X4Y50.B2       net (fanout=19)       1.183   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv3
    SLICE_X4Y50.CLK      Tas                   0.028   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<75>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_73_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_73
    -------------------------------------------------  ---------------------------
    Total                                      8.230ns (0.749ns logic, 7.481ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_73 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.766ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.894 - 0.936)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.CQ      Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2
    SLICE_X25Y20.CX      net (fanout=198)      3.170   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
    SLICE_X25Y20.CMUX    Tcxc                  0.250   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<189>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0075[191:0]_2_f7_97
    SLICE_X8Y48.A4       net (fanout=14)       2.686   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<189>
    SLICE_X8Y48.A        Tilo                  0.068   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<59>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv_3
    SLICE_X4Y50.B2       net (fanout=19)       1.183   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv3
    SLICE_X4Y50.CLK      Tas                   0.028   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<75>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_73_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_73
    -------------------------------------------------  ---------------------------
    Total                                      7.766ns (0.727ns logic, 7.039ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_fpga_clk_pll_inst_clkout1_0 = PERIOD TIMEGRP
        "usr_fpga_clk_pll_inst_clkout1_0" TS_system_glib_pll_clkout_200_0 /
        0.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X0Y10.DIADI15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_52 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.173ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.559 - 0.407)
  Source Clock:         usr/vfat2_clk rising at 29.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_52 to usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X11Y50.DQ         Tcko                  0.098   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<52>
                                                          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_52
    RAMB36_X0Y10.DIADI15    net (fanout=2)        0.273   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<52>
    RAMB36_X0Y10.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.173ns (-0.100ns logic, 0.273ns route)
                                                          (-57.8% logic, 157.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X0Y10.DIADI24), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_63 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.173ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.559 - 0.408)
  Source Clock:         usr/vfat2_clk rising at 29.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_63 to usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X9Y50.DQ          Tcko                  0.098   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<63>
                                                          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_63
    RAMB36_X0Y10.DIADI24    net (fanout=2)        0.273   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<63>
    RAMB36_X0Y10.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.173ns (-0.100ns logic, 0.273ns route)
                                                          (-57.8% logic, 157.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X0Y10.DIADI23), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_61 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.559 - 0.408)
  Source Clock:         usr/vfat2_clk rising at 29.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_61 to usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X9Y50.BQ          Tcko                  0.098   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<63>
                                                          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_61
    RAMB36_X0Y10.DIADI23    net (fanout=2)        0.278   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<61>
    RAMB36_X0Y10.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.178ns (-0.100ns logic, 0.278ns route)
                                                          (-56.2% logic, 156.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_fpga_clk_pll_inst_clkout1_0 = PERIOD TIMEGRP
        "usr_fpga_clk_pll_inst_clkout1_0" TS_system_glib_pll_clkout_200_0 /
        0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y15.CLKBWRCLK
  Clock network: usr/vfat2_clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X3Y3.CLKARDCLK
  Clock network: usr/vfat2_clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y6.CLKBWRCLKL
  Clock network: usr/vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.098ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X41Y66.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.902ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.098ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X30Y66.A2      net (fanout=3)        2.905   user_mac_addr<3>
    SLICE_X30Y66.AMUX    Tilo                  0.196   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X41Y66.SR      net (fanout=2)        0.940   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X41Y66.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.098ns (1.253ns logic, 3.845ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X41Y66.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.455ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.545ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X30Y66.A2      net (fanout=3)        2.905   user_mac_addr<3>
    SLICE_X30Y66.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X41Y66.CLK     net (fanout=2)        0.812   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      4.545ns (0.828ns logic, 3.717ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X41Y66.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.318ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.318ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X30Y66.A2      net (fanout=3)        1.264   user_mac_addr<3>
    SLICE_X30Y66.AMUX    Tilo                  0.075   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X41Y66.SR      net (fanout=2)        0.538   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X41Y66.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.318ns (0.516ns logic, 1.802ns route)
                                                       (22.3% logic, 77.7% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X41Y66.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.162ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.162ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X30Y66.A2      net (fanout=3)        1.264   user_mac_addr<3>
    SLICE_X30Y66.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X41Y66.CLK     net (fanout=2)        0.498   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      2.162ns (0.400ns logic, 1.762ns route)
                                                       (18.5% logic, 81.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.435ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X36Y59.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.565ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.435ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X36Y59.B1      net (fanout=3)        3.038   user_mac_addr<2>
    SLICE_X36Y59.BMUX    Tilo                  0.205   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X36Y59.SR      net (fanout=2)        0.240   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X36Y59.CLK     Trck                  0.254   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.435ns (1.157ns logic, 3.278ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X36Y59.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.832ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.168ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X36Y59.B1      net (fanout=3)        3.038   user_mac_addr<2>
    SLICE_X36Y59.B       Tilo                  0.068   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X36Y59.CLK     net (fanout=2)        0.364   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      4.168ns (0.766ns logic, 3.402ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X36Y59.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.973ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.973ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X36Y59.B1      net (fanout=3)        1.437   user_mac_addr<2>
    SLICE_X36Y59.BMUX    Tilo                  0.079   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X36Y59.SR      net (fanout=2)        0.091   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X36Y59.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.973ns (0.445ns logic, 1.528ns route)
                                                       (22.6% logic, 77.4% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X36Y59.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.930ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.930ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X36Y59.B1      net (fanout=3)        1.437   user_mac_addr<2>
    SLICE_X36Y59.B       Tilo                  0.034   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X36Y59.CLK     net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      1.930ns (0.346ns logic, 1.584ns route)
                                                       (17.9% logic, 82.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.471ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X36Y61.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.529ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.471ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y61.A5      net (fanout=3)        2.948   user_mac_addr<1>
    SLICE_X36Y61.AMUX    Tilo                  0.196   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X36Y61.SR      net (fanout=2)        0.379   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X36Y61.CLK     Trck                  0.254   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.471ns (1.144ns logic, 3.327ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X36Y61.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.812ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.188ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y61.A5      net (fanout=3)        2.948   user_mac_addr<1>
    SLICE_X36Y61.A       Tilo                  0.068   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X36Y61.CLK     net (fanout=2)        0.478   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      4.188ns (0.762ns logic, 3.426ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X36Y61.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.047ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      2.047ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y61.A5      net (fanout=3)        1.458   user_mac_addr<1>
    SLICE_X36Y61.AMUX    Tilo                  0.079   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X36Y61.SR      net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X36Y61.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.047ns (0.442ns logic, 1.605ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X36Y61.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.994ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.994ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y61.A5      net (fanout=3)        1.458   user_mac_addr<1>
    SLICE_X36Y61.A       Tilo                  0.034   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X36Y61.CLK     net (fanout=2)        0.193   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      1.994ns (0.343ns logic, 1.651ns route)
                                                       (17.2% logic, 82.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.427ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X40Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.573ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.427ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X40Y60.B2      net (fanout=3)        2.987   user_mac_addr<0>
    SLICE_X40Y60.BMUX    Tilo                  0.205   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X40Y60.SR      net (fanout=2)        0.240   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X40Y60.CLK     Trck                  0.254   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.427ns (1.200ns logic, 3.227ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X40Y60.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.840ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.160ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X40Y60.B2      net (fanout=3)        2.987   user_mac_addr<0>
    SLICE_X40Y60.B       Tilo                  0.068   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X40Y60.CLK     net (fanout=2)        0.364   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      4.160ns (0.809ns logic, 3.351ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X40Y60.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.001ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.001ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X40Y60.B2      net (fanout=3)        1.428   user_mac_addr<0>
    SLICE_X40Y60.BMUX    Tilo                  0.079   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X40Y60.SR      net (fanout=2)        0.091   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X40Y60.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.001ns (0.482ns logic, 1.519ns route)
                                                       (24.1% logic, 75.9% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X40Y60.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.958ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.958ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X40Y60.B2      net (fanout=3)        1.428   user_mac_addr<0>
    SLICE_X40Y60.B       Tilo                  0.034   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X40Y60.CLK     net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      1.958ns (0.383ns logic, 1.575ns route)
                                                       (19.6% logic, 80.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.637ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X16Y64.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y77.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X17Y63.A5      net (fanout=5)        1.218   system/regs_from_ipbus<11><12>
    SLICE_X17Y63.AMUX    Tilo                  0.193   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X16Y64.SR      net (fanout=2)        0.591   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X16Y64.CLK     Trck                  0.254   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.637ns (0.828ns logic, 1.809ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X16Y64.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  29.873ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.127ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y77.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X17Y63.A5      net (fanout=5)        1.218   system/regs_from_ipbus<11><12>
    SLICE_X17Y63.A       Tilo                  0.068   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X16Y64.CLK     net (fanout=2)        0.460   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      2.127ns (0.449ns logic, 1.678ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X16Y64.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.954ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.954ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y77.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X17Y63.A5      net (fanout=5)        0.480   system/regs_from_ipbus<11><12>
    SLICE_X17Y63.AMUX    Tilo                  0.078   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X16Y64.SR      net (fanout=2)        0.227   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X16Y64.CLK     Tremck      (-Th)    -0.054   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.954ns (0.247ns logic, 0.707ns route)
                                                       (25.9% logic, 74.1% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X16Y64.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.811ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.811ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y77.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X17Y63.A5      net (fanout=5)        0.480   system/regs_from_ipbus<11><12>
    SLICE_X17Y63.A       Tilo                  0.034   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X16Y64.CLK     net (fanout=2)        0.182   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.149ns logic, 0.662ns route)
                                                       (18.4% logic, 81.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.987ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X31Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  29.013ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.987ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X29Y50.D5      net (fanout=3)        1.574   user_mac_addr<1>
    SLICE_X29Y50.DMUX    Tilo                  0.191   system/i2c_s/reset_regs_i[6][1]_AND_771_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X31Y50.SR      net (fanout=2)        0.231   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X31Y50.CLK     Trck                  0.297   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.987ns (1.182ns logic, 1.805ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X31Y50.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  29.317ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.683ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X29Y50.D5      net (fanout=3)        1.574   user_mac_addr<1>
    SLICE_X29Y50.D       Tilo                  0.068   system/i2c_s/reset_regs_i[6][1]_AND_771_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X31Y50.CLK     net (fanout=2)        0.347   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      2.683ns (0.762ns logic, 1.921ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X31Y50.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.272ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.272ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X29Y50.D5      net (fanout=3)        0.723   user_mac_addr<1>
    SLICE_X29Y50.DMUX    Tilo                  0.078   system/i2c_s/reset_regs_i[6][1]_AND_771_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X31Y50.SR      net (fanout=2)        0.087   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X31Y50.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.272ns (0.462ns logic, 0.810ns route)
                                                       (36.3% logic, 63.7% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X31Y50.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.207ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.207ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X29Y50.D5      net (fanout=3)        0.723   user_mac_addr<1>
    SLICE_X29Y50.D       Tilo                  0.034   system/i2c_s/reset_regs_i[6][1]_AND_771_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X31Y50.CLK     net (fanout=2)        0.141   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      1.207ns (0.343ns logic, 0.864ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.498ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X33Y51.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.502ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.498ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X30Y51.A5      net (fanout=3)        1.856   user_mac_addr<3>
    SLICE_X30Y51.AMUX    Tilo                  0.196   system/ipb_sys_regs/regs_5<18>
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X33Y51.SR      net (fanout=2)        0.389   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X33Y51.CLK     Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.498ns (1.253ns logic, 2.245ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X33Y51.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.813ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.187ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X30Y51.A5      net (fanout=3)        1.856   user_mac_addr<3>
    SLICE_X30Y51.A       Tilo                  0.068   system/ipb_sys_regs/regs_5<18>
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X33Y51.CLK     net (fanout=2)        0.503   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      3.187ns (0.828ns logic, 2.359ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X33Y51.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.531ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.531ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X30Y51.A5      net (fanout=3)        0.839   user_mac_addr<3>
    SLICE_X30Y51.AMUX    Tilo                  0.079   system/ipb_sys_regs/regs_5<18>
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X33Y51.SR      net (fanout=2)        0.172   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X33Y51.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.531ns (0.520ns logic, 1.011ns route)
                                                       (34.0% logic, 66.0% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X33Y51.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.464ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.464ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X30Y51.A5      net (fanout=3)        0.839   user_mac_addr<3>
    SLICE_X30Y51.A       Tilo                  0.034   system/ipb_sys_regs/regs_5<18>
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X33Y51.CLK     net (fanout=2)        0.225   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      1.464ns (0.400ns logic, 1.064ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.372ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X30Y52.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.628ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.372ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X30Y52.B4      net (fanout=3)        1.979   user_mac_addr<2>
    SLICE_X30Y52.BMUX    Tilo                  0.201   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X30Y52.SR      net (fanout=2)        0.240   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X30Y52.CLK     Trck                  0.254   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.372ns (1.153ns logic, 2.219ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X30Y52.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.890ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.110ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X30Y52.B4      net (fanout=3)        1.979   user_mac_addr<2>
    SLICE_X30Y52.B       Tilo                  0.068   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X30Y52.CLK     net (fanout=2)        0.365   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      3.110ns (0.766ns logic, 2.344ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X30Y52.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.396ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.396ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X30Y52.B4      net (fanout=3)        0.856   user_mac_addr<2>
    SLICE_X30Y52.BMUX    Tilo                  0.083   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X30Y52.SR      net (fanout=2)        0.091   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X30Y52.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.396ns (0.449ns logic, 0.947ns route)
                                                       (32.2% logic, 67.8% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X30Y52.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.350ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.350ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X30Y52.B4      net (fanout=3)        0.856   user_mac_addr<2>
    SLICE_X30Y52.B       Tilo                  0.034   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X30Y52.CLK     net (fanout=2)        0.148   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (0.346ns logic, 1.004ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.313ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X32Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.687ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.313ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X26Y53.A5      net (fanout=3)        1.548   user_mac_addr<0>
    SLICE_X26Y53.AMUX    Tilo                  0.196   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X32Y53.SR      net (fanout=2)        0.574   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X32Y53.CLK     Trck                  0.254   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.313ns (1.191ns logic, 2.122ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X32Y53.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  29.194ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.806ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X26Y53.A5      net (fanout=3)        1.548   user_mac_addr<0>
    SLICE_X26Y53.A       Tilo                  0.068   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X32Y53.CLK     net (fanout=2)        0.449   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      2.806ns (0.809ns logic, 1.997ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X32Y53.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.438ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.438ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X26Y53.A5      net (fanout=3)        0.702   user_mac_addr<0>
    SLICE_X26Y53.AMUX    Tilo                  0.079   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X32Y53.SR      net (fanout=2)        0.254   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X32Y53.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.438ns (0.482ns logic, 0.956ns route)
                                                       (33.5% logic, 66.5% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X32Y53.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.301ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.301ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X26Y53.A5      net (fanout=3)        0.702   user_mac_addr<0>
    SLICE_X26Y53.A       Tilo                  0.034   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X32Y53.CLK     net (fanout=2)        0.216   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      1.301ns (0.383ns logic, 0.918ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      5.192ns|            0|            0|            0|       586628|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      5.192ns|            0|            0|         2456|       584154|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     17.566ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     17.079ns|          N/A|            0|            0|       337646|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_200|      5.000ns|      2.800ns|      1.772ns|            0|            0|            0|        10662|
|  _0                           |             |             |             |             |             |             |             |
|   TS_usr_fpga_clk_pll_inst_clk|     25.000ns|      8.860ns|          N/A|            0|            0|        10662|            0|
|   out1_0                      |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     20.767ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      5.098ns|            0|            0|            0|           18|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      5.098ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      4.435ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      4.471ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      4.427ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.637ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      2.987ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      3.498ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      3.372ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      3.313ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_200 |      5.000ns|      2.800ns|      0.444ns|            0|            0|            0|            0|
|  TS_usr_fpga_clk_pll_inst_clko|     25.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  ut1                          |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     20.574ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     20.574ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.429ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   20.767|         |         |         |
clk125_2_p     |   20.767|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   20.767|         |         |         |
clk125_2_p     |   20.767|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    0.929|    0.929|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    0.953|    0.953|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    0.925|    0.925|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    1.289|    1.289|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.359|         |         |         |
xpoint1_clk1_p |    5.359|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.359|         |         |         |
xpoint1_clk1_p |    5.359|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 707679 paths, 0 nets, and 61555 connections

Design statistics:
   Minimum period:  20.767ns{1}   (Maximum frequency:  48.153MHz)
   Maximum path delay from/to any node:   5.098ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 19 09:29:37 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 779 MB



