Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto ff63c490bd0c4e7285100bded360ed29 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot user_logic_tb_behav xil_defaultlib.user_logic_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.red_filter_logic_pkg
Compiling architecture imp of entity xil_defaultlib.red_filter_logic [red_filter_logic_default]
Compiling architecture imp of entity xil_defaultlib.user_logic [user_logic_default]
Compiling architecture behav of entity xil_defaultlib.user_logic_tb
Built simulation snapshot user_logic_tb_behav
