{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543734538122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543734538128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 15:08:58 2018 " "Processing started: Sun Dec 02 15:08:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543734538128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543734538128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU-8Bit -c ALU-8Bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU-8Bit -c ALU-8Bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543734538128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543734538569 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543734538569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543734547349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543734547349 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "And " "Entity \"And\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "Algorithms.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/Algorithms.v" 71 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1543734547357 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "Or " "Entity \"Or\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "Algorithms.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/Algorithms.v" 77 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1543734547357 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "Xor " "Entity \"Xor\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "Algorithms.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/Algorithms.v" 83 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1543734547357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "algorithms.v 10 10 " "Found 10 design units, including 10 entities, in source file algorithms.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add " "Found entity 1: Add" {  } { { "Algorithms.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/Algorithms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543734547357 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sub " "Found entity 2: Sub" {  } { { "Algorithms.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/Algorithms.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543734547357 ""} { "Info" "ISGN_ENTITY_NAME" "3 Lm " "Found entity 3: Lm" {  } { { "Algorithms.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/Algorithms.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543734547357 ""} { "Info" "ISGN_ENTITY_NAME" "4 Rm " "Found entity 4: Rm" {  } { { "Algorithms.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/Algorithms.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543734547357 ""} { "Info" "ISGN_ENTITY_NAME" "5 Lmt " "Found entity 5: Lmt" {  } { { "Algorithms.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/Algorithms.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543734547357 ""} { "Info" "ISGN_ENTITY_NAME" "6 Rmt " "Found entity 6: Rmt" {  } { { "Algorithms.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/Algorithms.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543734547357 ""} { "Info" "ISGN_ENTITY_NAME" "7 Neg " "Found entity 7: Neg" {  } { { "Algorithms.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/Algorithms.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543734547357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543734547357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543734547363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543734547363 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543734547394 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "AddResult ALU.v(43) " "Verilog HDL Always Construct warning at ALU.v(43): variable \"AddResult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543734547395 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "AddCou ALU.v(44) " "Verilog HDL Always Construct warning at ALU.v(44): variable \"AddCou\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543734547395 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SubResult ALU.v(48) " "Verilog HDL Always Construct warning at ALU.v(48): variable \"SubResult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543734547395 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SubCou ALU.v(49) " "Verilog HDL Always Construct warning at ALU.v(49): variable \"SubCou\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543734547395 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LmResult ALU.v(53) " "Verilog HDL Always Construct warning at ALU.v(53): variable \"LmResult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543734547395 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LmCou ALU.v(54) " "Verilog HDL Always Construct warning at ALU.v(54): variable \"LmCou\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543734547395 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RmResult ALU.v(58) " "Verilog HDL Always Construct warning at ALU.v(58): variable \"RmResult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543734547396 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RmCou ALU.v(59) " "Verilog HDL Always Construct warning at ALU.v(59): variable \"RmCou\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543734547396 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LmtResult ALU.v(63) " "Verilog HDL Always Construct warning at ALU.v(63): variable \"LmtResult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543734547396 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RmtResult ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): variable \"RmtResult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543734547396 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NegResult ALU.v(73) " "Verilog HDL Always Construct warning at ALU.v(73): variable \"NegResult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543734547396 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "AndResult ALU.v(78) " "Verilog HDL Always Construct warning at ALU.v(78): variable \"AndResult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543734547396 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OrResult ALU.v(83) " "Verilog HDL Always Construct warning at ALU.v(83): variable \"OrResult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543734547396 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "XorResult ALU.v(88) " "Verilog HDL Always Construct warning at ALU.v(88): variable \"XorResult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543734547396 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALU.v(39) " "Verilog HDL Always Construct warning at ALU.v(39): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543734547396 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cou ALU.v(39) " "Verilog HDL Always Construct warning at ALU.v(39): inferring latch(es) for variable \"cou\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543734547396 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cou ALU.v(46) " "Inferred latch for \"cou\" at ALU.v(46)" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543734547397 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.v(46) " "Inferred latch for \"result\[0\]\" at ALU.v(46)" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543734547397 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.v(46) " "Inferred latch for \"result\[1\]\" at ALU.v(46)" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543734547397 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.v(46) " "Inferred latch for \"result\[2\]\" at ALU.v(46)" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543734547397 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.v(46) " "Inferred latch for \"result\[3\]\" at ALU.v(46)" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543734547398 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.v(46) " "Inferred latch for \"result\[4\]\" at ALU.v(46)" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543734547398 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.v(46) " "Inferred latch for \"result\[5\]\" at ALU.v(46)" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543734547398 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.v(46) " "Inferred latch for \"result\[6\]\" at ALU.v(46)" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543734547398 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.v(46) " "Inferred latch for \"result\[7\]\" at ALU.v(46)" {  } { { "ALU.v" "" { Text "C:/Users/79193/Desktop/FPGA/Learning/8BitALU/ALU.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543734547398 "|ALU"}
