#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-595-ge745304c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x7fdaa1d22990 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fdaa1d23770 .scope module, "Memory_tb" "Memory_tb" 3 4;
 .timescale 0 0;
P_0x7fdaa1d127e0 .param/l "addrBits" 1 3 8, +C4<00000000000000000000000000001000>;
P_0x7fdaa1d12820 .param/l "dataBits" 1 3 9, +C4<00000000000000000000000000010000>;
v0x7fdaa1d3fe60_0 .var "address0", 7 0;
v0x7fdaa1d01590_0 .var "address1", 7 0;
v0x7fdaa1d3fef0_0 .var "address2", 7 0;
v0x7fdaa1d3ffa0_0 .var "address3", 7 0;
v0x7fdaa1d40050_0 .var "cell0ToUser", 1 0;
v0x7fdaa1d40120_0 .var "cell1ToUser", 1 0;
v0x7fdaa1d401d0_0 .var "clk", 0 0;
v0x7fdaa1d40260_0 .var "dataIn0", 15 0;
v0x7fdaa1d40310_0 .var "dataIn1", 15 0;
v0x7fdaa1d40440_0 .var "dataIn2", 15 0;
v0x7fdaa1d404d0_0 .var "dataIn3", 15 0;
v0x7fdaa1d40560_0 .net "dataOut0", 15 0, L_0x7fdaa1d40cc0;  1 drivers
v0x7fdaa1d40610_0 .net "dataOut1", 15 0, L_0x7fdaa1d40d70;  1 drivers
v0x7fdaa1d406c0_0 .net "dataOut2", 15 0, L_0x7fdaa1d40e20;  1 drivers
v0x7fdaa1d40770_0 .net "dataOut3", 15 0, L_0x7fdaa1d40ef0;  1 drivers
v0x7fdaa1d40820_0 .var "readWriteMode0", 0 0;
v0x7fdaa1d408d0_0 .var "readWriteMode1", 0 0;
v0x7fdaa1d40a80_0 .var "readWriteMode2", 0 0;
v0x7fdaa1d40b10_0 .var "readWriteMode3", 0 0;
S_0x7fdaa1d24f10 .scope module, "mem" "MemoryController2x4" 3 34, 4 4 0, S_0x7fdaa1d23770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address0";
    .port_info 1 /INPUT 8 "address1";
    .port_info 2 /INPUT 8 "address2";
    .port_info 3 /INPUT 8 "address3";
    .port_info 4 /INPUT 1 "readWriteMode0";
    .port_info 5 /INPUT 1 "readWriteMode1";
    .port_info 6 /INPUT 1 "readWriteMode2";
    .port_info 7 /INPUT 1 "readWriteMode3";
    .port_info 8 /INPUT 16 "dataIn0";
    .port_info 9 /INPUT 16 "dataIn1";
    .port_info 10 /INPUT 16 "dataIn2";
    .port_info 11 /INPUT 16 "dataIn3";
    .port_info 12 /OUTPUT 16 "dataOut0";
    .port_info 13 /OUTPUT 16 "dataOut1";
    .port_info 14 /OUTPUT 16 "dataOut2";
    .port_info 15 /OUTPUT 16 "dataOut3";
    .port_info 16 /INPUT 2 "cell0ToUser";
    .port_info 17 /INPUT 2 "cell1ToUser";
    .port_info 18 /INPUT 1 "clk";
P_0x7fdaa1d03020 .param/l "addrBits" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x7fdaa1d03060 .param/l "dataBits" 0 4 4, +C4<00000000000000000000000000010000>;
L_0x7fdaa1d40cc0 .functor BUFZ 16, v0x7fdaa1d3f750_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fdaa1d40d70 .functor BUFZ 16, v0x7fdaa1d3f800_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fdaa1d40e20 .functor BUFZ 16, v0x7fdaa1d3f8b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fdaa1d40ef0 .functor BUFZ 16, v0x7fdaa1d3f960_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fdaa1d3e670_0 .net "address0", 7 0, v0x7fdaa1d3fe60_0;  1 drivers
v0x7fdaa1d3e710_0 .net "address1", 7 0, v0x7fdaa1d01590_0;  1 drivers
v0x7fdaa1d3e7b0_0 .net "address2", 7 0, v0x7fdaa1d3fef0_0;  1 drivers
v0x7fdaa1d3e850_0 .net "address3", 7 0, v0x7fdaa1d3ffa0_0;  1 drivers
v0x7fdaa1d3e900_0 .net "cell0ToUser", 1 0, v0x7fdaa1d40050_0;  1 drivers
v0x7fdaa1d3e9f0_0 .net "cell1ToUser", 1 0, v0x7fdaa1d40120_0;  1 drivers
v0x7fdaa1d3eaa0_0 .var "cellAddress0", 7 0;
v0x7fdaa1d3eb40_0 .var "cellAddress1", 7 0;
v0x7fdaa1d3ebf0_0 .var "cellDataIn0", 15 0;
v0x7fdaa1d3ed20_0 .var "cellDataIn1", 15 0;
v0x7fdaa1d3edb0_0 .net "cellDataOut0", 15 0, L_0x7fdaa1d40ba0;  1 drivers
v0x7fdaa1d3ee40_0 .net "cellDataOut1", 15 0, L_0x7fdaa1d40c10;  1 drivers
v0x7fdaa1d3eef0_0 .var "cellReadWriteMode0", 0 0;
v0x7fdaa1d3efa0_0 .var "cellReadWriteMode1", 0 0;
v0x7fdaa1d3f050_0 .net "clk", 0 0, v0x7fdaa1d401d0_0;  1 drivers
v0x7fdaa1d3f120_0 .net "dataIn0", 15 0, v0x7fdaa1d40260_0;  1 drivers
v0x7fdaa1d3f1b0_0 .net "dataIn1", 15 0, v0x7fdaa1d40310_0;  1 drivers
v0x7fdaa1d3f340_0 .net "dataIn2", 15 0, v0x7fdaa1d40440_0;  1 drivers
v0x7fdaa1d3f3e0_0 .net "dataIn3", 15 0, v0x7fdaa1d404d0_0;  1 drivers
v0x7fdaa1d3f490_0 .net "dataOut0", 15 0, L_0x7fdaa1d40cc0;  alias, 1 drivers
v0x7fdaa1d3f540_0 .net "dataOut1", 15 0, L_0x7fdaa1d40d70;  alias, 1 drivers
v0x7fdaa1d3f5f0_0 .net "dataOut2", 15 0, L_0x7fdaa1d40e20;  alias, 1 drivers
v0x7fdaa1d3f6a0_0 .net "dataOut3", 15 0, L_0x7fdaa1d40ef0;  alias, 1 drivers
v0x7fdaa1d3f750_0 .var "rDataOut0", 15 0;
v0x7fdaa1d3f800_0 .var "rDataOut1", 15 0;
v0x7fdaa1d3f8b0_0 .var "rDataOut2", 15 0;
v0x7fdaa1d3f960_0 .var "rDataOut3", 15 0;
v0x7fdaa1d3fa10_0 .net "readWriteMode0", 0 0, v0x7fdaa1d40820_0;  1 drivers
v0x7fdaa1d3fab0_0 .net "readWriteMode1", 0 0, v0x7fdaa1d408d0_0;  1 drivers
v0x7fdaa1d3fb50_0 .net "readWriteMode2", 0 0, v0x7fdaa1d40a80_0;  1 drivers
v0x7fdaa1d3fbf0_0 .net "readWriteMode3", 0 0, v0x7fdaa1d40b10_0;  1 drivers
E_0x7fdaa1d005c0/0 .event edge, v0x7fdaa1d3e900_0, v0x7fdaa1d3e670_0, v0x7fdaa1d3fa10_0, v0x7fdaa1d3f120_0;
E_0x7fdaa1d005c0/1 .event edge, v0x7fdaa1d3e710_0, v0x7fdaa1d3fab0_0, v0x7fdaa1d3f1b0_0, v0x7fdaa1d3e7b0_0;
E_0x7fdaa1d005c0/2 .event edge, v0x7fdaa1d3fb50_0, v0x7fdaa1d3f340_0, v0x7fdaa1d3e850_0, v0x7fdaa1d3fbf0_0;
E_0x7fdaa1d005c0/3 .event edge, v0x7fdaa1d3f3e0_0, v0x7fdaa1d3e9f0_0, v0x7fdaa1d3d900_0, v0x7fdaa1d3e320_0;
E_0x7fdaa1d005c0 .event/or E_0x7fdaa1d005c0/0, E_0x7fdaa1d005c0/1, E_0x7fdaa1d005c0/2, E_0x7fdaa1d005c0/3;
S_0x7fdaa1d24bb0 .scope module, "cell0" "IceRam" 4 30, 5 6 0, S_0x7fdaa1d24f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "address";
    .port_info 2 /INPUT 1 "readWriteMode";
    .port_info 3 /INPUT 16 "dataIn";
    .port_info 4 /OUTPUT 16 "dataOut";
P_0x7fdaa1d24850 .param/l "addrBits" 0 5 6, +C4<00000000000000000000000000001000>;
P_0x7fdaa1d24890 .param/l "dataBits" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fdaa1d248d0 .param/l "ramSize" 1 5 16, +C4<00000000000000000000000100000000>;
P_0x7fdaa1d24910 .param/str "romFile" 0 5 14, "zeroes.hex";
L_0x7fdaa1d40ba0 .functor BUFZ 16, v0x7fdaa1d3d9b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fdaa1d0fe90_0 .net "address", 7 0, v0x7fdaa1d3eaa0_0;  1 drivers
v0x7fdaa1d3d7a0_0 .net "clk", 0 0, v0x7fdaa1d401d0_0;  alias, 1 drivers
v0x7fdaa1d3d840_0 .net "dataIn", 15 0, v0x7fdaa1d3ebf0_0;  1 drivers
v0x7fdaa1d3d900_0 .net "dataOut", 15 0, L_0x7fdaa1d40ba0;  alias, 1 drivers
v0x7fdaa1d3d9b0_0 .var "rDataOut", 15 0;
v0x7fdaa1d3daa0 .array "ram", 255 0, 15 0;
v0x7fdaa1d3db40_0 .net "readWriteMode", 0 0, v0x7fdaa1d3eef0_0;  1 drivers
E_0x7fdaa1d103c0 .event posedge, v0x7fdaa1d3d7a0_0;
S_0x7fdaa1d3dc60 .scope module, "cell1" "IceRam" 4 42, 5 6 0, S_0x7fdaa1d24f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "address";
    .port_info 2 /INPUT 1 "readWriteMode";
    .port_info 3 /INPUT 16 "dataIn";
    .port_info 4 /OUTPUT 16 "dataOut";
P_0x7fdaa1d3de20 .param/l "addrBits" 0 5 6, +C4<00000000000000000000000000001000>;
P_0x7fdaa1d3de60 .param/l "dataBits" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fdaa1d3dea0 .param/l "ramSize" 1 5 16, +C4<00000000000000000000000100000000>;
P_0x7fdaa1d3dee0 .param/str "romFile" 0 5 14, "zeroes.hex";
L_0x7fdaa1d40c10 .functor BUFZ 16, v0x7fdaa1d3e3c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fdaa1d3e110_0 .net "address", 7 0, v0x7fdaa1d3eb40_0;  1 drivers
v0x7fdaa1d3e1b0_0 .net "clk", 0 0, v0x7fdaa1d401d0_0;  alias, 1 drivers
v0x7fdaa1d3e270_0 .net "dataIn", 15 0, v0x7fdaa1d3ed20_0;  1 drivers
v0x7fdaa1d3e320_0 .net "dataOut", 15 0, L_0x7fdaa1d40c10;  alias, 1 drivers
v0x7fdaa1d3e3c0_0 .var "rDataOut", 15 0;
v0x7fdaa1d3e4b0 .array "ram", 255 0, 15 0;
v0x7fdaa1d3e550_0 .net "readWriteMode", 0 0, v0x7fdaa1d3efa0_0;  1 drivers
    .scope S_0x7fdaa1d24bb0;
T_0 ;
    %wait E_0x7fdaa1d103c0;
    %load/vec4 v0x7fdaa1d3db40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7fdaa1d3d840_0;
    %load/vec4 v0x7fdaa1d0fe90_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdaa1d3daa0, 0, 4;
T_0.0 ;
    %load/vec4 v0x7fdaa1d0fe90_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fdaa1d3daa0, 4;
    %assign/vec4 v0x7fdaa1d3d9b0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fdaa1d24bb0;
T_1 ;
    %vpi_call/w 5 30 "$readmemh", P_0x7fdaa1d24910, v0x7fdaa1d3daa0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fdaa1d3dc60;
T_2 ;
    %wait E_0x7fdaa1d103c0;
    %load/vec4 v0x7fdaa1d3e550_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7fdaa1d3e270_0;
    %load/vec4 v0x7fdaa1d3e110_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdaa1d3e4b0, 0, 4;
T_2.0 ;
    %load/vec4 v0x7fdaa1d3e110_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fdaa1d3e4b0, 4;
    %assign/vec4 v0x7fdaa1d3e3c0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fdaa1d3dc60;
T_3 ;
    %vpi_call/w 5 30 "$readmemh", P_0x7fdaa1d3dee0, v0x7fdaa1d3e4b0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fdaa1d24f10;
T_4 ;
    %wait E_0x7fdaa1d005c0;
    %load/vec4 v0x7fdaa1d3e900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fdaa1d3eaa0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdaa1d3eef0_0, 0, 1;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fdaa1d3ebf0_0, 0, 16;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x7fdaa1d3e670_0;
    %store/vec4 v0x7fdaa1d3eaa0_0, 0, 8;
    %load/vec4 v0x7fdaa1d3fa10_0;
    %store/vec4 v0x7fdaa1d3eef0_0, 0, 1;
    %load/vec4 v0x7fdaa1d3f120_0;
    %store/vec4 v0x7fdaa1d3ebf0_0, 0, 16;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x7fdaa1d3e710_0;
    %store/vec4 v0x7fdaa1d3eaa0_0, 0, 8;
    %load/vec4 v0x7fdaa1d3fab0_0;
    %store/vec4 v0x7fdaa1d3eef0_0, 0, 1;
    %load/vec4 v0x7fdaa1d3f1b0_0;
    %store/vec4 v0x7fdaa1d3ebf0_0, 0, 16;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x7fdaa1d3e7b0_0;
    %store/vec4 v0x7fdaa1d3eaa0_0, 0, 8;
    %load/vec4 v0x7fdaa1d3fb50_0;
    %store/vec4 v0x7fdaa1d3eef0_0, 0, 1;
    %load/vec4 v0x7fdaa1d3f340_0;
    %store/vec4 v0x7fdaa1d3ebf0_0, 0, 16;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x7fdaa1d3e850_0;
    %store/vec4 v0x7fdaa1d3eaa0_0, 0, 8;
    %load/vec4 v0x7fdaa1d3fbf0_0;
    %store/vec4 v0x7fdaa1d3eef0_0, 0, 1;
    %load/vec4 v0x7fdaa1d3f3e0_0;
    %store/vec4 v0x7fdaa1d3ebf0_0, 0, 16;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %load/vec4 v0x7fdaa1d3e9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fdaa1d3eb40_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdaa1d3efa0_0, 0, 1;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fdaa1d3ed20_0, 0, 16;
    %jmp T_4.11;
T_4.6 ;
    %load/vec4 v0x7fdaa1d3e670_0;
    %store/vec4 v0x7fdaa1d3eb40_0, 0, 8;
    %load/vec4 v0x7fdaa1d3fa10_0;
    %store/vec4 v0x7fdaa1d3efa0_0, 0, 1;
    %load/vec4 v0x7fdaa1d3f120_0;
    %store/vec4 v0x7fdaa1d3ed20_0, 0, 16;
    %jmp T_4.11;
T_4.7 ;
    %load/vec4 v0x7fdaa1d3e710_0;
    %store/vec4 v0x7fdaa1d3eb40_0, 0, 8;
    %load/vec4 v0x7fdaa1d3fab0_0;
    %store/vec4 v0x7fdaa1d3efa0_0, 0, 1;
    %load/vec4 v0x7fdaa1d3f1b0_0;
    %store/vec4 v0x7fdaa1d3ed20_0, 0, 16;
    %jmp T_4.11;
T_4.8 ;
    %load/vec4 v0x7fdaa1d3e7b0_0;
    %store/vec4 v0x7fdaa1d3eb40_0, 0, 8;
    %load/vec4 v0x7fdaa1d3fb50_0;
    %store/vec4 v0x7fdaa1d3efa0_0, 0, 1;
    %load/vec4 v0x7fdaa1d3f340_0;
    %store/vec4 v0x7fdaa1d3ed20_0, 0, 16;
    %jmp T_4.11;
T_4.9 ;
    %load/vec4 v0x7fdaa1d3e850_0;
    %store/vec4 v0x7fdaa1d3eb40_0, 0, 8;
    %load/vec4 v0x7fdaa1d3fbf0_0;
    %store/vec4 v0x7fdaa1d3efa0_0, 0, 1;
    %load/vec4 v0x7fdaa1d3f3e0_0;
    %store/vec4 v0x7fdaa1d3ed20_0, 0, 16;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %load/vec4 v0x7fdaa1d3e900_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.12, 8;
    %load/vec4 v0x7fdaa1d3edb0_0;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %load/vec4 v0x7fdaa1d3e9f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_4.14, 9;
    %load/vec4 v0x7fdaa1d3ee40_0;
    %jmp/1 T_4.15, 9;
T_4.14 ; End of true expr.
    %pushi/vec4 65535, 65535, 16;
    %jmp/0 T_4.15, 9;
 ; End of false expr.
    %blend;
T_4.15;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %store/vec4 v0x7fdaa1d3f750_0, 0, 16;
    %load/vec4 v0x7fdaa1d3e900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.16, 8;
    %load/vec4 v0x7fdaa1d3edb0_0;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v0x7fdaa1d3e9f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_4.18, 9;
    %load/vec4 v0x7fdaa1d3ee40_0;
    %jmp/1 T_4.19, 9;
T_4.18 ; End of true expr.
    %pushi/vec4 65535, 65535, 16;
    %jmp/0 T_4.19, 9;
 ; End of false expr.
    %blend;
T_4.19;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v0x7fdaa1d3f800_0, 0, 16;
    %load/vec4 v0x7fdaa1d3e900_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.20, 8;
    %load/vec4 v0x7fdaa1d3edb0_0;
    %jmp/1 T_4.21, 8;
T_4.20 ; End of true expr.
    %load/vec4 v0x7fdaa1d3e9f0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_4.22, 9;
    %load/vec4 v0x7fdaa1d3ee40_0;
    %jmp/1 T_4.23, 9;
T_4.22 ; End of true expr.
    %pushi/vec4 65535, 65535, 16;
    %jmp/0 T_4.23, 9;
 ; End of false expr.
    %blend;
T_4.23;
    %jmp/0 T_4.21, 8;
 ; End of false expr.
    %blend;
T_4.21;
    %store/vec4 v0x7fdaa1d3f8b0_0, 0, 16;
    %load/vec4 v0x7fdaa1d3e900_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.24, 8;
    %load/vec4 v0x7fdaa1d3edb0_0;
    %jmp/1 T_4.25, 8;
T_4.24 ; End of true expr.
    %load/vec4 v0x7fdaa1d3e9f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_4.26, 9;
    %load/vec4 v0x7fdaa1d3ee40_0;
    %jmp/1 T_4.27, 9;
T_4.26 ; End of true expr.
    %pushi/vec4 65535, 65535, 16;
    %jmp/0 T_4.27, 9;
 ; End of false expr.
    %blend;
T_4.27;
    %jmp/0 T_4.25, 8;
 ; End of false expr.
    %blend;
T_4.25;
    %store/vec4 v0x7fdaa1d3f960_0, 0, 16;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fdaa1d23770;
T_5 ;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fdaa1d3fe60_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fdaa1d01590_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fdaa1d3fef0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fdaa1d3ffa0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdaa1d40820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdaa1d408d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdaa1d40a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdaa1d40b10_0, 0, 1;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fdaa1d40260_0, 0, 16;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fdaa1d40310_0, 0, 16;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fdaa1d40440_0, 0, 16;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fdaa1d404d0_0, 0, 16;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x7fdaa1d40050_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x7fdaa1d40120_0, 0, 2;
    %end;
    .thread T_5, $init;
    .scope S_0x7fdaa1d23770;
T_6 ;
    %delay 1, 0;
    %load/vec4 v0x7fdaa1d401d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x7fdaa1d401d0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fdaa1d23770;
T_7 ;
    %vpi_call/w 3 58 "$dumpfile", "Memory_tb.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fdaa1d23770 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdaa1d3fe60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdaa1d40820_0, 0, 1;
    %pushi/vec4 64176, 0, 16;
    %store/vec4 v0x7fdaa1d40260_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdaa1d01590_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdaa1d408d0_0, 0, 1;
    %pushi/vec4 64177, 0, 16;
    %store/vec4 v0x7fdaa1d40310_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdaa1d3fef0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdaa1d40a80_0, 0, 1;
    %pushi/vec4 64178, 0, 16;
    %store/vec4 v0x7fdaa1d40440_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdaa1d3ffa0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdaa1d40b10_0, 0, 1;
    %pushi/vec4 64179, 0, 16;
    %store/vec4 v0x7fdaa1d404d0_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdaa1d40050_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fdaa1d40120_0, 0, 2;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdaa1d40820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdaa1d408d0_0, 0, 1;
    %delay 2, 0;
    %load/vec4 v0x7fdaa1d40560_0;
    %load/vec4 v0x7fdaa1d40260_0;
    %cmp/ne;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 85 "$error", "U0,C0: %0d != %0d", v0x7fdaa1d40560_0, v0x7fdaa1d40260_0 {0 0 0};
T_7.0 ;
    %load/vec4 v0x7fdaa1d40610_0;
    %load/vec4 v0x7fdaa1d40310_0;
    %cmp/ne;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 86 "$error", "U1,C1: %0d != %0d", v0x7fdaa1d40610_0, v0x7fdaa1d40310_0 {0 0 0};
T_7.2 ;
    %delay 2, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdaa1d40050_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fdaa1d40120_0, 0, 2;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdaa1d40a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdaa1d40b10_0, 0, 1;
    %delay 2, 0;
    %load/vec4 v0x7fdaa1d406c0_0;
    %load/vec4 v0x7fdaa1d40440_0;
    %cmp/ne;
    %jmp/0xz  T_7.4, 4;
    %vpi_call/w 3 94 "$error", "U2,C0: %0d != %0d", v0x7fdaa1d406c0_0, v0x7fdaa1d40440_0 {0 0 0};
T_7.4 ;
    %load/vec4 v0x7fdaa1d40770_0;
    %load/vec4 v0x7fdaa1d404d0_0;
    %cmp/ne;
    %jmp/0xz  T_7.6, 4;
    %vpi_call/w 3 95 "$error", "U3,C1: %0d != %0d", v0x7fdaa1d40770_0, v0x7fdaa1d404d0_0 {0 0 0};
T_7.6 ;
    %delay 2, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7fdaa1d3fe60_0, 0, 8;
    %pushi/vec4 49406, 0, 16;
    %store/vec4 v0x7fdaa1d40260_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdaa1d40820_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdaa1d40050_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdaa1d40120_0, 0, 2;
    %delay 2, 0;
    %load/vec4 v0x7fdaa1d3fe60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fdaa1d3daa0, 4;
    %load/vec4 v0x7fdaa1d40260_0;
    %cmp/ne;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x7fdaa1d3fe60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fdaa1d3daa0, 4;
    %vpi_call/w 3 106 "$error", "U0,C0: %0d != %0d", S<0,vec4,u16>, v0x7fdaa1d40260_0 {1 0 0};
T_7.8 ;
    %load/vec4 v0x7fdaa1d3fe60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fdaa1d3e4b0, 4;
    %load/vec4 v0x7fdaa1d40260_0;
    %cmp/ne;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x7fdaa1d3fe60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fdaa1d3e4b0, 4;
    %vpi_call/w 3 107 "$error", "U0,C1: %0d != %0d", S<0,vec4,u16>, v0x7fdaa1d40260_0 {1 0 0};
T_7.10 ;
    %delay 2, 0;
    %vpi_call/w 3 109 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "Memory_tb.v";
    "MemoryController2x4.v";
    "IceRam.v";
