vhdl xil_defaultlib  \
"../../../bd/cpu/ip/cpu_microblaze_0_0/sim/cpu_microblaze_0_0.vhd" \
"../../../bd/cpu/ip/cpu_dlmb_v10_0/sim/cpu_dlmb_v10_0.vhd" \
"../../../bd/cpu/ip/cpu_ilmb_v10_0/sim/cpu_ilmb_v10_0.vhd" \
"../../../bd/cpu/ip/cpu_dlmb_bram_if_cntlr_0/sim/cpu_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/cpu/ip/cpu_ilmb_bram_if_cntlr_0/sim/cpu_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/cpu/ip/cpu_lmb_v10_0/sim/cpu_lmb_v10_0.vhd" \
"../../../bd/cpu/ip/cpu_microblaze_0_axi_intc_0/sim/cpu_microblaze_0_axi_intc_0.vhd" \
"../../../bd/cpu/ip/cpu_mdm_1_0/sim/cpu_mdm_1_0.vhd" \
"../../../bd/cpu/ip/cpu_rst_clk_wiz_1_100M_0/sim/cpu_rst_clk_wiz_1_100M_0.vhd" \
"../../../bd/cpu/ip/cpu_axi_uartlite_0_0/sim/cpu_axi_uartlite_0_0.vhd" \
"../../../bd/cpu/ip/cpu_axi_timer_0_0/sim/cpu_axi_timer_0_0.vhd" \

nosort
