#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Apr 17 15:26:14 2022
# Process ID: 18232
# Current directory: C:/Users/vreys/OneDrive/Bureaublad/HDMI_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11084 C:\Users\vreys\OneDrive\Bureaublad\HDMI_test\HDMI_test.xpr
# Log file: C:/Users/vreys/OneDrive/Bureaublad/HDMI_test/vivado.log
# Journal file: C:/Users/vreys/OneDrive/Bureaublad/HDMI_test\vivado.jou
# Running On: Brent_laptop, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 25494 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/vreys/OneDrive/Bureaublad/HDMI_test/HDMI_test.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/vreys/OneDrive/Bureaublad/HDMI_test/HDMI_test.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
reset_run design_1_v_tpg_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/vreys/OneDrive/school/design_1_wrapper.xsa
startgroup
set_property -dict [list CONFIG.HAS_AXI4_LITE {false}] [get_bd_cells v_tc_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI]
endgroup
startgroup
set_property -dict [list CONFIG.VIDEO_MODE {480p} CONFIG.GEN_F0_VSYNC_VSTART {489} CONFIG.GEN_F1_VSYNC_VSTART {489} CONFIG.GEN_HACTIVE_SIZE {640} CONFIG.GEN_HSYNC_END {752} CONFIG.GEN_HFRAME_SIZE {800} CONFIG.GEN_F0_VFRAME_SIZE {525} CONFIG.GEN_F1_VFRAME_SIZE {525} CONFIG.GEN_F0_VSYNC_VEND {491} CONFIG.GEN_F1_VSYNC_VEND {491} CONFIG.GEN_HSYNC_START {656} CONFIG.GEN_VACTIVE_SIZE {480}] [get_bd_cells v_tc_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_v_tc_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.kClkRange {3}] [get_bd_cells rgb2dvi_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_rgb2dvi_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.kClkRange {2}] [get_bd_cells rgb2dvi_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/vreys/OneDrive/Bureaublad/HDMI_test/design_1_wrapper.xsa
open_run impl_1
open_bd_design {C:/Users/vreys/OneDrive/Bureaublad/HDMI_test/HDMI_test.srcs/sources_1/bd/design_1/design_1.bd}
close_design
open_run synth_1 -name synth_1
close_design
open_run impl_1
set_property IOSTANDARD TMDS_33 [get_ports [list {TMDS_Data_p_0[2]} {TMDS_Data_p_0[1]} {TMDS_Data_p_0[0]}]]
open_bd_design {C:/Users/vreys/OneDrive/Bureaublad/HDMI_test/HDMI_test.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/vreys/OneDrive/Bureaublad/HDMI_test/HDMI_test.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/vreys/OneDrive/Bureaublad/HDMI_test/HDMI_test.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/vreys/OneDrive/Bureaublad/HDMI_test/HDMI_test.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.kClkRange {3}] [get_bd_cells rgb2dvi_0]
endgroup
validate_bd_design
reset_run design_1_processing_system7_0_0_synth_1
save_bd_design
set_property target_constrs_file {C:/Users/vreys/OneDrive/Bureaublad/HDMI_test/HDMI_test.srcs/constrs_1/imports/HDMI_test/PYNQ-Z2 v1.0.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_net [get_bd_pins rgb2dvi_0/PixelClk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ps7_0_axi_periph/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ps7_0_axi_periph/M00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
endgroup
save_bd_design
validate_bd_design
connect_bd_net [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
validate_bd_design
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/vreys/OneDrive/Bureaublad/HDMI_test/design_1_wrapper.xsa
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells ps7_0_axi_periph]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/v_tpg_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins v_tpg_0/s_axi_CTRL]
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/vreys/OneDrive/Bureaublad/HDMI_test/design_1_wrapper5.xsa
startgroup
set_property -dict [list CONFIG.VIDEO_MODE {1080p} CONFIG.GEN_F0_VSYNC_VSTART {1083} CONFIG.GEN_F1_VSYNC_VSTART {1083} CONFIG.GEN_HACTIVE_SIZE {1920} CONFIG.GEN_HSYNC_END {2052} CONFIG.GEN_HFRAME_SIZE {2200} CONFIG.GEN_F0_VSYNC_HSTART {1004} CONFIG.GEN_F1_VSYNC_HSTART {1004} CONFIG.GEN_F0_VSYNC_HEND {1004} CONFIG.GEN_F1_VSYNC_HEND {1004} CONFIG.GEN_F0_VFRAME_SIZE {1125} CONFIG.GEN_F1_VFRAME_SIZE {1125} CONFIG.GEN_F0_VSYNC_VEND {1088} CONFIG.GEN_F1_VSYNC_VEND {1088} CONFIG.GEN_F0_VBLANK_HEND {960} CONFIG.GEN_F1_VBLANK_HEND {960} CONFIG.GEN_HSYNC_START {2008} CONFIG.GEN_VACTIVE_SIZE {1080} CONFIG.GEN_F0_VBLANK_HSTART {960} CONFIG.GEN_F1_VBLANK_HSTART {960}] [get_bd_cells v_tc_0]
endgroup
startgroup
set_property -dict [list CONFIG.kClkRange {1}] [get_bd_cells rgb2dvi_0]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_v_tc_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.kClkRange {2}] [get_bd_cells rgb2dvi_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_rgb2dvi_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
validate_bd_design -force
startgroup
set_property -dict [list CONFIG.kClkRange {3}] [get_bd_cells rgb2dvi_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_rgb2dvi_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.VIDEO_MODE {1080p} CONFIG.GEN_F0_VSYNC_VSTART {1083} CONFIG.GEN_F1_VSYNC_VSTART {1083} CONFIG.GEN_HACTIVE_SIZE {1920} CONFIG.GEN_HSYNC_END {2052} CONFIG.GEN_HFRAME_SIZE {2200} CONFIG.GEN_F0_VSYNC_HSTART {1004} CONFIG.GEN_F1_VSYNC_HSTART {1004} CONFIG.GEN_F0_VSYNC_HEND {1004} CONFIG.GEN_F1_VSYNC_HEND {1004} CONFIG.GEN_F0_VFRAME_SIZE {1125} CONFIG.GEN_F1_VFRAME_SIZE {1125} CONFIG.GEN_F0_VSYNC_VEND {1088} CONFIG.GEN_F1_VSYNC_VEND {1088} CONFIG.GEN_F0_VBLANK_HEND {960} CONFIG.GEN_F1_VBLANK_HEND {960} CONFIG.GEN_HSYNC_START {2008} CONFIG.GEN_VACTIVE_SIZE {1080} CONFIG.GEN_F0_VBLANK_HSTART {960} CONFIG.GEN_F1_VBLANK_HSTART {960}] [get_bd_cells v_tc_0]
endgroup
startgroup
set_property -dict [list CONFIG.kClkRange {1}] [get_bd_cells rgb2dvi_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {60}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_rgb2dvi_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/vreys/OneDrive/Bureaublad/HDMI_test/design_1_wrapper.xsa
write_hw_platform -fixed -include_bit -force -file C:/Users/vreys/OneDrive/Bureaublad/HDMI_test/design_1_wrapper.xsa
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {148.5} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {150} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {155}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/vreys/OneDrive/Bureaublad/HDMI_test/design_1_wrapper8.xsa
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.VIDEO_MODE {720p} CONFIG.GEN_F0_VSYNC_VSTART {724} CONFIG.GEN_F1_VSYNC_VSTART {724} CONFIG.GEN_HACTIVE_SIZE {1280} CONFIG.GEN_HSYNC_END {1430} CONFIG.GEN_HFRAME_SIZE {1650} CONFIG.GEN_F0_VSYNC_HSTART {695} CONFIG.GEN_F1_VSYNC_HSTART {695} CONFIG.GEN_F0_VSYNC_HEND {695} CONFIG.GEN_F1_VSYNC_HEND {695} CONFIG.GEN_F0_VFRAME_SIZE {750} CONFIG.GEN_F1_VFRAME_SIZE {750} CONFIG.GEN_F0_VSYNC_VEND {729} CONFIG.GEN_F1_VSYNC_VEND {729} CONFIG.GEN_F0_VBLANK_HEND {640} CONFIG.GEN_F1_VBLANK_HEND {640} CONFIG.GEN_HSYNC_START {1390} CONFIG.GEN_VACTIVE_SIZE {720} CONFIG.GEN_F0_VBLANK_HSTART {640} CONFIG.GEN_F1_VBLANK_HSTART {640}] [get_bd_cells v_tc_0]
endgroup
startgroup
set_property -dict [list CONFIG.kClkRange {3}] [get_bd_cells rgb2dvi_0]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_v_tc_0_0_synth_1
reset_run design_1_v_axi4s_vid_out_0_1_synth_1
reset_run design_1_rgb2dvi_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {80} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_v_tc_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/vreys/OneDrive/school/spec/test2/design_1_wrapper9.xsa
startgroup
set_property -dict [list CONFIG.kClkRange {1}] [get_bd_cells rgb2dvi_0]
endgroup
startgroup
set_property -dict [list CONFIG.VIDEO_MODE {1080p} CONFIG.GEN_F0_VSYNC_VSTART {1083} CONFIG.GEN_F1_VSYNC_VSTART {1083} CONFIG.GEN_HACTIVE_SIZE {1920} CONFIG.GEN_HSYNC_END {2052} CONFIG.GEN_HFRAME_SIZE {2200} CONFIG.GEN_F0_VSYNC_HSTART {1004} CONFIG.GEN_F1_VSYNC_HSTART {1004} CONFIG.GEN_F0_VSYNC_HEND {1004} CONFIG.GEN_F1_VSYNC_HEND {1004} CONFIG.GEN_F0_VFRAME_SIZE {1125} CONFIG.GEN_F1_VFRAME_SIZE {1125} CONFIG.GEN_F0_VSYNC_VEND {1088} CONFIG.GEN_F1_VSYNC_VEND {1088} CONFIG.GEN_F0_VBLANK_HEND {960} CONFIG.GEN_F1_VBLANK_HEND {960} CONFIG.GEN_HSYNC_START {2008} CONFIG.GEN_VACTIVE_SIZE {1080} CONFIG.GEN_F0_VBLANK_HSTART {960} CONFIG.GEN_F1_VBLANK_HSTART {960}] [get_bd_cells v_tc_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {155}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_v_tc_0_0_synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/vreys/OneDrive/school/spec/test2/design_1_wrapper12.xsa
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {125}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {130}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/vreys/OneDrive/school/spec/test2/design_1_wrapper3.xsa
write_hw_platform -fixed -include_bit -force -file C:/Users/vreys/OneDrive/school/spec/test2/design_1_wrapper13.xsa
