Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,30
design__inferred_latch__count,0
design__instance__count,14346
design__instance__area,357982
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,59
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,6
design__max_cap_violation__count__corner:nom_tt_025C_3v30,152
power__internal__total,0.020526062697172165
power__switching__total,0.031746070832014084
power__leakage__total,0.000001498489382356638
power__total,0.05227363109588623
clock__skew__worst_hold__corner:nom_tt_025C_3v30,5.746889349286055
clock__skew__worst_setup__corner:nom_tt_025C_3v30,6.246889404797207
timing__hold__ws__corner:nom_tt_025C_3v30,1.2808272582852893
timing__setup__ws__corner:nom_tt_025C_3v30,3.036433412873414
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.280827
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,1183
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,6
design__max_cap_violation__count__corner:nom_ss_125C_3v00,154
clock__skew__worst_hold__corner:nom_ss_125C_3v00,11.107253209349544
clock__skew__worst_setup__corner:nom_ss_125C_3v00,11.607253264860697
timing__hold__ws__corner:nom_ss_125C_3v00,2.8126977099095956
timing__setup__ws__corner:nom_ss_125C_3v00,-24.922429270187102
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-179.8496265043106
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-24.922429270187102
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.812698
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,8
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,20.289267
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,0
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,11
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,6
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,153
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,3.3780610376211295
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,3.878061093132282
timing__hold__ws__corner:nom_ff_n40C_3v60,0.6271198182698084
timing__setup__ws__corner:nom_ff_n40C_3v60,15.061705198253087
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.627120
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,1497
design__max_fanout_violation__count,6
design__max_cap_violation__count,231
clock__skew__worst_hold,11.758101491928844
clock__skew__worst_setup,3.6919477409125743
timing__hold__ws,0.6181081377240583
timing__setup__ws,-28.67017282509246
timing__hold__tns,0.0
timing__setup__tns,-208.05200640065797
timing__hold__wns,0
timing__setup__wns,-28.67017282509246
timing__hold_vio__count,0
timing__hold_r2r__ws,0.618108
timing__hold_r2r_vio__count,0
timing__setup_vio__count,24
timing__setup_r2r__ws,19.047409
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1440.32 325.36
design__core__bbox,3.36 3.92 1436.96 321.44
design__io,45
design__die__area,468623
design__core__area,455197
design__instance__count__stdcell,14346
design__instance__area__stdcell,357982
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.786434
design__instance__utilization__stdcell,0.786434
design__instance__count__class:tie_cell,16
design__instance__count__class:inverter,444
design__instance__count__class:sequential_cell,1578
design__instance__count__class:multi_input_combinational_cell,7403
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,3033
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,697747
design__violations,0
design__instance__count__class:timing_repair_buffer,1699
design__instance__count__class:clock_buffer,5
design__instance__count__class:clock_inverter,3
design__instance__count__setup_buffer,142
design__instance__count__hold_buffer,0
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,3
design__instance__count__class:antenna_cell,3
route__net,11164
route__net__special,2
route__drc_errors__iter:1,12740
route__wirelength__iter:1,924377
route__drc_errors__iter:2,4087
route__wirelength__iter:2,903171
route__drc_errors__iter:3,3540
route__wirelength__iter:3,893168
route__drc_errors__iter:4,1754
route__wirelength__iter:4,892724
route__drc_errors__iter:5,1010
route__wirelength__iter:5,892218
route__drc_errors__iter:6,808
route__wirelength__iter:6,892371
route__drc_errors__iter:7,767
route__wirelength__iter:7,892276
route__drc_errors__iter:8,674
route__wirelength__iter:8,892226
route__drc_errors__iter:9,473
route__wirelength__iter:9,892164
route__drc_errors__iter:10,473
route__wirelength__iter:10,892164
route__drc_errors__iter:11,336
route__wirelength__iter:11,892491
route__drc_errors__iter:12,323
route__wirelength__iter:12,892499
route__drc_errors__iter:13,316
route__wirelength__iter:13,892586
route__drc_errors__iter:14,245
route__wirelength__iter:14,892671
route__drc_errors__iter:15,236
route__wirelength__iter:15,892682
route__drc_errors__iter:16,159
route__wirelength__iter:16,892713
route__drc_errors__iter:17,155
route__wirelength__iter:17,892676
route__drc_errors__iter:18,344
route__wirelength__iter:18,892562
route__drc_errors__iter:19,93
route__wirelength__iter:19,892610
route__drc_errors__iter:20,50
route__wirelength__iter:20,892659
route__drc_errors__iter:21,49
route__wirelength__iter:21,892681
route__drc_errors__iter:22,46
route__wirelength__iter:22,892730
route__drc_errors__iter:23,44
route__wirelength__iter:23,892724
route__drc_errors__iter:24,44
route__wirelength__iter:24,892724
route__drc_errors__iter:25,40
route__wirelength__iter:25,892709
route__drc_errors__iter:26,40
route__wirelength__iter:26,892709
route__drc_errors__iter:27,35
route__wirelength__iter:27,892668
route__drc_errors__iter:28,21
route__wirelength__iter:28,892642
route__drc_errors__iter:29,21
route__wirelength__iter:29,892642
route__drc_errors__iter:30,16
route__wirelength__iter:30,892707
route__drc_errors__iter:31,16
route__wirelength__iter:31,892707
route__drc_errors__iter:32,8
route__wirelength__iter:32,892825
route__drc_errors__iter:33,8
route__wirelength__iter:33,892825
route__drc_errors__iter:34,8
route__wirelength__iter:34,892825
route__drc_errors__iter:35,8
route__wirelength__iter:35,892836
route__drc_errors__iter:36,8
route__wirelength__iter:36,892836
route__drc_errors__iter:37,7
route__wirelength__iter:37,892824
route__drc_errors__iter:38,7
route__wirelength__iter:38,892824
route__drc_errors__iter:39,7
route__wirelength__iter:39,892824
route__drc_errors__iter:40,7
route__wirelength__iter:40,892824
route__drc_errors__iter:41,7
route__wirelength__iter:41,892824
route__drc_errors__iter:42,7
route__wirelength__iter:42,892824
route__drc_errors__iter:43,1
route__wirelength__iter:43,892870
route__drc_errors__iter:44,0
route__wirelength__iter:44,892871
route__drc_errors,0
route__wirelength,892871
route__vias,98622
route__vias__singlecut,98622
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,2325.93
design__instance__count__class:fill_cell,9754
timing__unannotated_net__count__corner:nom_tt_025C_3v30,10
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,10
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,10
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,39
design__max_fanout_violation__count__corner:min_tt_025C_3v30,6
design__max_cap_violation__count__corner:min_tt_025C_3v30,101
clock__skew__worst_hold__corner:min_tt_025C_3v30,5.448775806996159
clock__skew__worst_setup__corner:min_tt_025C_3v30,5.948775862507312
timing__hold__ws__corner:min_tt_025C_3v30,1.2660208795209253
timing__setup__ws__corner:min_tt_025C_3v30,4.645052474137631
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.266021
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,10
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,912
design__max_fanout_violation__count__corner:min_ss_125C_3v00,6
design__max_cap_violation__count__corner:min_ss_125C_3v00,103
clock__skew__worst_hold__corner:min_ss_125C_3v00,10.565514984180988
clock__skew__worst_setup__corner:min_ss_125C_3v00,11.065515039692139
timing__hold__ws__corner:min_ss_125C_3v00,2.7831768788499067
timing__setup__ws__corner:min_ss_125C_3v00,-21.81870745833416
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-156.4440923310343
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-21.81870745833416
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.783177
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,8
timing__setup_r2r__ws__corner:min_ss_125C_3v00,21.332596
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__unannotated_net__count__corner:min_ss_125C_3v00,10
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,3
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,6
design__max_cap_violation__count__corner:min_ff_n40C_3v60,103
clock__skew__worst_hold__corner:min_ff_n40C_3v60,3.1919476854014217
clock__skew__worst_setup__corner:min_ff_n40C_3v60,3.6919477409125743
timing__hold__ws__corner:min_ff_n40C_3v60,0.6181081377240583
timing__setup__ws__corner:min_ff_n40C_3v60,16.013546497640387
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.618108
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,10
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,94
design__max_fanout_violation__count__corner:max_tt_025C_3v30,6
design__max_cap_violation__count__corner:max_tt_025C_3v30,226
clock__skew__worst_hold__corner:max_tt_025C_3v30,6.104902534073023
clock__skew__worst_setup__corner:max_tt_025C_3v30,6.604902589584176
timing__hold__ws__corner:max_tt_025C_3v30,1.298703625844172
timing__setup__ws__corner:max_tt_025C_3v30,1.1011245560356777
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.298704
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,10
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,1497
design__max_fanout_violation__count__corner:max_ss_125C_3v00,6
design__max_cap_violation__count__corner:max_ss_125C_3v00,231
clock__skew__worst_hold__corner:max_ss_125C_3v00,11.758101491928844
clock__skew__worst_setup__corner:max_ss_125C_3v00,12.258101547439997
timing__hold__ws__corner:max_ss_125C_3v00,2.8483709530565497
timing__setup__ws__corner:max_ss_125C_3v00,-28.67017282509246
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-208.05200640065797
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-28.67017282509246
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.848371
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,8
timing__setup_r2r__ws__corner:max_ss_125C_3v00,19.047409
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__unannotated_net__count__corner:max_ss_125C_3v00,10
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,11
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,6
design__max_cap_violation__count__corner:max_ff_n40C_3v60,226
clock__skew__worst_hold__corner:max_ff_n40C_3v60,3.601737232629145
clock__skew__worst_setup__corner:max_ff_n40C_3v60,4.101737288140297
timing__hold__ws__corner:max_ff_n40C_3v60,0.637692139365412
timing__setup__ws__corner:max_ff_n40C_3v60,13.918550261851658
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.637692
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,10
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,10
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29973
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000266816
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000217486
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000366553
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000217486
design_powergrid__voltage__worst,0.000217486
design_powergrid__voltage__worst__net:VPWR,3.29973
design_powergrid__drop__worst,0.000266816
design_powergrid__drop__worst__net:VPWR,0.000266816
design_powergrid__voltage__worst__net:VGND,0.000217486
design_powergrid__drop__worst__net:VGND,0.000217486
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000035800000000000002826905376451804841053672134876251220703125
ir__drop__worst,0.000266999999999999984741372305308004797552712261676788330078125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
