

================================================================
== Vitis HLS Report for 'ProcessingElement_1_Pipeline_WriteC_Flattened'
================================================================
* Date:           Mon Nov 11 16:40:35 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.188 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    32770|    32770|  0.328 ms|  0.328 ms|  32769|  32769|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- WriteC_Flattened  |    32768|    32768|         2|          1|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      227|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       95|     -|
|Register             |        -|      -|       63|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       63|      322|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_44_fu_136_p2                    |         +|   0|  0|  23|          16|           1|
    |inner_65_fu_203_p2                |         +|   0|  0|  39|          32|           1|
    |m1_22_fu_177_p2                   |         +|   0|  0|  13|           6|           1|
    |n1_44_fu_197_p2                   |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_condition_247                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln168_fu_130_p2              |      icmp|   0|  0|  24|          16|          17|
    |icmp_ln170_fu_152_p2              |      icmp|   0|  0|  33|          26|           1|
    |icmp_ln187_fu_191_p2              |      icmp|   0|  0|  39|          32|          11|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |inner_66_fu_217_p3                |    select|   0|  0|  32|           1|           1|
    |n1_45_fu_209_p3                   |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 227|         138|          43|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |cPipes_0_blk_n           |   9|          2|    1|          2|
    |cPipes_0_din_local       |  14|          3|  256|        768|
    |cPipes_1_blk_n           |   9|          2|    1|          2|
    |i_fu_68                  |   9|          2|   16|         32|
    |inner_fu_64              |   9|          2|   32|         64|
    |m1_fu_72                 |   9|          2|    6|         12|
    |n1_fu_60                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  95|         21|  319|        894|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_fu_68                  |  16|   0|   16|          0|
    |icmp_ln170_reg_272       |   1|   0|    1|          0|
    |inner_fu_64              |  32|   0|   32|          0|
    |m1_fu_72                 |   6|   0|    6|          0|
    |n1_fu_60                 |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  63|   0|   63|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  ProcessingElement.1_Pipeline_WriteC_Flattened|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  ProcessingElement.1_Pipeline_WriteC_Flattened|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  ProcessingElement.1_Pipeline_WriteC_Flattened|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  ProcessingElement.1_Pipeline_WriteC_Flattened|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  ProcessingElement.1_Pipeline_WriteC_Flattened|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  ProcessingElement.1_Pipeline_WriteC_Flattened|  return value|
|cPipes_1_dout            |   in|  256|     ap_fifo|                                       cPipes_1|       pointer|
|cPipes_1_num_data_valid  |   in|    3|     ap_fifo|                                       cPipes_1|       pointer|
|cPipes_1_fifo_cap        |   in|    3|     ap_fifo|                                       cPipes_1|       pointer|
|cPipes_1_empty_n         |   in|    1|     ap_fifo|                                       cPipes_1|       pointer|
|cPipes_1_read            |  out|    1|     ap_fifo|                                       cPipes_1|       pointer|
|cPipes_0_din             |  out|  256|     ap_fifo|                                       cPipes_0|       pointer|
|cPipes_0_num_data_valid  |   in|    3|     ap_fifo|                                       cPipes_0|       pointer|
|cPipes_0_fifo_cap        |   in|    3|     ap_fifo|                                       cPipes_0|       pointer|
|cPipes_0_full_n          |   in|    1|     ap_fifo|                                       cPipes_0|       pointer|
|cPipes_0_write           |  out|    1|     ap_fifo|                                       cPipes_0|       pointer|
|cBuffer_address0         |  out|   10|   ap_memory|                                        cBuffer|         array|
|cBuffer_ce0              |  out|    1|   ap_memory|                                        cBuffer|         array|
|cBuffer_q0               |   in|  256|   ap_memory|                                        cBuffer|         array|
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+

