# Reading F:/Altera Quartus II/modelsim_ase/tcl/vsim/pref.tcl 
# do transmitter_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying F:\Altera Quartus II\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied F:\Altera Quartus II\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+F:/Liverpool/ELEC373/Assignment\ 1/UART/TXD_V2 {F:/Liverpool/ELEC373/Assignment 1/UART/TXD_V2/shift.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift
# 
# Top level modules:
# 	shift
# vlog -vlog01compat -work work +incdir+F:/Liverpool/ELEC373/Assignment\ 1/UART/TXD_V2 {F:/Liverpool/ELEC373/Assignment 1/UART/TXD_V2/parity.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module parity
# 
# Top level modules:
# 	parity
# vlog -vlog01compat -work work +incdir+F:/Liverpool/ELEC373/Assignment\ 1/UART/TXD_V2 {F:/Liverpool/ELEC373/Assignment 1/UART/TXD_V2/controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# vlog -vlog01compat -work work +incdir+F:/Liverpool/ELEC373/Assignment\ 1/UART/TXD_V2 {F:/Liverpool/ELEC373/Assignment 1/UART/TXD_V2/bit_counter.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module bit_counter
# 
# Top level modules:
# 	bit_counter
# vlog -vlog01compat -work work +incdir+F:/Liverpool/ELEC373/Assignment\ 1/UART/TXD_V2 {F:/Liverpool/ELEC373/Assignment 1/UART/TXD_V2/baud_counter.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module baud_counter
# 
# Top level modules:
# 	baud_counter
# 
