# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do synth_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert {C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:27:37 on Apr 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert" C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog.v 
# -- Compiling module MidiByteReader_verilog
# 
# Top level modules:
# 	MidiByteReader_verilog
# End time: 17:27:37 on Apr 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:27:37 on Apr 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MidiByteReader_verilog_tb
# -- Compiling architecture tb of MidiByteReader_verilog_tb
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(17): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(26): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(34): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(40): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(43): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(46): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(49): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(52): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(55): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(58): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(61): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(64): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(67): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(70): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(73): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(76): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(79): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(82): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(85): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(88): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(91): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(94): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(97): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(100): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(103): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(106): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(110): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog_tb.vhd(112): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# -- Loading package vl_types
# -- Loading entity MidiByteReader_verilog
# End time: 17:27:37 on Apr 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 30
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  MidiByteReader_verilog_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" MidiByteReader_verilog_tb 
# Start time: 17:27:39 on Apr 11,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading verilog.vl_types(body)
# Loading work.midibytereader_verilog_tb(tb)
# Loading work.MidiByteReader_verilog
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 17:28:16 on Apr 11,2022, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
