{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 09:01:33 2024 " "Info: Processing started: Wed Jan 24 09:01:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[2\] " "Info: Assuming node \"AVG\[2\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[0\] " "Info: Assuming node \"AVG\[0\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[0\] " "Info: Assuming node \"SR\[0\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[1\] " "Info: Assuming node \"SR\[1\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[1\] " "Info: Assuming node \"AVG\[1\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[2\] " "Info: Assuming node \"SR\[2\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "MCLK " "Info: Assuming node \"MCLK\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 -72 96 64 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AQMODE " "Info: Assuming node \"AQMODE\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AQMODE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "67 " "Warning: Found 67 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|T_CNVen_SHFT " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|T_CNVen_SHFT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_ADC_SHIFT " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_ADC_SHIFT\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 61 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_ADC_SHIFT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~6 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~6\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~5 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~5\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux16 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux16\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 297 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux16~5 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux16~5\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 297 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux16~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux16~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux16~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 297 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux16~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux16~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux16~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 297 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux16~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux16~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux16~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 297 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux16~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux16~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux16~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 297 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux16~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux16~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux16~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 297 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux16~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux8~5 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux8~5\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 211 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux8~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux8~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux8~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 211 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux8~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux8~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux8~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 211 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux8~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux8~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux8~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 211 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux8~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux8~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux8~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 211 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|T_CNVen_SCK " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|T_CNVen_SCK\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|T_CNVen_SCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux9~5 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux9~5\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 222 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux9~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux9~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux9~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 222 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux9~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux9~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux9~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 222 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux9~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux9~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux9~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 222 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux9~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux9~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux9~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 222 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux9~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux9~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux9~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 222 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux9~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[7\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[7\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[8\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[8\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[9\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[9\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[10\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[10\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[6\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[6\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[11\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[11\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[12\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[12\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 57 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SEL_RDCLK~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SEL_RDCLK~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SEL_RDCLK~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 57 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SEL_RDCLK~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SEL_RDCLK~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SEL_RDCLK~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add3~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add3~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add3~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add2~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add2~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 278 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[3\]~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[3\]~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 57 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SEL_RDCLK~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SEL_RDCLK~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SEL_RDCLK~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Equal0~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Equal0~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 277 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add2~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add2~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 278 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add3~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add3~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add3~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add3~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add3~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add3~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add3~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 155 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 155 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 155 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux9 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux9\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 222 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Fso " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Fso\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 33 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Fso" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|ReadCLK~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|ReadCLK~0\" as buffer" {  } { { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|ReadCLK~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|AVGen_READ " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|AVGen_READ\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 447 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|AVGen_READ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 155 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[5\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[5\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[4\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[4\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[2\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[2\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[3\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[3\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[0\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[0\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[1\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[1\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 197 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|AVGen_SCK " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|AVGen_SCK\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 447 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|AVGen_SCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_ReadCLK " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_ReadCLK\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_ReadCLK" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SCKL " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SCKL\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SCKL" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|nFS " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|nFS\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 34 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|nFS" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|CNVA " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|CNVA\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 322 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|CNVA" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[2\] register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 51.62 MHz 19.372 ns Internal " "Info: Clock \"AVG\[2\]\" has Internal fmax of 51.62 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 19.372 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.354 ns + Longest register register " "Info: + Longest register to register delay is 1.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X5_Y4_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.228 ns) 1.354 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X4_Y4_N6 2 " "Info: 2: + IC(1.126 ns) + CELL(0.228 ns) = 1.354 ns; Loc. = LC_X4_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 16.84 % ) " "Info: Total cell delay = 0.228 ns ( 16.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 83.16 % ) " "Info: Total interconnect delay = 1.126 ns ( 83.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.126ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.756 ns - Smallest " "Info: - Smallest clock skew is -7.756 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] destination 5.489 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[2\]\" to destination register is 5.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[2\] 1 CLK PIN_13 34 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_13; Fanout = 34; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.657 ns) + CELL(0.601 ns) 4.178 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 2 COMB LC_X4_Y4_N5 13 " "Info: 2: + IC(2.657 ns) + CELL(0.601 ns) = 4.178 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.258 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.746 ns) 5.489 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 3 REG LC_X4_Y4_N6 2 " "Info: 3: + IC(0.565 ns) + CELL(0.746 ns) = 5.489 ns; Loc. = LC_X4_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.267 ns ( 41.30 % ) " "Info: Total cell delay = 2.267 ns ( 41.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.222 ns ( 58.70 % ) " "Info: Total interconnect delay = 3.222 ns ( 58.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.489 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.489 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 2.657ns 0.565ns } { 0.000ns 0.920ns 0.601ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] source 13.245 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[2\]\" to source register is 13.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[2\] 1 CLK PIN_13 34 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_13; Fanout = 34; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.163 ns) 2.681 ns F1_readADC_multimodes:inst2\|Equal0~0 2 COMB LC_X3_Y6_N1 9 " "Info: 2: + IC(1.598 ns) + CELL(0.163 ns) = 2.681 ns; Loc. = LC_X3_Y6_N1; Fanout = 9; COMB Node = 'F1_readADC_multimodes:inst2\|Equal0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.742 ns) 4.981 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 3 COMB LC_X4_Y4_N0 1 " "Info: 3: + IC(1.558 ns) + CELL(0.742 ns) = 4.981 ns; Loc. = LC_X4_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.415 ns) 6.026 ns F1_readADC_multimodes:inst2\|Mux15~2 4 COMB LC_X4_Y4_N1 3 " "Info: 4: + IC(0.630 ns) + CELL(0.415 ns) = 6.026 ns; Loc. = LC_X4_Y4_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.601 ns) 8.220 ns F1_readADC_multimodes:inst2\|Mux15~6 5 COMB LC_X5_Y6_N3 1 " "Info: 5: + IC(1.593 ns) + CELL(0.601 ns) = 8.220 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.415 ns) 10.131 ns F1_readADC_multimodes:inst2\|Mux15 6 COMB LC_X4_Y4_N3 1 " "Info: 6: + IC(1.496 ns) + CELL(0.415 ns) = 10.131 ns; Loc. = LC_X4_Y4_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 10.542 ns F1_readADC_multimodes:inst2\|ReadCLK~0 7 COMB LC_X4_Y4_N4 1 " "Info: 7: + IC(0.248 ns) + CELL(0.163 ns) = 10.542 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.415 ns) 11.591 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 8 COMB LC_X4_Y4_N5 13 " "Info: 8: + IC(0.634 ns) + CELL(0.415 ns) = 11.591 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.746 ns) 13.245 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 9 REG LC_X5_Y4_N3 2 " "Info: 9: + IC(0.908 ns) + CELL(0.746 ns) = 13.245 ns; Loc. = LC_X5_Y4_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.654 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.580 ns ( 34.58 % ) " "Info: Total cell delay = 4.580 ns ( 34.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.665 ns ( 65.42 % ) " "Info: Total interconnect delay = 8.665 ns ( 65.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.245 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.245 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal0~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.598ns 1.558ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.908ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.489 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.489 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 2.657ns 0.565ns } { 0.000ns 0.920ns 0.601ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.245 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.245 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal0~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.598ns 1.558ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.908ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.126ns } { 0.000ns 0.228ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.489 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.489 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 2.657ns 0.565ns } { 0.000ns 0.920ns 0.601ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.245 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.245 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal0~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.598ns 1.558ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.908ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[0\] register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 46.08 MHz 21.7 ns Internal " "Info: Clock \"AVG\[0\]\" has Internal fmax of 46.08 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 21.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.354 ns + Longest register register " "Info: + Longest register to register delay is 1.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X5_Y4_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.228 ns) 1.354 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X4_Y4_N6 2 " "Info: 2: + IC(1.126 ns) + CELL(0.228 ns) = 1.354 ns; Loc. = LC_X4_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 16.84 % ) " "Info: Total cell delay = 0.228 ns ( 16.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 83.16 % ) " "Info: Total interconnect delay = 1.126 ns ( 83.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.126ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.920 ns - Smallest " "Info: - Smallest clock skew is -8.920 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] destination 6.367 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[0\]\" to destination register is 6.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[0\] 1 CLK PIN_15 15 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_15; Fanout = 15; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.657 ns) + CELL(0.163 ns) 2.740 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X3_Y6_N0 12 " "Info: 2: + IC(1.657 ns) + CELL(0.163 ns) = 2.740 ns; Loc. = LC_X3_Y6_N0; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.742 ns) 5.056 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X4_Y4_N5 13 " "Info: 3: + IC(1.574 ns) + CELL(0.742 ns) = 5.056 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.746 ns) 6.367 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 4 REG LC_X4_Y4_N6 2 " "Info: 4: + IC(0.565 ns) + CELL(0.746 ns) = 6.367 ns; Loc. = LC_X4_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.571 ns ( 40.38 % ) " "Info: Total cell delay = 2.571 ns ( 40.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.796 ns ( 59.62 % ) " "Info: Total interconnect delay = 3.796 ns ( 59.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.367 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.367 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.657ns 1.574ns 0.565ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] source 15.287 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[0\]\" to source register is 15.287 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[0\] 1 CLK PIN_15 15 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_15; Fanout = 15; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.651 ns) + CELL(0.163 ns) 2.734 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X3_Y6_N9 2 " "Info: 2: + IC(1.651 ns) + CELL(0.163 ns) = 2.734 ns; Loc. = LC_X3_Y6_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.875 ns) + CELL(0.601 ns) 5.210 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X4_Y4_N8 3 " "Info: 3: + IC(1.875 ns) + CELL(0.601 ns) = 5.210 ns; Loc. = LC_X4_Y4_N8; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.163 ns) 5.972 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X4_Y4_N7 1 " "Info: 4: + IC(0.599 ns) + CELL(0.163 ns) = 5.972 ns; Loc. = LC_X4_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.415 ns) 7.023 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X4_Y4_N0 1 " "Info: 5: + IC(0.636 ns) + CELL(0.415 ns) = 7.023 ns; Loc. = LC_X4_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.415 ns) 8.068 ns F1_readADC_multimodes:inst2\|Mux15~2 6 COMB LC_X4_Y4_N1 3 " "Info: 6: + IC(0.630 ns) + CELL(0.415 ns) = 8.068 ns; Loc. = LC_X4_Y4_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.601 ns) 10.262 ns F1_readADC_multimodes:inst2\|Mux15~6 7 COMB LC_X5_Y6_N3 1 " "Info: 7: + IC(1.593 ns) + CELL(0.601 ns) = 10.262 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.415 ns) 12.173 ns F1_readADC_multimodes:inst2\|Mux15 8 COMB LC_X4_Y4_N3 1 " "Info: 8: + IC(1.496 ns) + CELL(0.415 ns) = 12.173 ns; Loc. = LC_X4_Y4_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 12.584 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X4_Y4_N4 1 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 12.584 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.415 ns) 13.633 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X4_Y4_N5 13 " "Info: 10: + IC(0.634 ns) + CELL(0.415 ns) = 13.633 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.746 ns) 15.287 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 11 REG LC_X5_Y4_N3 2 " "Info: 11: + IC(0.908 ns) + CELL(0.746 ns) = 15.287 ns; Loc. = LC_X5_Y4_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.654 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.017 ns ( 32.82 % ) " "Info: Total cell delay = 5.017 ns ( 32.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.270 ns ( 67.18 % ) " "Info: Total interconnect delay = 10.270 ns ( 67.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.287 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "15.287 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.651ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.908ns } { 0.000ns 0.920ns 0.163ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.367 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.367 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.657ns 1.574ns 0.565ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.287 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "15.287 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.651ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.908ns } { 0.000ns 0.920ns 0.163ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.126ns } { 0.000ns 0.228ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.367 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.367 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.657ns 1.574ns 0.565ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.287 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "15.287 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.651ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.908ns } { 0.000ns 0.920ns 0.163ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[0\] register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 46.08 MHz 21.7 ns Internal " "Info: Clock \"SR\[0\]\" has Internal fmax of 46.08 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 21.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.354 ns + Longest register register " "Info: + Longest register to register delay is 1.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X5_Y4_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.228 ns) 1.354 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X4_Y4_N6 2 " "Info: 2: + IC(1.126 ns) + CELL(0.228 ns) = 1.354 ns; Loc. = LC_X4_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 16.84 % ) " "Info: Total cell delay = 0.228 ns ( 16.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 83.16 % ) " "Info: Total interconnect delay = 1.126 ns ( 83.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.126ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.920 ns - Smallest " "Info: - Smallest clock skew is -8.920 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] destination 6.713 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[0\]\" to destination register is 6.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[0\] 1 CLK PIN_16 15 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_16; Fanout = 15; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.751 ns) + CELL(0.415 ns) 3.086 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X3_Y6_N0 12 " "Info: 2: + IC(1.751 ns) + CELL(0.415 ns) = 3.086 ns; Loc. = LC_X3_Y6_N0; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.166 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.742 ns) 5.402 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X4_Y4_N5 13 " "Info: 3: + IC(1.574 ns) + CELL(0.742 ns) = 5.402 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.746 ns) 6.713 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 4 REG LC_X4_Y4_N6 2 " "Info: 4: + IC(0.565 ns) + CELL(0.746 ns) = 6.713 ns; Loc. = LC_X4_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.823 ns ( 42.05 % ) " "Info: Total cell delay = 2.823 ns ( 42.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.890 ns ( 57.95 % ) " "Info: Total interconnect delay = 3.890 ns ( 57.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.713 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.713 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.751ns 1.574ns 0.565ns } { 0.000ns 0.920ns 0.415ns 0.742ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] source 15.633 ns - Longest register " "Info: - Longest clock path from clock \"SR\[0\]\" to source register is 15.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[0\] 1 CLK PIN_16 15 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_16; Fanout = 15; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.745 ns) + CELL(0.415 ns) 3.080 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X3_Y6_N9 2 " "Info: 2: + IC(1.745 ns) + CELL(0.415 ns) = 3.080 ns; Loc. = LC_X3_Y6_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.160 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.875 ns) + CELL(0.601 ns) 5.556 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X4_Y4_N8 3 " "Info: 3: + IC(1.875 ns) + CELL(0.601 ns) = 5.556 ns; Loc. = LC_X4_Y4_N8; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.163 ns) 6.318 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X4_Y4_N7 1 " "Info: 4: + IC(0.599 ns) + CELL(0.163 ns) = 6.318 ns; Loc. = LC_X4_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.415 ns) 7.369 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X4_Y4_N0 1 " "Info: 5: + IC(0.636 ns) + CELL(0.415 ns) = 7.369 ns; Loc. = LC_X4_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.415 ns) 8.414 ns F1_readADC_multimodes:inst2\|Mux15~2 6 COMB LC_X4_Y4_N1 3 " "Info: 6: + IC(0.630 ns) + CELL(0.415 ns) = 8.414 ns; Loc. = LC_X4_Y4_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.601 ns) 10.608 ns F1_readADC_multimodes:inst2\|Mux15~6 7 COMB LC_X5_Y6_N3 1 " "Info: 7: + IC(1.593 ns) + CELL(0.601 ns) = 10.608 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.415 ns) 12.519 ns F1_readADC_multimodes:inst2\|Mux15 8 COMB LC_X4_Y4_N3 1 " "Info: 8: + IC(1.496 ns) + CELL(0.415 ns) = 12.519 ns; Loc. = LC_X4_Y4_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 12.930 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X4_Y4_N4 1 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 12.930 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.415 ns) 13.979 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X4_Y4_N5 13 " "Info: 10: + IC(0.634 ns) + CELL(0.415 ns) = 13.979 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.746 ns) 15.633 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 11 REG LC_X5_Y4_N3 2 " "Info: 11: + IC(0.908 ns) + CELL(0.746 ns) = 15.633 ns; Loc. = LC_X5_Y4_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.654 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.269 ns ( 33.70 % ) " "Info: Total cell delay = 5.269 ns ( 33.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.364 ns ( 66.30 % ) " "Info: Total interconnect delay = 10.364 ns ( 66.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.633 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "15.633 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.745ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.908ns } { 0.000ns 0.920ns 0.415ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.713 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.713 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.751ns 1.574ns 0.565ns } { 0.000ns 0.920ns 0.415ns 0.742ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.633 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "15.633 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.745ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.908ns } { 0.000ns 0.920ns 0.415ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.126ns } { 0.000ns 0.228ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.713 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.713 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.751ns 1.574ns 0.565ns } { 0.000ns 0.920ns 0.415ns 0.742ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.633 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "15.633 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.745ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.908ns } { 0.000ns 0.920ns 0.415ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[1\] register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 46.08 MHz 21.7 ns Internal " "Info: Clock \"SR\[1\]\" has Internal fmax of 46.08 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 21.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.354 ns + Longest register register " "Info: + Longest register to register delay is 1.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X5_Y4_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.228 ns) 1.354 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X4_Y4_N6 2 " "Info: 2: + IC(1.126 ns) + CELL(0.228 ns) = 1.354 ns; Loc. = LC_X4_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 16.84 % ) " "Info: Total cell delay = 0.228 ns ( 16.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 83.16 % ) " "Info: Total interconnect delay = 1.126 ns ( 83.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.126ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.920 ns - Smallest " "Info: - Smallest clock skew is -8.920 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] destination 6.794 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[1\]\" to destination register is 6.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[1\] 1 CLK PIN_11 13 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_11; Fanout = 13; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.646 ns) + CELL(0.601 ns) 3.167 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X3_Y6_N0 12 " "Info: 2: + IC(1.646 ns) + CELL(0.601 ns) = 3.167 ns; Loc. = LC_X3_Y6_N0; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.247 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.742 ns) 5.483 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X4_Y4_N5 13 " "Info: 3: + IC(1.574 ns) + CELL(0.742 ns) = 5.483 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.746 ns) 6.794 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 4 REG LC_X4_Y4_N6 2 " "Info: 4: + IC(0.565 ns) + CELL(0.746 ns) = 6.794 ns; Loc. = LC_X4_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.009 ns ( 44.29 % ) " "Info: Total cell delay = 3.009 ns ( 44.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.785 ns ( 55.71 % ) " "Info: Total interconnect delay = 3.785 ns ( 55.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.794 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.794 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.646ns 1.574ns 0.565ns } { 0.000ns 0.920ns 0.601ns 0.742ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] source 15.714 ns - Longest register " "Info: - Longest clock path from clock \"SR\[1\]\" to source register is 15.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[1\] 1 CLK PIN_11 13 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_11; Fanout = 13; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.601 ns) 3.161 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X3_Y6_N9 2 " "Info: 2: + IC(1.640 ns) + CELL(0.601 ns) = 3.161 ns; Loc. = LC_X3_Y6_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.241 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.875 ns) + CELL(0.601 ns) 5.637 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X4_Y4_N8 3 " "Info: 3: + IC(1.875 ns) + CELL(0.601 ns) = 5.637 ns; Loc. = LC_X4_Y4_N8; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.163 ns) 6.399 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X4_Y4_N7 1 " "Info: 4: + IC(0.599 ns) + CELL(0.163 ns) = 6.399 ns; Loc. = LC_X4_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.415 ns) 7.450 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X4_Y4_N0 1 " "Info: 5: + IC(0.636 ns) + CELL(0.415 ns) = 7.450 ns; Loc. = LC_X4_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.415 ns) 8.495 ns F1_readADC_multimodes:inst2\|Mux15~2 6 COMB LC_X4_Y4_N1 3 " "Info: 6: + IC(0.630 ns) + CELL(0.415 ns) = 8.495 ns; Loc. = LC_X4_Y4_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.601 ns) 10.689 ns F1_readADC_multimodes:inst2\|Mux15~6 7 COMB LC_X5_Y6_N3 1 " "Info: 7: + IC(1.593 ns) + CELL(0.601 ns) = 10.689 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.415 ns) 12.600 ns F1_readADC_multimodes:inst2\|Mux15 8 COMB LC_X4_Y4_N3 1 " "Info: 8: + IC(1.496 ns) + CELL(0.415 ns) = 12.600 ns; Loc. = LC_X4_Y4_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 13.011 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X4_Y4_N4 1 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 13.011 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.415 ns) 14.060 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X4_Y4_N5 13 " "Info: 10: + IC(0.634 ns) + CELL(0.415 ns) = 14.060 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.746 ns) 15.714 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 11 REG LC_X5_Y4_N3 2 " "Info: 11: + IC(0.908 ns) + CELL(0.746 ns) = 15.714 ns; Loc. = LC_X5_Y4_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.654 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.455 ns ( 34.71 % ) " "Info: Total cell delay = 5.455 ns ( 34.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.259 ns ( 65.29 % ) " "Info: Total interconnect delay = 10.259 ns ( 65.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.714 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "15.714 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.640ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.908ns } { 0.000ns 0.920ns 0.601ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.794 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.794 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.646ns 1.574ns 0.565ns } { 0.000ns 0.920ns 0.601ns 0.742ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.714 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "15.714 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.640ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.908ns } { 0.000ns 0.920ns 0.601ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.126ns } { 0.000ns 0.228ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.794 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.794 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.646ns 1.574ns 0.565ns } { 0.000ns 0.920ns 0.601ns 0.742ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.714 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "15.714 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.640ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.908ns } { 0.000ns 0.920ns 0.601ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[1\] register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 45.8 MHz 21.834 ns Internal " "Info: Clock \"AVG\[1\]\" has Internal fmax of 45.8 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 21.834 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.354 ns + Longest register register " "Info: + Longest register to register delay is 1.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X5_Y4_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.228 ns) 1.354 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X4_Y4_N6 2 " "Info: 2: + IC(1.126 ns) + CELL(0.228 ns) = 1.354 ns; Loc. = LC_X4_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 16.84 % ) " "Info: Total cell delay = 0.228 ns ( 16.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 83.16 % ) " "Info: Total interconnect delay = 1.126 ns ( 83.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.126ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.987 ns - Smallest " "Info: - Smallest clock skew is -8.987 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] destination 7.460 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[1\]\" to destination register is 7.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[1\] 1 CLK PIN_1 17 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_1; Fanout = 17; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.171 ns) + CELL(0.742 ns) 3.833 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X3_Y6_N0 12 " "Info: 2: + IC(2.171 ns) + CELL(0.742 ns) = 3.833 ns; Loc. = LC_X3_Y6_N0; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.742 ns) 6.149 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X4_Y4_N5 13 " "Info: 3: + IC(1.574 ns) + CELL(0.742 ns) = 6.149 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.746 ns) 7.460 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 4 REG LC_X4_Y4_N6 2 " "Info: 4: + IC(0.565 ns) + CELL(0.746 ns) = 7.460 ns; Loc. = LC_X4_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.150 ns ( 42.23 % ) " "Info: Total cell delay = 3.150 ns ( 42.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.310 ns ( 57.77 % ) " "Info: Total interconnect delay = 4.310 ns ( 57.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.460 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.460 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 2.171ns 1.574ns 0.565ns } { 0.000ns 0.920ns 0.742ns 0.742ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] source 16.447 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[1\]\" to source register is 16.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[1\] 1 CLK PIN_1 17 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_1; Fanout = 17; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.232 ns) + CELL(0.742 ns) 3.894 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X3_Y6_N9 2 " "Info: 2: + IC(2.232 ns) + CELL(0.742 ns) = 3.894 ns; Loc. = LC_X3_Y6_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.875 ns) + CELL(0.601 ns) 6.370 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X4_Y4_N8 3 " "Info: 3: + IC(1.875 ns) + CELL(0.601 ns) = 6.370 ns; Loc. = LC_X4_Y4_N8; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.163 ns) 7.132 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X4_Y4_N7 1 " "Info: 4: + IC(0.599 ns) + CELL(0.163 ns) = 7.132 ns; Loc. = LC_X4_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.415 ns) 8.183 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X4_Y4_N0 1 " "Info: 5: + IC(0.636 ns) + CELL(0.415 ns) = 8.183 ns; Loc. = LC_X4_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.415 ns) 9.228 ns F1_readADC_multimodes:inst2\|Mux15~2 6 COMB LC_X4_Y4_N1 3 " "Info: 6: + IC(0.630 ns) + CELL(0.415 ns) = 9.228 ns; Loc. = LC_X4_Y4_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.601 ns) 11.422 ns F1_readADC_multimodes:inst2\|Mux15~6 7 COMB LC_X5_Y6_N3 1 " "Info: 7: + IC(1.593 ns) + CELL(0.601 ns) = 11.422 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.415 ns) 13.333 ns F1_readADC_multimodes:inst2\|Mux15 8 COMB LC_X4_Y4_N3 1 " "Info: 8: + IC(1.496 ns) + CELL(0.415 ns) = 13.333 ns; Loc. = LC_X4_Y4_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 13.744 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X4_Y4_N4 1 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 13.744 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.415 ns) 14.793 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X4_Y4_N5 13 " "Info: 10: + IC(0.634 ns) + CELL(0.415 ns) = 14.793 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.746 ns) 16.447 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 11 REG LC_X5_Y4_N3 2 " "Info: 11: + IC(0.908 ns) + CELL(0.746 ns) = 16.447 ns; Loc. = LC_X5_Y4_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.654 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.596 ns ( 34.02 % ) " "Info: Total cell delay = 5.596 ns ( 34.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.851 ns ( 65.98 % ) " "Info: Total interconnect delay = 10.851 ns ( 65.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.447 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.447 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.232ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.908ns } { 0.000ns 0.920ns 0.742ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.460 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.460 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 2.171ns 1.574ns 0.565ns } { 0.000ns 0.920ns 0.742ns 0.742ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.447 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.447 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.232ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.908ns } { 0.000ns 0.920ns 0.742ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.126ns } { 0.000ns 0.228ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.460 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.460 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 2.171ns 1.574ns 0.565ns } { 0.000ns 0.920ns 0.742ns 0.742ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.447 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.447 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.232ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.908ns } { 0.000ns 0.920ns 0.742ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[2\] register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 46.73 MHz 21.398 ns Internal " "Info: Clock \"SR\[2\]\" has Internal fmax of 46.73 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 21.398 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.354 ns + Longest register register " "Info: + Longest register to register delay is 1.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X5_Y4_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.228 ns) 1.354 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X4_Y4_N6 2 " "Info: 2: + IC(1.126 ns) + CELL(0.228 ns) = 1.354 ns; Loc. = LC_X4_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 16.84 % ) " "Info: Total cell delay = 0.228 ns ( 16.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 83.16 % ) " "Info: Total interconnect delay = 1.126 ns ( 83.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.126ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.769 ns - Smallest " "Info: - Smallest clock skew is -8.769 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] destination 4.629 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[2\]\" to destination register is 4.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[2\] 1 CLK PIN_12 16 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_12; Fanout = 16; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.235 ns) + CELL(0.163 ns) 3.318 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 2 COMB LC_X4_Y4_N5 13 " "Info: 2: + IC(2.235 ns) + CELL(0.163 ns) = 3.318 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.746 ns) 4.629 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 3 REG LC_X4_Y4_N6 2 " "Info: 3: + IC(0.565 ns) + CELL(0.746 ns) = 4.629 ns; Loc. = LC_X4_Y4_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.829 ns ( 39.51 % ) " "Info: Total cell delay = 1.829 ns ( 39.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.800 ns ( 60.49 % ) " "Info: Total interconnect delay = 2.800 ns ( 60.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.629 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.629 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 2.235ns 0.565ns } { 0.000ns 0.920ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] source 13.398 ns - Longest register " "Info: - Longest clock path from clock \"SR\[2\]\" to source register is 13.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[2\] 1 CLK PIN_12 16 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_12; Fanout = 16; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.238 ns) + CELL(0.163 ns) 3.321 ns F1_readADC_multimodes:inst2\|Add3~2 2 COMB LC_X4_Y4_N8 3 " "Info: 2: + IC(2.238 ns) + CELL(0.163 ns) = 3.321 ns; Loc. = LC_X4_Y4_N8; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.401 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.163 ns) 4.083 ns F1_readADC_multimodes:inst2\|Add2~1 3 COMB LC_X4_Y4_N7 1 " "Info: 3: + IC(0.599 ns) + CELL(0.163 ns) = 4.083 ns; Loc. = LC_X4_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.415 ns) 5.134 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 4 COMB LC_X4_Y4_N0 1 " "Info: 4: + IC(0.636 ns) + CELL(0.415 ns) = 5.134 ns; Loc. = LC_X4_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.415 ns) 6.179 ns F1_readADC_multimodes:inst2\|Mux15~2 5 COMB LC_X4_Y4_N1 3 " "Info: 5: + IC(0.630 ns) + CELL(0.415 ns) = 6.179 ns; Loc. = LC_X4_Y4_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.601 ns) 8.373 ns F1_readADC_multimodes:inst2\|Mux15~6 6 COMB LC_X5_Y6_N3 1 " "Info: 6: + IC(1.593 ns) + CELL(0.601 ns) = 8.373 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.415 ns) 10.284 ns F1_readADC_multimodes:inst2\|Mux15 7 COMB LC_X4_Y4_N3 1 " "Info: 7: + IC(1.496 ns) + CELL(0.415 ns) = 10.284 ns; Loc. = LC_X4_Y4_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 10.695 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X4_Y4_N4 1 " "Info: 8: + IC(0.248 ns) + CELL(0.163 ns) = 10.695 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.415 ns) 11.744 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X4_Y4_N5 13 " "Info: 9: + IC(0.634 ns) + CELL(0.415 ns) = 11.744 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.746 ns) 13.398 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 10 REG LC_X5_Y4_N3 2 " "Info: 10: + IC(0.908 ns) + CELL(0.746 ns) = 13.398 ns; Loc. = LC_X5_Y4_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.654 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.416 ns ( 32.96 % ) " "Info: Total cell delay = 4.416 ns ( 32.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.982 ns ( 67.04 % ) " "Info: Total interconnect delay = 8.982 ns ( 67.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.398 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.398 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.238ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.908ns } { 0.000ns 0.920ns 0.163ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.629 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.629 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 2.235ns 0.565ns } { 0.000ns 0.920ns 0.163ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.398 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.398 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.238ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.908ns } { 0.000ns 0.920ns 0.163ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.354 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.126ns } { 0.000ns 0.228ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.629 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.629 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 2.235ns 0.565ns } { 0.000ns 0.920ns 0.163ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.398 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.398 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.238ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.908ns } { 0.000ns 0.920ns 0.163ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "MCLK register F20_EmulateADC:inst1\|BUSY_on register F1_readADC_multimodes:inst2\|sBUSYR 54.79 MHz 18.25 ns Internal " "Info: Clock \"MCLK\" has Internal fmax of 54.79 MHz between source register \"F20_EmulateADC:inst1\|BUSY_on\" and destination register \"F1_readADC_multimodes:inst2\|sBUSYR\" (period= 18.25 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.963 ns + Longest register register " "Info: + Longest register to register delay is 2.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst1\|BUSY_on 1 REG LC_X12_Y7_N9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y7_N9; Fanout = 10; REG Node = 'F20_EmulateADC:inst1\|BUSY_on'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst1|BUSY_on } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.735 ns) + CELL(0.228 ns) 2.963 ns F1_readADC_multimodes:inst2\|sBUSYR 2 REG LC_X5_Y4_N8 8 " "Info: 2: + IC(2.735 ns) + CELL(0.228 ns) = 2.963 ns; Loc. = LC_X5_Y4_N8; Fanout = 8; REG Node = 'F1_readADC_multimodes:inst2\|sBUSYR'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { F20_EmulateADC:inst1|BUSY_on F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 7.69 % ) " "Info: Total cell delay = 0.228 ns ( 7.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.735 ns ( 92.31 % ) " "Info: Total interconnect delay = 2.735 ns ( 92.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { F20_EmulateADC:inst1|BUSY_on F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { F20_EmulateADC:inst1|BUSY_on {} F1_readADC_multimodes:inst2|sBUSYR {} } { 0.000ns 2.735ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-14.711 ns - Smallest " "Info: - Smallest clock skew is -14.711 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 2.991 ns + Shortest register " "Info: + Shortest clock path from clock \"MCLK\" to destination register is 2.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns MCLK 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 -72 96 64 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.746 ns) 2.991 ns F1_readADC_multimodes:inst2\|sBUSYR 2 REG LC_X5_Y4_N8 8 " "Info: 2: + IC(1.300 ns) + CELL(0.746 ns) = 2.991 ns; Loc. = LC_X5_Y4_N8; Fanout = 8; REG Node = 'F1_readADC_multimodes:inst2\|sBUSYR'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { MCLK F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 56.54 % ) " "Info: Total cell delay = 1.691 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.300 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { MCLK F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|sBUSYR {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 17.702 ns - Longest register " "Info: - Longest clock path from clock \"MCLK\" to source register is 17.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns MCLK 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 -72 96 64 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.051 ns) 3.296 ns F1_readADC_multimodes:inst2\|MCLK_divider\[5\] 2 REG LC_X5_Y6_N8 8 " "Info: 2: + IC(1.300 ns) + CELL(1.051 ns) = 3.296 ns; Loc. = LC_X5_Y6_N8; Fanout = 8; REG Node = 'F1_readADC_multimodes:inst2\|MCLK_divider\[5\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[5] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.629 ns) + CELL(0.601 ns) 5.526 ns F1_readADC_multimodes:inst2\|Mux8~4 3 COMB LC_X2_Y6_N2 1 " "Info: 3: + IC(1.629 ns) + CELL(0.601 ns) = 5.526 ns; Loc. = LC_X2_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { F1_readADC_multimodes:inst2|MCLK_divider[5] F1_readADC_multimodes:inst2|Mux8~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.415 ns) 6.900 ns F1_readADC_multimodes:inst2\|Mux8~5 4 COMB LC_X1_Y6_N1 1 " "Info: 4: + IC(0.959 ns) + CELL(0.415 ns) = 6.900 ns; Loc. = LC_X1_Y6_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { F1_readADC_multimodes:inst2|Mux8~4 F1_readADC_multimodes:inst2|Mux8~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.574 ns) + CELL(0.601 ns) 8.075 ns F1_readADC_multimodes:inst2\|Mux8 5 COMB LC_X1_Y6_N0 1 " "Info: 5: + IC(0.574 ns) + CELL(0.601 ns) = 8.075 ns; Loc. = LC_X1_Y6_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.994 ns) + CELL(0.601 ns) 10.670 ns F1_readADC_multimodes:inst2\|nFS 6 COMB LC_X7_Y7_N8 11 " "Info: 6: + IC(1.994 ns) + CELL(0.601 ns) = 10.670 ns; Loc. = LC_X7_Y7_N8; Fanout = 11; COMB Node = 'F1_readADC_multimodes:inst2\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.595 ns" { F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.318 ns) + CELL(1.051 ns) 14.039 ns F1_readADC_multimodes:inst2\|CNVA 7 REG LC_X1_Y5_N3 12 " "Info: 7: + IC(2.318 ns) + CELL(1.051 ns) = 14.039 ns; Loc. = LC_X1_Y5_N3; Fanout = 12; REG Node = 'F1_readADC_multimodes:inst2\|CNVA'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.369 ns" { F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|CNVA } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.917 ns) + CELL(0.746 ns) 17.702 ns F20_EmulateADC:inst1\|BUSY_on 8 REG LC_X12_Y7_N9 10 " "Info: 8: + IC(2.917 ns) + CELL(0.746 ns) = 17.702 ns; Loc. = LC_X12_Y7_N9; Fanout = 10; REG Node = 'F20_EmulateADC:inst1\|BUSY_on'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.663 ns" { F1_readADC_multimodes:inst2|CNVA F20_EmulateADC:inst1|BUSY_on } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.011 ns ( 33.96 % ) " "Info: Total cell delay = 6.011 ns ( 33.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.691 ns ( 66.04 % ) " "Info: Total interconnect delay = 11.691 ns ( 66.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.702 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[5] F1_readADC_multimodes:inst2|Mux8~4 F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|CNVA F20_EmulateADC:inst1|BUSY_on } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.702 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[5] {} F1_readADC_multimodes:inst2|Mux8~4 {} F1_readADC_multimodes:inst2|Mux8~5 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|CNVA {} F20_EmulateADC:inst1|BUSY_on {} } { 0.000ns 0.000ns 1.300ns 1.629ns 0.959ns 0.574ns 1.994ns 2.318ns 2.917ns } { 0.000ns 0.945ns 1.051ns 0.601ns 0.415ns 0.601ns 0.601ns 1.051ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { MCLK F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|sBUSYR {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.702 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[5] F1_readADC_multimodes:inst2|Mux8~4 F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|CNVA F20_EmulateADC:inst1|BUSY_on } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.702 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[5] {} F1_readADC_multimodes:inst2|Mux8~4 {} F1_readADC_multimodes:inst2|Mux8~5 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|CNVA {} F20_EmulateADC:inst1|BUSY_on {} } { 0.000ns 0.000ns 1.300ns 1.629ns 0.959ns 0.574ns 1.994ns 2.318ns 2.917ns } { 0.000ns 0.945ns 1.051ns 0.601ns 0.415ns 0.601ns 0.601ns 1.051ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 72 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { F20_EmulateADC:inst1|BUSY_on F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { F20_EmulateADC:inst1|BUSY_on {} F1_readADC_multimodes:inst2|sBUSYR {} } { 0.000ns 2.735ns } { 0.000ns 0.228ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { MCLK F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|sBUSYR {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.702 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[5] F1_readADC_multimodes:inst2|Mux8~4 F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|CNVA F20_EmulateADC:inst1|BUSY_on } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.702 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[5] {} F1_readADC_multimodes:inst2|Mux8~4 {} F1_readADC_multimodes:inst2|Mux8~5 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|CNVA {} F20_EmulateADC:inst1|BUSY_on {} } { 0.000ns 0.000ns 1.300ns 1.629ns 0.959ns 0.574ns 1.994ns 2.318ns 2.917ns } { 0.000ns 0.945ns 1.051ns 0.601ns 0.415ns 0.601ns 0.601ns 1.051ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AQMODE register F1_readADC_multimodes:inst2\|TCLK23\[2\] register F1_readADC_multimodes:inst2\|r_DATAL\[16\] 141.74 MHz 7.055 ns Internal " "Info: Clock \"AQMODE\" has Internal fmax of 141.74 MHz between source register \"F1_readADC_multimodes:inst2\|TCLK23\[2\]\" and destination register \"F1_readADC_multimodes:inst2\|r_DATAL\[16\]\" (period= 7.055 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.500 ns + Longest register register " "Info: + Longest register to register delay is 5.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|TCLK23\[2\] 1 REG LC_X12_Y6_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y6_N2; Fanout = 9; REG Node = 'F1_readADC_multimodes:inst2\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|TCLK23[2] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 487 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.601 ns) 1.405 ns F1_readADC_multimodes:inst2\|r_DATAL\[9\]~0 2 COMB LC_X12_Y6_N5 8 " "Info: 2: + IC(0.804 ns) + CELL(0.601 ns) = 1.405 ns; Loc. = LC_X12_Y6_N5; Fanout = 8; COMB Node = 'F1_readADC_multimodes:inst2\|r_DATAL\[9\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { F1_readADC_multimodes:inst2|TCLK23[2] F1_readADC_multimodes:inst2|r_DATAL[9]~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.163 ns) 3.103 ns F1_readADC_multimodes:inst2\|r_DATAL\[16\]~11 3 COMB LC_X12_Y4_N5 1 " "Info: 3: + IC(1.535 ns) + CELL(0.163 ns) = 3.103 ns; Loc. = LC_X12_Y4_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|r_DATAL\[16\]~11'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { F1_readADC_multimodes:inst2|r_DATAL[9]~0 F1_readADC_multimodes:inst2|r_DATAL[16]~11 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(1.010 ns) 5.500 ns F1_readADC_multimodes:inst2\|r_DATAL\[16\] 4 REG LC_X12_Y3_N0 1 " "Info: 4: + IC(1.387 ns) + CELL(1.010 ns) = 5.500 ns; Loc. = LC_X12_Y3_N0; Fanout = 1; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAL\[16\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { F1_readADC_multimodes:inst2|r_DATAL[16]~11 F1_readADC_multimodes:inst2|r_DATAL[16] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.774 ns ( 32.25 % ) " "Info: Total cell delay = 1.774 ns ( 32.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.726 ns ( 67.75 % ) " "Info: Total interconnect delay = 3.726 ns ( 67.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { F1_readADC_multimodes:inst2|TCLK23[2] F1_readADC_multimodes:inst2|r_DATAL[9]~0 F1_readADC_multimodes:inst2|r_DATAL[16]~11 F1_readADC_multimodes:inst2|r_DATAL[16] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.500 ns" { F1_readADC_multimodes:inst2|TCLK23[2] {} F1_readADC_multimodes:inst2|r_DATAL[9]~0 {} F1_readADC_multimodes:inst2|r_DATAL[16]~11 {} F1_readADC_multimodes:inst2|r_DATAL[16] {} } { 0.000ns 0.804ns 1.535ns 1.387ns } { 0.000ns 0.601ns 0.163ns 1.010ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.979 ns - Smallest " "Info: - Smallest clock skew is -0.979 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AQMODE destination 10.372 ns + Shortest register " "Info: + Shortest clock path from clock \"AQMODE\" to destination register is 10.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AQMODE 1 CLK PIN_141 15 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_141; Fanout = 15; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.415 ns) 3.207 ns F1_readADC_multimodes:inst2\|ReadCLK~0 2 COMB LC_X4_Y4_N4 1 " "Info: 2: + IC(1.872 ns) + CELL(0.415 ns) = 3.207 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.287 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.415 ns) 4.256 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X4_Y4_N5 13 " "Info: 3: + IC(0.634 ns) + CELL(0.415 ns) = 4.256 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.742 ns) 5.904 ns F1_readADC_multimodes:inst2\|Test_ADC_SHIFT 4 COMB LC_X4_Y4_N6 25 " "Info: 4: + IC(0.906 ns) + CELL(0.742 ns) = 5.904 ns; Loc. = LC_X4_Y4_N6; Fanout = 25; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.722 ns) + CELL(0.746 ns) 10.372 ns F1_readADC_multimodes:inst2\|r_DATAL\[16\] 5 REG LC_X12_Y3_N0 1 " "Info: 5: + IC(3.722 ns) + CELL(0.746 ns) = 10.372 ns; Loc. = LC_X12_Y3_N0; Fanout = 1; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAL\[16\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.468 ns" { F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAL[16] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.238 ns ( 31.22 % ) " "Info: Total cell delay = 3.238 ns ( 31.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.134 ns ( 68.78 % ) " "Info: Total interconnect delay = 7.134 ns ( 68.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.372 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAL[16] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.372 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAL[16] {} } { 0.000ns 0.000ns 1.872ns 0.634ns 0.906ns 3.722ns } { 0.000ns 0.920ns 0.415ns 0.415ns 0.742ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AQMODE source 11.351 ns - Longest register " "Info: - Longest clock path from clock \"AQMODE\" to source register is 11.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AQMODE 1 CLK PIN_141 15 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_141; Fanout = 15; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.415 ns) 3.207 ns F1_readADC_multimodes:inst2\|ReadCLK~0 2 COMB LC_X4_Y4_N4 1 " "Info: 2: + IC(1.872 ns) + CELL(0.415 ns) = 3.207 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.287 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.415 ns) 4.256 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X4_Y4_N5 13 " "Info: 3: + IC(0.634 ns) + CELL(0.415 ns) = 4.256 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(1.051 ns) 5.872 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 4 REG LC_X4_Y4_N9 2 " "Info: 4: + IC(0.565 ns) + CELL(1.051 ns) = 5.872 ns; Loc. = LC_X4_Y4_N9; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.484 ns) 6.356 ns F1_readADC_multimodes:inst2\|SCKL 5 COMB LC_X4_Y4_N9 42 " "Info: 5: + IC(0.000 ns) + CELL(0.484 ns) = 6.356 ns; Loc. = LC_X4_Y4_N9; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.249 ns) + CELL(0.746 ns) 11.351 ns F1_readADC_multimodes:inst2\|TCLK23\[2\] 6 REG LC_X12_Y6_N2 9 " "Info: 6: + IC(4.249 ns) + CELL(0.746 ns) = 11.351 ns; Loc. = LC_X12_Y6_N2; Fanout = 9; REG Node = 'F1_readADC_multimodes:inst2\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { F1_readADC_multimodes:inst2|SCKL F1_readADC_multimodes:inst2|TCLK23[2] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 487 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.031 ns ( 35.51 % ) " "Info: Total cell delay = 4.031 ns ( 35.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.320 ns ( 64.49 % ) " "Info: Total interconnect delay = 7.320 ns ( 64.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.351 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F1_readADC_multimodes:inst2|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.351 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F1_readADC_multimodes:inst2|TCLK23[2] {} } { 0.000ns 0.000ns 1.872ns 0.634ns 0.565ns 0.000ns 4.249ns } { 0.000ns 0.920ns 0.415ns 0.415ns 1.051ns 0.484ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.372 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAL[16] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.372 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAL[16] {} } { 0.000ns 0.000ns 1.872ns 0.634ns 0.906ns 3.722ns } { 0.000ns 0.920ns 0.415ns 0.415ns 0.742ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.351 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F1_readADC_multimodes:inst2|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.351 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F1_readADC_multimodes:inst2|TCLK23[2] {} } { 0.000ns 0.000ns 1.872ns 0.634ns 0.565ns 0.000ns 4.249ns } { 0.000ns 0.920ns 0.415ns 0.415ns 1.051ns 0.484ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 487 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 500 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { F1_readADC_multimodes:inst2|TCLK23[2] F1_readADC_multimodes:inst2|r_DATAL[9]~0 F1_readADC_multimodes:inst2|r_DATAL[16]~11 F1_readADC_multimodes:inst2|r_DATAL[16] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.500 ns" { F1_readADC_multimodes:inst2|TCLK23[2] {} F1_readADC_multimodes:inst2|r_DATAL[9]~0 {} F1_readADC_multimodes:inst2|r_DATAL[16]~11 {} F1_readADC_multimodes:inst2|r_DATAL[16] {} } { 0.000ns 0.804ns 1.535ns 1.387ns } { 0.000ns 0.601ns 0.163ns 1.010ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.372 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAL[16] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.372 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAL[16] {} } { 0.000ns 0.000ns 1.872ns 0.634ns 0.906ns 3.722ns } { 0.000ns 0.920ns 0.415ns 0.415ns 0.742ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.351 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F1_readADC_multimodes:inst2|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.351 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F1_readADC_multimodes:inst2|TCLK23[2] {} } { 0.000ns 0.000ns 1.872ns 0.634ns 0.565ns 0.000ns 4.249ns } { 0.000ns 0.920ns 0.415ns 0.415ns 1.051ns 0.484ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[2\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"AVG\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst1\|SRDATA\[17\] F20_EmulateADC:inst1\|SRDATA\[18\] AVG\[2\] 6.853 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst1\|SRDATA\[17\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[18\]\" for clock \"AVG\[2\]\" (Hold time is 6.853 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.186 ns + Largest " "Info: + Largest clock skew is 8.186 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] destination 18.686 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[2\]\" to destination register is 18.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[2\] 1 CLK PIN_13 34 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_13; Fanout = 34; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.163 ns) 2.681 ns F1_readADC_multimodes:inst2\|Equal0~0 2 COMB LC_X3_Y6_N1 9 " "Info: 2: + IC(1.598 ns) + CELL(0.163 ns) = 2.681 ns; Loc. = LC_X3_Y6_N1; Fanout = 9; COMB Node = 'F1_readADC_multimodes:inst2\|Equal0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.742 ns) 4.981 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 3 COMB LC_X4_Y4_N0 1 " "Info: 3: + IC(1.558 ns) + CELL(0.742 ns) = 4.981 ns; Loc. = LC_X4_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.415 ns) 6.026 ns F1_readADC_multimodes:inst2\|Mux15~2 4 COMB LC_X4_Y4_N1 3 " "Info: 4: + IC(0.630 ns) + CELL(0.415 ns) = 6.026 ns; Loc. = LC_X4_Y4_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.601 ns) 8.220 ns F1_readADC_multimodes:inst2\|Mux15~6 5 COMB LC_X5_Y6_N3 1 " "Info: 5: + IC(1.593 ns) + CELL(0.601 ns) = 8.220 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.415 ns) 10.131 ns F1_readADC_multimodes:inst2\|Mux15 6 COMB LC_X4_Y4_N3 1 " "Info: 6: + IC(1.496 ns) + CELL(0.415 ns) = 10.131 ns; Loc. = LC_X4_Y4_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 10.542 ns F1_readADC_multimodes:inst2\|ReadCLK~0 7 COMB LC_X4_Y4_N4 1 " "Info: 7: + IC(0.248 ns) + CELL(0.163 ns) = 10.542 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.415 ns) 11.591 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 8 COMB LC_X4_Y4_N5 13 " "Info: 8: + IC(0.634 ns) + CELL(0.415 ns) = 11.591 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(1.051 ns) 13.207 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 9 REG LC_X4_Y4_N9 2 " "Info: 9: + IC(0.565 ns) + CELL(1.051 ns) = 13.207 ns; Loc. = LC_X4_Y4_N9; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.484 ns) 13.691 ns F1_readADC_multimodes:inst2\|SCKL 10 COMB LC_X4_Y4_N9 42 " "Info: 10: + IC(0.000 ns) + CELL(0.484 ns) = 13.691 ns; Loc. = LC_X4_Y4_N9; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.249 ns) + CELL(0.746 ns) 18.686 ns F20_EmulateADC:inst1\|SRDATA\[18\] 11 REG LC_X3_Y5_N9 1 " "Info: 11: + IC(4.249 ns) + CELL(0.746 ns) = 18.686 ns; Loc. = LC_X3_Y5_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.115 ns ( 32.73 % ) " "Info: Total cell delay = 6.115 ns ( 32.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.571 ns ( 67.27 % ) " "Info: Total interconnect delay = 12.571 ns ( 67.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "18.686 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "18.686 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal0~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.598ns 1.558ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.565ns 0.000ns 4.249ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 1.051ns 0.484ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] source 10.500 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[2\]\" to source register is 10.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[2\] 1 CLK PIN_13 34 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_13; Fanout = 34; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.657 ns) + CELL(0.601 ns) 4.178 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 2 COMB LC_X4_Y4_N5 13 " "Info: 2: + IC(2.657 ns) + CELL(0.601 ns) = 4.178 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.258 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(0.742 ns) 5.505 ns F1_readADC_multimodes:inst2\|SCKL 3 COMB LC_X4_Y4_N9 42 " "Info: 3: + IC(0.585 ns) + CELL(0.742 ns) = 5.505 ns; Loc. = LC_X4_Y4_N9; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.249 ns) + CELL(0.746 ns) 10.500 ns F20_EmulateADC:inst1\|SRDATA\[17\] 4 REG LC_X3_Y5_N8 1 " "Info: 4: + IC(4.249 ns) + CELL(0.746 ns) = 10.500 ns; Loc. = LC_X3_Y5_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[17\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.009 ns ( 28.66 % ) " "Info: Total cell delay = 3.009 ns ( 28.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.491 ns ( 71.34 % ) " "Info: Total interconnect delay = 7.491 ns ( 71.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.500 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[17] {} } { 0.000ns 0.000ns 2.657ns 0.585ns 4.249ns } { 0.000ns 0.920ns 0.601ns 0.742ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "18.686 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "18.686 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal0~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.598ns 1.558ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.565ns 0.000ns 4.249ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 1.051ns 0.484ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.500 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[17] {} } { 0.000ns 0.000ns 2.657ns 0.585ns 4.249ns } { 0.000ns 0.920ns 0.601ns 0.742ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.207 ns - Shortest register register " "Info: - Shortest register to register delay is 1.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst1\|SRDATA\[17\] 1 REG LC_X3_Y5_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y5_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[17\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.480 ns) 1.207 ns F20_EmulateADC:inst1\|SRDATA\[18\] 2 REG LC_X3_Y5_N9 1 " "Info: 2: + IC(0.727 ns) + CELL(0.480 ns) = 1.207 ns; Loc. = LC_X3_Y5_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.480 ns ( 39.77 % ) " "Info: Total cell delay = 0.480 ns ( 39.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.727 ns ( 60.23 % ) " "Info: Total interconnect delay = 0.727 ns ( 60.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.727ns } { 0.000ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "18.686 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "18.686 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal0~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.598ns 1.558ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.565ns 0.000ns 4.249ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 1.051ns 0.484ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.500 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[17] {} } { 0.000ns 0.000ns 2.657ns 0.585ns 4.249ns } { 0.000ns 0.920ns 0.601ns 0.742ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.727ns } { 0.000ns 0.480ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[0\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"AVG\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst1\|SRDATA\[17\] F20_EmulateADC:inst1\|SRDATA\[18\] AVG\[0\] 8.017 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst1\|SRDATA\[17\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[18\]\" for clock \"AVG\[0\]\" (Hold time is 8.017 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.350 ns + Largest " "Info: + Largest clock skew is 9.350 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] destination 20.728 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[0\]\" to destination register is 20.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[0\] 1 CLK PIN_15 15 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_15; Fanout = 15; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.651 ns) + CELL(0.163 ns) 2.734 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X3_Y6_N9 2 " "Info: 2: + IC(1.651 ns) + CELL(0.163 ns) = 2.734 ns; Loc. = LC_X3_Y6_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.875 ns) + CELL(0.601 ns) 5.210 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X4_Y4_N8 3 " "Info: 3: + IC(1.875 ns) + CELL(0.601 ns) = 5.210 ns; Loc. = LC_X4_Y4_N8; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.163 ns) 5.972 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X4_Y4_N7 1 " "Info: 4: + IC(0.599 ns) + CELL(0.163 ns) = 5.972 ns; Loc. = LC_X4_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.415 ns) 7.023 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X4_Y4_N0 1 " "Info: 5: + IC(0.636 ns) + CELL(0.415 ns) = 7.023 ns; Loc. = LC_X4_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.415 ns) 8.068 ns F1_readADC_multimodes:inst2\|Mux15~2 6 COMB LC_X4_Y4_N1 3 " "Info: 6: + IC(0.630 ns) + CELL(0.415 ns) = 8.068 ns; Loc. = LC_X4_Y4_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.601 ns) 10.262 ns F1_readADC_multimodes:inst2\|Mux15~6 7 COMB LC_X5_Y6_N3 1 " "Info: 7: + IC(1.593 ns) + CELL(0.601 ns) = 10.262 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.415 ns) 12.173 ns F1_readADC_multimodes:inst2\|Mux15 8 COMB LC_X4_Y4_N3 1 " "Info: 8: + IC(1.496 ns) + CELL(0.415 ns) = 12.173 ns; Loc. = LC_X4_Y4_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 12.584 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X4_Y4_N4 1 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 12.584 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.415 ns) 13.633 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X4_Y4_N5 13 " "Info: 10: + IC(0.634 ns) + CELL(0.415 ns) = 13.633 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(1.051 ns) 15.249 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 11 REG LC_X4_Y4_N9 2 " "Info: 11: + IC(0.565 ns) + CELL(1.051 ns) = 15.249 ns; Loc. = LC_X4_Y4_N9; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.484 ns) 15.733 ns F1_readADC_multimodes:inst2\|SCKL 12 COMB LC_X4_Y4_N9 42 " "Info: 12: + IC(0.000 ns) + CELL(0.484 ns) = 15.733 ns; Loc. = LC_X4_Y4_N9; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.249 ns) + CELL(0.746 ns) 20.728 ns F20_EmulateADC:inst1\|SRDATA\[18\] 13 REG LC_X3_Y5_N9 1 " "Info: 13: + IC(4.249 ns) + CELL(0.746 ns) = 20.728 ns; Loc. = LC_X3_Y5_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.552 ns ( 31.61 % ) " "Info: Total cell delay = 6.552 ns ( 31.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.176 ns ( 68.39 % ) " "Info: Total interconnect delay = 14.176 ns ( 68.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "20.728 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "20.728 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.651ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.565ns 0.000ns 4.249ns } { 0.000ns 0.920ns 0.163ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 1.051ns 0.484ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] source 11.378 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[0\]\" to source register is 11.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[0\] 1 CLK PIN_15 15 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_15; Fanout = 15; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.657 ns) + CELL(0.163 ns) 2.740 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X3_Y6_N0 12 " "Info: 2: + IC(1.657 ns) + CELL(0.163 ns) = 2.740 ns; Loc. = LC_X3_Y6_N0; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.742 ns) 5.056 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X4_Y4_N5 13 " "Info: 3: + IC(1.574 ns) + CELL(0.742 ns) = 5.056 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(0.742 ns) 6.383 ns F1_readADC_multimodes:inst2\|SCKL 4 COMB LC_X4_Y4_N9 42 " "Info: 4: + IC(0.585 ns) + CELL(0.742 ns) = 6.383 ns; Loc. = LC_X4_Y4_N9; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.249 ns) + CELL(0.746 ns) 11.378 ns F20_EmulateADC:inst1\|SRDATA\[17\] 5 REG LC_X3_Y5_N8 1 " "Info: 5: + IC(4.249 ns) + CELL(0.746 ns) = 11.378 ns; Loc. = LC_X3_Y5_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[17\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.313 ns ( 29.12 % ) " "Info: Total cell delay = 3.313 ns ( 29.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.065 ns ( 70.88 % ) " "Info: Total interconnect delay = 8.065 ns ( 70.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.378 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.378 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[17] {} } { 0.000ns 0.000ns 1.657ns 1.574ns 0.585ns 4.249ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.742ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "20.728 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "20.728 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.651ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.565ns 0.000ns 4.249ns } { 0.000ns 0.920ns 0.163ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 1.051ns 0.484ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.378 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.378 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[17] {} } { 0.000ns 0.000ns 1.657ns 1.574ns 0.585ns 4.249ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.742ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.207 ns - Shortest register register " "Info: - Shortest register to register delay is 1.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst1\|SRDATA\[17\] 1 REG LC_X3_Y5_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y5_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[17\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.480 ns) 1.207 ns F20_EmulateADC:inst1\|SRDATA\[18\] 2 REG LC_X3_Y5_N9 1 " "Info: 2: + IC(0.727 ns) + CELL(0.480 ns) = 1.207 ns; Loc. = LC_X3_Y5_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.480 ns ( 39.77 % ) " "Info: Total cell delay = 0.480 ns ( 39.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.727 ns ( 60.23 % ) " "Info: Total interconnect delay = 0.727 ns ( 60.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.727ns } { 0.000ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "20.728 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "20.728 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.651ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.565ns 0.000ns 4.249ns } { 0.000ns 0.920ns 0.163ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 1.051ns 0.484ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.378 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.378 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[17] {} } { 0.000ns 0.000ns 1.657ns 1.574ns 0.585ns 4.249ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.742ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.727ns } { 0.000ns 0.480ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[0\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"SR\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst1\|SRDATA\[17\] F20_EmulateADC:inst1\|SRDATA\[18\] SR\[0\] 8.017 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst1\|SRDATA\[17\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[18\]\" for clock \"SR\[0\]\" (Hold time is 8.017 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.350 ns + Largest " "Info: + Largest clock skew is 9.350 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] destination 21.074 ns + Longest register " "Info: + Longest clock path from clock \"SR\[0\]\" to destination register is 21.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[0\] 1 CLK PIN_16 15 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_16; Fanout = 15; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.745 ns) + CELL(0.415 ns) 3.080 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X3_Y6_N9 2 " "Info: 2: + IC(1.745 ns) + CELL(0.415 ns) = 3.080 ns; Loc. = LC_X3_Y6_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.160 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.875 ns) + CELL(0.601 ns) 5.556 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X4_Y4_N8 3 " "Info: 3: + IC(1.875 ns) + CELL(0.601 ns) = 5.556 ns; Loc. = LC_X4_Y4_N8; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.163 ns) 6.318 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X4_Y4_N7 1 " "Info: 4: + IC(0.599 ns) + CELL(0.163 ns) = 6.318 ns; Loc. = LC_X4_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.415 ns) 7.369 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X4_Y4_N0 1 " "Info: 5: + IC(0.636 ns) + CELL(0.415 ns) = 7.369 ns; Loc. = LC_X4_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.415 ns) 8.414 ns F1_readADC_multimodes:inst2\|Mux15~2 6 COMB LC_X4_Y4_N1 3 " "Info: 6: + IC(0.630 ns) + CELL(0.415 ns) = 8.414 ns; Loc. = LC_X4_Y4_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.601 ns) 10.608 ns F1_readADC_multimodes:inst2\|Mux15~6 7 COMB LC_X5_Y6_N3 1 " "Info: 7: + IC(1.593 ns) + CELL(0.601 ns) = 10.608 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.415 ns) 12.519 ns F1_readADC_multimodes:inst2\|Mux15 8 COMB LC_X4_Y4_N3 1 " "Info: 8: + IC(1.496 ns) + CELL(0.415 ns) = 12.519 ns; Loc. = LC_X4_Y4_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 12.930 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X4_Y4_N4 1 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 12.930 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.415 ns) 13.979 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X4_Y4_N5 13 " "Info: 10: + IC(0.634 ns) + CELL(0.415 ns) = 13.979 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(1.051 ns) 15.595 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 11 REG LC_X4_Y4_N9 2 " "Info: 11: + IC(0.565 ns) + CELL(1.051 ns) = 15.595 ns; Loc. = LC_X4_Y4_N9; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.484 ns) 16.079 ns F1_readADC_multimodes:inst2\|SCKL 12 COMB LC_X4_Y4_N9 42 " "Info: 12: + IC(0.000 ns) + CELL(0.484 ns) = 16.079 ns; Loc. = LC_X4_Y4_N9; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.249 ns) + CELL(0.746 ns) 21.074 ns F20_EmulateADC:inst1\|SRDATA\[18\] 13 REG LC_X3_Y5_N9 1 " "Info: 13: + IC(4.249 ns) + CELL(0.746 ns) = 21.074 ns; Loc. = LC_X3_Y5_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.804 ns ( 32.29 % ) " "Info: Total cell delay = 6.804 ns ( 32.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.270 ns ( 67.71 % ) " "Info: Total interconnect delay = 14.270 ns ( 67.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "21.074 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "21.074 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.745ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.565ns 0.000ns 4.249ns } { 0.000ns 0.920ns 0.415ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 1.051ns 0.484ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] source 11.724 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[0\]\" to source register is 11.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[0\] 1 CLK PIN_16 15 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_16; Fanout = 15; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.751 ns) + CELL(0.415 ns) 3.086 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X3_Y6_N0 12 " "Info: 2: + IC(1.751 ns) + CELL(0.415 ns) = 3.086 ns; Loc. = LC_X3_Y6_N0; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.166 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.742 ns) 5.402 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X4_Y4_N5 13 " "Info: 3: + IC(1.574 ns) + CELL(0.742 ns) = 5.402 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(0.742 ns) 6.729 ns F1_readADC_multimodes:inst2\|SCKL 4 COMB LC_X4_Y4_N9 42 " "Info: 4: + IC(0.585 ns) + CELL(0.742 ns) = 6.729 ns; Loc. = LC_X4_Y4_N9; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.249 ns) + CELL(0.746 ns) 11.724 ns F20_EmulateADC:inst1\|SRDATA\[17\] 5 REG LC_X3_Y5_N8 1 " "Info: 5: + IC(4.249 ns) + CELL(0.746 ns) = 11.724 ns; Loc. = LC_X3_Y5_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[17\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.565 ns ( 30.41 % ) " "Info: Total cell delay = 3.565 ns ( 30.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.159 ns ( 69.59 % ) " "Info: Total interconnect delay = 8.159 ns ( 69.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.724 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.724 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[17] {} } { 0.000ns 0.000ns 1.751ns 1.574ns 0.585ns 4.249ns } { 0.000ns 0.920ns 0.415ns 0.742ns 0.742ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "21.074 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "21.074 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.745ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.565ns 0.000ns 4.249ns } { 0.000ns 0.920ns 0.415ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 1.051ns 0.484ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.724 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.724 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[17] {} } { 0.000ns 0.000ns 1.751ns 1.574ns 0.585ns 4.249ns } { 0.000ns 0.920ns 0.415ns 0.742ns 0.742ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.207 ns - Shortest register register " "Info: - Shortest register to register delay is 1.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst1\|SRDATA\[17\] 1 REG LC_X3_Y5_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y5_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[17\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.480 ns) 1.207 ns F20_EmulateADC:inst1\|SRDATA\[18\] 2 REG LC_X3_Y5_N9 1 " "Info: 2: + IC(0.727 ns) + CELL(0.480 ns) = 1.207 ns; Loc. = LC_X3_Y5_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.480 ns ( 39.77 % ) " "Info: Total cell delay = 0.480 ns ( 39.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.727 ns ( 60.23 % ) " "Info: Total interconnect delay = 0.727 ns ( 60.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.727ns } { 0.000ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "21.074 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "21.074 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.745ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.565ns 0.000ns 4.249ns } { 0.000ns 0.920ns 0.415ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 1.051ns 0.484ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.724 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.724 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[17] {} } { 0.000ns 0.000ns 1.751ns 1.574ns 0.585ns 4.249ns } { 0.000ns 0.920ns 0.415ns 0.742ns 0.742ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.727ns } { 0.000ns 0.480ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[1\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"SR\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst1\|SRDATA\[17\] F20_EmulateADC:inst1\|SRDATA\[18\] SR\[1\] 8.017 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst1\|SRDATA\[17\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[18\]\" for clock \"SR\[1\]\" (Hold time is 8.017 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.350 ns + Largest " "Info: + Largest clock skew is 9.350 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] destination 21.155 ns + Longest register " "Info: + Longest clock path from clock \"SR\[1\]\" to destination register is 21.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[1\] 1 CLK PIN_11 13 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_11; Fanout = 13; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.601 ns) 3.161 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X3_Y6_N9 2 " "Info: 2: + IC(1.640 ns) + CELL(0.601 ns) = 3.161 ns; Loc. = LC_X3_Y6_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.241 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.875 ns) + CELL(0.601 ns) 5.637 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X4_Y4_N8 3 " "Info: 3: + IC(1.875 ns) + CELL(0.601 ns) = 5.637 ns; Loc. = LC_X4_Y4_N8; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.163 ns) 6.399 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X4_Y4_N7 1 " "Info: 4: + IC(0.599 ns) + CELL(0.163 ns) = 6.399 ns; Loc. = LC_X4_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.415 ns) 7.450 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X4_Y4_N0 1 " "Info: 5: + IC(0.636 ns) + CELL(0.415 ns) = 7.450 ns; Loc. = LC_X4_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.415 ns) 8.495 ns F1_readADC_multimodes:inst2\|Mux15~2 6 COMB LC_X4_Y4_N1 3 " "Info: 6: + IC(0.630 ns) + CELL(0.415 ns) = 8.495 ns; Loc. = LC_X4_Y4_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.601 ns) 10.689 ns F1_readADC_multimodes:inst2\|Mux15~6 7 COMB LC_X5_Y6_N3 1 " "Info: 7: + IC(1.593 ns) + CELL(0.601 ns) = 10.689 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.415 ns) 12.600 ns F1_readADC_multimodes:inst2\|Mux15 8 COMB LC_X4_Y4_N3 1 " "Info: 8: + IC(1.496 ns) + CELL(0.415 ns) = 12.600 ns; Loc. = LC_X4_Y4_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 13.011 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X4_Y4_N4 1 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 13.011 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.415 ns) 14.060 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X4_Y4_N5 13 " "Info: 10: + IC(0.634 ns) + CELL(0.415 ns) = 14.060 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(1.051 ns) 15.676 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 11 REG LC_X4_Y4_N9 2 " "Info: 11: + IC(0.565 ns) + CELL(1.051 ns) = 15.676 ns; Loc. = LC_X4_Y4_N9; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.484 ns) 16.160 ns F1_readADC_multimodes:inst2\|SCKL 12 COMB LC_X4_Y4_N9 42 " "Info: 12: + IC(0.000 ns) + CELL(0.484 ns) = 16.160 ns; Loc. = LC_X4_Y4_N9; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.249 ns) + CELL(0.746 ns) 21.155 ns F20_EmulateADC:inst1\|SRDATA\[18\] 13 REG LC_X3_Y5_N9 1 " "Info: 13: + IC(4.249 ns) + CELL(0.746 ns) = 21.155 ns; Loc. = LC_X3_Y5_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.990 ns ( 33.04 % ) " "Info: Total cell delay = 6.990 ns ( 33.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.165 ns ( 66.96 % ) " "Info: Total interconnect delay = 14.165 ns ( 66.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "21.155 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "21.155 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.640ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.565ns 0.000ns 4.249ns } { 0.000ns 0.920ns 0.601ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 1.051ns 0.484ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] source 11.805 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[1\]\" to source register is 11.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[1\] 1 CLK PIN_11 13 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_11; Fanout = 13; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.646 ns) + CELL(0.601 ns) 3.167 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X3_Y6_N0 12 " "Info: 2: + IC(1.646 ns) + CELL(0.601 ns) = 3.167 ns; Loc. = LC_X3_Y6_N0; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.247 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.742 ns) 5.483 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X4_Y4_N5 13 " "Info: 3: + IC(1.574 ns) + CELL(0.742 ns) = 5.483 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(0.742 ns) 6.810 ns F1_readADC_multimodes:inst2\|SCKL 4 COMB LC_X4_Y4_N9 42 " "Info: 4: + IC(0.585 ns) + CELL(0.742 ns) = 6.810 ns; Loc. = LC_X4_Y4_N9; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.249 ns) + CELL(0.746 ns) 11.805 ns F20_EmulateADC:inst1\|SRDATA\[17\] 5 REG LC_X3_Y5_N8 1 " "Info: 5: + IC(4.249 ns) + CELL(0.746 ns) = 11.805 ns; Loc. = LC_X3_Y5_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[17\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.751 ns ( 31.77 % ) " "Info: Total cell delay = 3.751 ns ( 31.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.054 ns ( 68.23 % ) " "Info: Total interconnect delay = 8.054 ns ( 68.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.805 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.805 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[17] {} } { 0.000ns 0.000ns 1.646ns 1.574ns 0.585ns 4.249ns } { 0.000ns 0.920ns 0.601ns 0.742ns 0.742ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "21.155 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "21.155 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.640ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.565ns 0.000ns 4.249ns } { 0.000ns 0.920ns 0.601ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 1.051ns 0.484ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.805 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.805 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[17] {} } { 0.000ns 0.000ns 1.646ns 1.574ns 0.585ns 4.249ns } { 0.000ns 0.920ns 0.601ns 0.742ns 0.742ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.207 ns - Shortest register register " "Info: - Shortest register to register delay is 1.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst1\|SRDATA\[17\] 1 REG LC_X3_Y5_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y5_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[17\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.480 ns) 1.207 ns F20_EmulateADC:inst1\|SRDATA\[18\] 2 REG LC_X3_Y5_N9 1 " "Info: 2: + IC(0.727 ns) + CELL(0.480 ns) = 1.207 ns; Loc. = LC_X3_Y5_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.480 ns ( 39.77 % ) " "Info: Total cell delay = 0.480 ns ( 39.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.727 ns ( 60.23 % ) " "Info: Total interconnect delay = 0.727 ns ( 60.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.727ns } { 0.000ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "21.155 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "21.155 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 1.640ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.565ns 0.000ns 4.249ns } { 0.000ns 0.920ns 0.601ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 1.051ns 0.484ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.805 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.805 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[17] {} } { 0.000ns 0.000ns 1.646ns 1.574ns 0.585ns 4.249ns } { 0.000ns 0.920ns 0.601ns 0.742ns 0.742ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.727ns } { 0.000ns 0.480ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[1\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"AVG\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst1\|SRDATA\[17\] F20_EmulateADC:inst1\|SRDATA\[18\] AVG\[1\] 8.084 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst1\|SRDATA\[17\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[18\]\" for clock \"AVG\[1\]\" (Hold time is 8.084 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.417 ns + Largest " "Info: + Largest clock skew is 9.417 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] destination 21.888 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[1\]\" to destination register is 21.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[1\] 1 CLK PIN_1 17 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_1; Fanout = 17; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.232 ns) + CELL(0.742 ns) 3.894 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X3_Y6_N9 2 " "Info: 2: + IC(2.232 ns) + CELL(0.742 ns) = 3.894 ns; Loc. = LC_X3_Y6_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.875 ns) + CELL(0.601 ns) 6.370 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X4_Y4_N8 3 " "Info: 3: + IC(1.875 ns) + CELL(0.601 ns) = 6.370 ns; Loc. = LC_X4_Y4_N8; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.163 ns) 7.132 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X4_Y4_N7 1 " "Info: 4: + IC(0.599 ns) + CELL(0.163 ns) = 7.132 ns; Loc. = LC_X4_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.415 ns) 8.183 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X4_Y4_N0 1 " "Info: 5: + IC(0.636 ns) + CELL(0.415 ns) = 8.183 ns; Loc. = LC_X4_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.415 ns) 9.228 ns F1_readADC_multimodes:inst2\|Mux15~2 6 COMB LC_X4_Y4_N1 3 " "Info: 6: + IC(0.630 ns) + CELL(0.415 ns) = 9.228 ns; Loc. = LC_X4_Y4_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.601 ns) 11.422 ns F1_readADC_multimodes:inst2\|Mux15~6 7 COMB LC_X5_Y6_N3 1 " "Info: 7: + IC(1.593 ns) + CELL(0.601 ns) = 11.422 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.415 ns) 13.333 ns F1_readADC_multimodes:inst2\|Mux15 8 COMB LC_X4_Y4_N3 1 " "Info: 8: + IC(1.496 ns) + CELL(0.415 ns) = 13.333 ns; Loc. = LC_X4_Y4_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 13.744 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X4_Y4_N4 1 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 13.744 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.415 ns) 14.793 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X4_Y4_N5 13 " "Info: 10: + IC(0.634 ns) + CELL(0.415 ns) = 14.793 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(1.051 ns) 16.409 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 11 REG LC_X4_Y4_N9 2 " "Info: 11: + IC(0.565 ns) + CELL(1.051 ns) = 16.409 ns; Loc. = LC_X4_Y4_N9; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.484 ns) 16.893 ns F1_readADC_multimodes:inst2\|SCKL 12 COMB LC_X4_Y4_N9 42 " "Info: 12: + IC(0.000 ns) + CELL(0.484 ns) = 16.893 ns; Loc. = LC_X4_Y4_N9; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.249 ns) + CELL(0.746 ns) 21.888 ns F20_EmulateADC:inst1\|SRDATA\[18\] 13 REG LC_X3_Y5_N9 1 " "Info: 13: + IC(4.249 ns) + CELL(0.746 ns) = 21.888 ns; Loc. = LC_X3_Y5_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.131 ns ( 32.58 % ) " "Info: Total cell delay = 7.131 ns ( 32.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.757 ns ( 67.42 % ) " "Info: Total interconnect delay = 14.757 ns ( 67.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "21.888 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "21.888 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 2.232ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.565ns 0.000ns 4.249ns } { 0.000ns 0.920ns 0.742ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 1.051ns 0.484ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] source 12.471 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[1\]\" to source register is 12.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[1\] 1 CLK PIN_1 17 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_1; Fanout = 17; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.171 ns) + CELL(0.742 ns) 3.833 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X3_Y6_N0 12 " "Info: 2: + IC(2.171 ns) + CELL(0.742 ns) = 3.833 ns; Loc. = LC_X3_Y6_N0; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.742 ns) 6.149 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X4_Y4_N5 13 " "Info: 3: + IC(1.574 ns) + CELL(0.742 ns) = 6.149 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(0.742 ns) 7.476 ns F1_readADC_multimodes:inst2\|SCKL 4 COMB LC_X4_Y4_N9 42 " "Info: 4: + IC(0.585 ns) + CELL(0.742 ns) = 7.476 ns; Loc. = LC_X4_Y4_N9; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.249 ns) + CELL(0.746 ns) 12.471 ns F20_EmulateADC:inst1\|SRDATA\[17\] 5 REG LC_X3_Y5_N8 1 " "Info: 5: + IC(4.249 ns) + CELL(0.746 ns) = 12.471 ns; Loc. = LC_X3_Y5_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[17\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.892 ns ( 31.21 % ) " "Info: Total cell delay = 3.892 ns ( 31.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.579 ns ( 68.79 % ) " "Info: Total interconnect delay = 8.579 ns ( 68.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.471 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.471 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[17] {} } { 0.000ns 0.000ns 2.171ns 1.574ns 0.585ns 4.249ns } { 0.000ns 0.920ns 0.742ns 0.742ns 0.742ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "21.888 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "21.888 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 2.232ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.565ns 0.000ns 4.249ns } { 0.000ns 0.920ns 0.742ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 1.051ns 0.484ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.471 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.471 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[17] {} } { 0.000ns 0.000ns 2.171ns 1.574ns 0.585ns 4.249ns } { 0.000ns 0.920ns 0.742ns 0.742ns 0.742ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.207 ns - Shortest register register " "Info: - Shortest register to register delay is 1.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst1\|SRDATA\[17\] 1 REG LC_X3_Y5_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y5_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[17\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.480 ns) 1.207 ns F20_EmulateADC:inst1\|SRDATA\[18\] 2 REG LC_X3_Y5_N9 1 " "Info: 2: + IC(0.727 ns) + CELL(0.480 ns) = 1.207 ns; Loc. = LC_X3_Y5_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.480 ns ( 39.77 % ) " "Info: Total cell delay = 0.480 ns ( 39.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.727 ns ( 60.23 % ) " "Info: Total interconnect delay = 0.727 ns ( 60.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.727ns } { 0.000ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "21.888 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "21.888 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 2.232ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.565ns 0.000ns 4.249ns } { 0.000ns 0.920ns 0.742ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 1.051ns 0.484ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.471 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.471 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[17] {} } { 0.000ns 0.000ns 2.171ns 1.574ns 0.585ns 4.249ns } { 0.000ns 0.920ns 0.742ns 0.742ns 0.742ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.727ns } { 0.000ns 0.480ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[2\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"SR\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst1\|SRDATA\[17\] F20_EmulateADC:inst1\|SRDATA\[18\] SR\[2\] 7.866 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst1\|SRDATA\[17\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[18\]\" for clock \"SR\[2\]\" (Hold time is 7.866 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.199 ns + Largest " "Info: + Largest clock skew is 9.199 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] destination 18.839 ns + Longest register " "Info: + Longest clock path from clock \"SR\[2\]\" to destination register is 18.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[2\] 1 CLK PIN_12 16 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_12; Fanout = 16; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.238 ns) + CELL(0.163 ns) 3.321 ns F1_readADC_multimodes:inst2\|Add3~2 2 COMB LC_X4_Y4_N8 3 " "Info: 2: + IC(2.238 ns) + CELL(0.163 ns) = 3.321 ns; Loc. = LC_X4_Y4_N8; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.401 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.163 ns) 4.083 ns F1_readADC_multimodes:inst2\|Add2~1 3 COMB LC_X4_Y4_N7 1 " "Info: 3: + IC(0.599 ns) + CELL(0.163 ns) = 4.083 ns; Loc. = LC_X4_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.415 ns) 5.134 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 4 COMB LC_X4_Y4_N0 1 " "Info: 4: + IC(0.636 ns) + CELL(0.415 ns) = 5.134 ns; Loc. = LC_X4_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.415 ns) 6.179 ns F1_readADC_multimodes:inst2\|Mux15~2 5 COMB LC_X4_Y4_N1 3 " "Info: 5: + IC(0.630 ns) + CELL(0.415 ns) = 6.179 ns; Loc. = LC_X4_Y4_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.601 ns) 8.373 ns F1_readADC_multimodes:inst2\|Mux15~6 6 COMB LC_X5_Y6_N3 1 " "Info: 6: + IC(1.593 ns) + CELL(0.601 ns) = 8.373 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.415 ns) 10.284 ns F1_readADC_multimodes:inst2\|Mux15 7 COMB LC_X4_Y4_N3 1 " "Info: 7: + IC(1.496 ns) + CELL(0.415 ns) = 10.284 ns; Loc. = LC_X4_Y4_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 10.695 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X4_Y4_N4 1 " "Info: 8: + IC(0.248 ns) + CELL(0.163 ns) = 10.695 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.415 ns) 11.744 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X4_Y4_N5 13 " "Info: 9: + IC(0.634 ns) + CELL(0.415 ns) = 11.744 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(1.051 ns) 13.360 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 10 REG LC_X4_Y4_N9 2 " "Info: 10: + IC(0.565 ns) + CELL(1.051 ns) = 13.360 ns; Loc. = LC_X4_Y4_N9; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.484 ns) 13.844 ns F1_readADC_multimodes:inst2\|SCKL 11 COMB LC_X4_Y4_N9 42 " "Info: 11: + IC(0.000 ns) + CELL(0.484 ns) = 13.844 ns; Loc. = LC_X4_Y4_N9; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.249 ns) + CELL(0.746 ns) 18.839 ns F20_EmulateADC:inst1\|SRDATA\[18\] 12 REG LC_X3_Y5_N9 1 " "Info: 12: + IC(4.249 ns) + CELL(0.746 ns) = 18.839 ns; Loc. = LC_X3_Y5_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.951 ns ( 31.59 % ) " "Info: Total cell delay = 5.951 ns ( 31.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.888 ns ( 68.41 % ) " "Info: Total interconnect delay = 12.888 ns ( 68.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "18.839 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "18.839 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 2.238ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.565ns 0.000ns 4.249ns } { 0.000ns 0.920ns 0.163ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 1.051ns 0.484ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] source 9.640 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[2\]\" to source register is 9.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[2\] 1 CLK PIN_12 16 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_12; Fanout = 16; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.235 ns) + CELL(0.163 ns) 3.318 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 2 COMB LC_X4_Y4_N5 13 " "Info: 2: + IC(2.235 ns) + CELL(0.163 ns) = 3.318 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(0.742 ns) 4.645 ns F1_readADC_multimodes:inst2\|SCKL 3 COMB LC_X4_Y4_N9 42 " "Info: 3: + IC(0.585 ns) + CELL(0.742 ns) = 4.645 ns; Loc. = LC_X4_Y4_N9; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.249 ns) + CELL(0.746 ns) 9.640 ns F20_EmulateADC:inst1\|SRDATA\[17\] 4 REG LC_X3_Y5_N8 1 " "Info: 4: + IC(4.249 ns) + CELL(0.746 ns) = 9.640 ns; Loc. = LC_X3_Y5_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[17\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.571 ns ( 26.67 % ) " "Info: Total cell delay = 2.571 ns ( 26.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.069 ns ( 73.33 % ) " "Info: Total interconnect delay = 7.069 ns ( 73.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.640 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.640 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[17] {} } { 0.000ns 0.000ns 2.235ns 0.585ns 4.249ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "18.839 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "18.839 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 2.238ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.565ns 0.000ns 4.249ns } { 0.000ns 0.920ns 0.163ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 1.051ns 0.484ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.640 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.640 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[17] {} } { 0.000ns 0.000ns 2.235ns 0.585ns 4.249ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.207 ns - Shortest register register " "Info: - Shortest register to register delay is 1.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst1\|SRDATA\[17\] 1 REG LC_X3_Y5_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y5_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[17\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.480 ns) 1.207 ns F20_EmulateADC:inst1\|SRDATA\[18\] 2 REG LC_X3_Y5_N9 1 " "Info: 2: + IC(0.727 ns) + CELL(0.480 ns) = 1.207 ns; Loc. = LC_X3_Y5_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.480 ns ( 39.77 % ) " "Info: Total cell delay = 0.480 ns ( 39.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.727 ns ( 60.23 % ) " "Info: Total interconnect delay = 0.727 ns ( 60.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.727ns } { 0.000ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "18.839 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "18.839 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.000ns 2.238ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.565ns 0.000ns 4.249ns } { 0.000ns 0.920ns 0.163ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 1.051ns 0.484ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.640 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.640 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[17] {} } { 0.000ns 0.000ns 2.235ns 0.585ns 4.249ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] F20_EmulateADC:inst1|SRDATA[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.207 ns" { F20_EmulateADC:inst1|SRDATA[17] {} F20_EmulateADC:inst1|SRDATA[18] {} } { 0.000ns 0.727ns } { 0.000ns 0.480ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "MCLK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"MCLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F1_readADC_multimodes:inst2\|sBUSYR F1_readADC_multimodes:inst2\|CNVen_SHFT MCLK 7.75 ns " "Info: Found hold time violation between source  pin or register \"F1_readADC_multimodes:inst2\|sBUSYR\" and destination pin or register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" for clock \"MCLK\" (Hold time is 7.75 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.580 ns + Largest " "Info: + Largest clock skew is 9.580 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 12.571 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to destination register is 12.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns MCLK 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 -72 96 64 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.051 ns) 3.296 ns F1_readADC_multimodes:inst2\|MCLK_divider\[0\] 2 REG LC_X5_Y6_N0 5 " "Info: 2: + IC(1.300 ns) + CELL(1.051 ns) = 3.296 ns; Loc. = LC_X5_Y6_N0; Fanout = 5; REG Node = 'F1_readADC_multimodes:inst2\|MCLK_divider\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[0] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.742 ns) 5.151 ns F1_readADC_multimodes:inst2\|Mux15~4 3 COMB LC_X4_Y6_N7 1 " "Info: 3: + IC(1.113 ns) + CELL(0.742 ns) = 5.151 ns; Loc. = LC_X4_Y6_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { F1_readADC_multimodes:inst2|MCLK_divider[0] F1_readADC_multimodes:inst2|Mux15~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.415 ns) 6.189 ns F1_readADC_multimodes:inst2\|Mux15~5 4 COMB LC_X4_Y6_N8 1 " "Info: 4: + IC(0.623 ns) + CELL(0.415 ns) = 6.189 ns; Loc. = LC_X4_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { F1_readADC_multimodes:inst2|Mux15~4 F1_readADC_multimodes:inst2|Mux15~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.415 ns) 7.546 ns F1_readADC_multimodes:inst2\|Mux15~6 5 COMB LC_X5_Y6_N3 1 " "Info: 5: + IC(0.942 ns) + CELL(0.415 ns) = 7.546 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { F1_readADC_multimodes:inst2|Mux15~5 F1_readADC_multimodes:inst2|Mux15~6 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.415 ns) 9.457 ns F1_readADC_multimodes:inst2\|Mux15 6 COMB LC_X4_Y4_N3 1 " "Info: 6: + IC(1.496 ns) + CELL(0.415 ns) = 9.457 ns; Loc. = LC_X4_Y4_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 9.868 ns F1_readADC_multimodes:inst2\|ReadCLK~0 7 COMB LC_X4_Y4_N4 1 " "Info: 7: + IC(0.248 ns) + CELL(0.163 ns) = 9.868 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.415 ns) 10.917 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 8 COMB LC_X4_Y4_N5 13 " "Info: 8: + IC(0.634 ns) + CELL(0.415 ns) = 10.917 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.746 ns) 12.571 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 9 REG LC_X5_Y4_N3 2 " "Info: 9: + IC(0.908 ns) + CELL(0.746 ns) = 12.571 ns; Loc. = LC_X5_Y4_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.654 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.307 ns ( 42.22 % ) " "Info: Total cell delay = 5.307 ns ( 42.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.264 ns ( 57.78 % ) " "Info: Total interconnect delay = 7.264 ns ( 57.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.571 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[0] F1_readADC_multimodes:inst2|Mux15~4 F1_readADC_multimodes:inst2|Mux15~5 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.571 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[0] {} F1_readADC_multimodes:inst2|Mux15~4 {} F1_readADC_multimodes:inst2|Mux15~5 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.300ns 1.113ns 0.623ns 0.942ns 1.496ns 0.248ns 0.634ns 0.908ns } { 0.000ns 0.945ns 1.051ns 0.742ns 0.415ns 0.415ns 0.415ns 0.163ns 0.415ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 2.991 ns - Shortest register " "Info: - Shortest clock path from clock \"MCLK\" to source register is 2.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns MCLK 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 -72 96 64 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.746 ns) 2.991 ns F1_readADC_multimodes:inst2\|sBUSYR 2 REG LC_X5_Y4_N8 8 " "Info: 2: + IC(1.300 ns) + CELL(0.746 ns) = 2.991 ns; Loc. = LC_X5_Y4_N8; Fanout = 8; REG Node = 'F1_readADC_multimodes:inst2\|sBUSYR'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { MCLK F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 56.54 % ) " "Info: Total cell delay = 1.691 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.300 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { MCLK F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|sBUSYR {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.571 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[0] F1_readADC_multimodes:inst2|Mux15~4 F1_readADC_multimodes:inst2|Mux15~5 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.571 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[0] {} F1_readADC_multimodes:inst2|Mux15~4 {} F1_readADC_multimodes:inst2|Mux15~5 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.300ns 1.113ns 0.623ns 0.942ns 1.496ns 0.248ns 0.634ns 0.908ns } { 0.000ns 0.945ns 1.051ns 0.742ns 0.415ns 0.415ns 0.415ns 0.163ns 0.415ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { MCLK F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|sBUSYR {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.704 ns - Shortest register register " "Info: - Shortest register to register delay is 1.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|sBUSYR 1 REG LC_X5_Y4_N8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N8; Fanout = 8; REG Node = 'F1_readADC_multimodes:inst2\|sBUSYR'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(1.010 ns) 1.704 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 2 REG LC_X5_Y4_N3 2 " "Info: 2: + IC(0.694 ns) + CELL(1.010 ns) = 1.704 ns; Loc. = LC_X5_Y4_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { F1_readADC_multimodes:inst2|sBUSYR F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.010 ns ( 59.27 % ) " "Info: Total cell delay = 1.010 ns ( 59.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.694 ns ( 40.73 % ) " "Info: Total interconnect delay = 0.694 ns ( 40.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { F1_readADC_multimodes:inst2|sBUSYR F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.704 ns" { F1_readADC_multimodes:inst2|sBUSYR {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.694ns } { 0.000ns 1.010ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.571 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[0] F1_readADC_multimodes:inst2|Mux15~4 F1_readADC_multimodes:inst2|Mux15~5 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.571 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[0] {} F1_readADC_multimodes:inst2|Mux15~4 {} F1_readADC_multimodes:inst2|Mux15~5 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.300ns 1.113ns 0.623ns 0.942ns 1.496ns 0.248ns 0.634ns 0.908ns } { 0.000ns 0.945ns 1.051ns 0.742ns 0.415ns 0.415ns 0.415ns 0.163ns 0.415ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { MCLK F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|sBUSYR {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { F1_readADC_multimodes:inst2|sBUSYR F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.704 ns" { F1_readADC_multimodes:inst2|sBUSYR {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.694ns } { 0.000ns 1.010ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "F1_readADC_multimodes:inst2\|AVGen_READ AVG\[2\] AVG\[2\] 13.354 ns register " "Info: tsu for register \"F1_readADC_multimodes:inst2\|AVGen_READ\" (data pin = \"AVG\[2\]\", clock pin = \"AVG\[2\]\") is 13.354 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.072 ns + Longest pin register " "Info: + Longest pin to register delay is 19.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[2\] 1 CLK PIN_13 34 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_13; Fanout = 34; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.631 ns) + CELL(0.607 ns) 4.158 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~COUT 2 COMB LC_X5_Y5_N0 1 " "Info: 2: + IC(2.631 ns) + CELL(0.607 ns) = 4.158 ns; Loc. = LC_X5_Y5_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~COUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.238 ns" { AVG[2] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 4.820 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~20 3 COMB LC_X5_Y5_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.662 ns) = 4.820 ns; Loc. = LC_X5_Y5_N1; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~20'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.607 ns) 6.031 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~17 4 COMB LC_X5_Y5_N5 2 " "Info: 4: + IC(0.604 ns) + CELL(0.607 ns) = 6.031 ns; Loc. = LC_X5_Y5_N5; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 6.131 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~12 5 COMB LC_X5_Y5_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.100 ns) = 6.131 ns; Loc. = LC_X5_Y5_N6; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 6.231 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~7 6 COMB LC_X5_Y5_N7 1 " "Info: 6: + IC(0.000 ns) + CELL(0.100 ns) = 6.231 ns; Loc. = LC_X5_Y5_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 6.893 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~0 7 COMB LC_X5_Y5_N8 4 " "Info: 7: + IC(0.000 ns) + CELL(0.662 ns) = 6.893 ns; Loc. = LC_X5_Y5_N8; Fanout = 4; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.415 ns) 8.320 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[10\]~4 8 COMB LC_X6_Y5_N9 4 " "Info: 8: + IC(1.012 ns) + CELL(0.415 ns) = 8.320 ns; Loc. = LC_X6_Y5_N9; Fanout = 4; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[10\]~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 57 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.607 ns) 9.528 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~17 9 COMB LC_X6_Y5_N1 2 " "Info: 9: + IC(0.601 ns) + CELL(0.607 ns) = 9.528 ns; Loc. = LC_X6_Y5_N1; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 9.628 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~12 10 COMB LC_X6_Y5_N2 2 " "Info: 10: + IC(0.000 ns) + CELL(0.100 ns) = 9.628 ns; Loc. = LC_X6_Y5_N2; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 9.728 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7 11 COMB LC_X6_Y5_N3 1 " "Info: 11: + IC(0.000 ns) + CELL(0.100 ns) = 9.728 ns; Loc. = LC_X6_Y5_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 10.390 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0 12 COMB LC_X6_Y5_N4 1 " "Info: 12: + IC(0.000 ns) + CELL(0.662 ns) = 10.390 ns; Loc. = LC_X6_Y5_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.163 ns) 10.987 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|selnose\[18\] 13 COMB LC_X6_Y5_N5 5 " "Info: 13: + IC(0.434 ns) + CELL(0.163 ns) = 10.987 ns; Loc. = LC_X6_Y5_N5; Fanout = 5; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|selnose\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 54 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.163 ns) 12.553 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[17\]~3 14 COMB LC_X8_Y5_N8 1 " "Info: 14: + IC(1.403 ns) + CELL(0.163 ns) = 12.553 ns; Loc. = LC_X8_Y5_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[17\]~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[17]~3 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 57 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.775 ns) 14.236 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~12 15 COMB LC_X7_Y5_N4 1 " "Info: 15: + IC(0.908 ns) + CELL(0.775 ns) = 14.236 ns; Loc. = LC_X7_Y5_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[17]~3 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 15.028 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~0 16 COMB LC_X7_Y5_N6 1 " "Info: 16: + IC(0.000 ns) + CELL(0.792 ns) = 15.028 ns; Loc. = LC_X7_Y5_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.415 ns) 16.058 ns F1_readADC_multimodes:inst2\|LessThan6~0 17 COMB LC_X7_Y5_N8 1 " "Info: 17: + IC(0.615 ns) + CELL(0.415 ns) = 16.058 ns; Loc. = LC_X7_Y5_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan6~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|LessThan6~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 471 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 16.469 ns F1_readADC_multimodes:inst2\|LessThan6~1 18 COMB LC_X7_Y5_N9 1 " "Info: 18: + IC(0.248 ns) + CELL(0.163 ns) = 16.469 ns; Loc. = LC_X7_Y5_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan6~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|LessThan6~0 F1_readADC_multimodes:inst2|LessThan6~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 471 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.163 ns) 17.209 ns F1_readADC_multimodes:inst2\|AVG_cycles~0 19 COMB LC_X7_Y5_N7 1 " "Info: 19: + IC(0.577 ns) + CELL(0.163 ns) = 17.209 ns; Loc. = LC_X7_Y5_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|AVG_cycles~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { F1_readADC_multimodes:inst2|LessThan6~1 F1_readADC_multimodes:inst2|AVG_cycles~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.480 ns) 19.072 ns F1_readADC_multimodes:inst2\|AVGen_READ 20 REG LC_X7_Y4_N4 7 " "Info: 20: + IC(1.383 ns) + CELL(0.480 ns) = 19.072 ns; Loc. = LC_X7_Y4_N4; Fanout = 7; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { F1_readADC_multimodes:inst2|AVG_cycles~0 F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.656 ns ( 45.39 % ) " "Info: Total cell delay = 8.656 ns ( 45.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.416 ns ( 54.61 % ) " "Info: Total interconnect delay = 10.416 ns ( 54.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "19.072 ns" { AVG[2] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[17]~3 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|LessThan6~0 F1_readADC_multimodes:inst2|LessThan6~1 F1_readADC_multimodes:inst2|AVG_cycles~0 F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "19.072 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[17]~3 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|LessThan6~0 {} F1_readADC_multimodes:inst2|LessThan6~1 {} F1_readADC_multimodes:inst2|AVG_cycles~0 {} F1_readADC_multimodes:inst2|AVGen_READ {} } { 0.000ns 0.000ns 2.631ns 0.000ns 0.604ns 0.000ns 0.000ns 0.000ns 1.012ns 0.601ns 0.000ns 0.000ns 0.000ns 0.434ns 1.403ns 0.908ns 0.000ns 0.615ns 0.248ns 0.577ns 1.383ns } { 0.000ns 0.920ns 0.607ns 0.662ns 0.607ns 0.100ns 0.100ns 0.662ns 0.415ns 0.607ns 0.100ns 0.100ns 0.662ns 0.163ns 0.163ns 0.775ns 0.792ns 0.415ns 0.163ns 0.163ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 447 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] destination 5.989 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[2\]\" to destination register is 5.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[2\] 1 CLK PIN_13 34 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_13; Fanout = 34; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.583 ns) + CELL(0.163 ns) 3.666 ns F1_readADC_multimodes:inst2\|nFS 2 COMB LC_X7_Y7_N8 11 " "Info: 2: + IC(2.583 ns) + CELL(0.163 ns) = 3.666 ns; Loc. = LC_X7_Y7_N8; Fanout = 11; COMB Node = 'F1_readADC_multimodes:inst2\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.746 ns" { AVG[2] F1_readADC_multimodes:inst2|nFS } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.577 ns) + CELL(0.746 ns) 5.989 ns F1_readADC_multimodes:inst2\|AVGen_READ 3 REG LC_X7_Y4_N4 7 " "Info: 3: + IC(1.577 ns) + CELL(0.746 ns) = 5.989 ns; Loc. = LC_X7_Y4_N4; Fanout = 7; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.323 ns" { F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.829 ns ( 30.54 % ) " "Info: Total cell delay = 1.829 ns ( 30.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.160 ns ( 69.46 % ) " "Info: Total interconnect delay = 4.160 ns ( 69.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.989 ns" { AVG[2] F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.989 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_READ {} } { 0.000ns 0.000ns 2.583ns 1.577ns } { 0.000ns 0.920ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "19.072 ns" { AVG[2] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[17]~3 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|LessThan6~0 F1_readADC_multimodes:inst2|LessThan6~1 F1_readADC_multimodes:inst2|AVG_cycles~0 F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "19.072 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[17]~3 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|LessThan6~0 {} F1_readADC_multimodes:inst2|LessThan6~1 {} F1_readADC_multimodes:inst2|AVG_cycles~0 {} F1_readADC_multimodes:inst2|AVGen_READ {} } { 0.000ns 0.000ns 2.631ns 0.000ns 0.604ns 0.000ns 0.000ns 0.000ns 1.012ns 0.601ns 0.000ns 0.000ns 0.000ns 0.434ns 1.403ns 0.908ns 0.000ns 0.615ns 0.248ns 0.577ns 1.383ns } { 0.000ns 0.920ns 0.607ns 0.662ns 0.607ns 0.100ns 0.100ns 0.662ns 0.415ns 0.607ns 0.100ns 0.100ns 0.662ns 0.163ns 0.163ns 0.775ns 0.792ns 0.415ns 0.163ns 0.163ns 0.480ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.989 ns" { AVG[2] F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.989 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_READ {} } { 0.000ns 0.000ns 2.583ns 1.577ns } { 0.000ns 0.920ns 0.163ns 0.746ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "AVG\[1\] Test_TCLK23\[4\] F1_readADC_multimodes:inst2\|TCLK23\[4\] 26.316 ns register " "Info: tco from clock \"AVG\[1\]\" to destination pin \"Test_TCLK23\[4\]\" through register \"F1_readADC_multimodes:inst2\|TCLK23\[4\]\" is 26.316 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] source 21.888 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[1\]\" to source register is 21.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[1\] 1 CLK PIN_1 17 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_1; Fanout = 17; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.232 ns) + CELL(0.742 ns) 3.894 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X3_Y6_N9 2 " "Info: 2: + IC(2.232 ns) + CELL(0.742 ns) = 3.894 ns; Loc. = LC_X3_Y6_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.875 ns) + CELL(0.601 ns) 6.370 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X4_Y4_N8 3 " "Info: 3: + IC(1.875 ns) + CELL(0.601 ns) = 6.370 ns; Loc. = LC_X4_Y4_N8; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.163 ns) 7.132 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X4_Y4_N7 1 " "Info: 4: + IC(0.599 ns) + CELL(0.163 ns) = 7.132 ns; Loc. = LC_X4_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.415 ns) 8.183 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X4_Y4_N0 1 " "Info: 5: + IC(0.636 ns) + CELL(0.415 ns) = 8.183 ns; Loc. = LC_X4_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.415 ns) 9.228 ns F1_readADC_multimodes:inst2\|Mux15~2 6 COMB LC_X4_Y4_N1 3 " "Info: 6: + IC(0.630 ns) + CELL(0.415 ns) = 9.228 ns; Loc. = LC_X4_Y4_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.601 ns) 11.422 ns F1_readADC_multimodes:inst2\|Mux15~6 7 COMB LC_X5_Y6_N3 1 " "Info: 7: + IC(1.593 ns) + CELL(0.601 ns) = 11.422 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.415 ns) 13.333 ns F1_readADC_multimodes:inst2\|Mux15 8 COMB LC_X4_Y4_N3 1 " "Info: 8: + IC(1.496 ns) + CELL(0.415 ns) = 13.333 ns; Loc. = LC_X4_Y4_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 13.744 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X4_Y4_N4 1 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 13.744 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.415 ns) 14.793 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X4_Y4_N5 13 " "Info: 10: + IC(0.634 ns) + CELL(0.415 ns) = 14.793 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(1.051 ns) 16.409 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 11 REG LC_X4_Y4_N9 2 " "Info: 11: + IC(0.565 ns) + CELL(1.051 ns) = 16.409 ns; Loc. = LC_X4_Y4_N9; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.484 ns) 16.893 ns F1_readADC_multimodes:inst2\|SCKL 12 COMB LC_X4_Y4_N9 42 " "Info: 12: + IC(0.000 ns) + CELL(0.484 ns) = 16.893 ns; Loc. = LC_X4_Y4_N9; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.249 ns) + CELL(0.746 ns) 21.888 ns F1_readADC_multimodes:inst2\|TCLK23\[4\] 13 REG LC_X12_Y6_N4 25 " "Info: 13: + IC(4.249 ns) + CELL(0.746 ns) = 21.888 ns; Loc. = LC_X12_Y6_N4; Fanout = 25; REG Node = 'F1_readADC_multimodes:inst2\|TCLK23\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { F1_readADC_multimodes:inst2|SCKL F1_readADC_multimodes:inst2|TCLK23[4] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 487 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.131 ns ( 32.58 % ) " "Info: Total cell delay = 7.131 ns ( 32.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.757 ns ( 67.42 % ) " "Info: Total interconnect delay = 14.757 ns ( 67.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "21.888 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F1_readADC_multimodes:inst2|TCLK23[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "21.888 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F1_readADC_multimodes:inst2|TCLK23[4] {} } { 0.000ns 0.000ns 2.232ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.565ns 0.000ns 4.249ns } { 0.000ns 0.920ns 0.742ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 1.051ns 0.484ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 487 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.123 ns + Longest register pin " "Info: + Longest register to pin delay is 4.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|TCLK23\[4\] 1 REG LC_X12_Y6_N4 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y6_N4; Fanout = 25; REG Node = 'F1_readADC_multimodes:inst2\|TCLK23\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|TCLK23[4] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 487 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.240 ns) + CELL(1.883 ns) 4.123 ns Test_TCLK23\[4\] 2 PIN PIN_101 0 " "Info: 2: + IC(2.240 ns) + CELL(1.883 ns) = 4.123 ns; Loc. = PIN_101; Fanout = 0; PIN Node = 'Test_TCLK23\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.123 ns" { F1_readADC_multimodes:inst2|TCLK23[4] Test_TCLK23[4] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 448 1448 1635 464 "Test_TCLK23\[4..0\]" "" } { 440 1120 1220 456 "Test_TCLK23\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.883 ns ( 45.67 % ) " "Info: Total cell delay = 1.883 ns ( 45.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.240 ns ( 54.33 % ) " "Info: Total interconnect delay = 2.240 ns ( 54.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.123 ns" { F1_readADC_multimodes:inst2|TCLK23[4] Test_TCLK23[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.123 ns" { F1_readADC_multimodes:inst2|TCLK23[4] {} Test_TCLK23[4] {} } { 0.000ns 2.240ns } { 0.000ns 1.883ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "21.888 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F1_readADC_multimodes:inst2|TCLK23[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "21.888 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F1_readADC_multimodes:inst2|TCLK23[4] {} } { 0.000ns 0.000ns 2.232ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.565ns 0.000ns 4.249ns } { 0.000ns 0.920ns 0.742ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 1.051ns 0.484ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.123 ns" { F1_readADC_multimodes:inst2|TCLK23[4] Test_TCLK23[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.123 ns" { F1_readADC_multimodes:inst2|TCLK23[4] {} Test_TCLK23[4] {} } { 0.000ns 2.240ns } { 0.000ns 1.883ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "AVG\[1\] SCKL 21.086 ns Longest " "Info: Longest tpd from source pin \"AVG\[1\]\" to destination pin \"SCKL\" is 21.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[1\] 1 CLK PIN_1 17 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_1; Fanout = 17; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.232 ns) + CELL(0.742 ns) 3.894 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X3_Y6_N9 2 " "Info: 2: + IC(2.232 ns) + CELL(0.742 ns) = 3.894 ns; Loc. = LC_X3_Y6_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.875 ns) + CELL(0.601 ns) 6.370 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X4_Y4_N8 3 " "Info: 3: + IC(1.875 ns) + CELL(0.601 ns) = 6.370 ns; Loc. = LC_X4_Y4_N8; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.163 ns) 7.132 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X4_Y4_N7 1 " "Info: 4: + IC(0.599 ns) + CELL(0.163 ns) = 7.132 ns; Loc. = LC_X4_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.415 ns) 8.183 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X4_Y4_N0 1 " "Info: 5: + IC(0.636 ns) + CELL(0.415 ns) = 8.183 ns; Loc. = LC_X4_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.415 ns) 9.228 ns F1_readADC_multimodes:inst2\|Mux15~2 6 COMB LC_X4_Y4_N1 3 " "Info: 6: + IC(0.630 ns) + CELL(0.415 ns) = 9.228 ns; Loc. = LC_X4_Y4_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.601 ns) 11.422 ns F1_readADC_multimodes:inst2\|Mux15~6 7 COMB LC_X5_Y6_N3 1 " "Info: 7: + IC(1.593 ns) + CELL(0.601 ns) = 11.422 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.415 ns) 13.333 ns F1_readADC_multimodes:inst2\|Mux15 8 COMB LC_X4_Y4_N3 1 " "Info: 8: + IC(1.496 ns) + CELL(0.415 ns) = 13.333 ns; Loc. = LC_X4_Y4_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 13.744 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X4_Y4_N4 1 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 13.744 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.415 ns) 14.793 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X4_Y4_N5 13 " "Info: 10: + IC(0.634 ns) + CELL(0.415 ns) = 14.793 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(0.742 ns) 16.120 ns F1_readADC_multimodes:inst2\|SCKL 11 COMB LC_X4_Y4_N9 42 " "Info: 11: + IC(0.585 ns) + CELL(0.742 ns) = 16.120 ns; Loc. = LC_X4_Y4_N9; Fanout = 42; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.083 ns) + CELL(1.883 ns) 21.086 ns SCKL 12 PIN PIN_142 0 " "Info: 12: + IC(3.083 ns) + CELL(1.883 ns) = 21.086 ns; Loc. = PIN_142; Fanout = 0; PIN Node = 'SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.966 ns" { F1_readADC_multimodes:inst2|SCKL SCKL } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 128 1448 1624 144 "SCKL" "" } { 136 1120 1176 152 "SCKL" "" } { 88 200 256 104 "SCKL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.475 ns ( 35.45 % ) " "Info: Total cell delay = 7.475 ns ( 35.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.611 ns ( 64.55 % ) " "Info: Total interconnect delay = 13.611 ns ( 64.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "21.086 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL SCKL } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "21.086 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} SCKL {} } { 0.000ns 0.000ns 2.232ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.585ns 3.083ns } { 0.000ns 0.920ns 0.742ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 0.742ns 1.883ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "F1_readADC_multimodes:inst2\|CNVen_SHFT AVG\[2\] AVG\[1\] 11.391 ns register " "Info: th for register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" (data pin = \"AVG\[2\]\", clock pin = \"AVG\[1\]\") is 11.391 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] destination 16.447 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[1\]\" to destination register is 16.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[1\] 1 CLK PIN_1 17 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_1; Fanout = 17; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.232 ns) + CELL(0.742 ns) 3.894 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X3_Y6_N9 2 " "Info: 2: + IC(2.232 ns) + CELL(0.742 ns) = 3.894 ns; Loc. = LC_X3_Y6_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.875 ns) + CELL(0.601 ns) 6.370 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X4_Y4_N8 3 " "Info: 3: + IC(1.875 ns) + CELL(0.601 ns) = 6.370 ns; Loc. = LC_X4_Y4_N8; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.163 ns) 7.132 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X4_Y4_N7 1 " "Info: 4: + IC(0.599 ns) + CELL(0.163 ns) = 7.132 ns; Loc. = LC_X4_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.415 ns) 8.183 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X4_Y4_N0 1 " "Info: 5: + IC(0.636 ns) + CELL(0.415 ns) = 8.183 ns; Loc. = LC_X4_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.415 ns) 9.228 ns F1_readADC_multimodes:inst2\|Mux15~2 6 COMB LC_X4_Y4_N1 3 " "Info: 6: + IC(0.630 ns) + CELL(0.415 ns) = 9.228 ns; Loc. = LC_X4_Y4_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.601 ns) 11.422 ns F1_readADC_multimodes:inst2\|Mux15~6 7 COMB LC_X5_Y6_N3 1 " "Info: 7: + IC(1.593 ns) + CELL(0.601 ns) = 11.422 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.415 ns) 13.333 ns F1_readADC_multimodes:inst2\|Mux15 8 COMB LC_X4_Y4_N3 1 " "Info: 8: + IC(1.496 ns) + CELL(0.415 ns) = 13.333 ns; Loc. = LC_X4_Y4_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 13.744 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X4_Y4_N4 1 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 13.744 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.415 ns) 14.793 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X4_Y4_N5 13 " "Info: 10: + IC(0.634 ns) + CELL(0.415 ns) = 14.793 ns; Loc. = LC_X4_Y4_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.746 ns) 16.447 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 11 REG LC_X5_Y4_N3 2 " "Info: 11: + IC(0.908 ns) + CELL(0.746 ns) = 16.447 ns; Loc. = LC_X5_Y4_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.654 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.596 ns ( 34.02 % ) " "Info: Total cell delay = 5.596 ns ( 34.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.851 ns ( 65.98 % ) " "Info: Total interconnect delay = 10.851 ns ( 65.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.447 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.447 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.232ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.908ns } { 0.000ns 0.920ns 0.742ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.235 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[2\] 1 CLK PIN_13 34 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_13; Fanout = 34; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.714 ns) + CELL(0.163 ns) 3.797 ns F1_readADC_multimodes:inst2\|Test_CK_cycle\[4\]~0 2 COMB LC_X5_Y4_N9 5 " "Info: 2: + IC(2.714 ns) + CELL(0.163 ns) = 3.797 ns; Loc. = LC_X5_Y4_N9; Fanout = 5; COMB Node = 'F1_readADC_multimodes:inst2\|Test_CK_cycle\[4\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_CK_cycle[4]~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(0.862 ns) 5.235 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 3 REG LC_X5_Y4_N3 2 " "Info: 3: + IC(0.576 ns) + CELL(0.862 ns) = 5.235 ns; Loc. = LC_X5_Y4_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.438 ns" { F1_readADC_multimodes:inst2|Test_CK_cycle[4]~0 F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.945 ns ( 37.15 % ) " "Info: Total cell delay = 1.945 ns ( 37.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.290 ns ( 62.85 % ) " "Info: Total interconnect delay = 3.290 ns ( 62.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.235 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_CK_cycle[4]~0 F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.235 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_CK_cycle[4]~0 {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.714ns 0.576ns } { 0.000ns 0.920ns 0.163ns 0.862ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.447 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.447 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.232ns 1.875ns 0.599ns 0.636ns 0.630ns 1.593ns 1.496ns 0.248ns 0.634ns 0.908ns } { 0.000ns 0.920ns 0.742ns 0.601ns 0.163ns 0.415ns 0.415ns 0.601ns 0.415ns 0.163ns 0.415ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.235 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_CK_cycle[4]~0 F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.235 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_CK_cycle[4]~0 {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.714ns 0.576ns } { 0.000ns 0.920ns 0.163ns 0.862ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 09:01:34 2024 " "Info: Processing ended: Wed Jan 24 09:01:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
