// Seed: 2615079378
module module_0 (
    output tri0 id_0,
    output wor  id_1
);
  tri1 id_3, id_4 = 1;
  assign id_3 = id_3;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input wire id_2,
    input uwire id_3,
    input wor id_4,
    output wire id_5,
    input wand id_6,
    input tri1 id_7,
    output tri id_8,
    output tri0 id_9,
    input supply0 id_10,
    input wand id_11,
    output uwire id_12,
    output tri1 id_13
);
  assign id_8 = id_7;
  always @(1 or posedge 1'd0) begin : LABEL_0
    disable id_15;
    id_9 = 1'b0;
  end
  assign id_5 = 1 == id_3 ? 1 : 1;
  module_0 modCall_1 (
      id_8,
      id_9
  );
  assign modCall_1.id_1 = 0;
  wire id_16;
endmodule
