// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _streamBnRelu_l0_HH_
#define _streamBnRelu_l0_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "bn_qurelu_fixed.h"

namespace ap_rtl {

struct streamBnRelu_l0 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<416> > in_V_V_dout;
    sc_in< sc_logic > in_V_V_empty_n;
    sc_out< sc_logic > in_V_V_read;
    sc_out< sc_lv<128> > out_V_V_din;
    sc_in< sc_logic > out_V_V_full_n;
    sc_out< sc_logic > out_V_V_write;
    sc_in< sc_lv<32> > rep_dout;
    sc_in< sc_logic > rep_empty_n;
    sc_out< sc_logic > rep_read;


    // Module declarations
    streamBnRelu_l0(sc_module_name name);
    SC_HAS_PROCESS(streamBnRelu_l0);

    ~streamBnRelu_l0();

    sc_trace_file* mVcdFile;

    bn_qurelu_fixed* grp_bn_qurelu_fixed_fu_216;
    bn_qurelu_fixed* grp_bn_qurelu_fixed_fu_225;
    bn_qurelu_fixed* grp_bn_qurelu_fixed_fu_234;
    bn_qurelu_fixed* grp_bn_qurelu_fixed_fu_243;
    bn_qurelu_fixed* grp_bn_qurelu_fixed_fu_252;
    bn_qurelu_fixed* grp_bn_qurelu_fixed_fu_261;
    bn_qurelu_fixed* grp_bn_qurelu_fixed_fu_270;
    bn_qurelu_fixed* grp_bn_qurelu_fixed_fu_279;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > in_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > icmp_ln244_reg_642;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_logic > out_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > icmp_ln244_reg_642_pp0_iter1_reg;
    sc_signal< sc_logic > rep_blk_n;
    sc_signal< sc_lv<40> > indvar_flatten_reg_205;
    sc_signal< sc_lv<26> > reg_454;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<26> > reg_459;
    sc_signal< sc_lv<26> > reg_464;
    sc_signal< sc_lv<26> > reg_469;
    sc_signal< sc_lv<26> > reg_474;
    sc_signal< sc_lv<26> > reg_479;
    sc_signal< sc_lv<26> > reg_484;
    sc_signal< sc_lv<26> > reg_489;
    sc_signal< sc_lv<26> > reg_494;
    sc_signal< sc_lv<26> > reg_499;
    sc_signal< sc_lv<26> > reg_504;
    sc_signal< sc_lv<26> > reg_509;
    sc_signal< sc_lv<26> > reg_514;
    sc_signal< sc_lv<26> > reg_519;
    sc_signal< sc_lv<26> > reg_524;
    sc_signal< sc_lv<32> > rep_read_reg_631;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<40> > bound_fu_569_p2;
    sc_signal< sc_lv<40> > bound_reg_637;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln244_fu_575_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<40> > add_ln244_1_fu_580_p2;
    sc_signal< sc_lv<40> > add_ln244_1_reg_646;
    sc_signal< sc_lv<26> > trunc_ln647_fu_586_p1;
    sc_signal< sc_lv<26> > trunc_ln647_reg_651;
    sc_signal< sc_lv<4> > grp_bn_qurelu_fixed_fu_216_ap_return;
    sc_signal< sc_lv<4> > p_0_0_i_reg_656;
    sc_signal< sc_lv<4> > grp_bn_qurelu_fixed_fu_225_ap_return;
    sc_signal< sc_lv<4> > p_0_0_1_i_reg_661;
    sc_signal< sc_lv<4> > grp_bn_qurelu_fixed_fu_234_ap_return;
    sc_signal< sc_lv<4> > p_0_0_2_i_reg_666;
    sc_signal< sc_lv<4> > grp_bn_qurelu_fixed_fu_243_ap_return;
    sc_signal< sc_lv<4> > p_0_0_3_i_reg_671;
    sc_signal< sc_lv<4> > grp_bn_qurelu_fixed_fu_252_ap_return;
    sc_signal< sc_lv<4> > p_0_0_4_i_reg_676;
    sc_signal< sc_lv<4> > grp_bn_qurelu_fixed_fu_261_ap_return;
    sc_signal< sc_lv<4> > p_0_0_5_i_reg_681;
    sc_signal< sc_lv<4> > grp_bn_qurelu_fixed_fu_270_ap_return;
    sc_signal< sc_lv<4> > p_0_0_6_i_reg_686;
    sc_signal< sc_lv<4> > grp_bn_qurelu_fixed_fu_279_ap_return;
    sc_signal< sc_lv<4> > p_0_0_7_i_reg_691;
    sc_signal< sc_lv<26> > trunc_ln647_3_fu_590_p1;
    sc_signal< sc_lv<26> > trunc_ln647_3_reg_696;
    sc_signal< sc_lv<4> > p_0_0_8_i_reg_701;
    sc_signal< sc_lv<4> > p_0_0_9_i_reg_706;
    sc_signal< sc_lv<4> > p_0_0_i_91_reg_711;
    sc_signal< sc_lv<4> > p_0_0_10_i_reg_716;
    sc_signal< sc_lv<4> > p_0_0_11_i_reg_721;
    sc_signal< sc_lv<4> > p_0_0_12_i_reg_726;
    sc_signal< sc_lv<4> > p_0_0_13_i_reg_731;
    sc_signal< sc_lv<4> > p_0_0_14_i_reg_736;
    sc_signal< sc_lv<4> > p_013_0_i_reg_741;
    sc_signal< sc_lv<4> > p_013_0_1_i_reg_746;
    sc_signal< sc_lv<4> > p_013_0_2_i_reg_751;
    sc_signal< sc_lv<4> > p_013_0_3_i_reg_756;
    sc_signal< sc_lv<4> > p_013_0_4_i_reg_761;
    sc_signal< sc_lv<4> > p_013_0_5_i_reg_766;
    sc_signal< sc_lv<4> > p_013_0_6_i_reg_771;
    sc_signal< sc_lv<4> > p_013_0_7_i_reg_776;
    sc_signal< sc_lv<4> > p_013_0_8_i_reg_781;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<4> > p_013_0_9_i_reg_786;
    sc_signal< sc_lv<4> > p_013_0_i_92_reg_791;
    sc_signal< sc_lv<4> > p_013_0_10_i_reg_796;
    sc_signal< sc_lv<4> > p_013_0_11_i_reg_801;
    sc_signal< sc_lv<4> > p_013_0_12_i_reg_806;
    sc_signal< sc_lv<4> > p_013_0_13_i_reg_811;
    sc_signal< sc_lv<4> > p_013_0_14_i_reg_816;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_lv<26> > grp_bn_qurelu_fixed_fu_216_in_V;
    sc_signal< sc_lv<15> > grp_bn_qurelu_fixed_fu_216_inc_V;
    sc_signal< sc_lv<32> > grp_bn_qurelu_fixed_fu_216_bias_V;
    sc_signal< sc_logic > grp_bn_qurelu_fixed_fu_216_ap_ce;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0_ignore_call19;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1_ignore_call19;
    sc_signal< bool > ap_block_pp0_stage2_11001_ignoreCallOp46;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0_ignore_call19;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1_ignore_call19;
    sc_signal< bool > ap_block_pp0_stage3_11001_ignoreCallOp54;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0_ignore_call27;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1_ignore_call27;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp87;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0_ignore_call52;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1_ignore_call52;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp103;
    sc_signal< sc_lv<26> > grp_bn_qurelu_fixed_fu_225_in_V;
    sc_signal< sc_lv<15> > grp_bn_qurelu_fixed_fu_225_inc_V;
    sc_signal< sc_lv<32> > grp_bn_qurelu_fixed_fu_225_bias_V;
    sc_signal< sc_logic > grp_bn_qurelu_fixed_fu_225_ap_ce;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0_ignore_call20;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1_ignore_call20;
    sc_signal< bool > ap_block_pp0_stage2_11001_ignoreCallOp47;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0_ignore_call20;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1_ignore_call20;
    sc_signal< bool > ap_block_pp0_stage3_11001_ignoreCallOp55;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0_ignore_call28;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1_ignore_call28;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp88;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0_ignore_call53;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1_ignore_call53;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp104;
    sc_signal< sc_lv<26> > grp_bn_qurelu_fixed_fu_234_in_V;
    sc_signal< sc_lv<15> > grp_bn_qurelu_fixed_fu_234_inc_V;
    sc_signal< sc_lv<32> > grp_bn_qurelu_fixed_fu_234_bias_V;
    sc_signal< sc_logic > grp_bn_qurelu_fixed_fu_234_ap_ce;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0_ignore_call21;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1_ignore_call21;
    sc_signal< bool > ap_block_pp0_stage2_11001_ignoreCallOp48;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0_ignore_call21;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1_ignore_call21;
    sc_signal< bool > ap_block_pp0_stage3_11001_ignoreCallOp56;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0_ignore_call29;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1_ignore_call29;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp89;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0_ignore_call54;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1_ignore_call54;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp105;
    sc_signal< sc_lv<26> > grp_bn_qurelu_fixed_fu_243_in_V;
    sc_signal< sc_lv<15> > grp_bn_qurelu_fixed_fu_243_inc_V;
    sc_signal< sc_lv<32> > grp_bn_qurelu_fixed_fu_243_bias_V;
    sc_signal< sc_logic > grp_bn_qurelu_fixed_fu_243_ap_ce;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0_ignore_call22;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1_ignore_call22;
    sc_signal< bool > ap_block_pp0_stage2_11001_ignoreCallOp49;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0_ignore_call22;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1_ignore_call22;
    sc_signal< bool > ap_block_pp0_stage3_11001_ignoreCallOp57;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0_ignore_call30;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1_ignore_call30;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp90;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0_ignore_call55;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1_ignore_call55;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp106;
    sc_signal< sc_lv<26> > grp_bn_qurelu_fixed_fu_252_in_V;
    sc_signal< sc_lv<15> > grp_bn_qurelu_fixed_fu_252_inc_V;
    sc_signal< sc_lv<32> > grp_bn_qurelu_fixed_fu_252_bias_V;
    sc_signal< sc_logic > grp_bn_qurelu_fixed_fu_252_ap_ce;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0_ignore_call23;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1_ignore_call23;
    sc_signal< bool > ap_block_pp0_stage2_11001_ignoreCallOp50;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0_ignore_call23;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1_ignore_call23;
    sc_signal< bool > ap_block_pp0_stage3_11001_ignoreCallOp58;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0_ignore_call31;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1_ignore_call31;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp91;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0_ignore_call56;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1_ignore_call56;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp107;
    sc_signal< sc_lv<26> > grp_bn_qurelu_fixed_fu_261_in_V;
    sc_signal< sc_lv<15> > grp_bn_qurelu_fixed_fu_261_inc_V;
    sc_signal< sc_lv<32> > grp_bn_qurelu_fixed_fu_261_bias_V;
    sc_signal< sc_logic > grp_bn_qurelu_fixed_fu_261_ap_ce;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0_ignore_call24;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1_ignore_call24;
    sc_signal< bool > ap_block_pp0_stage2_11001_ignoreCallOp51;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0_ignore_call24;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1_ignore_call24;
    sc_signal< bool > ap_block_pp0_stage3_11001_ignoreCallOp59;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0_ignore_call32;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1_ignore_call32;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp92;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0_ignore_call57;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1_ignore_call57;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp108;
    sc_signal< sc_lv<26> > grp_bn_qurelu_fixed_fu_270_in_V;
    sc_signal< sc_lv<15> > grp_bn_qurelu_fixed_fu_270_inc_V;
    sc_signal< sc_lv<32> > grp_bn_qurelu_fixed_fu_270_bias_V;
    sc_signal< sc_logic > grp_bn_qurelu_fixed_fu_270_ap_ce;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0_ignore_call25;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1_ignore_call25;
    sc_signal< bool > ap_block_pp0_stage2_11001_ignoreCallOp52;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0_ignore_call25;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1_ignore_call25;
    sc_signal< bool > ap_block_pp0_stage3_11001_ignoreCallOp60;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0_ignore_call33;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1_ignore_call33;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp93;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0_ignore_call58;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1_ignore_call58;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp109;
    sc_signal< sc_lv<26> > grp_bn_qurelu_fixed_fu_279_in_V;
    sc_signal< sc_lv<15> > grp_bn_qurelu_fixed_fu_279_inc_V;
    sc_signal< sc_lv<32> > grp_bn_qurelu_fixed_fu_279_bias_V;
    sc_signal< sc_logic > grp_bn_qurelu_fixed_fu_279_ap_ce;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0_ignore_call26;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1_ignore_call26;
    sc_signal< bool > ap_block_pp0_stage2_11001_ignoreCallOp53;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0_ignore_call26;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1_ignore_call26;
    sc_signal< bool > ap_block_pp0_stage3_11001_ignoreCallOp61;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0_ignore_call34;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1_ignore_call34;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp94;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0_ignore_call59;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1_ignore_call59;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp110;
    sc_signal< sc_lv<40> > ap_phi_mux_indvar_flatten_phi_fu_209_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage3_01001;
    sc_signal< sc_lv<32> > shl_ln244_1_fu_534_p2;
    sc_signal< sc_lv<32> > shl_ln244_fu_529_p2;
    sc_signal< sc_lv<32> > add_ln244_fu_539_p2;
    sc_signal< sc_lv<39> > tmp_s_fu_545_p3;
    sc_signal< sc_lv<37> > tmp_1_fu_557_p3;
    sc_signal< sc_lv<40> > p_shl2_fu_565_p1;
    sc_signal< sc_lv<40> > p_shl_fu_553_p1;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_state2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_state11;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<40> ap_const_lv40_0;
    static const sc_lv<15> ap_const_lv15_AD3;
    static const sc_lv<15> ap_const_lv15_AEA;
    static const sc_lv<32> ap_const_lv32_3D7D37;
    static const sc_lv<32> ap_const_lv32_D8099E;
    static const sc_lv<15> ap_const_lv15_A94;
    static const sc_lv<15> ap_const_lv15_12F6;
    static const sc_lv<32> ap_const_lv32_1A2189F;
    static const sc_lv<32> ap_const_lv32_4CDD76;
    static const sc_lv<15> ap_const_lv15_FE2;
    static const sc_lv<15> ap_const_lv15_1805;
    static const sc_lv<32> ap_const_lv32_170D005C;
    static const sc_lv<32> ap_const_lv32_2F1388E;
    static const sc_lv<15> ap_const_lv15_D89;
    static const sc_lv<15> ap_const_lv15_12F8;
    static const sc_lv<32> ap_const_lv32_591F62;
    static const sc_lv<32> ap_const_lv32_4212037B;
    static const sc_lv<15> ap_const_lv15_259B;
    static const sc_lv<15> ap_const_lv15_1018;
    static const sc_lv<32> ap_const_lv32_1DD00E3;
    static const sc_lv<32> ap_const_lv32_DB0B7FF7;
    static const sc_lv<15> ap_const_lv15_1820;
    static const sc_lv<15> ap_const_lv15_BE8;
    static const sc_lv<32> ap_const_lv32_A5AF20;
    static const sc_lv<32> ap_const_lv32_1264E6D4;
    static const sc_lv<15> ap_const_lv15_11C1;
    static const sc_lv<15> ap_const_lv15_1A04;
    static const sc_lv<32> ap_const_lv32_12E52FDF;
    static const sc_lv<32> ap_const_lv32_663FE69;
    static const sc_lv<15> ap_const_lv15_C4A;
    static const sc_lv<15> ap_const_lv15_16A8;
    static const sc_lv<32> ap_const_lv32_8479B5;
    static const sc_lv<32> ap_const_lv32_588E874;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_4D;
    static const sc_lv<32> ap_const_lv32_4E;
    static const sc_lv<32> ap_const_lv32_67;
    static const sc_lv<32> ap_const_lv32_68;
    static const sc_lv<32> ap_const_lv32_81;
    static const sc_lv<32> ap_const_lv32_82;
    static const sc_lv<32> ap_const_lv32_9B;
    static const sc_lv<32> ap_const_lv32_9C;
    static const sc_lv<32> ap_const_lv32_B5;
    static const sc_lv<32> ap_const_lv32_B6;
    static const sc_lv<32> ap_const_lv32_CF;
    static const sc_lv<32> ap_const_lv32_D0;
    static const sc_lv<32> ap_const_lv32_E9;
    static const sc_lv<32> ap_const_lv32_EA;
    static const sc_lv<32> ap_const_lv32_103;
    static const sc_lv<32> ap_const_lv32_104;
    static const sc_lv<32> ap_const_lv32_11D;
    static const sc_lv<32> ap_const_lv32_11E;
    static const sc_lv<32> ap_const_lv32_137;
    static const sc_lv<32> ap_const_lv32_138;
    static const sc_lv<32> ap_const_lv32_151;
    static const sc_lv<32> ap_const_lv32_152;
    static const sc_lv<32> ap_const_lv32_16B;
    static const sc_lv<32> ap_const_lv32_16C;
    static const sc_lv<32> ap_const_lv32_185;
    static const sc_lv<32> ap_const_lv32_186;
    static const sc_lv<32> ap_const_lv32_19F;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<40> ap_const_lv40_1;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln244_1_fu_580_p2();
    void thread_add_ln244_fu_539_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp87();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp88();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp89();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp90();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp91();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp92();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp93();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp94();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp103();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp104();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp105();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp106();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp107();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp108();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp109();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp110();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_11001_ignoreCallOp46();
    void thread_ap_block_pp0_stage2_11001_ignoreCallOp47();
    void thread_ap_block_pp0_stage2_11001_ignoreCallOp48();
    void thread_ap_block_pp0_stage2_11001_ignoreCallOp49();
    void thread_ap_block_pp0_stage2_11001_ignoreCallOp50();
    void thread_ap_block_pp0_stage2_11001_ignoreCallOp51();
    void thread_ap_block_pp0_stage2_11001_ignoreCallOp52();
    void thread_ap_block_pp0_stage2_11001_ignoreCallOp53();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_01001();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_11001_ignoreCallOp54();
    void thread_ap_block_pp0_stage3_11001_ignoreCallOp55();
    void thread_ap_block_pp0_stage3_11001_ignoreCallOp56();
    void thread_ap_block_pp0_stage3_11001_ignoreCallOp57();
    void thread_ap_block_pp0_stage3_11001_ignoreCallOp58();
    void thread_ap_block_pp0_stage3_11001_ignoreCallOp59();
    void thread_ap_block_pp0_stage3_11001_ignoreCallOp60();
    void thread_ap_block_pp0_stage3_11001_ignoreCallOp61();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state10_pp0_stage3_iter1_ignore_call19();
    void thread_ap_block_state10_pp0_stage3_iter1_ignore_call20();
    void thread_ap_block_state10_pp0_stage3_iter1_ignore_call21();
    void thread_ap_block_state10_pp0_stage3_iter1_ignore_call22();
    void thread_ap_block_state10_pp0_stage3_iter1_ignore_call23();
    void thread_ap_block_state10_pp0_stage3_iter1_ignore_call24();
    void thread_ap_block_state10_pp0_stage3_iter1_ignore_call25();
    void thread_ap_block_state10_pp0_stage3_iter1_ignore_call26();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter0_ignore_call27();
    void thread_ap_block_state3_pp0_stage0_iter0_ignore_call28();
    void thread_ap_block_state3_pp0_stage0_iter0_ignore_call29();
    void thread_ap_block_state3_pp0_stage0_iter0_ignore_call30();
    void thread_ap_block_state3_pp0_stage0_iter0_ignore_call31();
    void thread_ap_block_state3_pp0_stage0_iter0_ignore_call32();
    void thread_ap_block_state3_pp0_stage0_iter0_ignore_call33();
    void thread_ap_block_state3_pp0_stage0_iter0_ignore_call34();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0_ignore_call52();
    void thread_ap_block_state4_pp0_stage1_iter0_ignore_call53();
    void thread_ap_block_state4_pp0_stage1_iter0_ignore_call54();
    void thread_ap_block_state4_pp0_stage1_iter0_ignore_call55();
    void thread_ap_block_state4_pp0_stage1_iter0_ignore_call56();
    void thread_ap_block_state4_pp0_stage1_iter0_ignore_call57();
    void thread_ap_block_state4_pp0_stage1_iter0_ignore_call58();
    void thread_ap_block_state4_pp0_stage1_iter0_ignore_call59();
    void thread_ap_block_state5_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage2_iter0_ignore_call19();
    void thread_ap_block_state5_pp0_stage2_iter0_ignore_call20();
    void thread_ap_block_state5_pp0_stage2_iter0_ignore_call21();
    void thread_ap_block_state5_pp0_stage2_iter0_ignore_call22();
    void thread_ap_block_state5_pp0_stage2_iter0_ignore_call23();
    void thread_ap_block_state5_pp0_stage2_iter0_ignore_call24();
    void thread_ap_block_state5_pp0_stage2_iter0_ignore_call25();
    void thread_ap_block_state5_pp0_stage2_iter0_ignore_call26();
    void thread_ap_block_state6_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage3_iter0_ignore_call19();
    void thread_ap_block_state6_pp0_stage3_iter0_ignore_call20();
    void thread_ap_block_state6_pp0_stage3_iter0_ignore_call21();
    void thread_ap_block_state6_pp0_stage3_iter0_ignore_call22();
    void thread_ap_block_state6_pp0_stage3_iter0_ignore_call23();
    void thread_ap_block_state6_pp0_stage3_iter0_ignore_call24();
    void thread_ap_block_state6_pp0_stage3_iter0_ignore_call25();
    void thread_ap_block_state6_pp0_stage3_iter0_ignore_call26();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage0_iter1_ignore_call27();
    void thread_ap_block_state7_pp0_stage0_iter1_ignore_call28();
    void thread_ap_block_state7_pp0_stage0_iter1_ignore_call29();
    void thread_ap_block_state7_pp0_stage0_iter1_ignore_call30();
    void thread_ap_block_state7_pp0_stage0_iter1_ignore_call31();
    void thread_ap_block_state7_pp0_stage0_iter1_ignore_call32();
    void thread_ap_block_state7_pp0_stage0_iter1_ignore_call33();
    void thread_ap_block_state7_pp0_stage0_iter1_ignore_call34();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1_ignore_call52();
    void thread_ap_block_state8_pp0_stage1_iter1_ignore_call53();
    void thread_ap_block_state8_pp0_stage1_iter1_ignore_call54();
    void thread_ap_block_state8_pp0_stage1_iter1_ignore_call55();
    void thread_ap_block_state8_pp0_stage1_iter1_ignore_call56();
    void thread_ap_block_state8_pp0_stage1_iter1_ignore_call57();
    void thread_ap_block_state8_pp0_stage1_iter1_ignore_call58();
    void thread_ap_block_state8_pp0_stage1_iter1_ignore_call59();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1_ignore_call19();
    void thread_ap_block_state9_pp0_stage2_iter1_ignore_call20();
    void thread_ap_block_state9_pp0_stage2_iter1_ignore_call21();
    void thread_ap_block_state9_pp0_stage2_iter1_ignore_call22();
    void thread_ap_block_state9_pp0_stage2_iter1_ignore_call23();
    void thread_ap_block_state9_pp0_stage2_iter1_ignore_call24();
    void thread_ap_block_state9_pp0_stage2_iter1_ignore_call25();
    void thread_ap_block_state9_pp0_stage2_iter1_ignore_call26();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_209_p4();
    void thread_ap_ready();
    void thread_bound_fu_569_p2();
    void thread_grp_bn_qurelu_fixed_fu_216_ap_ce();
    void thread_grp_bn_qurelu_fixed_fu_216_bias_V();
    void thread_grp_bn_qurelu_fixed_fu_216_in_V();
    void thread_grp_bn_qurelu_fixed_fu_216_inc_V();
    void thread_grp_bn_qurelu_fixed_fu_225_ap_ce();
    void thread_grp_bn_qurelu_fixed_fu_225_bias_V();
    void thread_grp_bn_qurelu_fixed_fu_225_in_V();
    void thread_grp_bn_qurelu_fixed_fu_225_inc_V();
    void thread_grp_bn_qurelu_fixed_fu_234_ap_ce();
    void thread_grp_bn_qurelu_fixed_fu_234_bias_V();
    void thread_grp_bn_qurelu_fixed_fu_234_in_V();
    void thread_grp_bn_qurelu_fixed_fu_234_inc_V();
    void thread_grp_bn_qurelu_fixed_fu_243_ap_ce();
    void thread_grp_bn_qurelu_fixed_fu_243_bias_V();
    void thread_grp_bn_qurelu_fixed_fu_243_in_V();
    void thread_grp_bn_qurelu_fixed_fu_243_inc_V();
    void thread_grp_bn_qurelu_fixed_fu_252_ap_ce();
    void thread_grp_bn_qurelu_fixed_fu_252_bias_V();
    void thread_grp_bn_qurelu_fixed_fu_252_in_V();
    void thread_grp_bn_qurelu_fixed_fu_252_inc_V();
    void thread_grp_bn_qurelu_fixed_fu_261_ap_ce();
    void thread_grp_bn_qurelu_fixed_fu_261_bias_V();
    void thread_grp_bn_qurelu_fixed_fu_261_in_V();
    void thread_grp_bn_qurelu_fixed_fu_261_inc_V();
    void thread_grp_bn_qurelu_fixed_fu_270_ap_ce();
    void thread_grp_bn_qurelu_fixed_fu_270_bias_V();
    void thread_grp_bn_qurelu_fixed_fu_270_in_V();
    void thread_grp_bn_qurelu_fixed_fu_270_inc_V();
    void thread_grp_bn_qurelu_fixed_fu_279_ap_ce();
    void thread_grp_bn_qurelu_fixed_fu_279_bias_V();
    void thread_grp_bn_qurelu_fixed_fu_279_in_V();
    void thread_grp_bn_qurelu_fixed_fu_279_inc_V();
    void thread_icmp_ln244_fu_575_p2();
    void thread_in_V_V_blk_n();
    void thread_in_V_V_read();
    void thread_out_V_V_blk_n();
    void thread_out_V_V_din();
    void thread_out_V_V_write();
    void thread_p_shl2_fu_565_p1();
    void thread_p_shl_fu_553_p1();
    void thread_rep_blk_n();
    void thread_rep_read();
    void thread_shl_ln244_1_fu_534_p2();
    void thread_shl_ln244_fu_529_p2();
    void thread_tmp_1_fu_557_p3();
    void thread_tmp_s_fu_545_p3();
    void thread_trunc_ln647_3_fu_590_p1();
    void thread_trunc_ln647_fu_586_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
