#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Feb 22 14:09:12 2025
# Process ID: 5380
# Current directory: E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.runs/synth_1/top.vds
# Journal file: E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.runs/synth_1\vivado.jou
# Running On        :RyuBAI-PC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19044
# Processor Detail  :AMD Ryzen 9 5900X 12-Core Processor            
# CPU Frequency     :3700 MHz
# CPU Physical cores:12
# CPU Logical cores :24
# Host memory       :34281 MB
# Swap memory       :17448 MB
# Total Virtual     :51729 MB
# Available Virtual :25779 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 512.367 ; gain = 202.480
Command: synth_design -top top -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Device 21-9227] Part: xc7a100tfgg484-2 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32900
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1391.828 ; gain = 448.277
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'slrd2' is used before its declaration [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.srcs/sources_1/imports/slave_fifo_raw_data/gpif2_to_fifo32.v:82]
INFO: [Synth 8-6157] synthesizing module 'top' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [E:/ProgramTools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114829]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 180.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (0#1) [E:/ProgramTools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114829]
INFO: [Synth 8-6157] synthesizing module 'gpif2_to_fifo32' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.srcs/sources_1/imports/slave_fifo_raw_data/gpif2_to_fifo32.v:24]
INFO: [Synth 8-6157] synthesizing module 'hs_tx_fifo' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.runs/synth_1/.Xil/Vivado-5380-RyuBAI-PC/realtime/hs_tx_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hs_tx_fifo' (0#1) [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.runs/synth_1/.Xil/Vivado-5380-RyuBAI-PC/realtime/hs_tx_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'hs_tx_fifo' is unconnected for instance 'data_fifo_data_tx' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.srcs/sources_1/imports/slave_fifo_raw_data/gpif2_to_fifo32.v:485]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'hs_tx_fifo' is unconnected for instance 'data_fifo_data_tx' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.srcs/sources_1/imports/slave_fifo_raw_data/gpif2_to_fifo32.v:485]
WARNING: [Synth 8-7023] instance 'data_fifo_data_tx' of module 'hs_tx_fifo' has 14 connections declared, but only 12 given [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.srcs/sources_1/imports/slave_fifo_raw_data/gpif2_to_fifo32.v:485]
INFO: [Synth 8-6157] synthesizing module 'hs_rx_pkt_fifo' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.runs/synth_1/.Xil/Vivado-5380-RyuBAI-PC/realtime/hs_rx_pkt_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hs_rx_pkt_fifo' (0#1) [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.runs/synth_1/.Xil/Vivado-5380-RyuBAI-PC/realtime/hs_rx_pkt_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'hs_rx_pkt_fifo' is unconnected for instance 'data_fifo_data_rx' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.srcs/sources_1/imports/slave_fifo_raw_data/gpif2_to_fifo32.v:494]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'hs_rx_pkt_fifo' is unconnected for instance 'data_fifo_data_rx' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.srcs/sources_1/imports/slave_fifo_raw_data/gpif2_to_fifo32.v:494]
WARNING: [Synth 8-7023] instance 'data_fifo_data_rx' of module 'hs_rx_pkt_fifo' has 12 connections declared, but only 10 given [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.srcs/sources_1/imports/slave_fifo_raw_data/gpif2_to_fifo32.v:494]
INFO: [Synth 8-6157] synthesizing module 'data_fifo' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.runs/synth_1/.Xil/Vivado-5380-RyuBAI-PC/realtime/data_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_fifo' (0#1) [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.runs/synth_1/.Xil/Vivado-5380-RyuBAI-PC/realtime/data_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'data_fifo' is unconnected for instance 'data_fifo_ctrl_tx' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.srcs/sources_1/imports/slave_fifo_raw_data/gpif2_to_fifo32.v:502]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'data_fifo' is unconnected for instance 'data_fifo_ctrl_tx' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.srcs/sources_1/imports/slave_fifo_raw_data/gpif2_to_fifo32.v:502]
WARNING: [Synth 8-7023] instance 'data_fifo_ctrl_tx' of module 'data_fifo' has 14 connections declared, but only 12 given [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.srcs/sources_1/imports/slave_fifo_raw_data/gpif2_to_fifo32.v:502]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'data_fifo' is unconnected for instance 'data_fifo_ctrl_rx' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.srcs/sources_1/imports/slave_fifo_raw_data/gpif2_to_fifo32.v:511]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'data_fifo' is unconnected for instance 'data_fifo_ctrl_rx' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.srcs/sources_1/imports/slave_fifo_raw_data/gpif2_to_fifo32.v:511]
WARNING: [Synth 8-7023] instance 'data_fifo_ctrl_rx' of module 'data_fifo' has 14 connections declared, but only 12 given [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.srcs/sources_1/imports/slave_fifo_raw_data/gpif2_to_fifo32.v:511]
INFO: [Synth 8-6155] done synthesizing module 'gpif2_to_fifo32' (0#1) [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.srcs/sources_1/imports/slave_fifo_raw_data/gpif2_to_fifo32.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.srcs/sources_1/new/top.v:193]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-6014] Unused sequential element last_addr_reg was removed.  [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.srcs/sources_1/imports/slave_fifo_raw_data/gpif2_to_fifo32.v:168]
WARNING: [Synth 8-7129] Port gpif_ctl[3] in module gpif2_to_fifo32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpif_ctl[2] in module gpif2_to_fifo32 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1508.184 ; gain = 564.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1508.184 ; gain = 564.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1508.184 ; gain = 564.633
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1508.184 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.gen/sources_1/ip/hs_rx_pkt_fifo/hs_rx_pkt_fifo/hs_rx_pkt_fifo_in_context.xdc] for cell 'gpif2_to_fifo32_i/data_fifo_data_rx'
Finished Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.gen/sources_1/ip/hs_rx_pkt_fifo/hs_rx_pkt_fifo/hs_rx_pkt_fifo_in_context.xdc] for cell 'gpif2_to_fifo32_i/data_fifo_data_rx'
Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.gen/sources_1/ip/hs_tx_fifo/hs_tx_fifo/hs_tx_fifo_in_context.xdc] for cell 'gpif2_to_fifo32_i/data_fifo_data_tx'
Finished Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.gen/sources_1/ip/hs_tx_fifo/hs_tx_fifo/hs_tx_fifo_in_context.xdc] for cell 'gpif2_to_fifo32_i/data_fifo_data_tx'
Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.gen/sources_1/ip/data_fifo/data_fifo/data_fifo_in_context.xdc] for cell 'gpif2_to_fifo32_i/data_fifo_ctrl_tx'
Finished Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.gen/sources_1/ip/data_fifo/data_fifo/data_fifo_in_context.xdc] for cell 'gpif2_to_fifo32_i/data_fifo_ctrl_tx'
Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.gen/sources_1/ip/data_fifo/data_fifo/data_fifo_in_context.xdc] for cell 'gpif2_to_fifo32_i/data_fifo_ctrl_rx'
Finished Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.gen/sources_1/ip/data_fifo/data_fifo/data_fifo_in_context.xdc] for cell 'gpif2_to_fifo32_i/data_fifo_ctrl_rx'
Parsing XDC File [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1604.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  PLLE2_BASE => PLLE2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1604.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1604.270 ; gain = 660.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1604.270 ; gain = 660.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for gpif2_to_fifo32_i/data_fifo_data_rx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for gpif2_to_fifo32_i/data_fifo_data_tx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for gpif2_to_fifo32_i/data_fifo_ctrl_rx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for gpif2_to_fifo32_i/data_fifo_ctrl_tx. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1604.270 ; gain = 660.719
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gpif2_to_fifo32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                             0000
              STATE_WAIT |                              111 |                             0100
             STATE_THINK |                              110 |                             0001
              STATE_READ |                              100 |                             0010
        STATE_READ_FLUSH |                              011 |                             0101
       STATE_READ_SINGLE |                              101 |                             0111
             STATE_WRITE |                              010 |                             0011
       STATE_WRITE_FLUSH |                              001 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gpif2_to_fifo32'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1604.270 ; gain = 660.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   8 Input   16 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	  14 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 17    
	   3 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top has port slcs driven by constant 0
WARNING: [Synth 8-7129] Port flagc in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port flagd in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1604.270 ; gain = 660.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1604.270 ; gain = 660.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1604.270 ; gain = 660.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1604.270 ; gain = 660.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1604.270 ; gain = 660.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1604.270 ; gain = 660.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1604.270 ; gain = 660.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1604.270 ; gain = 660.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1604.270 ; gain = 660.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1604.270 ; gain = 660.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |hs_tx_fifo     |         1|
|2     |hs_rx_pkt_fifo |         1|
|3     |data_fifo      |         2|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |data_fifo      |     2|
|3     |hs_rx_pkt_fifo |     1|
|4     |hs_tx_fifo     |     1|
|5     |BUFG           |     1|
|6     |CARRY4         |    10|
|7     |LUT1           |     6|
|8     |LUT2           |    11|
|9     |LUT3           |     5|
|10    |LUT4           |    15|
|11    |LUT5           |    88|
|12    |LUT6           |    42|
|13    |PLLE2_BASE     |     1|
|14    |FDRE           |   125|
|15    |FDSE           |    11|
|16    |IBUF           |     3|
|17    |IOBUF          |    32|
|18    |OBUF           |     9|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1604.270 ; gain = 660.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1604.270 ; gain = 564.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1604.270 ; gain = 660.719
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1604.270 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1604.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  PLLE2_BASE => PLLE2_ADV: 1 instance 

Synth Design complete | Checksum: 913be759
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1604.270 ; gain = 1078.996
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1604.270 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/gpif_speed_test/gpif_speed_test.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 22 14:09:48 2025...
