#import "../template.typ": *

#datedItem(
  item: "MIPS CPU",
  subitem: "FPGA, CHISEL",
)[
  5-stages multi-cycle MIPS CPU on FPGA
  - Support basic subset of MIPS
  - Memory-mapped VGA video output
]
#datedItem(
  item: "Pipelined RISC-V CPU",
  subitem: "FPGA, Verilog",
)[
  5-stage Pipelined RV32I CPU on FPGA
  - Level 1 cache
  - 2-bit branch prediction
]