'\" t
.nh
.TH "X86-RSTORSSP" "7" "December 2023" "Intel" "Intel x86-64 ISA Manual"
.SH NAME
RSTORSSP - RESTORE SAVED SHADOW STACK POINTER
.TS
allbox;
l l l l l 
l l l l l .
\fBOpcode/Instruction\fP	\fBOp/En\fP	\fB64/32 bit Mode Support\fP	\fBCPUID Feature Flag\fP	\fBDescription\fP
T{
F3 0F 01 /5 (mod!=11, /5, memory only) RSTORSSP m64
T}	M	V/V	CET_SS	Restore SSP.
.TE

.SH INSTRUCTION OPERAND ENCODING  href="rstorssp.html#instruction-operand-encoding"
class="anchor">¶

.TS
allbox;
l l l l l 
l l l l l .
\fBOp/En\fP	\fBOperand 1\fP	\fBOperand 2\fP	\fBOperand 3\fP	\fBOperand 4\fP
M	ModRM:r/m (r, w)	N/A	N/A	N/A
.TE

.SH DESCRIPTION
Restores SSP from the shadow-stack-restore token pointed to by m64. If
the SSP restore was successful then the instruction replaces the
shadow-stack-restore token with a previous-ssp token. The instruction
sets the CF flag to indicate whether the SSP address recorded in the
shadow-stack-restore token that was processed was 4 byte aligned, i.e.,
whether an alignment hole was created when the restore-shadow-stack
token was pushed on this shadow stack.

.PP
Following RSTORSSP if a restore-shadow-stack token needs to be saved on
the previous shadow stack, use the SAVEPREVSSP instruction.

.PP
If pushing a restore-shadow-stack token on the previous shadow stack is
not required, the previous-ssp token can be popped using the INCSSPQ
instruction. If the CF flag was set to indicate presence of an alignment
hole, an additional INCSSPD instruction is needed to advance the SSP
past the alignment hole.

.SH OPERATION
.EX
IF CPL = 3
        IF (CR4.CET & IA32_U_CET.SH_STK_EN) = 0
            THEN #UD; FI;
ELSE
        IF (CR4.CET & IA32_S_CET.SH_STK_EN) = 0
            THEN #UD; FI;
FI;
SSP_LA = Linear_Address(mem operand)
IF SSP_LA not aligned to 8 bytes
        THEN #GP(0); FI;
previous_ssp_token = SSP | (IA32_EFER.LMA AND CS.L) | 0x02
Start Atomic Execution
restore_ssp_token = Locked shadow_stack_load 8 bytes from SSP_LA
fault = 0
IF ((restore_ssp_token & 0x03) != (IA32_EFER.LMA & CS.L))
        THEN fault = 1; FI; (* If L flag in token does not match IA32_EFER.LMA & CS.L or bit 1 is not 0 *)
IF ((IA32_EFER.LMA AND CS.L) = 0 AND restore_ssp_token[63:32] != 0)
        THEN fault = 1; FI; (* If compatibility/legacy mode and SSP to be restored not below 4G *)
TMP = restore_ssp_token & ~0x01
TMP = (TMP - 8)
TMP = TMP & ~0x07
IF TMP != SSP_LA
        THEN fault = 1; FI; (* If address in token does not match the requested top of stack *)
TMP = (fault == 0) ? previous_ssp_token : restore_ssp_token
shadow_stack_store 8 bytes of TMP to SSP_LA and release lock
End Atomic Execution
IF fault == 1
    THEN #CP(RSTORSSP); FI;
SSP = SSP_LA
// Set the CF if the SSP in the restore token was 4 byte aligned, i.e., there is an alignment hole
RFLAGS.CF = (restore_ssp_token & 0x04) ? 1 : 0;
RFLAGS.ZF,PF,AF,OF,SF := 0;
.EE

.SH FLAGS AFFECTED
CF is set to indicate if the shadow stack pointer in the restore token
was 4 byte aligned, else it is cleared. ZF, PF, AF, OF, and SF are
cleared.

.SH C/C++ COMPILER INTRINSIC EQUIVALENT  href="rstorssp.html#c-c++-compiler-intrinsic-equivalent"
class="anchor">¶

.EX
RSTORSSP void _rstorssp(void *);
.EE

.SH PROTECTED MODE EXCEPTIONS
.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
#UD	If the LOCK prefix is used.
	If CR4.CET = 0.
	IF CPL = 3 and IA32_U_CET.SH_STK_EN = 0.
	IF CPL &lt; 3 and IA32_S_CET.SH_STK_EN = 0.
#GP(0)	T{
If linear address of memory operand not 8 byte aligned.
T}
	T{
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
T}
	T{
If destination is located in a non-writeable segment.
T}
	T{
If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
T}
#SS(0)	T{
If a memory operand effective address is outside the SS segment limit.
T}
#CP(rstorssp)	T{
If L bit in token does not match (IA32_EFER.LMA & CS.L).
T}
	T{
If address in token does not match linear address of memory operand.
T}
	T{
If in 32-bit or compatibility mode and the address in token is not below 4G.
T}
#PF(fault-code)	If a page fault occurs.
.TE

.SH REAL-ADDRESS MODE EXCEPTIONS  href="rstorssp.html#real-address-mode-exceptions"
class="anchor">¶

.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
#UD	T{
The RSTORSSP instruction is not recognized in real-address mode.
T}
.TE

.SH VIRTUAL-8086 MODE EXCEPTIONS  href="rstorssp.html#virtual-8086-mode-exceptions"
class="anchor">¶

.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
#UD	T{
The RSTORSSP instruction is not recognized in virtual-8086 mode.
T}
.TE

.SH COMPATIBILITY MODE EXCEPTIONS  href="rstorssp.html#compatibility-mode-exceptions"
class="anchor">¶

.PP
Same as protected mode exceptions.

.SH 64-BIT MODE EXCEPTIONS
.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
#UD	If the LOCK prefix is used.
	If CR4.CET = 0.
	If CPL = 3 and IA32_U_CET.SH_STK_EN = 0.
	If CPL &lt; 3 and IA32_S_CET.SH_STK_EN = 0.
#GP(0)	T{
If linear address of memory operand not 8 byte aligned.
T}
	T{
If a memory address is in a non-canonical form.
T}
#SS(0)	T{
If a memory address referencing the SS segment is in a non-canonical form.
T}
#CP(rstorssp)	T{
If L bit in token does not match (IA32_EFER.LMA & CS.L).
T}
	T{
If address in token does not match linear address of memory operand.
T}
#PF(fault-code)	If a page fault occurs.
.TE

.SH COLOPHON
This UNOFFICIAL, mechanically-separated, non-verified reference is
provided for convenience, but it may be
incomplete or
broken in various obvious or non-obvious ways.
Refer to Intel® 64 and IA-32 Architectures Software Developer’s
Manual
\[la]https://software.intel.com/en\-us/download/intel\-64\-and\-ia\-32\-architectures\-sdm\-combined\-volumes\-1\-2a\-2b\-2c\-2d\-3a\-3b\-3c\-3d\-and\-4\[ra]
for anything serious.

.br
This page is generated by scripts; therefore may contain visual or semantical bugs. Please report them (or better, fix them) on https://github.com/MrQubo/x86-manpages.
