[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of RTL8211FI-CG production of RICHTEK USA INC from the text: \n \n \n \n \n \n \n \n \nRTL8211F-CG     RTL8211FD-CG \nRTL8211FI-CG    RTL8211FDI-CG \n \n \nINTEGRATED 10/100/1000M ETHERNET \nPRECISION TRANSCEIVER \n \n \nDATASHEET  \n (CONFIDENTIAL: Development Partners Only) \n \n \nRev. 1.4 \n17 November 2014 \nTrack ID: JATR-8275-15 \n \n  \nRealtek Semiconductor Corp. \nNo. 2, Innovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan \nTel.: +886-3-578-0211   Fax: +886-3-577-6047 \nwww.realtek.com  \n\nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver ii Track ID: JATR-8275-15   Rev. 1.4\n \n \nCOPYRIGHT \n©2014 Realtek Semiconductor Corp. All rights reserve d. No part of this document may be reproduced, \ntransmitted, transcribed, stored in a retrieval system, or  translated into any language in any form or by any \nmeans without the written permission of Realtek Semiconductor Corp. \nDISCLAIMER \nRealtek provides this document ‘as is’, without wa rranty of any kind. Realtek may make improvements \nand/or changes in this document or in the product de scribed in this document at any time. This document \ncould include technical inaccuracies or typographical errors. \nTRADEMARKS \nRealtek is a trademark of Realtek Semiconductor Cor poration. Other names mentioned in this document are \ntrademarks/registered trademarks of their respective owners. \nLICENSE \nThis product is covered by one or more of the following patents: US5,307,459, US5,434,872, US5,732,094, \nUS6,570,884, US6,115,776, and US6,327,625. \nUSING THIS DOCUMENT \nThis document is intended for the software engi neer’s reference and provides detailed programming \ninformation. \nThough every effort has been made to ensure that th is document is current and accurate, more information \nmay have become available subsequent to the production of this guide. \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver iii Track ID: JATR-8275-15   Rev. 1.4\n \n \nREVISION HISTORY \nRevision Release Date Summary \n1.0 2013/05/20 First release. \n1.1 2014/04/09 Added RTL8211FD-CG, RTL 8211FI-CG, and RTL8211FDI-CG data. \nCorrected minor typing errors. \n1.2 2014/07/09 Corrected minor typing errors. \nRevised section 7.11.3 Change Page, page 20. \nRevised section 7.14.1 Customized LED Function, page 27. \nRevised section 7.17 PHY Reset (Hardware Reset), page 30. \nRevised section 8 Register Descriptions, page 31. \nRevised section 9 Regulators a nd Power Sequence, page 51. \nRevised Table 57 Oscillator/External Clock Requirements, page 55. \nRevised section 10.6.2 RGMII Timing Modes, page 58. \nRevised section 12 Ordering Information, page 62. \n1.3 2014/09/09 Corrected minor typing errors. \nRevised section 3 System Applications, page 3. \nRevised section 4 Block Diagram, page 5. \nRevised section 6 Pin Descriptions, page 7. \nRevised section 7.5 Interrupt, page 15. \nRevised section 7.10 Green Ethernet (1000/100Mbps Mode Only), page 18. \nRevised section 8 Register Descriptions, page 31. \nAdded section 8.3.24 MIICR (MII Control Re gister, Page 0xd08, Address 0x15), page 48.\n1.4 2014/11/17 Revised section 7.14.1 Customized LED Function, page 27. \nRevised section 8.3.17 PHYCR2 (PHY Specific Control Register 2, Page 0xa43, Address \n0x19), page 45. \nRevised section 8.3.24 MIICR (MII Control Register, Page 0xd08, Address 0x15), page \n48. \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver iv Track ID: JATR-8275-15   Rev. 1.4\n \n \nTable of Contents \n1. GENERAL DES CRIPTION............................................................................................................ ..................................1  \n2. FEATURES....................................................................................................................... ..................................................2  \n3. SYSTEM APPLICATIONS............................................................................................................ ...................................3  \n3.1. APPLICATION DIAGRAM - RTL8211F(I) .................................................................................................................... ..3 \n3.2. APPLICATION DIAGRAM - RTL8211FD(I) ................................................................................................................... 4 \n4. BLOCK DIAGRAM.................................................................................................................. .........................................5  \n5. PIN ASSIGNMENTS ................................................................................................................ .........................................6  \n5.1. PACKAGE IDENTIFICATION ............................................................................................................................... ............6  \n6. PIN DESCRIPTIONS ............................................................................................................... .........................................7  \n6.1. TRANSCEIVER INTERFACE ............................................................................................................................... .............7  \n6.2. CLOCK ............................................................................................................................... ..........................................7  \n6.3. RGMII.......................................................................................................................... ...............................................8  \n6.4. MANAGEMENT INTERFACE ............................................................................................................................... ............8  \n6.5. RESET ............................................................................................................................... ...........................................9  \n6.6. MODE SELECTION (HARDWARE CONFIGURATION ) ......................................................................................................9  \n6.7. LED  DEFAULT SETTINGS ............................................................................................................................... ............10  \n6.8. REGULATOR AND REFERENCE ............................................................................................................................... .....10  \n6.9. POWER AND GROUND ............................................................................................................................... .................11  \n7. FUNCTION DESCRIPTION ........................................................................................................... ...............................12  \n7.1. TRANSMITTER ............................................................................................................................... .............................12  \n7.1.1.  1000Mbps Mode.................................................................................................................. .................................12  \n7.1.2.  100Mbps Mode................................................................................................................... ..................................12  \n7.1.3.  10Mbps Mode.................................................................................................................... ...................................12  \n7.2. RECEIVER ............................................................................................................................... ....................................12  \n7.2.1.  1000Mbps Mode.................................................................................................................. .................................12  \n7.2.2.  100Mbps Mode................................................................................................................... ..................................12  \n7.2.3.  10Mbps Mode.................................................................................................................... ...................................13  \n7.3. ENERGY EFFICIENT ETHERNET (EEE)........................................................................................................................13  \n7.4. WAKE-ON-LAN  (WOL).......................................................................................................................... ..................14  \n7.5. INTERRUPT ............................................................................................................................... ..................................15  \n7.6. INTB/PMEB  PIN USAGE ............................................................................................................................... ............15  \n7.7. MDI  INTERFACE ............................................................................................................................... .........................15  \n7.8. HARDWARE CONFIGURATION ............................................................................................................................... .....16  \n7.9. LED  AND LDO  CONFIGURATION ............................................................................................................................... 17 \n7.10. GREEN ETHERNET (1000/100M BPS MODE ONLY) .....................................................................................................18  \n7.10.1.  Cable Length Po wer Saving ...................................................................................................... ......................18  \n7.10.2.  Register Setting............................................................................................................... .................................18  \n7.11. MAC/PHY  INTERFACE ............................................................................................................................... ...............19  \n7.11.1.  RGMII.......................................................................................................................... ....................................19  \n7.11.2.  Management Interface........................................................................................................... ..........................19  \n7.11.3.  Change Page .................................................................................................................... ...............................20  \n7.11.4.  Access to MDIO Manage able Device (MMD)......................................................................................... ........21  \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver v Track ID: JATR-8275-15   Rev. 1.4\n \n \n7.12. AUTO-NEGOTIATION ............................................................................................................................... ...................21  \n7.12.1.  Auto-Negotiation Prio rity Resolution........................................................................................... ...................24  \n7.12.2.  Auto-Negotiation Mast er/Slave Re solution ....................................................................................... ..............24  \n7.12.3.  Auto-Negotiation PAUSE/ASYMME TRIC PAUSE Resolution........................................................................25  \n7.13. CROSSOVER DETECTION AND AUTO-CORRECTION ....................................................................................................26  \n7.14. LED  CONFIGURATION ............................................................................................................................... .................27  \n7.14.1.  Customized LED Function........................................................................................................ .......................27  \n7.14.2.  EEE LED Function............................................................................................................... ...........................29  \n7.15. POLARITY CORRECTION ............................................................................................................................... ..............29  \n7.16. POWER ............................................................................................................................... ........................................30  \n7.17. PHY  RESET (HARDWARE RESET ) .............................................................................................................................. 30 \n8. REGISTER DE SCRIPTIONS.......................................................................................................... ...............................31  \n8.1. REGISTER MAPPING AND DEFINITIONS .......................................................................................................................31  \n8.2. MMD  REGISTER MAPPING AND DEFINITIONS ............................................................................................................33  \n8.3. REGISTER TABLES ............................................................................................................................... .......................33  \n8.3.1.  BMCR (Basic Mode Contro l Register, Address 0x00) ............................................................................... ..........33  \n8.3.2.  BMSR (Basic Mode Status  Register, Address 0x01)................................................................................ .............34  \n8.3.3.  PHYID1 (PHY Identifier Regi ster 1, Address 0x02) ............................................................................... .............36  \n8.3.4.  PHYID2 (PHY Identifier Regi ster 2, Address 0x03) ............................................................................... .............36  \n8.3.5.  ANAR (Auto-Negotiation Advertisi ng Register, Address 0x04) ..................................................................... ......36  \n8.3.6.  ANLPAR (Auto-Negotiation Link Partne r Ability Register, Address 0x05) .........................................................3 7 \n8.3.7.  ANER (Auto-Negotiation Expansi on Register, Address 0x06)....................................................................... ......38  \n8.3.8.  ANNPTR (Auto-Negotiation Next Page Transmit Register, Address 0x07) .........................................................39  \n8.3.9.  ANNPRR (Auto-Negotiation Next Page Receive Register, Address 0x08)...........................................................39  \n8.3.10.  GBCR (1000Base-T Control Register, Address 0x09)............................................................................... ......40  \n8.3.11.  GBSR (1000Base-T Status Re gister, Address 0x0A) ................................................................................ .......40  \n8.3.12.  MACR (MMD Access Control Register, Address 0x0D) ............................................................................... ..41 \n8.3.13.  MAADR (MMD Access Address Data  Register, Address 0x0E)......................................................................41  \n8.3.14.  GBESR (1000Base-T Extended Status  Register, Address 0x0F) .....................................................................4 2 \n8.3.15.  INER (Interrupt Enable Register , Page 0xa42, Address 0x12) ..................................................................... ..43 \n8.3.16.  PHYCR1 (PHY Specific Control Regist er 1, Page 0xa43, Address 0x18).......................................................44  \n8.3.17.  PHYCR2 (PHY Specific Control Regist er 2, Page 0xa43, Address 0x19).......................................................45  \n8.3.18.  PHYSR (PHY Specific Status Regist er, Page 0xa43, Address 0x1A) ..............................................................45  \n8.3.19.  INSR (Interrupt Stat us Register, Page 0x a43, Address 0x1D) ..................................................................... ...46 \n8.3.20.  PAGSR (Page Select Register, Page 0xa43, Address 0x1F) ......................................................................... ..47 \n8.3.21.  PHYSCR (PHY Special Cofig Regist er, Page 0xa46, Address 0x14)..............................................................47  \n8.3.22.  LCR (LED Control Register, Page 0xd04, Address 0x10) ........................................................................... ...47 \n8.3.23.  EEELCR (EEE LED Control Register , Page 0xd04, Address 0x11)...............................................................48  \n8.3.24.  MIICR (MII Control Register, Page 0xd08, Address 0x15) ......................................................................... ...48 \n8.3.25.  INTBCR (INTB Pin Control Regist er, Page 0xd40, Address 0x16) ................................................................48  \n8.3.26.  PC1R (PCS Control 1 Register, MMD Device 3, Address 0x00) ....................................................................48  \n8.3.27.  PS1R (PCS Status1 Register, MMD Device 3, Address 0x01) ........................................................................ 49 \n8.3.28.  EEECR (EEE Capability Register, MMD  Device 3, Address 0x14)................................................................49  \n8.3.29.  EEEWER (EEE Wake Error Register, MMD  Device 3, Address 0x16) ..........................................................49  \n8.3.30.  EEEAR (EEE Advertisement Register, MMD  Device 7, Address 0x3c) ..........................................................50  \n8.3.31.  EEELPAR (EEE Link Partner Ability Regist er, MMD Device 7, Address 0x3d)............................................50  \n9. REGULATORS AND POWER SEQUENCE.................................................................................................. ..............51  \n9.1. SWITCHING REGULATOR (RTL8211F(I)  ONLY).........................................................................................................51  \n9.2. LOW-DROPOUT REGULATOR (RTL8211FD(I)  ONLY) ...............................................................................................51  \n9.3. POWER SEQUENCE ............................................................................................................................... ......................52  \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver vi Track ID: JATR-8275-15   Rev. 1.4\n \n \n10. CHARACTERISTICS................................................................................................................ .................................54  \n10.1. ABSOLUTE MAXIMUM RATINGS ............................................................................................................................... ..54 \n10.2. RECOMMENDED OPERATING CONDITIONS .................................................................................................................54  \n10.3. CRYSTAL REQUIREMENTS ............................................................................................................................... ...........55  \n10.4. OSCILLATOR /EXTERNAL CLOCK REQUIREMENTS ......................................................................................................55  \n10.5. DC CHARACTERISTICS ............................................................................................................................... ................56  \n10.6. AC CHARACTERISTICS ............................................................................................................................... ................57  \n10.6.1.  MDC/MDIO Timing ................................................................................................................ ........................57  \n10.6.2.  RGMII Timing Modes............................................................................................................. .........................58  \n11. MECHANICAL DIMENSIONS.......................................................................................................... .......................61  \n11.1. MECHANICAL DIMENSIONS NOTES ............................................................................................................................61  \n12. ORDERING INFORMATION........................................................................................................... ........................62  \n \n \n \nList of Tables \nTABLE 1.   TRANSCEIVER INTERFACE ............................................................................................................................... ...............7  \nTABLE 2.   CLOCK ............................................................................................................................... .............................................7  \nTABLE 3.   RGMII .......................................................................................................................... .................................................8  \nTABLE 4.   MANAGEMENT INTERFACE ............................................................................................................................... ..............8  \nTABLE 5.   RESET ............................................................................................................................... ..............................................9  \nTABLE 6.   MODE SELECTION (HARDWARE CONFIGURATION ).........................................................................................................9  \nTABLE 7.   LED  DEFAULT SETTINGS ............................................................................................................................... ..............10  \nTABLE 8.   REGULATOR AND REFERENCE ............................................................................................................................... .......10  \nTABLE 9.   POWER AND GROUND ............................................................................................................................... ....................11  \nTABLE 10. CONFIG  PINS VS . CONFIGURATION REGISTER ............................................................................................................16  \nTABLE 11. CONFIGURATION REGISTER DEFINITIONS ....................................................................................................................16  \nTABLE 12. MANAGEMENT FRAME FORMAT ............................................................................................................................... ...19 \nTABLE 13. MANAGEMENT FRAME DESCRIPTION ...........................................................................................................................19  \nTABLE 14. 1000B ASE-T BASE AND NEXT PAGE BIT ASSIGNMENTS ..............................................................................................22  \nTABLE 15. LED  DEFAULT DEFINITIONS ............................................................................................................................... .........27  \nTABLE 16. LED  REGISTER TABLE ............................................................................................................................... ..................27  \nTABLE 17. LED  CONFIGURATION TABLE – MODE A.....................................................................................................................28  \nTABLE 18. LED  CONFIGURATION TABLE – MODE B.....................................................................................................................28  \nTABLE 19. REGISTER ACCESS TYPES ............................................................................................................................... .............31  \nTABLE 20. REGISTER MAPPING AND DEFINITIONS ........................................................................................................................31  \nTABLE 21. MMD  REGISTER MAPPING AND DEFINITIONS ..............................................................................................................33  \nTABLE 22. BMCR  (BASIC MODE CONTROL REGISTER , ADDRESS 0X00) ......................................................................................33  \nTABLE 23. BMSR  (BASIC MODE STATUS REGISTER , ADDRESS 0X01)..........................................................................................34  \nTABLE 24. PHYID1  (PHY  IDENTIFIER REGISTER 1, ADDRESS 0X02) ...........................................................................................36  \nTABLE 25. PHYID2  (PHY  IDENTIFIER REGISTER 2, ADDRESS 0X03) ...........................................................................................36  \nTABLE 26. ANAR  (AUTO-NEGOTIATION ADVERTISING REGISTER , ADDRESS 0X04)....................................................................36  \nTABLE 27. ANLPAR  (AUTO-NEGOTIATION LINK PARTNER ABILITY REGISTER , ADDRESS 0X05) ...............................................37  \nTABLE 28. ANER  (AUTO-NEGOTIATION EXPANSION REGISTER , ADDRESS 0X06)........................................................................38  \nTABLE 29. ANNPTR  (AUTO-NEGOTIATION NEXT PAGE TRANSMIT REGISTER , ADDRESS  0X07).................................................39  \nTABLE 30. ANNPRR  (AUTO-NEGOTIATION NEXT PAGE RECEIVE REGISTER , ADDRESS  0X08) ...................................................39  \nTABLE 31. GBCR  (1000B ASE-T CONTROL REGISTER , ADDRESS 0X09) .......................................................................................40  \nTABLE 32. GBSR  (1000B ASE-T STATUS REGISTER , ADDRESS 0X0A)..........................................................................................40  \nTABLE 33. MACR  (MMD  ACCESS CONTROL REGISTER , ADDRESS 0X0D) ..................................................................................41  \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver vii Track ID: JATR-8275-15   Rev. 1.4\n \n \nTABLE 34. MAADR  (MMD  ACCESS ADDRESS DATA REGISTER , ADDRESS 0X0E) ......................................................................41  \nTABLE 35. GBESR  (1000B ASE-T EXTENDED STATUS REGISTER , ADDRESS 0X0F)......................................................................42  \nTABLE 36. INER  (INTERRUPT ENABLE REGISTER , PAGE 0XA42, ADDRESS 0X12) ........................................................................43  \nTABLE 37. PHYCR1  (PHY  SPECIFIC CONTROL REGISTER 1, PAGE 0XA43, ADDRESS 0X18)........................................................44  \nTABLE 38. PHYCR2  (PHY  SPECIFIC CONTROL REGISTER 2, PAGE 0XA43, ADDRESS 0X19)........................................................45  \nTABLE 39. PHYSR  (PHY  SPECIFIC STATUS REGISTER , PAGE 0XA43, ADDRESS 0X1A) ...............................................................45  \nTABLE 40. INSR  (INTERRUPT STATUS REGISTER , PAGE 0XA43, ADDRESS 0X1D)........................................................................46  \nTABLE 41. PAGSR  (PAGE SELECT REGISTER , PAGE 0XA43, ADDRESS 0X1F) ..............................................................................47  \nTABLE 42. PHYSCR  (PHY  SPECIFIC COFIG REGISTER , PAGE 0XA46, ADDRESS 0X14)................................................................47  \nTABLE 43. LCR  (LED  CONTROL REGISTER , PAGE 0XD04, ADDRESS 0X10) .................................................................................47  \nTABLE 44. EEELCR  (EEE  LED  CONTROL REGISTER , PAGE 0XD04, ADDRESS  0X11) .................................................................48  \nTABLE 45. MIICR  (MII  CONTROL REGISTER , PAGE 0XD08, ADDRESS  0X15)...............................................................................48  \nTABLE 46. INTBCR  (INTB  PIN CONTROL REGISTER , PAGE 0XD40, ADDRESS  0X16) ..................................................................48  \nTABLE 47. PC1R  (PCS  CONTROL 1 REGISTER , MMD  DEVICE 3, ADDRESS 0X00)........................................................................48  \nTABLE 48. PS1R  (PCS  STATUS 1 REGISTER , MMD  DEVICE 3, ADDRESS 0X01) ...........................................................................49  \nTABLE 49. EEECR  (EEE  CAPABILITY REGISTER , MMD  DEVICE 3, ADDRESS 0X14) ...................................................................49  \nTABLE 50. EEEWER  (EEE  WAKE ERROR REGISTER , MMD  DEVICE 3, ADDRESS 0X16).............................................................49  \nTABLE 51. EEEAR  (EEE  ADVERTISEMENT REGISTER , MMD  DEVICE 7, ADDRESS 0X3C) ...........................................................50  \nTABLE 52. EEELPAR  (EEE  LINK PARTNER ABILITY REGISTER , MMD  DEVICE 7, ADDRESS 0X3D)............................................50  \nTABLE 53. POWER SEQUENCE PARAMETERS ............................................................................................................................... ..52 \nTABLE 54. ABSOLUTE MAXIMUM RATINGS ............................................................................................................................... ...54 \nTABLE 55. RECOMMENDED OPERATING CONDITIONS ...................................................................................................................54  \nTABLE 56. CRYSTAL REQUIREMENTS ............................................................................................................................... .............55  \nTABLE 57. OSCILLATOR /EXTERNAL CLOCK REQUIREMENTS ........................................................................................................55  \nTABLE 58. DC CHARACTERISTICS ............................................................................................................................... ..................56  \nTABLE 59. MDC/MDIO  MANAGEMENT TIMING PARAMETERS ....................................................................................................57  \nTABLE 60. RGMII  TIMING PARAMETERS ............................................................................................................................... .......60  \nTABLE 61. ORDERING INFORMATION ............................................................................................................................... .............62  \n \n \n \nList of Figures \nFIGURE 1.   APPLICATION DIAGRAM – RTL8211F(I) .................................................................................................................... ..3 \nFIGURE 2.   APPLICATION DIAGRAM - RTL8211FD(I) ................................................................................................................... .4 \nFIGURE 3.   BLOCK DIAGRAM ............................................................................................................................... ...........................5  \nFIGURE 4.   PIN ASSIGNMENTS (40-P IN QFN) ........................................................................................................................... ......6 \nFIGURE 5.   LED  AND LDO  CONFIGURATION ............................................................................................................................... .17 \nFIGURE 6.   MDC/MDIO  READ TIMING ............................................................................................................................... .........20  \nFIGURE 7.   MDC/MDIO  WRITE TIMING ............................................................................................................................... ........20  \nFIGURE 8.   EEE  LED  BEHAVIOR ............................................................................................................................... ...................29  \nFIGURE 9.   PHY  RESET TIMING ............................................................................................................................... .....................30  \nFIGURE 10. POWER SEQUENCE (I/O  PAD POWER SOURCED FROM INTERNAL LDO)......................................................................52  \nFIGURE 11. POWER SEQUENCE (I/O  PAD POWER SOURCED EXTERNALLY ) ...................................................................................52  \nFIGURE 12. MDC/MDIO  SETUP , HOLD TIME, AND VALID FROM MDC  RISING EDGE TIME DEFINITIONS ....................................57  \nFIGURE 13. MDC/MDIO  MANAGEMENT TIMING PARAMETERS ...................................................................................................57  \nFIGURE 14. RGMII  TIMING MODES (FOR TXC) ........................................................................................................................... 58 \nFIGURE 15. RGMII  TIMING MODES (FOR RXC) ........................................................................................................................... 59 \n \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 1 Track ID: JATR-8275-15   Rev. 1.4\n \n \n1. General Description \nThe Realtek RTL8211F-CG/RTL8211FD-CG/RTL8211FI-C G/RTL8211FDI-CG is a highly integrated \nEthernet transceiver that complies with 10Base- T, 100Base-TX, and 1000Base-T IEEE 802.3 standards. It \nprovides all the necessary physical layer functions to  transmit and receive Ethernet packets over CAT.5 \nUTP cable. The RTL8211FI and RTL8211FDI are manufactured to industrial grade standards. \nThe RTL8211F(I)/RTL8211FD(I) uses state-of-the-art DSP technology and an Anal og Front End (AFE) to \nenable high-speed data transmission and reception over UTP cable. Functions such as Crossover Detection \n& Auto-Correction, polarity correction, adaptive e qualization, cross-talk cancellation, echo cancellation, \ntiming recovery, and error correction are implem ented in the RTL8211F(I)/RTL8211FD(I) to provide \nrobust transmission and reception capabilities at 10Mbps, 100Mbps, or 1000Mbps. \nData transfer between MAC and PHY is via the Redu ced Gigabit Media Independent Interface (RGMII) for \n1000Base-T, 10Base-T, and 100Base-TX. The R TL8211F(I)/RTL8211FD(I) supports various RGMII \nsignaling voltages, including 3.3, 2.5, 1.8, and 1.5V. \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 2 Track ID: JATR-8275-15   Rev. 1.4\n \n \n2. Features \n\x84 1000Base-T IEEE 802.3ab Compliant \n\x84 100Base-TX IEEE 802.3u Compliant \n\x84 10Base-T IEEE 802.3 Compliant \n\x84 Supports RGMII \n\x84 Supports IEEE 802.3az-2010 (Energy \nEfficient Ethernet) \n\x84 Built-in Wake-on-LAN (WOL) \n\x84 Supports Interrupt function \n\x84 Supports Parallel Detection \n\x84 Crossover Detection & Auto-Correction \n\x84 Automatic polarity correction \n\x84 Supports PHYRSTB core power Turn-Off \n\x84 Baseline Wander Correction \n\x84 Supports 120m for CAT.5 cable in \n1000Base-T \x84 Selectable 3.3/2.5/1.8/1.5V signaling for \nRGMII \n\x84 Supports 25MHz external crystal or OSC \n\x84 Provides 125MHz clock source for MAC \n\x84 Provides 3 network status LEDs \n\x84 Supports Link Down power saving \n\x84 Green Ethernet (1000/100Mbps mode only) \n\x84 Built-in Switching Regulator and LDO \n\x84 40-pin QFN Green Package \n\x84 55 nm process with ultra-low power \nconsumption \n\x84 Industrial grade manufacturing process \n(RTL8211FI/RTL8211FDI) \n \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 3 Track ID: JATR-8275-15   Rev. 1.4\n \n \n3. System Applications \n\x84 DTV (Digital TV) \n\x84 MAU (Media Access Unit) \n\x84 CNR (Communication and Network Riser) \n\x84 Game Console \n\x84 Printer and Office Machine \n\x84 DVD Player and Recorder \n\x84 Ethernet Hub \n\x84 Ethernet Switch \nIn addition, the RTL8211F(I)/RTL8211FD(I) can be used in any embedded system with an Ethernet MAC \nthat needs a UTP physical connection. \n \n3.1. Application Diagram - RTL8211F(I) \n \n*Note: 3.3/2.5/1.8/1.5V power here means I/O pad power sourced from external power, not from the \ninternal LDO. \nFigure 1.   Application Diagram – RTL8211F(I) \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 4 Track ID: JATR-8275-15   Rev. 1.4\n \n \n3.2. Application Diagram - RTL8211FD(I) \n \n \n*Note: 3.3/2.5/1.8/1.5V power here means I/O pad power sourced from external power, not from the \ninternal LDO. \nFigure 2.   Application Diagram - RTL8211FD(I) \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 5 Track ID: JATR-8275-15   Rev. 1.4\n \n \n4. Block Diagram \n \n \nFigure 3.   Block Diagram \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 6 Track ID: JATR-8275-15   Rev. 1.4\n \n \n5. Pin Assignments \n \nFigure 4.   Pin Assignments (40-Pin QFN) \n \n5.1. Package Identification \nGreen package is indicated by the ‘G’ in GXXXV (Figure 4).  \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 7 Track ID: JATR-8275-15   Rev. 1.4\n \n \n6. Pin Descriptions \nSome pins have multiple functions. Refer to the Pin Assignments figure on page 6 for a graphical \nrepresentation. \nI: Input LI: Latched Input During Power up or Reset \nO: Output IO: Bi-Directional Input and Output \nP: Power PD: Internal Pull Down During Power On Reset \nPU: Internal Pull Up During Power On Reset OD: Open Drain \nG: Ground  \n6.1. Transceiver Interface \nTable 1.   Transceiver Interface \nPin No. Pin Name Type Description \n1 MDIP0 IO \n2 MDIN0 IO In MDI mode, this is the first pair in 1000Base-T, i.e., the BI_DA+/- pair, and is the \ntransmit pair in 10Base-T and 100Base-TX. \nIn MDI crossover mode, this pair acts as the BI_DB+/- pair, and is the receive pair in \n10Base-T and 100Base-TX. \n4 MDIP1 IO \n5 MDIN1 IO In MDI mode, this is the second pair in 1000Base-T, i.e., the BI_DB+/- pair, and is \nthe receive pair in 10Base-T and 100Base-TX. \nIn MDI crossover mode, this pair acts as the BI_DA+/- pair, and is the transmit pair \nin 10Base-T and 100Base-TX. \n6 MDIP2 IO \n7 MDIN2 IO In MDI mode, this is the third pair in 1000Base-T, i.e., the BI_DC+/- pair. \nIn MDI crossover mode, this pair acts as the BI_DD+/- pair. \n9 MDIP3 IO \n10 MDIN3 IO In MDI mode, this is the fourth pair in 1000Base-T, i.e., the BI_DD+/- pair. \nIn MDI crossover mode, this pair acts as the BI_DC+/- pair. \nNote: BI_DA+/-, BI_DB+/-, BI_DC+/-, BI_ DD+/- means the logical wire-pairs as de scribed in section 40.1.3 of the IEEE \n802.3 standard. \n \n6.2. Clock \nTable 2.   Clock \nPin No. Pin Name Type Description \n36 XTAL_IN I 25MHz Crystal Input. \nConnect to GND if an external 25MHz oscillator drives XTAL_OUT/EXT_CLK. \n37 XTAL_OUT/ \nEXT_CLK O 25MHz Crystal Output. \nIf a 25MHz oscillator is used, connect XTAL_OUT/EXT_CLK to the oscillator’s \noutput (see section 10.3, page 55 for clock source specifications). \n35 CLKOUT O 125/25MHz Reference Clock Generated from Internal PLL. \nThis pin should be kept floating if this clock is not used by MAC. \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 8 Track ID: JATR-8275-15   Rev. 1.4\n \n \n6.3. RGMII \nTable 3.   RGMII \nPin No. Pin Name Type Description \n20 TXC I The transmit reference clock w ill be 125MHz, 25MHz, or  2.5MHz depending \non speed. \n18 TXD0 I \n17 TXD1 I \n16 TXD2 I \n15 TXD3 I Transmit Data. \nData is transmitted from MAC to PHY via TXD[3:0]. \n19 TXCTL I Transmit Control Signal from the MAC. \n27 RXC O/LI/PD The continuous receive refere nce clock will be 125MHz , 25MHz, or 2.5MHz, \nand is derived from the received data stream. \n25 RXD0 O/LI/PU \n24 RXD1 O/LI/PD \n23 RXD2 O/LI/PD \n22 RXD3 O/LI/PU Receive Data. \nData is transmitted from PHY to MAC via RXD[3:0]. \n26 RXCTL O/LI/PD Receive Control Signal to the MAC. \n \n6.4. Management Interface \nTable 4.   Management Interface \nPin No. Pin Name Type Description \n13 MDC I Management Data Clock. \n14 MDIO IO/PU Input/Output of Management Data. \nPull up 3.3/2.5/1.8/1.5V for 3.3/2.5/1.8/1.5V I/O, respectively. \n31 INTB/PMEB O/OD This pin is shared by two functions, keep this pin floating if either of the \nfunctions is not used. \n1. Interrupt (supports 3.3V pull up). \nSet low if the specified ev ents happened; active low. \n2. Power Management Event (supports 3.3V pull up). \nSet low if received a magic packet or Wake-Up frame, or wake up event; \nactive low. \nNote 1: The behavior of th is pin is level-triggered. \nNote 2: The function of this pin (INT B/PMEB) can be assigned by Page 0xd40, \nReg.22, bit[5]: \n1: Pin 31 functions as PMEB. \n0: Pin 31 functions as INTB (default) \nNote 3: For more detailed INTB/PMEB usage, see section 7.6, page 15. \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 9 Track ID: JATR-8275-15   Rev. 1.4\n \n \n6.5. Reset \nTable 5.   Reset \nPin No. Pin Name Type Description \n12 PHYRSTB I/PU Hardware Reset. Active low. \nFor a complete PHY reset, this pin must be asserted low for at least 10ms. \nAll registers will be cleared after a hardware reset. \nNote: See section 7.17, page 30 for more details.  \n \n6.6. Mode Selection (Hardware Configuration) \nTable 6.   Mode Selection (Hardware Configuration) \nPin No. Pin Name Type Description \n22 PHYAD0 O/LI/PU \n27 PHYAD1 O/LI/PD \n26 PHYAD2 O/LI/PD PHYAD[2:0]:  \nPHY Address Configuration. \n23 PLLOFF O/LI/PD ALDPS Mode PLL Off Configuration. \nPull up to stop PLL when entering ALDPS mode. \nNote:  \nWhole system power consumption in typical ALDPS mode is 43.8mW for the \nRTL8211F(I), and 90mW for the RTL8211FD(I). \nWhole system power consumption in ALDPS low power mode (with PLL turned \noff) is 13.6mW for the RTL8211F(I), and 26.8 mW for the RTL8211FD(I). \nAll with 1.8V RGMII. \n24 TXDLY O/LI/PD RGMII Transmit Clock Timing Control. \nPull up to add 2ns delay to TXC for TXD latching \n25 RXDLY O/LI/PU RGMII Recei ver Clock Timing Control. \nPull up to add 2ns delay to RXC for RXD latching \n32 CFG_EXT  O/LI/PD I/O Pad External Power Source Mode Configuration. \nPull up to use the external power source for the I/O pad. \nPull down to use the integrated LDO to transform the desired voltage for the I/O \npad. \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 10 Track ID: JATR-8275-15   Rev. 1.4\n \n \nPin No. Pin Name Type Description \n33 CFG_LDO0 O/LI/PU \n34 CFG_LDO1 O/LI/PD CFG_LDO[1:0]:  \nLDO Output V oltage Selection for the RGMII I/O Pad/ \nExternal Power Source V oltage Se lection for the RGMII I/O Pad. \nWhen pulling down CFG_EXT pin, CFG_LDO[1:0] represent LDO output \nvoltage setting for IO pad: \n2’b00: Reserved. \n2’b01: 2.5V . \n2’b10: 1.8V . \n2’b11: 1.5V . \nWhen pulling up CFG_EXT pin, CFG_LDO[1:0] stand for input voltage \nselection of the external power for IO pad: \n2’b00: 3.3V . \n2’b01: 2.5V . \n2’b10: 1.8V . \n2’b11: 1.5V . \nNote: For more information, see section 7.8, Hardware Configuration, page 16.  \n \n6.7. LED Default Settings \nTable 7.   LED Default Settings \nPin No. Pin Name Type Description \n32 LED0 O/LI/PD High=Link Up at 10Mbps \nBlinking=Transmitti ng or Receiving. \n33 LED1 O/LI/PU Low=Link Up at 100Mbps \nBlinking=Transmitting or Receiving.  \n34 LED2 O/LI/PD High=Link Up at 1000Mbps \nBlinking=Transmitti ng or Receiving. \nNote 1: High/Low active depends on hardware con figuration setting (see section 7.9, page 17).  \nNote 2: See section 7.14 LED Configura tion, page 27 for more LED setting details. \n \n6.8. Regulator and Reference \nTable 8.   Regulator and Reference \nPin No. Pin Name Type Description \n39 RSET O Reference (External Resistor Reference). \n30 REG_OUT \n(RTL8211F(I)) \nLDO_OUT \n(RTL8211FD(I)) O For RTL8211F(I): \nSwitching Regulator 1.0V Output. Connect to a 2.2µH or 4.7µH inductor. \nFor RTL8211FD(I): \nLow-dropout Regulator 1.0V Output. \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 11 Track ID: JATR-8275-15   Rev. 1.4\n \n \n6.9. Power and Ground \nTable 9.   Power and Ground \nPin No. Pin Name Type Description \n29 DVDD33 P Digital non-RGMII I/O Power. 3.3V . \n28 DVDD_RG P Digital RGMII I/O Pad Power. \nWhen pulling high the CFG_EXT pin during Hardware Configuration \n(External Power mode), connect this pin to the external power source for \n3.3/2.5/1.8/1.5V RGMII I/O pads. \n21 DVDD10 P Digital Core Power. 1.0V . \n11, 40 A VDD33 P Analog Power. 3.3V . \n3, 8, 38 A VDD10 P Analog Power. 1.0V . \n41 GND G Ground. \nExposed Pad (E-Pad) is Analog and Digital Ground (see section 11 \nMechanical Dimensions, page 61). \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 12 Track ID: JATR-8275-15   Rev. 1.4\n \n \n7. Function Description \n7.1. Transmitter \n7.1.1.  1000Mbps Mode \nThe RTL8211F(I)/RTL8211FD(I)’s PCS layer receives data bytes from the MAC through the RGMII \ninterface and performs generation of continuous code-groups through 4D-PAM5 coding technology. These \ncode groups are passed through a waveform-shaping filte r to minimize EMI effect, and are transmitted onto \nthe 4-pair CAT.5 cable at 125MBaud/s through a D/A converter. \n7.1.2.  100Mbps Mode \nThe transmitted 4-bit nibbles (TXD[3:0]) from the MAC,  clocked at 25MHz (TXCLK), are converted into \n5B symbol code through 4B/5B c oding technology, then through scrambling and serializing, are converted \nto 125MHz NRZ and NRZI signals. The NRZI signals ar e passed to the MLT3 encoder, then to the D/A \nconverter and transmitted onto the media. \n7.1.3.  10Mbps Mode \nThe transmit 4-bit nibbles (TXD[3:0] ) from the MAC, clocked at 2.5MHz (TXCLK), are serialized into \n10Mbps serial data. The 10Mbps serial data is convert ed into a Manchester-encoded data stream and is \ntransmitted onto the media by the D/A converter. \n \n7.2. Receiver \n7.2.1.  1000Mbps Mode \nInput signals from the media first pass through the on-chip sophisticated hybrid circuit to subtract the \ntransmitted signal from the input signal for effectiv e reduction of near-end echo. The received signal is \nprocessed with state-of-the-art technology, such  as adaptive equalization, BLW (Baseline Wander) \ncorrection, cross-talk cancellation, echo cancellation, timing recovery, error correction, and 4D-PAM5 \ndecoding. The 8-bit-wide data is recovered and is se nt to the RGMII interface at a clock speed of 125MHz. \nThe Rx MAC retrieves the packet data from the r eceive RGMII interface and sends it to the Rx Buffer \nManager. \n7.2.2.  100Mbps Mode \nThe MLT3 signal is processed with an ADC, equalizer, BLW (Baseline Wander) correction, timing \nrecovery, MLT3 and NRZI decoder, descrambler, 4B /5B decoder, and is then presented to the RGMII \ninterface in 4-bit-wide nibbles at a clock speed of 25MHz. \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 13 Track ID: JATR-8275-15   Rev. 1.4\n \n \n7.2.3.  10Mbps Mode \nThe received differential signal is converted into a Ma nchester-encoded stream first. Next, the stream is \nprocessed with a Manchester decoder, and is de-seria lized into 4-bit-wide nibbles. The 4-bit nibbles are \npresented to the RGMII interface at a clock speed of 2.5MHz. \n \n7.3. Energy Efficient Ethernet (EEE) \nThe RTL8211F(I)/RTL8211FD(I) supports IEEE 802.3az-2010, also known as Energy Efficient Ethernet \n(EEE), at 10Mbps, 100Mbps, and 1000Mbps. It provides a protocol to coordinate transitions to/from a \nlower power consumption level (Low Power Idle mode) based on link utilization. When no packets are \nbeing transmitted, the system goes to Low Power Idle mode to save power. Once packets need to be \ntransmitted, the system returns to normal mode, and doe s this without changing th e link status and without \ndropping/corrupting frames. \nTo save power, when the system is in Low Power Idle mode, most of the circuits are disabled, however, the \ntransition time to/from Low Power Idle mode is kept small enough to be transparent to upper layer \nprotocols and applications. \nEEE also specifies a negotiation method to enable link partners to determine whether EEE is supported. \nRefer to http://www.ieee802.org/3/az/index.html for more details. \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 14 Track ID: JATR-8275-15   Rev. 1.4\n \n \n7.4. Wake-On-LAN (WOL) \nThe RTL8211F(I)/RTL8211FD(I) can mon itor the network for a Wake-Up Frame or a Magic Packet, and \nnotify the system via the PMEB (Power Management Ev ent; ‘B’ means low active) pin when such a packet \nor event occurs1. The system can then be restored to a normal state to process incoming jobs. The PMEB \npin needs to be connected with a 4.7k-ohm resistor and pulled up to 3.3V. When the Wake-Up Frame or a \nMagic Packet is sent to the PHY, the PMEB pin will be  set low to notify the system  to wake up. Refer to the \nRTL8211F_Series_WOL_App_Note for details. \nMagic Packet Wake-up occurs only when the following conditions are met: \n• The destination address of the received Magic Pack et is acceptable to the RTL8211F(I)/RTL8211FD(I), \ne.g., a broadcast, multicast, or unicast packet addressed to the current RTL8211F(I)/RTL8211FD(I). \n• The received Magic Packet does not contain a CRC error. \n• The Magic Packet pattern matches;  i.e., 6 * FFh + MISC (can be none) + 16 * DID (Destination ID) in \nany part of a valid Ethernet packet. \nA Wake-Up Frame event occurs only when the following conditions are met: \n• The destination address of the received Wake-Up Frame is acceptable to the \nRTL8211F(I)/RTL8211FD(I), e.g., a broadcast, multicast, or unicast address to the current \nRTL8211F(I)/RTL8211FD(I). \n• The received Wake-Up Frame does not contain a CRC error. \n• The 16-bit CRC2 of the received Wake-Up Frame matches the 16-bit CRC of the sample Wake-Up \nFrame pattern given by the local machine’s OS. Or, the RTL8211F(I)/RTL8211FD(I) is configured to \nallow direct packet wakeup, e.g., a broadcast, mu lticast, or unicast network packet. Non-specific \npackets are also supported. \nNote 1: The INTB and PMEB functions share the same pin (pin 31), and can be determined by Page 0xd40, \nReg.22, bit[5]. \nNote 2: 16-bit CRC: The RTL8211F(I)/RTL8211FD( I) supports eight long wakeup frames (covering 128 \nmask bytes from offset 0 to 127 of any incoming network packet). CRC16 polynomial=x16+x12+x5+1. \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 15 Track ID: JATR-8275-15   Rev. 1.4\n \n \n7.5. Interrupt \nThe RTL8211F(I)/RTL8211FD(I) provides an active low in terrupt output pin (INTB) based on change of \nthe PHY status. Every interrupt condition is represente d by the read-only general interrupt status register \nINSR (section 8.3.19 INSR (Interrupt Status Re gister, Page 0xa43, Address 0x1D), page 46). \nThe interrupts can be individually enabled or disabled  by setting or clearing bits in the interrupt enable \nregister INER (section 8.3.15 INER (Interrupt Enab le Register, Page 0xa42, Address 0x12), page 43). \nWhen an enabled interrupt condition occurs, the interr upt pin is driven low, and the interrupts can be \nself-cleared (INTB pin de-asserted) by reading th e corresponding interrupt status registers through \nMDC/MDIO interface. \nNote 1: The interrupt of the RTL8211F(I)/RTL8211FD(I) is a level-triggered mechanism. \nNote 2: The INTB and PMEB functions share the same pin (pin 31), and can be determined by Page 0xd40, \nReg.22, bit[5]. \n \n7.6. INTB/PMEB Pin Usage \nThe INTB/PMEB pin (pin 31) of the RTL8211F(I)/RTL8211FD(I) is designe d to notify in cases of both \ninterrupt and WOL events. The default mode of th is pin is INTB (Page 0xd40, Reg.22, bit[5] = 0). For \ngeneral use, indication of a WOL event is also integr ated into one of the interrupt events (Page 0, Reg 18, \nbit[7]), which would be triggered when any specifi ed WOL event occurs. However, the ‘Pulse Low’ \nwaveform format is not supported during this mode; only the Active Low, level-triggered waveform is \nprovided. Refer to section 6.1 in the RTL8211F_Series_WOL_App_Note for more information. \nIf PMEB mode is selected (Pag e 0xd40, Reg.22, bit[5] = 1), pin 31 becomes a fully functional PMEB pin. \nNote that the interrupt function is disabled in this mode. \n \n7.7. MDI Interface \nThis interface consists of four signal pairs; MDI0, MDI1, MDI2, and MDI3. Each signal pair consists of \ntwo bi-directional pins that can transmit and receive  at the same time. The MDI interface has internal \ntermination resistors to reduce BOM cost and PCB comp lexity. For 1000Base-T, all four pairs are used in \nboth directions at the same time. For 10/100 links a nd during auto-negotiation, only pairs MDI0 and MDI1 \nare used. \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 16 Track ID: JATR-8275-15   Rev. 1.4\n \n \n7.8. Hardware Configuration \nThe I/O pad voltage, interface mode, and PHY addre ss can be set by the CONF IG pins. The respective \nvalue mapping of CONFIG with the configurable vector  is listed in Table 10. To set the CONFIG pins, an \nexternal pull-high or pull-low via resistor is required. \nTable 10. CONFIG Pins vs. Configuration Register \nCONFIG Pin Configuration \nRXD3 PHYAD[0] \nRXC PHYAD[1] \nRXCTL PHYAD[2] \nRXD2 PLLOFF \nRXD1 TXDLY \nRXD0 RXDLY \nLED0 CFG_EXT \nLED1 CFG_LDO[0] \nLED2 CFG_LDO[1] \n \nTable 11. Configuration Register Definitions \nConfiguration Description \nPHYAD[2:0] PHY Address. \nPHYAD sets the PHY address for the device. The RTL8211F(I)/RTL8211FD(I)  supports PHY \naddresses from 0x01 to 0x07.  \nNote 1: An MDIO command with PHY address=0 is a broadcast from the MAC; each PHY \ndevice should respond. This func tion can be disabled by setti ng Page 0xa43, Reg24, bit[13]=0 \n(See section 8.3.16, page 44). \nNote 2: The RTL8211F(I)/RTL8211FD(I)  with PHYAD[2:0]=000 can automatically \nremember the first non-zero PHY address. This function can be enabled by setting Page 0xa43, \nReg24, bit[6] = 1 (See section 8.3.16, page 44). \nPLLOFF ALDPS Mode PLL Off Configuration. \n1: Stop PLL when entering ALDPS mode (via 4.7k-ohm to DVDD_RG) \n0: PLL continue toggling when enteri ng ALDPS mode (via 4.7k-ohm to GND) \nTXDLY RGMII Transmit Clock Timing Control. \n1: Add 2ns delay to TXC for TXD latching (via 4.7k-ohm to DVDD_RG) \n0: No delay (via 4.7k-ohm to GND)  \nRXDLY RGMII Receive Cl ock Timing Control. \n1: Add 2ns delay to RXC for RXD latching (via 4.7k-ohm to DVDD_RG) \n0: No delay (via 4.7k-ohm to GND) \nCFG_EXT RGMII I/O Pad External Power Source Mode Configuration. \n1: Use the external power source for the RGMII I/O pad (via 4.7k-ohm to 3.3V) \n0: Use the integrated LDO to transform the desired voltage for the RGMII I/O pad (via \n4.7k-ohm to GND) \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 17 Track ID: JATR-8275-15   Rev. 1.4\n \n \nConfiguration Description \nCFG_LDO[1:0] LDO Output V oltage Selection for the RGMII I/O pad/ \nExternal Power Source V oltage Se lection for the RGMII I/O pad. \nWhen pulling down CFG_EXT pin, CFG_LDO[1:0] represent LDO output voltage setting for \nthe RGMII I/O pad: (via 4.7k-ohm to GND) \n00: Reserved. \n01: 2.5V \n10: 1.8V \n11: 1.5V \nWhen pulling up CFG_EXT pin, CFG_LDO[1:0] stand for external power voltage selection for \nthe RGMII I/O pad: (via 4.7k-ohm to 3.3V) \n00: 3.3V \n01: 2.5V \n10: 1.8V \n11: 1.5V \n \n7.9. LED and LDO Configuration \nIn order to reduce the pin count on the RTL8211F(I)/ RTL8211FD(I), the LED pins are duplexed with the \nCFG_EXT and CFG_LDO[1:0] pins. As the Hardware  Configuration shares the LED output pins, the \nexternal combinations required for strapping and LED  usage must be considered in order to avoid \ncontention. Specifically, when the LED outputs are used to drive LEDs directly, the active state of each \noutput driver is dependent on the logic level sampled by the corresponding CFG_EXT/CFG_LDO[1:0] \ninputs upon power-on/reset.  \nFor example, as Figure 5 (left-si de) shows, if a given CFG_EXT/CFG_LDO[1:0] inputs are resistively \npulled high then the corresponding LED outputs will be configured as an active low driver. On the right \nside, we can see that if a given CFG_EXT/CFG_L DO[1:0] inputs are resistively pulled low then the \ncorresponding output will be configured as an active hi gh driver. The Hardware Configuration pins should \nnot be connected to GND or VCC directly, but must  be pulled high or low through a resistor (e.g., 4.7K Ω). \nIf no LED indications are needed, the components of the LED path (LED+510 Ω) can be removed. \n \nCFG_LDO[1:0] = Logical 1 CFG_LDO[1:0] = Logical 0 \nCFG_EXT = Logical 1 CFG_EXT = Logical 0 \nLED Indication=Active low LED Indication=Active High \nFigure 5.   LED and LDO Configuration \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 18 Track ID: JATR-8275-15   Rev. 1.4\n \n \n7.10. Green Ethernet (1000/100Mbps Mode Only) \n7.10.1.  Cable Length Power Saving \nIn 1000/100Mbps mode the RTL8211F(I)/RTL8211FD(I) pr ovides dynamic detection of cable length and \ndynamic adjustment of power required for the detected  cable length. This feature provides intermediate \nperformance with minimum power consumption. \n7.10.2.  Register Setting  \nFollow the register settings below to DISABLE Green Ethernet (Default is ‘Enabled’) \nWrite Register 31, Data=0x0a43 \nWrite Register 27, Data=0x8011 \nWrite Register 28, Data=0x573f \nFollow the register settings below to ENABLE Green Ethernet (Default is ‘Enabled’) \nWrite Register 31, Data=0x0a43 \nWrite Register 27, Data=0x8011 \nWrite Register 28, Data=0xd73f \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 19 Track ID: JATR-8275-15   Rev. 1.4\n \n \n7.11. MAC/PHY Interface \nThe RTL8211F(I)/RTL8211FD(I) supports industry standards and is suitable for most off-the-shelf MACs \nwith an RGMII interface. \n7.11.1.  RGMII \nAmong the RGMII interface in 100Base-TX and 10Base- T modes, TXC and RXC sources are 25MHz and \n2.5MHz respectively; while in 1000Base-T mode, TX C and RXC sources are 125MHz. TXC will always \nbe generated by the MAC and RXC will always be gene rated by the PHY. TXD[3:0] and RXD[3:0] signals \nare used for data transitions on the rising and falling edge of the clock. \n7.11.2.  Management Interface \nThe management interface provides access to the intern al registers through the MDC and MDIO pins as \ndescribed in IEEE 802.3u section 22. The MDC signal, provided by the MAC, is the management data \nclock reference to the MDIO signal. The MDIO is the management data input/output and is a bi-directional \nsignal that runs synchronously to MDC. The MDIO pi n needs a 1.5k Ohm pull-up resistor to maintain the \nMDIO high during idle and turnaround. \nThe RTL8211F(I)/RTL8211FD(I) can share the same MDIO line. In switch/router applications, each port \nshould be assigned a unique address during the hardware  reset sequence, and it can only be addressed via \nthat unique PHY address. For detailed information on the management registers, see section 8 Register \nDescriptions, page 31. \nTable 12. Management Frame Format \n Management Frame Fields \n Preamble ST OP PHYAD REGAD TA DATA IDLE\nRead 1…1 01 10 AAAAA RRRRR Z0  DDDDDDDDDDDDDDDD Z \nWrite 1…1 01 01 AAAAA RRRRR 10 DDDDDDDDDDDDDDDD Z \n \nTable 13. Management Frame Description \nName Description \nPreamble 32 Contiguous Logical 1’s Sent by the MAC on MDIO, along with 32 Corresponding Cycles on MDC. \nThis provides synchronization for the PHY . \nST Start of Frame. \nIndicated by a 01 pattern. \nOP Operation Code. \nRead: 10 \nWrite: 01 \nPHYAD PHY Address. \nUp to eight PHYs can be connected to  one MAC. This 3-bit field selects which PHY the frame is directed to.\nREGAD Register Address. \nThis is a 5-bit field that sets which of the 32 registers of the PHY this operation refers to. \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 20 Track ID: JATR-8275-15   Rev. 1.4\n \n \nName Description \nTA Turnaround. \nThis is a 2-bit-time spacing between the register address and the data field of a frame to avoid contention \nduring a read transaction. For a read transaction, bot h the STA and the PHY remain in a high-impedance state \nfor the first bit time of the turnaround. The PHY drives a zero bit during the second bit time of the turnaround \nof a read transaction. \nDATA Data. These are the 16 bits of data. \nIDLE Idle Condition. \nNot truly part of the management frame. This is a high impedance state. Electrically, the PHY’s pull-up \nresistor will pull the MDIO line to a logical ‘1’. \n \n \nFigure 6.   MDC/MDIO Read Timing \n \n010 0000 00000 0000 00 0 000001 1 111 z\nWrite\nOP \n(Code)PHY Address\n0x01Reg. Address\n0x00(BMCR)Turn\nAroundReg. Data\n0x1340Idle1 1z\n0\nStartMDC\nMDIO(MAC)\nPre1...1\n \nFigure 7.   MDC/MDIO Write Timing \n \n7.11.3.  Change Page \nSet MDIO commands as shown below in order to switch to the desired Page 0xXYZ (in Hex). \n1. Write Register 31 Data = 0x0XYZ (Page 0xXYZ) \n2. Read/Write the target Register Data \n3. Write Register 31 Data = 0x0000 or 0xa42 (sw itch back to IEEE Standard Registers) \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 21 Track ID: JATR-8275-15   Rev. 1.4\n \n \n7.11.4.  Access to MDIO Manageable Device (MMD) \nThe MDIO Manageable Device (MMD) is an extensi on to the management interface that provides the \nability to access more device registers while still retain ing logical compatibility with the MDIO interface, \ndefined in section 8.2 MMD Register  Mapping and Definitions, page 33. Access to MMD configuration is \nprovided via Registers 13 and 14. \nMMD Read/Write Operation \n1. Write Function field to 00 (addre ss mode) and DEVAD field to the device address value for the desired \nMMD (Register 13). \n2. Write the desired address value to the MMD’s address register (Register 14). \n3. Write Function field to 01 (data mode; no post increm ent) and DEVAD field to the same device address \nfor the desired MMD (Register 13). \n4. Read: Go to step 5. Write: Go to step 6. \n5. Read the content of the selected register in MMD (Register 14). \n6. Write the content of the selected register in MMD (Register 14). \n \n7.12. Auto-Negotiation \nAuto-Negotiation is a mechanism to determine the fa stest connection between two link partners. For copper \nmedia applications, it was introduced in IEEE 802.3u fo r Ethernet and Fast Ethernet, and then in \nIEEE 802.3ab to address extended functions for Gi gabit Ethernet. It performs the following: \n• Auto-Negotiation Priority Resolution \n• Auto-Negotiation Master/Slave Resolution \n• Auto-Negotiation PAUSE/ASYMMETRIC PAUSE Resolution \n• Crossover Detection & Auto-Correction Resolution \nUpon de-assertion of a hardware reset, the R TL8211F(I)/RTL8211FD(I) can be configured to have \nauto-negotiation enabled, or be set to operate in  10Base-T, 100Base-TX, or 1000Base-T mode via the \nANAR and GBCR register (register 4 and 9). \nThe auto-negotiation process is initiated automatically upon any of the following: \n• Power-up \n• Hardware reset \n• Software reset (register 0.15) \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 22 Track ID: JATR-8275-15   Rev. 1.4\n \n \n• Restart auto-negotiation (register 0.9) \n• Transition from power down to power up (register 0.11) \n• Entering the link fail state \nTable 14. 1000Base-T Base and Next Page Bit Assignments \nBit Name Bit Description Register Location \nBase Page \nD15 NP Next Page. \n1: Indicates that Next Pages follow \n0: Indicates that no Next Pages follow - \nD14 Ack Acknowledge. \n1: Indicates that a device ha s successfully received its link \npartner’s Link Code Word (LCW) - \nD13 RF Remote Fault. \n1: Indicates to its link partner that a device has encountered a fault \ncondition - \nD[12:5] A[7:0] Tec hnology Ability Field. \nIndicates to its link partner the supported technologies specific to \nthe selector field value. Register 4.[12:5] \nTable 26, page 36. \nD[4:0] S[4:0] Selector Field. \nAlways 00001. \nIndicates to its link partner th at it is an IEEE 802.3 device. Register 4.[4:0] \nTable 26, page 36. \nPAGE 0 (Message Next Page) \nM15 NP Next Page. \n1: Indicates that Next Pages follow \n0: Indicates that no Next Pages follow - \nM14 Ack Acknowledge. \n1: Indicates that a device ha s successfully received its link \npartner’s Link Code Word (LCW) - \nM13 MP Message Page. \n1: Indicates to its link partner that this is a message page, not an \nunformatted page. - \nM12 Ack2 Acknowledge 2. \n1: Indicates to its link partner that the device has the ability to \ncomply with the message. - \nM11 T Toggle. \nUsed by the NWay arbitration function to ensure synchronization \nwith its link partner during Next Page exchange. - \nM[10:0] - 1000Base-T Message Code (Always 8). - \nPAGE 1 (Unformatted Next Page) \nU15 NP Next Page. \n1: Indicates that Next Pages follow \n0: Indicates that no Next Pages follow - \nU14 Ack Acknowledge. \n1: Indicates that a device ha s successfully received its link \npartner’s Link Code Word (LCW) - \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 23 Track ID: JATR-8275-15   Rev. 1.4\n \n \nBit Name Bit Description Register Location \nU13 MP Message Page. \n1: Indicates to its link partner that this is a message page, not an \nunformatted page. - \nU12 Ack2 Acknowledge 2. \n1: Indicates to its link partner that the device has the ability to \ncomply with the message. - \nU11 T Toggle. \nUsed by the NWay arbitration function to ensure synchronization \nwith its link partner during Next Page exchange. - \nU[10:5] - Reserved. Transmit as 0 - \nU4 - 1000Base-T Half Duplex. \n1: Half duplex 0: No half duplex - \nU3 - 1000Base-T Full Duplex. \n1: Full duplex 0: No full duplex - \nU2 - 1000Base-T Port Type Bit. \n1: Multi-port device 0: Single-port device Register 9.10 (GBCR) \nTable 31, page 40. \nU1 - 1000Base-T Master-Slave Manual Configuration Value. \n1: Master 0: Slave \nThis bit is ignored if bit 9.12=0 Register 9.11 (GBCR) \nTable 31, page 40. \nU0 - 1000Base-T Master-Slave Manual Configuration Enable. \n1: Manual Configuration Enable \nThis bit is intended to be used for manual selection in \nMaster-Slave mode, and is to be used in conjunction with bit 9.11Register 9.12 (GBCR) \nTable 31, page 40. \nPAGE 2 (Unformatted Next Page) \nU15 NP Next Page. \n1: Indicates that Next Pages follow \n0: Indicates that no Next Pages follow - \nU14 Ack Acknowledge. \n1: Indicates that a device ha s successfully received its link \npartner’s Link Code Word (LCW) - \nU13 MP Message Page. \n1: Indicates to its link partner that this is a message page, not an \nunformatted page - \nU12 Ack2 Acknowledge 2. \n1: Indicates to its link partner that the device has the ability to \ncomply with the message - \nU11 T Toggle. \nUsed by the NWay arbitration function to ensure synchronization \nwith its link partner during Next Page exchange. - \nU[10:0] - 1000Base-T Master-Slave Seed Bit[10:0] Master-Slave \nSeed Value SB[10:0] \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 24 Track ID: JATR-8275-15   Rev. 1.4\n \n \n7.12.1.  Auto-Negotiation Priority Resolution \nUpon the start of auto-negotiation, to advertise its capabilities each station transmits a 16-bit packet called \na Link Code Word (LCW), within a burst of 17 to  33 Fast Link Pulses (FLP). A device capable of \nauto-negotiation transmits and receives the FLPs. The receiver must identify three identical LCWs before \nthe information is authenticated and used in the arb itration process. The devices decode the base LCW and \nselect capabilities with the highest common denominator supported by both devices. \nTo advertise 1000Base-T capability, both link partners, sharing the same link medium, should engage in \nNext Page (1000Base-T Message Page, Unformatted Page 1, and Unformatted Page 2) exchange.  \nAuto-negotiation ensures that the highest priority prot ocol will be selected as the link speed based on the \nfollowing priorities advertised through the Link Code  Word (LCW) exchange. Refer to IEEE 802.3 Clause \n28 for detailed information. \n1. 1000Base-T Full Duplex (highest priority) \n2. 1000Base-T Half Duplex \n3. 100Base-TX Full Duplex \n4. 100Base-TX Half Duplex \n5. 10Base-T Full Duplex \n6. 10Base-T Half Duplex (lowest priority) \n7.12.2.  Auto-Negotiation Master/Slave Resolution \nTo establish a valid 1000Base-T link, the Master/Slave  mode of both link partners should be resolved \nthrough the auto-negotiation process: \n• Master Priority \n\x83 Multi-port > Single-port \n\x83 Manual > Non-manual \n• Determination of Master/Slave configuration from LCW \n\x83 Manual_MASTER=U0*U1 \n\x83 Manual_SLAVE=U0*!U1 \n\x83 Single-port device=!U0*!U2 \n\x83 Multi-port device=!U0*U2 \n Where: U0 is bit 0 of the Unformatted Page 1 \n U1 is bit 1 of the Unformatted Page 1 \n U2 is bit 2 of the Unformatted Page 1 \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 25 Track ID: JATR-8275-15   Rev. 1.4\n \n \n• Where there are two stations with the same configuration, the one with higher Master-Slave seed \nSB[10:0] in the unformatted page 2 shall become Master. \n• Master-Slave configuration process resolution: \n\x83 Successful: Bit 10.15 Master-Slave Configuration Fault is set to logical 0, and bit 10.14 is set to \nlogical 1 for Master resolution, or set to logical 0 for Slave resolution. \n\x83 Unsuccessful: Auto-Negotiation restarts. \n\x83 Fault Detect: Bit 10.15 is set to logical 1 to indicat e that a configuration fault has been detected. \nAuto-Negotiation restarts automatically. This happens when both stations are set to manual \nMaster mode or manual Slave mode, or after seven attempts to configure the Master-Slave \nrelationship through the seed method has failed. \n7.12.3.  Auto-Negotiation PAUSE/ASYMMETRIC PAUSE Resolution \nAuto-negotiation is also used to determine the flow  control capability between link partners. Flow control \nis a mechanism that can force a busy transmitting link partner to stop transmitting in a full duplex \nenvironment by sending special MAC control frames . In IEEE 802.3u, a PAUSE control frame had already \nbeen defined. However, in IEEE 802.3ab, a new ASY-PAUSE control fram e was defined; if the MAC can \nonly generate PAUSE frames but is not able to re spond to PAUSE frames generated by the link partner, \nthen it is called ASYMMETRIC PAUSE. \nPAUSE/ASYMMETRIC PAUSE capability can be confi gured by setting the ANAR bits 10 and 11 (Table \n26, page 36). Link partner PAUSE capabilities can be de termined from ANLPAR bits 10 and 11 (Table 27, \npage 37). A PHY layer device such as the RTL8211F (I)/RTL8211FD(I) is not directly involved in PAUSE \nresolution, but simply advertises and reports PAUS E capabilities during the Auto-Negotiation process. The \nMAC is responsible for final PAUSE/ASYMMETRIC P AUSE resolution after a link is established, and is \nresponsible for correct flow control actions thereafter. \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 26 Track ID: JATR-8275-15   Rev. 1.4\n \n \n7.13. Crossover Detection and Auto-Correction \nEthernet needs a crossover mechanism between both link partners to cross the transmit signal to the \nreceiver when the medium is twisted-pair cable. Cr ossover Detection & Auto-Correction Configuration \neliminates the need for crossover cables between devi ces, such as two computers connected to each other \nwith a CAT.5 Ethernet cable. The ba sic concept is to assume the initial default setting is MDI mode, and \nthen check the link status. If no link is established af ter a certain time, change to MDI Crossover mode and \nrepeat the process until a link is established. An 11-b it pseudo-random timer is applied to decide the mode \nchange time interval.  \nCrossover Detection & Auto-Correction is not a part of the Auto-Negotiation process, but it utilizes the \nprocess to exchange the MDI/MDI Crossover configuration. If the RTL8211F(I)/RTL8211FD(I) is \nconfigured to only operate in 100Base-TX or only in  10Base-T mode, then Auto-Negotiation is disabled \nonly if the Crossover Detection & Auto-Correction f unction is also disabled. If Crossover Detection & \nAuto-Correction are enabled, then Auto-Nego tiation is enabled and the RTL8211F(I)/RTL8211FD(I) \nadvertises only 100Base-TX mode or 10Base-T mode. If  the speed of operation is configured manually and \nAuto-Negotiation is still enabled because the Crossove r Detection & Auto-Correction function is enabled, \nthen the duplex advertised is as follows: \n1. If set to half duplex, then only half duplex is advertised. \n2. If set to full duplex, then both full and half duplex are advertised. \nIf the user wishes to advertise only full duplex at a particular speed with the Crossover Detection & \nAuto-Correction function enabled, then Auto-Nego tiation should be enabled (register 0.12) with the \nappropriate advertising capabilities set in registers 4 or 9. The Crossover Detection & Auto-Correction \nfunction may be enabled/disable by setting (Pag e 0xa43, Reg 24, bit[9:8]) manually, see section 8.3.16, \npage 44. \nAfter initial configuration following a hardware reset,  Auto-Negotiation can be enabled and disabled via \nregister 0.12, speed via registers 0.13, 0.6, and duplex via register 0.8. The abilities that are advertised can \nbe changed via registers 4 and 9. Changes to regi sters 0.12, 0.13, 0.6, and 0.8 do not take effect unless at \nleast one of the following events occurs: \n• Software reset (register 0.15) \n• Restart of Auto-Negotiation (register 0.9) \n• Transition from power-down to power-up (register 0.11) \nRegisters 4 and 9 are internally latched once each  time Auto-Negotiation enters the ABILITY DETECT \nstate in the arbitration state machine (IEEE 802.3). Hence a write into register 4 or  9 has no effect once the \nRTL8211F(I)/RTL8211FD(I) begins to transmit Fast Link Pulses.  \nRegister 7 is treated in a similar manner as 4 and 9 during additional Next Page exchanges. Once the \nRTL8211F(I)/RTL8211FD(I) completes Auto-Negotiation, it updates the various statuses in registers 1, 5, \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 27 Track ID: JATR-8275-15   Rev. 1.4\n \n \n6, and 10. The speed, duplex, page received, and Auto-Nego tiation completed statuses are also available in \nPage 0xa43, Reg 26 and 29 (Reg 29 is valid after enabling the interrupts in Page 0xa42, Reg 18). \n7.14. LED Configuration \n7.14.1.  Customized LED Function \nThe RTL8211F(I)/RTL8211FD(I) supports three LED pins, su itable for multiple types of applications that \ncan directly drive the LEDs. The output of these pi ns is determined by setting the corresponding bits in \nPage 0xd04 Register 16. The functionality of the RTL8211F(I)/RTL8211FD(I) LEDs is shown in Table 15. \nTable 15. LED Default Definitions \nPin Description \nLED0 10M Link and Active (T ransmitting or Receiving) \nLED1 100M Link and Active (T ransmitting or Receiving) \nLED2 1000M Link and Active (T ransmitting or Receiving) \n \nThe LED pins can be customized from Page 0xd04 Re gister 16. To change the register page, see note \n(below) and Table 16 LED Register Table. Tw o LED configuration modes are provided by the \nRTL8211F(I)/RTL8211FD(I), each with 16 configuration types (see Table 17 LED Configuration Table – \nMode A, and Table 18 LED Configura tion Table – Mode B, page 28). To switch between these two modes, \nset Page 0xd04, Reg 16, bit[15] to 0 (Mode A) or 1 (Mode B). \nNote: To switch to Page 0xd04, set Register 31 Data =0x0d04 (set page). After LED setting, switch back to \nthe PHY’ s IEEE Standard Registers, i.e. Page 0 or Page 0xa42 (Register 31 Data = 0 or 0xa42). \nTable 16. LED Register Table \n LINK Speed Active (Tx/Rx) \n 10Mbps 100Mbps 1000Mbps  \nLED0 Reg16 Bit0 Reg16 Bit1 Reg16 Bit3 Reg16 Bit4 \nLED1 Reg16 Bit5 Reg16 Bit6 Reg16 Bit8 Reg16 Bit9 \nLED2 Reg16 Bit10 Reg16 Bit11 Reg16 Bit13 Reg16 Bit14 \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 28 Track ID: JATR-8275-15   Rev. 1.4\n \n \nTable 17. LED Configuration Table – Mode A \nPin LINK Bit Active (TX/RX) Bit Description \n 10Mbps 100Mbps 1000Mbps   \n0 0 0 0 N/A. \nNote: No LPI mode for this setting \n0 0 0 1 N/A. \nNote: No LPI mode for this setting \n0 0 1 0 Link 1000 \n0 0 1 1 Link 1000+Active 1000 \n0 1 0 0 Link 100 \n0 1 0 1 Link 100+Active 100 \n0 1 1 0 Link 100/1000 \n0 1 1 1 Link 100/1000+Active 100/1000 \n1 0 0 0 Link 10 \n1 0 0 1 Link 10+Active 10 \n1 0 1 0 Link 10/1000 \n1 0 1 1 Link 10/1000+Active 10/1000 \n1 1 0 0 Link 10/100 \n1 1 0 1 Link 10/100+Active 10/100 \n1 1 1 0 Link 10/100/1000 LED0 \nLED1 \nLED2  \n1 1 1 1 Link 10/100/1000+Active 10/100/1000 \n \nTable 18. LED Configuration Table – Mode B \nPin LINK Bit Active (TX/RX) Bit Description \n 10Mbps 100Mbps 1000Mbps   \n0 0 0 0 N/A. \nNote: No LPI mode for this setting \n0 0 0 1 Active 10/100/1000 \nNote: No LPI mode for this setting \n0 0 1 0 Link 1000 \n0 0 1 1 Link 1000+ Active 10/100/1000 \n0 1 0 0 Link 100 \n0 1 0 1 Link 100+ Active 10/100/1000 \n0 1 1 0 Link 100/1000 \n0 1 1 1 Link 100/1000+ Active 10/100/1000 \n1 0 0 0 Link 10 \n1 0 0 1 Link 10+ Active 10/100/1000 \n1 0 1 0 Link 10/1000 \n1 0 1 1 Link 10/1000+ Active 10/100/1000 \n1 1 0 0 Link 10/100 \n1 1 0 1 Link 10/100+ Active 10/100/1000 \n1 1 1 0 Link 10/100/1000 LED0 \nLED1 \nLED2  \n1 1 1 1 Link 10/100/1000+Active 10/100/1000 \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 29 Track ID: JATR-8275-15   Rev. 1.4\n \n \n7.14.2.  EEE LED Function \nEEE Idle mode: LED continuous slow blinking. \nEEE Active mode: LED fast and slow blinki ng (on packet transmitting and receiving). \nRefer to section 8.3.23, page 48 for EEE LED enable setting. \n \nFigure 8.   EEE LED Behavior \n \n7.15. Polarity Correction \nThe RTL8211F(I)/RTL8211FD(I) automatica lly corrects polarity errors on the receive pairs in 1000Base-T \nand 10Base-T modes. In 100Base-TX mode polarity is  irrelevant. In 1000Base-T mode, receive polarity \nerrors are automatically corrected based on the sequen ce of idle symbols. Once the descrambler is locked, \nthe polarity is also locked on all pairs. The polarity becomes unlocked only when the receiver loses lock.  \nIn 10Base-T mode, polarity errors are corrected base d on the detection of validly spaced link pulses. The \ndetection begins during the MDI crossover detecti on phase and locks when the 10Base-T link is up. The \npolarity becomes unlocked when the link is down. \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 30 Track ID: JATR-8275-15   Rev. 1.4\n \n \n7.16. Power \nA voltage regulator is implemented to generate ope rating power (switching regulator for the RTL8211F(I); \nLDO for the RTL8211FD(I)). The system vendor needs to supply a 3.3V, 1A steady power source. The \nRTL8211F(I)/RTL8211FD(I) converts the 3.3V stea dy power source to 1.0V via a switching \nregulator/LDO. \nThe RTL8211F(I)/RTL8211FD(I) implements an option for the RGMII power pins. The standard I/O \nvoltage of the RGMII interface is 3.3V, with support for 2.5/1.8/1.5V to lower EMI. The 2.5/1.8/1.5V \npower source for RGMII is supplied from an internal LDO or from an external power source. \n \n7.17. PHY Reset (Hardware Reset) \nThe RTL8211F(I)/RTL8211FD(I) has a PHYRST B pin to reset the chip. For a complete PHY reset, this pin \nmust be asserted low for at least 10ms (Tgap in Figure 9) for the internal regulator. Wait for at least 50ms* \n(for internal circuits settling time) before accessing th e PHY register. All registers will return to default \nvalues after a hardware reset.  \n* Note: Refer to Note 6 in section 9.3, page 52, and the RTL8211F_Series_Power_Sequence_App_Note for \nmore detailed information.  \n \nFigure 9.   PHY Reset Timing \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 31 Track ID: JATR-8275-15   Rev. 1.4\n \n \n8. Register Descriptions \n8.1. Register Mapping and Definitions \nTable 19. Register Access Types \nType Description \nLH Latch high. If the status is high, this field is set to ‘1’ and remains set. \nRC Read-cleared. The register fi eld is cleared after read.  \nRO Read only. \nRW Read and Write \nSC Self-cleared. Writing a ‘1’  to this register field causes the function to be  activated immediately, and then the \nfield will be automatically cleared to’0’ . \n \nTable 20. Register Mapping and Definitions \nPage Offset Access Name Description \n0 0 RW BMCR Basic Mode Control Register. \n0 1 RO BMSR Basic Mode Status Register. \n0 2 RO PHYID1 PHY Identifier Register 1. \n0 3 RO PHYID2 PHY Identifier Register 2. \n0 4 RW ANAR Auto-Negotiati on Advertising Register. \n0 5 RO ANLPAR Auto-Negotiation Link Partner Ability Register. \n0 6 RO ANER Auto-Negotiation Expansion Register. \n0 7 RW ANNPTR Auto-Negotiation Next Page Transmit Register. \n0 8 RO ANNPRR Auto-Negotiation Ne xt Page Receive Register. \n0 9 RW GBCR 1000Base-T Control Register. \n0 10 RO GBSR 1000Base-T Status Register. \n0 11~12 RO RSVD Reserved. \n0 13 WO MACR MMD Access Control Register. \n0 14 RW MAADR MMD Access Address Data Register. \n0 15 RO GBESR 1000Base-T Extended Status Register. \n0xa42 16~17 RO RSVD Reserved. \n0xa42 18 RW INER Interrupt Enable Register. \n0xa42 19~23 RO RSVD Reserved. \n0xa43 24 RW PHYCR1 PHY Specific Control Register 1. \n0xa43 25 RW PHYCR2 PHY Specific Control Register 2. \n0xa43 26 RO PHYSR PHY Specific Status Register. \n0xa43 27~28 RO RSVD Reserved. \n0xa43 29 RO INSR Interrupt Status Register. \n0xa43 30 RO RSVD Reserved. \n0xa43 31 RW PAGSR Page Select Register. \n0xa46 20 RW PHYSCR PHY Special Cofig Register \n0xd04 16 RW LCR LED Control Register. \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 32 Track ID: JATR-8275-15   Rev. 1.4\n \n \nPage Offset Access Name Description \n0xd04 17 RW EEELCR EEE LED Control Register. \n0xd08 21 RW MIICR MII Control Register \n0xd40 22 RW INTBCR INTB Pi n Control Register. \nNote 1: To access the IEEE Standard Registers 0 to 15, the Page Select Register (P AGSR, Regist er 31) should be set as ‘0’ \nor ‘0xa42’(default value). \nNote 2: For example, to switch to Page 0xd04, set Regist er 31 Data=0x0d04 (change to P age 0xd04). After LED setting, \nswitch back to the PHY’ s IEEE Standard Registers, i.e. P age 0 or Page 0xa42 (Register 31 Data = 0 or 0xa42). \n \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 33 Track ID: JATR-8275-15   Rev. 1.4\n \n \n8.2. MMD Register Mapping and Definitions \nTable 21. MMD Register Mapping and Definitions \nDevice Offset Access Name Description \n3 0 RW PC1R PCS Control 1 Register. \n3 1 RW PS1R PCS Status 1 Register. \n3 20 RO EEECR EEE Capability Register. \n3 22 RC EEEWER EEE Wake Error Register. \n7 60 RW EEEAR EEE Advertisement Register. \n7 61 RO EEELPAR EEE Link Pa rtner Ability Register. \n \n8.3. Register Tables \n8.3.1.  BMCR (Basic Mode Control Register, Address 0x00) \nTable 22. BMCR (Basic Mode Control Register, Address 0x00) \nBit Name Type Default Description \n0.15 Reset RW, SC 0 Reset. \n1: PHY reset \n0: Normal operation \nRegister 0 (BMCR) and register 1 (BMSR) will return to default \nvalues after a software reset (set Bit 0.15 to 1). \nThis action may change the internal  PHY state and the state of the \nphysical link associated with the PHY . \n0.14 Loopback RW 0 Loopback Mode. \n1: Enable PCS loopback mode \n0: Disable PCS loopback mode \nThe loopback function enables RGMII transmit data to be routed to the \nRGMII receive data path. \n0.13 Speed[0] RW 0 Speed Select Bit 0. \nIn forced mode, i.e., when Auto-Negotiation is disabled, bits 0.6 and \n0.13 determine device speed selection. \nSpeed[1] Speed[0] Speed Enabled \n1 1 Reserved \n1 0 1000Mbps \n0 1 100Mbps \n0 0 10Mbps  \n0.12 ANE RW 1 Auto-Negotiation Enable. \n1: Enable Auto-Negotiation \n0: Disable Auto-Negotiation \n0.11 PWD RW 0 Power Down. \n1: Power down (only Management In terface and logic are active; link \nis down) \n0: Normal operation \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 34 Track ID: JATR-8275-15   Rev. 1.4\n \n \nBit Name Type Default Description \n0.10 Isolate RW 0 Isolate. \n1: RGMII interface is isolated; the serial management interface (MDC, \nMDIO) is still active. When this bit is asserted, the \nRTL8211F(I)/RTL8211FD(I) ignores TXD[3:0], and TXCTL inputs, \nand presents a high impedance on RXC, RXCTL, RXD[3:0]. \n0: Normal operation \n0.9 Restart_AN RW, SC 0 Restart Auto-Negotiation. \n1: Restart Auto-Negotiation \n0: Normal operation \n0.8 Duplex RW 0 Duplex Mode. \n1: Full Duplex operation \n0: Half Duplex operation \nThis bit is valid only in force mode, i.e., NWay is disabled. \n0.7 Collision Test RW 0 Collision Test. \n1: Collision test enabled \n0: Normal operation \n0.6 Speed[1] RW 1 Speed Select Bit 1. \nRefer to bit 0.13. \n0.5 Uni-directional \nenable RW 0 Uni-Directional Enable \n1: Enable packet transmit without respect to linkok status \n0: Packet transmit permitted when link is established \n0.4:0 RSVD RO 00000 Reserved. \nNote 1: Changes to Registers 0.12, 0.13, 0.6, and 0.8 do not take effect unless at least one of the following events occurs: \nSoftware reset (0.15) is asserted, Restart_AN (0.9) is asserted, or PWD(0.11) transitions from power-down to normal \noperation. \nNote 2: When the RTL8211F(I)/RTL8211FD(I) is switche d from power down to normal operation, a software reset and \nrestart auto-negotiation is performed, even if bits Reset (0.15) and Restart_AN (0.9) are not set by the user. \nNote 3: Auto-Negotiation is enabled when speed is set to 1000Base-T. Crossover Detection & Auto-Correction takes \nprecedence over Auto-Negotiation disabl e (0.12=0). If ANE is disabled, sp eed and duplex capabilities are advertised by \n0.13, 0.6, and 0.8. Otherwise, register 4, bit[8:5] and register 9, bit[9:8] take effect. \nNote 4: Auto-Negotiation automatically restarts after hardware or software reset regardless of whether or not the restart bit \n(0.9) is set. \n \n8.3.2.  BMSR (Basic Mode Status Register, Address 0x01) \nTable 23. BMSR (Basic Mode Status Register, Address 0x01) \nBit Name Type Default Description \n1.15 100Base-T4 RO 0 100Base-T4 Capability. \nThe RTL8211F(I)/RTL8211FD(I) does not support 100Base-T4 \nmode. This bit should always be 0. \n1.14 100Base-TX (full) RO 1 100Bas e-TX Full Duplex Capability. \n1: Device is able to perform 100Base-TX in full duplex mode \n0: Device is not able to perform 100Base-TX in full duplex mode \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 35 Track ID: JATR-8275-15   Rev. 1.4\n \n \nBit Name Type Default Description \n1.13 100Base-TX (half) RO 1 100Base-TX Half Duplex Capability. \n1: Device is able to perform 100Base-TX in half duplex mode \n0: Device is not able to perform 100Base-TX in half duplex mode\n1.12 10Base-T (full) RO 1 10Base-T Full Duplex Capability. \n1: Device is able to perform 10Base-T in full duplex mode. \n0: Device is not able to perform 10Base-T in full duplex mode. \n1.11 10Base-T (half) RO 1 10Base-T Half Duplex Capability. \n1: Device is able to perform 10Base-T in half duplex mode \n0: Device is not able to perform 10Base-T in half duplex mode \n1.10 10Base-T2 (full) RO 0 10Base-T2 Full Duplex Capability. \nThe RTL8211F(I)/RTL8211FD(I) does not support 10Base-T2 \nmode and this bit should always be 0. \n1.9 10Base-T2 (half) RO 0 10Base-T2 Half Duplex Capability. \nThe RTL8211F(I)/RTL8211FD(I) does not support 10Base-T2 \nmode. This bit should always be 0. \n1.8 1000Base-T \nExtended Status RO 1 1000Base-T Extended Status Register. \n1: Device supports Extended Status Register 0x0F (15) \n0: Device does not support Extended Status Register 0x0F \nThis register is read-only and is always set to 1. \n1.7 Uni-directional \nability RO 1 Uni-directional ability. \n1: PHY able to transmit from RGMII without linkok \n0: PHY not able to transmit from RGMII without linkok \n1.6 Preamble \nSuppression RO 0 Preamble Suppression Capability. \nThe RTL8211F(I)/RTL8211FD(I) default will not accept \nMDC/MDIO transactions with preamble suppressed. \n1.5 Auto-Negotiation \nComplete RO 0 Auto-Negotiation Complete. \n1: Auto-Negotiation process complete, and contents of registers \n5, 6, 8, and 10 are valid \n0: Auto-Negotiation process not complete \n1.4 Remote Fault RC, LH 0 Remote Fault. \n1: Remote fault condition detected (cleared on read or by reset). \nIndication or notification of remote fault from Link Partner \n0: No remote fault condition detected \n1.3 Auto-Negotiation \nAbility RO 1 Auto Configured Link. \n1: Device is able to perform Auto-Negotiation \n0: Device is not able to perform Auto-Negotiation \n1.2 Link Status RO 0 Link Status. \n1: Linked \n0: Not Linked \nThis register indicates whether the link was lost since the last read. \nFor the current link status, either r ead this register twice or read \nPage 0xa43 Reg 26, bit[2] Link (Real Time). \n1.1 Jabber Detect RC, LH 0 Jabber Detect. \n1: Jabber condition detected \n0: No Jabber occurred \n1.0 Extended Capability RO 1 1: Extended register capabilities, always 1 \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 36 Track ID: JATR-8275-15   Rev. 1.4\n \n \n8.3.3.  PHYID1 (PHY Identifier Register 1, Address 0x02) \nTable 24. PHYID1 (PHY Identi fier Register 1, Address 0x02) \nBit Name Type Default Description \n2.15:0 OUI_MSB RO 0000000000011100 Organizationally Unique Identifier Bit 3:18. \nAlways 0000000000011100. \nNote: Realtek OUI is 0x000732. \n \n8.3.4.  PHYID2 (PHY Identifier Register 2, Address 0x03) \nTable 25. PHYID2 (PHY Identi fier Register 2, Address 0x03) \nBit Name Type Default Description \n3.15:10 OUI_LSB RO 110010 Organizationally Unique Identifier Bit 19:24. \nAlways 110010. \n3.9:4 Model Number RO 010001 Manufacture’s Model Number \n3.3:0 Revision Number RO 0110 Revision Number \n \n8.3.5.  ANAR (Auto-Negotiation Advertising Register, Address 0x04) \nTable 26. ANAR (Auto-Negotiation Advertising Register, Address 0x04) \nBit Name Type Default Description \n4.15 NextPage RW 0 1: Additiona l next pages exchange desired \n0: No additional next pages exchange desired \n4.14 RSVD RO 0 Reserved. \n4.13 Remote Fault RW 0 1: Set Remote Fault bit \n0: No remote fault detected \n4.12 RSVD RO 0 Reserved. \n4.11 Asymmetric PAUSE RW 0 1: Advertise support of asymmetric pause \n0: No support of asymmetric pause \n4.10 PAUSE RW 0 1: Advertise support of pause frames \n0: No support of pause frames \n4.9 100Base-T4 RO 0 1: 100Base-T4 support \n0: 100Base-T4 not supported \n4.8 100Base-TX (Full) RW 1 1: Advertise support of 100Base-TX full-duplex mode \n0: Not advertised \n4.7 100Base-TX (Half) RW 1 1: Advertise support of 100Base-TX half-duplex mode \n0: Not advertised \n4.6 10Base-T (Full) RW 1 1: Advertise support of 10Base-TX full-duplex mode \n0: Not advertised \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 37 Track ID: JATR-8275-15   Rev. 1.4\n \n \nBit Name Type Default Description \n4.5 10Base-T (Half) RW 1 1: Advertise support of 10Base-TX half-duplex mode \n0: Not advertised \n4.4:0 Selector Field RO 00001 Indicates the RTL8211F(I)/RTL8211FD(I) supports IEEE 802.3 \nNote 1: The setting of Register 4 has no effect unless NWay is restarted or the link goes down, i.e., software reset (0.15) is \nasserted, Restart_AN (0.9) is asserted, or PWD (0.11) transitions from power down to normal operation. \nNote 2: If 1000Base-T is advertised, then the required next page s are automatically transmitted.  Register 4.15 should be set \nto 0 if no additional next pages are needed. \n \n8.3.6.  ANLPAR (Auto-Negotiation Link Partner Ability Register, \nAddress 0x05) \nTable 27. ANLPAR (Auto-Negotiation Link  Partner Ability Register, Address 0x05) \nBit Name Type Default Description \n5.15 Next Page RO 0 Next Page Indication. \nReceived Code Word Bit 15. \n5.14 ACK RO 0 Acknowledge. \nReceived Code Word Bit 14. \n5.13 Remote Fault RO 0 Remote Fault indicated by Link Partner. \nReceived Code Word Bit 13. \n5.12 RSVD RO 0 Reserved. \n5.11:5 Technology Ability Field RO 00000000 Received Code Word Bit 12:5. \n5.4:0 Selector Field RO 00000 R eceived Code Word Bit 4:0. \nNote: Register 5 is not valid until the Auto-Negotiation complete bit 1.5 indicates completed. \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 38 Track ID: JATR-8275-15   Rev. 1.4\n \n \n8.3.7.  ANER (Auto-Negotiation Expansion Register, Address 0x06) \nTable 28. ANER (Auto-Negotiation Expansion Register, Address 0x06) \nBit Name Type Default Description \n6.15:5 RSVD RO 0x000 Reserved. \n6.6 RX NP location ability RO 1 Receive d next page storage location ability. \n1: Received next pa ge storage location is specified by  \n    bit 6.5 \n0: Received next page  storage location is not specified by \nbit 6.5 \n6.5 RX NP location RO 1 Receive d next page storage location. \n1: Link partner next pages are stored in Register 8 \n0: Link partner next pages are stored in Register 5 \n6.4 Parallel Detection Fault RC, LH 0 1: A fault has been detected via the Parallel Detection \nfunction \n0: A fault has not been detected via the Parallel Detection \nfunction \n6.3 Link Partner Next Page Able RO 0 1: Link Partner supports Next Page exchange \n0: Link Partner does not support Next Page exchange \n6.2 Local Next Page Able RO 1 1: Local Device is able to send Next Page \nAlways 1. \n6.1 Page Received RC, LH 0 1: A New Page (new LCW) has been received \n0: A New Page has not been received \n6.0 Link Partner \nAuto-Negotiation capable RO 0 1: Link Partner supports Auto-Negotiation \n0: Link Partner does not support Auto-Negotiation \nNote: Register 6 is not valid until the Auto-Negotiation complete bit 1.5 indicates completed. \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 39 Track ID: JATR-8275-15   Rev. 1.4\n \n \n8.3.8.  ANNPTR (Auto-Negotiation Next Page Transmit Register, \nAddress 0x07) \nTable 29. ANNPTR (Auto-Negotiation Next Page Transmit Register, Address 0x07) \nBit Name Type Default Description \n7.15 Next Page RW 0 Next Page Indication. \n0: No more next pages to send \n1: More next pages to send \nTransmit Code Word Bit 15. \n7.14 RSVD RO 0 Transmit Code Word Bit 14. \n7.13 Message Page RW 1 Message Page. \n0: Unformatted Page \n1: Message Page \nTransmit Code Word Bit 13. \n7.12 Acknowledge 2 RW 0 Acknowledge2. \n0: Local device has no ability to comply with the \nmessage received \n1: Local device has the ability to comply with the \nmessage received \nTransmit Code Word Bit 12. \n7.11 Toggle RO 0 Toggle Bit. \nTransmit Code Word Bit 11. \n7.10:0 Message/Unformatted Field RW 0x001 Content of Message/Unformatted Page. \nTransmit Code Word Bit 10:0. \n \n8.3.9.  ANNPRR (Auto-Negotiation Next Page Receive Register, \nAddress 0x08) \nTable 30. ANNPRR (Auto-Negotiation Next Page Receive Register, Address 0x08) \nBit Name Type Default Description \n8.15 Next Page RO 0 Receive d Link Code Word Bit 15. \n8.14 Acknowledge  RO 0 Receive d Link Code Word Bit 14. \n8.13 Message Page RO 0 Recei ved Link Code Word Bit 13. \n8.12 Acknowledge 2 RO 0 Receive d Link Code Word Bit 12. \n8.11 Toggle RO 0 Received Link Code Word Bit 11. \n8.10:0 Message/Unformatted Field RO 0x00 Received Link Code Word Bit 10:0. \nNote: Register 8 is not valid until the Auto-Negotiation complete bit 1.5 indicates completed. \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 40 Track ID: JATR-8275-15   Rev. 1.4\n \n \n8.3.10.  GBCR (1000Base-T Control Register, Address 0x09) \nTable 31. GBCR (1000Base-T Control Register, Address 0x09) \nBit Name Type Default Description \n9.15:13 Test Mode RW 0 Test Mode Select. \n000: Normal Mode \n001: Test Mode 1 – Transmit Jitter Test \n010: Test Mode 2 – Transmit Jitter Test (MASTER mode) \n011: Test Mode 3 – Transmit Jitter Test (SLA VE mode) \n100: Test Mode 4 – Transmit Distortion Test \n101, 110, 111: Reserved \n9.12 MASTER/SLA VE Manual \nConfiguration Enable RW 0 Enable Manual Master/Slave Configuration. \n1: Manual MASTER/SLA VE configuration \n0: Automatic MASTER/SLA VE \n9.11 MASTER/SLA VE \nConfiguration Value RW 0 Advertise Master/Slave Configuration Value. \n1: Manual configure as MASTER \n0: Manual configure as SLA VE \n9.10 Port Type RW 0 Advertise Device Type Preference. \n1: Prefer multi-port device (MASTER) \n0: Prefer single port device (SLA VE) \n9.9 1000Base-T Full Duplex RW 1 Adver tise 1000Base-T Full-Duplex Capability. \n1: Advertise \n0: Do not advertise \n9.8 RSVD RW 0 Reserved. \n9.7:0 RSVD RO 0 Reserved. \nNote 1: Values set in register 9.12:9 have no effect unless Auto-Negotiation is restarted (Reg 0.9) or the link goes down. \nNote 2: Bits 9.11 and 9.10 are ignored when bit 9.12=0. \n \n8.3.11.  GBSR (1000Base-T Status Register, Address 0x0A) \nTable 32. GBSR (1000Base-T St atus Register, Address 0x0A) \nBit Name Type Default Description \n10.15 MASTER/SLA VE \nConfiguration Fault RO, RC, \nLH 0 Master/Slave Manual Configuration Fault Detected. \n1: MASTER/SLA VE configuration fault detected \n0: No MASTER/SLA VE configuration fault detected \n10.14 MASTER/SLA VE \nConfiguration Resolution RO 0 Master/Slave Configuration Result. \n1: Local PHY configuration resolved to MASTER \n0: Local PHY configuration resolved to SLA VE \n10.13 Local Receiver Status RO  0 Local Receiver Status. \n1: Local Receiver OK \n0: Local Receiver Not OK \n10.12 Remote Receiver Status RO  0 Remote Receiver Status. \n1: Remote Receiver OK \n0: Remote Receiver Not OK \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 41 Track ID: JATR-8275-15   Rev. 1.4\n \n \nBit Name Type Default Description \n10.11 Link Partner 1000Base-T \nFull Duplex Capability RO 0 Link Partner 1000Base-T Full Duplex Capability. \n1: Link Partner is capable of 1000Base-T full duplex \n0: Link Partner is not capable of 1000Base-T full duplex \n10.10 Link Partner 1000Base-T \nHalf Duplex Capability RO 0 Link Partner 1000Base-T Half Duplex Capability. \n1: Link Partner is capable of 1000Base-T half duplex \n0: Link Partner is not capable of 1000Base-T half duplex \n10.9:8 RSVD RO 00 Reserved. \n10.7:0 Idle Error Count RO, RC 0x00 MSB of Idle Error Counter. \nThe counter stops automatically when it reaches 0xff. \nNote 1: Values set in register 10.11:10 are not valid until register 6.1 is set to 1. \nNote 2: Register 10 is not valid until the Auto-Negotiation complete bit 1.5 indicates completed. \n \n8.3.12.  MACR (MMD Access Control Register, Address 0x0D) \nTable 33. MACR (MMD Access Control Register, Address 0x0D) \nBit Name Type Default Description \n13.15:14 Function WO 0 00: Address \n01: Data with no post increment \n10: Data with post increment on reads and writes \n11: Data with post increment on writes only \n13.13:5 RSVD RO 000000000 Reserved. \n13.4:0 DEV AD WO 0 Device Address. \nNote 1: This register is used in conjunction with the MAADR (Register 14) to provide access to the MMD address space. \nNote 2: If the MAADR accesses for address (Function=00), then it is directed to the address register within the MMD \nassociated with the value in the DEVAD field. \nNote 3: If the MAADR accesses for data (Function ≠00), both the DEVAD field and MMD’ s address register direct the \nMAADR data accesses to the appropriate registers within the MMD. \n \n8.3.13.  MAADR (MMD Access Address Data Register, Address 0x0E) \nTable 34. MAADR (MMD Access Address Data Register, Address 0x0E) \nBit Name Type Default Description \n14.15:0 Address Data RW 0x0000 13.15:14 = 00 \nÆ MMD DEV AD’s address register \n13.15:14 = 01, 10, or 11 \nÆ MMD DEV AD’s data register as i ndicated by the contents of its \naddress register \nNote: This register is used in conjunction with the MACR (Register 13; Table 33) to provide access to the MMD address \nspace. \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 42 Track ID: JATR-8275-15   Rev. 1.4\n \n \n8.3.14.  GBESR (1000Base-T Extended Status Register, Address 0x0F) \nTable 35. GBESR (1000Base-T Extende d Status Register, Address 0x0F) \nBit Name Type Default Description \n15.15 1000Base-X FD RO 0 0: Not 1000Base-X full duplex capable \n15.14 1000Base-X HD RO 0 0: Not 1000Base-X half duplex capable \n15.13 1000Base-T FD RO 1 1: 1000Base-T full duplex capable \n15.12 1000Base-T HD RO 0 1: 1000Base-T half duplex capable \n15.11:0 RSVD RO 0x000 Reserved. \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 43 Track ID: JATR-8275-15   Rev. 1.4\n \n \n8.3.15.  INER (Interrupt Enable Register, Page 0xa42, Address 0x12) \nTable 36. INER (Interrupt Enable  Register, Page 0xa42, Address 0x12) \nBit Name Type Default Description \n18.15:11 RSVD RW 00000 Reserved. \n18.10 Jabber Interrupt RW 0 1: Interrupt Enable 0: Interrupt Disable \nSetting this bit to 0 only disables the jabber \ninterrupt event in the INTB pin. \nPage 0xa43, Reg29 Bit[10] always reflects the \njabber interrupt behavior. \n18.9 ALDPS State Change Interrupt RW 0 1: Interrupt Enable 0: Interrupt Disable \nSetting this bit to 0 only disables the ALDPS state \nchange interrupt event in the INTB pin. \nPage 0xa43, Reg29 Bit[9] always reflects the \nALDPS state change interrupt behavior. \n18.8 RSVD RW 0 Reserved. \n18.7 PME (Power Management Event \nof WOL) RW 0 1: Interrupt Enable 0: Interrupt Disable \nSetting this bit to 0 only disables the PME interrupt \nevent in the INTB pin. \nPage 0xa43, Reg29 Bit[7] always reflects the PME \ninterrupt behavior. \n18.6 RSVD RW 0 Reserved. \n18.5 PHY Register Accessible Interrupt RW 1 1: Interrupt Enable 0: Interrupt Disable \nSetting this bit to 0 only disables the PHY register \naccess interrupt event in the INTB pin. \nPage 0xa43, Reg29 Bit[5] always reflects the PHY \nregister access interrupt behavior. \n18.4 Link Status Change Interrupt RW 0 1: Interrupt Enable 0: Interrupt Disable \nSetting this bit to 0 only disables the link status \nchange interrupt event in the INTB pin. \nPage 0xa43, Reg29 Bit[4] always reflects the link \nchange interrupt behavior. \n18.3 Auto-Negotiation Completed \nInterrupt RW 0 1: Interrupt Enable 0: Interrupt Disable \nSetting this bit to 0 only disables the \nauto-negotiation completed interrupt event in the \nINTB pin. \nPage 0xa43, Reg29 Bit[3] always reflects the \nauto-negotiation completed interrupt behavior. \n18.2 Page Received Interrupt  RW 0 1: Interrupt Enab le 0: Interrupt Disable \nSetting this bit to 0 only disables the page received \ninterrupt event in the INTB pin. \nPage 0xa43, Reg29 Bit[2] always reflects the page \nreceived interrupt behavior. \n18.1 RSVD RW 0 Reserved. \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 44 Track ID: JATR-8275-15   Rev. 1.4\n \n \nBit Name Type Default Description \n18.0 Auto-Negotiation Error Interrupt RW 0 1: Interrupt Enable 0: Interrupt Disable \nSetting this bit to 0 only disables the \nauto-negotiation error interrupt event in the INTB \npin. \nPage 0xa43, Reg29 Bit[0] always reflects the \nauto-negotiation error interrupt behavior. \n \n8.3.16.  PHYCR1 (PHY Specific Control Register 1, Page 0xa43, Address \n0x18) \nTable 37. PHYCR1 (PHY Specific Contro l Register 1, Page 0xa43, Address 0x18) \nBit Name Type Default Description \n24.15:14 RSVD RO 00 Reserved. \n24.13 PHYAD_0 Enable RW 1 1: A broadcast from MAC (A command with PHY \naddress = 0) is valid. MDC/MDIO will respond to this \ncommand. \n24.12 ALDPS XTAL-OFF Enable RW 0 1: Enable XTAL off  when in ALDPS mode  \n(valid when Bit 24.2 = 1) \n24.11:10 RSVD RO 00 Reserved. \n24.9 MDI Mode Manual Configuration \nEnable RW 0 1: Enable Manual Configuration of MDI mode \n24.8 MDI Mode RW 1 Set the MDI/MDIX mode.  \n1: MDI 0: MDIX \nThis bit will take effect only when Bit 24.9 = 1.  \n24.7 TX CRS Enable RW 0 1: Assert CRS on transmit \n0: Never assert CRS on transmit \n24.6 PHYAD Non-zero Detect RW 0 1:  The RTL8211F(I)/RTL8211FD(I) with \nPHYAD[2:0] = 000 will latch the first non-zero PHY \naddress as its own PHY address \n24.5 RSVD RO 0 Reserved. \n24.4 Preamble Check Enable RW 1 1: Check  preamble when receiving an MDC/MDIO \ncommand \n24.3 Jabber Detection Enable RW 1 1: Enable Jabber Detection \n24.2 ALDPS Enable RW 0 1: Enable Link Down Power Saving Mode \n24.1 ALDPS PLL-OFF Enable RW 0 1: Enable PLL off  when in ALDPS mode  \n(valid when Bit 24.2= 1) \n24.0 RSVD RO 0 Reserved. \nNote: The method to disable auto-crossover and force MDI or MDIX mode is as follows: \nStep 1: Set Bit 24.9=1 (Manual Configuration of MDI mode) and set Bit24.8=1 (MDI) or 0 (MDIX). \nStep 2: Perform a PHY reset, i.e., set Page 0, Reg 0 bit[15]=1. \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 45 Track ID: JATR-8275-15   Rev. 1.4\n \n \n8.3.17.  PHYCR2 (PHY Specific Control Register 2, Page 0xa43, Address \n0x19) \nTable 38. PHYCR2 (PHY Specific Contro l Register 2, Page 0xa43, Address 0x19) \nBit Name Type Default Description \n25.15:14 RSVD RO 00 Reserved. \n25.13:12 CLKOUT SSC Capability RW 00 CLKOUT SSC Capability Select. \n00: Normal CLKOUT. \n11: CLKOUT with SSC capability. \nOthers: Reserved. \n25.11 CLKOUT Frequency Select RW 1 Fre quency Select of the CLKOUT Pin Clock \nOutput. \n0: 25MHz \n1: 125MHz \n25.10:8 RSVD RO 000 Reserved. \n25.7 CLKOUT SSC Enable RW 0 1: Enab le Spread-Spectrum Clocking (SSC) on \nCLKOUT output clock.  \nNote: Please refer to the \nRTL8211F_Series_EMI_Improvement_App_Note \nfor detailed methods of enabling/disabling SSC.  \n25.6 RSVD RO 1 Reserved. \n25.5 PHY-mode EEE Enable RW 1 1: Enable EEE in PHY mode. \n25.4 RSVD RO 0 Reserved. \n25.3 SYSCLK SSC Enable RW 0 1: Enable Spread-Spectrum Clocking (SSC) on \nSystem Clock. \n25.2 RSVD RO 0 Reserved. \n25.1 RXC Enable RW 1 1: RXC Clock Output Enabled. \n25.0 CLKOUT Enable RW 1 1: CL KOUT Clock Output Enabled.  \nNote 1: A PHY reset should be issued (set Page 0, Reg 0 bit[15]=1) after setting these bits in PHYCR2 register. \nNote 2: Refer to the RTL8211F_Series_EMI_Improvement_ App_Note for detailed methods of enabling/disabling SSC. \n \n8.3.18.  PHYSR (PHY Specific Status Register, Page 0xa43, Address 0x1A) \nTable 39. PHYSR (PHY Specific Stat us Register, Page 0xa43, Address 0x1A) \nBit Name Type Default Description \n26.15 RSVD RO 0 Reserved. \n26.14 ALDPS State RO 0 Link Down Power Saving Mode. \n1: Reflects local device entered Link Down Power Saving Mode, \ni.e., cable not plugged in (reflected after 3 sec). \n0: With cable plugged in \n26.13 MDI Plug RO 0 MDI Status. \n1: Plugged 0: Unplugged  \n26.12 NWay Enable RO 1 Auto-Negotiation (NWay) Status. \n1: Enable 0: Disable \n26.11 Master Mode RO 0 Device is in Master/Slave Mode. \n1: Master mode 0: Slave mode \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 46 Track ID: JATR-8275-15   Rev. 1.4\n \n \nBit Name Type Default Description \n26.10:9 RSVD RO 00 Reserved. \n26.8 EEE capability RO 0 1: Both local and li nk-partner have EEE capability of current speed\n26.7 Rxflow Enable RO 0 Rx Flow Control. \n1: Enable 0: Disable \n26.6 Txflow Enable RO 0 Tx Flow Control. \n1: Enable 0: Disable  \n26.5:4 Speed RO 00 Link Speed. \n11: Reserved 10: 1000Mbps \n01: 100Mbps 00: 10Mbps \n26.3 Duplex RO 0 Full/Half Duplex Mode. \n1: Full duplex 0: Half duplex \n26.2 Link (Real Time) RO 0 Real Time Link Status. \n1: Link OK 0: Link not OK \n26.1 MDI Crossover \nStatus RO 1 MDI/MDI Crossover Status. \n1: MDI 0: MDI Crossover \n26.0 Jabber (Real Time) RO 0 Real Time Jabber Indication. \n1: Jabber Indication 0: No Jabber Indication \nNote 1: Bit 26.11 valid only when in Giga mode. \nNote 2: Bit 26.8 assert at 10M sp eed when local device is EEE capable. \n \n8.3.19.  INSR (Interrupt Status Register, Page 0xa43, Address 0x1D) \nTable 40. INSR (Interrupt Status  Register, Page 0xa43, Address 0x1D) \nBit Name Type Default Description \n29.15:11 RSVD RO, RC 00000 Reserved. \n29.10 Jabber RO, RC 0 1: Jabber detected 0: No jabber detected \n29.9 ALDPS State Change  RO, RC 0 1: ALDPS state changed 0: ALDPS state not \nchanged \n29.8 RSVD RO, RC 0 Reserved. \n29.7 PME (Power Management \nEvent of WOL) RO, RC 0 1: WOL event occurred 0: WOL event did not occur\n29.6 RSVD RO, RC 0 Reserved. \n29.5 PHY Register Accessible RO, RC 0 1: Can access PHY Register through MDC/MDIO  \n0: Cannot access PHY Register through MDC/MDIO \n29.4 Link Status Change RO, RC 0 1: Link status changed 0: Link status not changed \n29.3 Auto-Negotiation Completed RO, RC 0 1: Auto-Negotiation completed \n0: Auto-Negotiation not completed \n29.2 Page Received RO, RC 0 1: Page (a new LCW) received \n0: Page not received \n29.1 RSVD RO, RC 0 Reserved. \n29.0 Auto-Negotiation Error RO, RC 0 1: Auto-Negotiation Error 0: No Auto-Negotiation Error \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 47 Track ID: JATR-8275-15   Rev. 1.4\n \n \n8.3.20.  PAGSR (Page Select Register, Page 0xa43, Address 0x1F) \nTable 41. PAGSR (Page Select Register, Page 0xa43, Address 0x1F) \nBit Name Type Default Description \n31.15:12 RSVD RO 0 Reserved. \n31.11:0 PageSel RW 0xa42 Page Select (in HEX). \n0xa42: Page 0xa42 (default page) \n \n8.3.21.  PHYSCR (PHY Special Cofig Register, Page 0xa46, Address 0x14) \nTable 42. PHYSCR (PHY Specific Cofi g Register, Page 0xa46, Address 0x14) \nBit Name Type Default Description \n20.15:2 RSVD RO 0 Reserved. \n20.1 PHY Special Config \nDone RW 0 1: Write 1 to indicate the special PHY parameter configuration \nhas been done. \n20.0 RSVD RO 0 Reserved. \n \n8.3.22.  LCR (LED Control Register, Page 0xd04, Address 0x10) \nTable 43. LCR (LED Control Register, Page 0xd04, Address 0x10) \nBit Name Type Default Description \n16.15 LED_MODE RW 0 0: LED Mode A is selected. \n1: LED Mode B is selected. \n16.14 LED2_ACT RW 1 LED2 Active (Tra nsmitting or Receiving) Indication \n16.13 LED2_LINK_1000 RW 1 LED2 Link Indication: 1000Mbps  \n16.12 RSVD RO 0 Reserved. \n16.11 LED2_LINK_100 RW 0 LED2 Link Indication: 100Mbps \n16.10 LED2_LINK_10 RW 0 LED2 Link Indication: 10Mbps \n16.9 LED1_ACT RW 1 LED1 Active (Tra nsmitting or Receiving) Indication \n16.8 LED1_LINK_1000 RW 0 LED1 Link Indication: 1000Mbps  \n16.7 RSVD RO 0 Reserved. \n16.6 LED1_LINK_100 RW 1 LED1 Link Indication: 100Mbps \n16.5 LED1_LINK_10 RW 0 LED1 Link Indication: 10Mbps \n16.4 LED0_ACT RW 1 LED0 Active (Tra nsmitting or Receiving) Indication \n16.3 LED0_LINK_1000 RW 0 LED0 Link Indication: 1000Mbps  \n16.2 RSVD RO 0 Reserved. \n16.1 LED0_LINK_100 RW 0 LED0 Link Indication: 100Mbps \n16.0 LED0_LINK_10 RW 1 LED0 Link Indication: 10Mbps \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 48 Track ID: JATR-8275-15   Rev. 1.4\n \n \n8.3.23.  EEELCR (EEE LED Control Register, Page 0xd04, Address 0x11) \nTable 44. EEELCR (EEE LED Control Register, Page 0xd04, Address 0x11) \nBit Name Type Default Description \n17.15:4 RSVD RO 0 Reserved. \n17.3 LED2 EEE Enable RW 1 1: Enable EEE LED indication of LED2. \n17.2 LED1 EEE Enable RW 1 1: Enable EEE LED indication of LED1. \n17.1 LED0 EEE Enable RW 1 1: Enable EEE LED indication of LED0. \n17.0 RSVD RO 0 Reserved. \n \n8.3.24.  MIICR (MII Control Register, Page 0xd08, Address 0x15) \nTable 45. MIICR (MII Control Register, Page 0xd08, Address 0x15) \nBit Name Type Default Description \n21.15:7 RSVD RO 0 Reserved. \n21.6 RGMII In-band CRS \nEnable RW 0 1: Enable in-band CRS Status in RGMII Rx flow. \n21.5:0 RSVD RO 0 Reserved. \n \n8.3.25.  INTBCR (INTB Pin Control Register, Page 0xd40, Address 0x16) \nTable 46. INTBCR (INTB Pin Control Register, Page 0xd40, Address 0x16) \nBit Name Type Default Description \n22.15:6 RSVD RO 0 Reserved. \n22.5 INTB/PMEB Selection RW 0 Pin 31 of the RTL8211F(D)(I) functions as: \n1: PMEB \n0: INTB \n22.4:0 RSVD RO 0 Reserved. \n \n8.3.26.  PC1R (PCS Control 1 Register, MMD Device 3, Address 0x00) \nTable 47. PC1R (PCS Control 1 Register, MMD Device 3, Address 0x00) \nBit Name Type Default Description \n3.0.15:11 RSVD RW 0 Reserved. \n3.0.10 Clock Stop Enable RW 0 1: PHY stops RXC when receiving LPI \n0: RXC not stoppable \n3.0.9:0 RSVD RW 0 Reserved. \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 49 Track ID: JATR-8275-15   Rev. 1.4\n \n \n8.3.27.  PS1R (PCS Status1 Register, MMD Device 3, Address 0x01) \nTable 48. PS1R (PCS Status 1 Register, MMD Device 3, Address 0x01) \nBit Name Type Default Description \n3.1.15:12 RSVD RO 0 Reserved. \n3.1.11 TX LPI Received RO, LH 0 1: TX PCS has received LPI \n0: LPI not received \n3.1.10 RX LPI Received RO, LH 0 1: RX PCS has received LPI \n0: LPI not received \n3.19 TX LPI Indication RO 0 1: TX  PCS is currently receiving LPI \n0: TX PCS is not cu rrently receiving LPI \n3.1.8 RX LPI Indication RO 0 1: RX PCS is currently receiving LPI \n0: RX PCS is not cu rrently receiving LPI \n3.1.7 RSVD RO 0 Reserved. \n3.1.6 Clock Stop Capable RO 1 1: MAC stops TXC in LPI \n0: TXC not stoppable \n3.1.5:0 RSVD RO 0 Reserved. \n \n8.3.28.  EEECR (EEE Capability Register, MMD Device 3, Address 0x14) \nTable 49. EEECR (EEE Capability Register, MMD Device 3, Address 0x14) \nBit Name Type Default Description \n3.20.15:3 RSVD RO 0 Reserved. \n3.20.2 1000Base-T EEE RO 1 1: EEE is supported for 1000Base-T EEE \n0: EEE is not supported for 1000Base-T EEE \n3.20.1 100Base-TX EEE RO 1 1: EEE is supported for 100Base-TX EEE \n0: EEE is not supported for 100Base-TX EEE \n3.20.0 RSVD RO 0 Reserved. \n \n8.3.29.  EEEWER (EEE Wake Error Register, MMD Device 3, \nAddress 0x16) \nTable 50. EEEWER (EEE Wake Error Re gister, MMD Device 3, Address 0x16) \nBit Name Type Default Description \n3.22.15:0 EEE Wake Error \nCounter RC 0 Used by PHY types that support EEE to count wake time faults \nwhere the PHY fails to complete its normal wake sequence within \nthe time required for the specific PHY type. \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 50 Track ID: JATR-8275-15   Rev. 1.4\n \n \n8.3.30.  EEEAR (EEE Advertisement Register, MMD Device 7, \nAddress 0x3c) \nTable 51. EEEAR (EEE Advertisement Register, MMD Device 7, Address 0x3c) \nBit Name Type Default Description \n7.60.15:3 RSVD RW 0 Reserved. \n7.60.2 1000Base-T EEE RW 1 Advertise 1000Base-T EEE Capability. \n1: Advertise 0: Do not advertise \n7.60.1 100Base-TX EEE RW 1 Advertise 100Base-TX EEE Capability. \n1: Advertise 0: Do not advertise \n7.60.0 RSVD RW 0 Reserved. \n \n8.3.31.  EEELPAR (EEE Link Partner Ability Register, MMD Device 7, \nAddress 0x3d) \nTable 52. EEELPAR (EEE Link Partner Ability Register, MMD Device 7, Address 0x3d) \nBit Name Type Default Description \n7.61.15:3 RSVD RO 0 Reserved. \n7.61.2 LP 1000Base-T EEE RO 0 1: Link Partner is capable of 1000Base-T EEE \n0: Link Partner is not capable of 1000Base-T EEE \n7.61.1 LP 100Base-TX EEE RO 0 1: Link Partner is capable of 100Base-TX EEE \n0: Link Partner is not capable of 100Base-TX EEE \n7.61.0 RSVD RO 0 Reserved. \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 51 Track ID: JATR-8275-15   Rev. 1.4\n \n \n9. Regulators and Power Sequence \n9.1. Switching Regulator (RTL8211F(I) Only) \nThe RTL8211F(I) incorporates a state-of-the-art sw itching regulator that requires a well-designed PCB \nlayout in order to achieve good power efficiency a nd lower the output voltage ripple and input overshoot. \nThe switching regulator 1.0V output pin (REG_OUT ) should be connected only to DVDD10 and AVDD10 \n(do not provide this power source to other devices).  \nUse an X5R/X7R low-ESR ceramic capacitor as the output capacitor for switching regulator stability. \nNote: Refer to the RTL8211F Series Layout Guide for detailed description. \n \n9.2. Low-Dropout Regulator (RTL8211FD(I) Only) \nThe RTL8211FD(I) incorporates a linear Low-Dropout Re gulator (LDO) that feat ures high power supply \nripple rejection and low output noise. The built-in L DO means a power inductor is not required for the \nRTL8211FD(I); only an output capacitor is required between the 1.0V output and the analog ground for \nphase compensation, which saves cost and PCB real estate.  \nUse an X5R/X7R low-ESR ceramic capacitor, with capac itance of at least 0.1uF, to  enhance the stability of \noutput voltage. The bypass capacitors should be placed as close as possible to power pins (AVDD10 and \nDVDD10) for adequate filtering. \nThe regulator 1.0V output pin (L DO_OUT) should be connected only to DVDD10 and AVDD10 pins (do \nnot provide this power source to other devices). \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 52 Track ID: JATR-8275-15   Rev. 1.4\n \n \n9.3. Power Sequence \n \nFigure 10. Power Sequence (I/O Pad Power Sourced from Internal LDO) \n \n \nFigure 11. Power Sequence (I/O Pad Power Sourced Externally) \n \nTable 53. Power Sequence Parameters \nSymbol Description Min Typical Max Units \nRt1 3.3V Rise Time \nExternal I/O Pad Power Rise Time 0.5* - 100 ms \nRt2 3.3V Off Time 100 - - ms \nRt3 Core Logic Ready Time 45 - - ms \nRt4 LDO Ready Time 1.5 - - ms \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 53 Track ID: JATR-8275-15   Rev. 1.4\n \n \nSymbol Description Min Typical Max Units \nRt5** Reserved for Specific Parameter Configuration - - 100 ms \nRt6 External I/O Pad Powe r Ready Time after 3.3V \nReady 0 - 5 ms \nNote 1: The RTL8211F(I)/RTL8211FD(I) does not support fast 3.3V rising. The 3.3V rise time should be controlled over \n0.5ms.  \n* A 3.3V rise time between 0.1ms to 0.5ms is conditionally pe rmitted only if the system 3.3V power budget is sufficient to \nensure that 3.3V Overcurrent Protection (OCP) will NOT be triggered during the power-on procedure. If the rise time is \nless than 0.1ms, it will induce a peak voltage in DVDD 33 which may cause permanent  damage to the regulator. \nNote 2: If there is any action that involves consecutive ON/OFF toggling of the switching-regulator source (3.3V), the \ndesign must make sure the OFF state of both the switching-regulator source (3.3V) and output (1.0V) reach 0V , and the time \nperiod between the consecutive ON/OFF toggling action must be longer than 100ms. \nNote 3: When using an external oscillator or clock source,  on stopping the clock source th e RTL8211F(I)/RTL8211FD(I) \nmust also be powered off. \nNote 4: The RTL8211F(I)/RTL8211FD(I) use the integrated LDO to generate the 2.5V , 1.8V/1.5V voltages for the I/O pad, \nthe I/O pad voltage can be selected by using the CONFIG pins CFG_LDO[1:0]. Moreover, external power source for the \nI/O pad is also supported, please refe r to the setting of CFG_EXT and CFG_L DO[1:0] pins (section 7.8 Hardware \nConfiguration, page 16). \nNote 5: When using an external power source for the I/O pad, the power should rise simultaneously or slightly later than \n3.3V power, i.e. T 4  T≧ 3 in Figure 11.  \nFurthermore, there are two kinds of timing specific ations to supply the exter nal power, respectively: \nReady time of the external power should be within 5ms after 3.3V is ready. See CASE(I) in  Figure 11, \npage 52. \nPHYRSTB should be kept low until the external power is ready. See CASE(II) in  Figure 11, page 52. \nNote that for this case, there is no constraint on the ‘max’ value of Rt6. \nViolation of these timing constraints may lead to errors. \nNote 6: Rt5 is a reserved window for some PHY special parameter configurations with 100ms duration. The parameters, if \nneeded, can be provided by Realtek. At the point of T 2, i.e. the end of this configuration window, all the PHY registers can be \naccessed through MDIO \n** Currently there is no special configuration needed for the RTL8211F(D)(I); the Rt5 can be skipped by setting  \nPage 0xa46, Reg. 20, bit[1]=1 (PHY Special Config Done) at the point of T 2’. The ‘PHY Register Accessible Interrupt’ will \nthen trigger accordingly, which indicates the PHY registers can be accessed by MDIO. \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 54 Track ID: JATR-8275-15   Rev. 1.4\n \n \n10. Characteristics \n10.1. Absolute Maximum Ratings \nWARNING: Absolute maximum ratings are limits beyond which permanent damage may be caused to the \ndevice, or device reliability will be affected. All vo ltages are specified reference to GND unless otherwise \nspecified. \nTable 54. Absolute Maximum Ratings \nSymbol Description Minimum Maximum Unit \nVDD33, A VDD33 Supply V oltage 3.3V -0.3 3.6 V \nA VDD10, DVDD10 Supply V oltage 1.0V -0.3 1.2 V \n2.5V RGMII/GMII Supply V oltage 2.5V -0.2 2.8 V \n1.8V RGMII Supply V oltage 1.8V -0.2 2.3 V \n1.5V RGMII Supply V oltage 1.5V -0.2 2.0 V \n3.3V DCinput \n3.3V DCoutput Input V oltage \nOutput V oltage -0.3 3.6 V \n1.0V DCinput \n1.0V DCoutput Input V oltage \nOutput V oltage -0.3 1.2 V \nNA Storage Temperature -55 +125 °C \nNote: Refer to the most updated schematic circuit for correct configuration. \n \n10.2. Recommended Operating Conditions \nTable 55. Recommended Operating Conditions \nDescription Pins Minimum Typical Maximum Unit \nDVDD33, A VDD33 2.97 3.3 3.63 V \nA VDD10, DVDD10 0.95 1.0 1.05 V \n2.5V RGMII/GMII 2.25 2.5 2.75 V \n1.8V RGMII 1.62 1.8 1.98 V Supply V oltage VDD \n1.5V RGMII 1.5 1.56 1.62 V \nAmbient Operating Temperature T A \n(RTL8211F/RTL8211FD) - 0 - 70 °C \nAmbient Operating Temperature T A \n(RTL8211FI/RTL8211FDI) - -40 - 85 °C \nMaximum Junction Temperature - - - 125 °C \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 55 Track ID: JATR-8275-15   Rev. 1.4\n \n \n10.3. Crystal Requirements \nTable 56. Crystal Requirements \nSymbol Description/Condition Minimum Typical Maximum Unit \nFref Parallel Resonant Crystal Reference Frequency, \nFundamental Mode, AT-Cut Type. - 25 - MHz \nFref Tolerance Parallel Resonant Crystal Frequency Tolerance, \nFundamental Mode, AT-Cut Type. T a=0°C~70°C. -50 - +50 ppm \nFref Duty Cycle Reference Clock Input Duty Cycle. 40 - 60 % \nESR Equivalent Series Resistance. - - 50 Ω \nDL  Drive Level. - - 0.5 mW \nJitter Broadband Peak-to-Peak Jitter1, 2 - - 200 ps \nVih_CKXTAL Crystal Output High Level 1.4 - - V \nVil_CKXTAL Crystal Output Low Level - - 0.4 V \nNote 1: 25kHz  to 25MHz RMS < 3ps. \nNote 2: Broadband RMS < 9ps. \nNote3: F ref Tolerance +/- 50ppm including effects of aging of the first year, external crystal capacitors, and PCB layout. \n \n10.4. Oscillator/External Clock Requirements \nTable 57. Oscillator/External Clock Requirements \nParameter Condition Minimum Typical Maximum Unit \nFrequency - - 25/50 - MHz \nFrequency Tolerance (RTL8211F/RTL8211FD) Ta=0°C~70°C -50 - 50 ppm \nFrequency Tolerance (RTL8211FI/RTL8211FDI) Ta=-40°C~85°C -50 - 50 ppm \nDuty Cycle - 40 - 60 % \nBroadband Peak-to-Peak Jitter 1, 2 - - - 200 ps \nVih - 1.4 - - V \nVil - - - 0.4 V \nRise Time (10%~90%) - - - 10 ns \nFall Time (10%~90%) - - - 10 ns \nOperating Temperature Range - -40 - 85 °C \nNote 1: 25kHz to 25MHz RMS < 3ps. \nNote 2: Broadband RMS < 9ps.  \nNote3: Frequency Tolerance +/- 50ppm including effects of aging of the first year, external crystal capacitors, and PCB \nlayout. \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 56 Track ID: JATR-8275-15   Rev. 1.4\n \n \n10.5. DC Characteristics \nTable 58. DC Characteristics \nSymbol Parameter Conditions Minimum Typical Maximum Units\nVDD33, A VDD33 3.3V Supply V oltage - 2.97 3.3 3.63 V \n1. MDIO (Table 4, \npage 8) \n2. RGMII I/O \n(Table 3, page 8) 2.5V RGMII Supply V oltage - 2.25 2.5 2.75 V \n1. MDIO (Table 4, \npage 8) \n2. RGMII I/O \n(Table 3, page 8) 1.8V RGMII Supply V oltage - 1.62V 1.8V 1.98V V \n1. MDIO (Table 4, \npage 8) \n2. RGMII I/O \n(Table 3, page 8) 1.5V RGMII Supply V oltage - 1.5V 1.56V 1.62V V \nDVDD10, \nA VDD10 1.0V Supply V oltage - 0.95 1.0 1.05 V \nV oh (3.3V) Minimum High Level Output V oltage - 2.4 - VDD33 + 0.3 V \nV oh (2.5V) Minimum High Level Output V oltage - 2.0 - VDD25 + 0.3 V \nV oh (1.8V) Minimum High Level Out put V oltage - 0.9*VDD18 - VDD18 + 0.3 V \nV oh (1.5V) Minimum High Level Out put V oltage - 0.9*VDD15 - VDD15 + 0.3 V \nV ol (3.3V) Maximum Low Level Output V oltage - -0.3 - 0.4 V \nV ol (2.5V) Maximum Low Level Output V oltage - -0.3 - 0.4 V \nV ol (1.8V) Maximum Low Level Output V oltage - -0.3 - 0.1*VDD18 V \nV ol (1.5V) Maximum Low Level Output V oltage - -0.3 - 0.1*VDD15 V \nVih (3.3V) Minimum High Level Input V oltage - 2.0 - - V \nVil (3.3V) Maximum Low Level Input V oltage - - - 0.8 V \nVih (2.5V) Minimum High Level Input V oltage - 1.7 - - V \nVil (2.5V) Maximum Low Level Input V oltage - - - 0.7 V \nVih (1.8V) Minimum High Level Input V oltage - 1.2 - - V \nVil (1.8V) Maximum Low Level Input V oltage - - - 0.5 V \nVih (1.5V) Minimum High Level Input V oltage - 1.0 - - V \nVil (1.5V) Maximum Low Level Input V oltage - - - 0.3 V \nIin Input Current Vin=VDD33\nor GND 0 - 0.5 µA \nNote: Pins not mentioned above remain at 3.3V . \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 57 Track ID: JATR-8275-15   Rev. 1.4\n \n \n10.6. AC Characteristics \n10.6.1.  MDC/MDIO Timing \n \nFigure 12. MDC/MDIO Setup, Hold Time, and Va lid from MDC Rising Edge Time Definitions \n \nMDC/MDIO Timing – Management Port \n \nFigure 13. MDC/MDIO Management Timing Parameters \n \nTable 59. MDC/MDIO Management Timing Parameters \nSymbol Description Minimum Maximum Unit \nt1 MDC High Pulse Width 32 - ns \nt2 MDC Low Pulse Width 32 - ns \nt3 MDC Period 80 - ns \nt4 MDIO Setup to MDC Rising Edge 10 - ns \nt5 MDIO Hold Time from MDC Rising Edge 10 - ns \nt6 MDIO Valid from MDC Rising Edge 0 300 ns \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 58 Track ID: JATR-8275-15   Rev. 1.4\n \n \n10.6.2.  RGMII Timing Modes \nTiming for this interface will be such that the clock a nd data are generated simultaneously by the source of \nthe signals and therefore skew between the clock and data is critical to proper operation. \nFigure 14 shows the effect of adding an additional delay to TXC via the PC board (upper side) or by \ntransmitter internally (lower side) when in RGMII mode. \n \n \n \nFigure 14. RGMII Timing Modes (For TXC) \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 59 Track ID: JATR-8275-15   Rev. 1.4\n \n \nFigure 15 shows the effect of adding an additional delay to RXC via the PC board (upper side) or by \ntransmitter internally (lower side) when in RGMII mode. \n \n \n \nFigure 15. RGMII Timing Modes (For RXC) \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 60 Track ID: JATR-8275-15   Rev. 1.4\n \n \nTable 60. RGMII Timing Parameters \nSymbol Description Min Typical Max Units \nTcyc * Clock Cycle Duration (1000Mbps) 7.2 8 8.8 ns \n Clock Cycle Duration (100Mbps) 36 40 44 ns \n Clock Cycle Duration (10Mbps) 360 400 440 ns \nDuty_G Duty Cycle for 1000 45 50 55 % \nDuty_T Duty Cycle for 10/100 40 50 60 % \ntR TXC/RXC Rise Time (20%~80%) - - 0.75 ns \ntF TXC/RXC Fall Time (20%~80%) - - 0.75 ns \nTsetupT Data to Clock Output Setup Time at transmitter \n(with delay integrated at transmitter) 1.2 2 - ns \nTholdT Clock to Data Output Hold Time at transmitter \n(with delay integrated at transmitter) 1.2 2 - ns \nTsetupR Data to Clock Input  Setup Time at receiver  \n(with delay integrated at transmitter) 1.0 2 - ns \nTholdR Clock to Data Input  Hold Time at receiver  \n(with delay integrated at transmitter) 1.0 2 - ns \nTskewT ** Data to Clock Output Skew Time at transmitter \n(without delay integrated) -0.5 0 0.5 ns \nTskewR ** Data to Clock I nput Skew Time at receiver \n(with PCB delay integrated) \nThis implies that PC board design will require \nclocks to be routed such  that an additional trace \ndelay of greater than 1.5ns and less than 2.0ns \nwill be added to the associated clock signal. 1 1.8 2.6 ns \n*Note: Duty cycle may be stretched/shr unk during speed changes or while transiti oning to a received packet's clock domain \nas long as minimum duty cycle is not violated and stretchi ng occurs for no more than thr ee Tcyc of the lowest speed \ntransitioned between. \n**Note: For 10/100Mbps, the max value of Skew Time is unspecified. \n \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 61 Track ID: JATR-8275-15   Rev. 1.4\n \n \n11. Mechanical Dimensions \n \n11.1. Mechanical Dimensions Notes \nSymbol Dimension in mm Dimension in inch \n Min Nom Max Min Nom Max \nA 0.80 0.85 0.90 0.031 0.033 0.035  \nA1 0.00 0.02 0.05 0.000  0.001 0.002 \nA3 0.20REF 0.008REF \nb 0.15  0.20  0.25  0.006 0.008 0.010  \nD/E 5.00 BSC 0.197 BSC \nD2/E2 3.45 3.70 3.95 0.136 0.146 0.156 \ne 0.40 BSC 0.016 BSC \nL 0.30  0.40  0.50  0.012  0.016  0.020  \nNote 1: CONTROLLING DIMENSION: MILLIMETER (mm). \nNote 2: REFERENCE DOCUMENT: JEDEC MO-220. \nRTL8211F(I)-CG/RTL8211FD(I)-CG \nDatasheet \nIntegrated 10/100/1000M Ethernet Precision Transceiver 62 Track ID: JATR-8275-15   Rev. 1.4\n \n \n12. Ordering Information \nTable 61. Ordering Information \nPart Number Package Status \nRTL8211F-CG 40-Pin QFN with ‘Green’ Package (Switching Regulator model) MP \nRTL8211FD-CG 40-Pin QFN with ‘Green’ Package (LDO model) MP \nRTL8211FI-CG 40-Pin QFN with ‘Green’ Package (Switching Regulator model)  \nIndustrial grade. - \nRTL8211FDI-CG 40-Pin QFN with ‘Green’ Package (LDO model). Industrial grade. - \nNote: See page 6  for package identification. \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nRealtek Semiconductor Corp. \nHeadquarters \nNo. 2, Innovation Road II \nHsinchu Science Park, Hsinchu 300, Taiwan \nTel.: +886-3-578-0211   Fax: +886-3-577-6047 \nwww.realtek.com \n"}]
!==============================================================================!
### Component Summary: RTL8211FI-CG

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VDD33): 3.3V (2.97V to 3.63V)
  - Core Voltage (DVDD10): 1.0V (0.95V to 1.05V)
  - RGMII I/O Voltages: 2.5V (2.25V to 2.75V), 1.8V (1.62V to 1.98V), 1.5V (1.5V to 1.62V)

- **Current Ratings:**
  - Input Current: 0 to 0.5 µA

- **Power Consumption:**
  - Typical power consumption in ALDPS mode: 13.6mW
  - Typical power consumption in normal operation: 43.8mW (RTL8211F) and 90mW (RTL8211FD)

- **Operating Temperature Range:**
  - Industrial Grade: -40°C to +85°C

- **Package Type:**
  - 40-Pin QFN (Green Package)

- **Special Features:**
  - Integrated 10/100/1000M Ethernet transceiver
  - Supports Energy Efficient Ethernet (EEE)
  - Wake-on-LAN (WOL) capability
  - Crossover Detection & Auto-Correction
  - Automatic polarity correction
  - Supports various RGMII signaling voltages (3.3V, 2.5V, 1.8V, 1.5V)
  - Built-in switching regulator

- **Moisture Sensitive Level (MSL):**
  - MSL Level: 1 (JEDEC J-STD-020E)

#### Description:
The **RTL8211FI-CG** is an integrated Ethernet precision transceiver designed for 10/100/1000 Mbps Ethernet applications. It complies with IEEE 802.3 standards and provides all necessary physical layer functions to transmit and receive Ethernet packets over CAT.5 UTP cable. The device utilizes advanced DSP technology and an Analog Front End (AFE) to ensure robust data transmission and reception capabilities.

#### Typical Applications:
The RTL8211FI-CG is suitable for a variety of applications, including:
- Digital TVs (DTV)
- Media Access Units (MAU)
- Communication and Network Risers (CNR)
- Game Consoles
- Printers and Office Machines
- DVD Players and Recorders
- Ethernet Hubs and Switches

Additionally, it can be used in any embedded system requiring a UTP physical connection to an Ethernet MAC. The device's features, such as energy efficiency and WOL, make it ideal for modern networking applications where power management is crucial.