Running: D:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/mgala/Documents/Xilinx Projects/LAB02_PART_A/LAB02_TB_LEDS_isim_beh.exe -prj C:/Users/mgala/Documents/Xilinx Projects/LAB02_PART_A/LAB02_TB_LEDS_beh.prj work.LAB02_TB_LEDS 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/mgala/Documents/Xilinx Projects/LAB02_PART_A/Sum_Unit.vhd" into library work
Parsing VHDL file "C:/Users/mgala/Documents/Xilinx Projects/LAB02_PART_A/Carry_Look_Ahead_Unit.vhd" into library work
Parsing VHDL file "C:/Users/mgala/Documents/Xilinx Projects/LAB02_PART_A/Carry_Generate_Propagate_Unit.vhd" into library work
Parsing VHDL file "C:/Users/mgala/Documents/Xilinx Projects/LAB02_PART_A/Carry_Look_Ahead_Adder.vhd" into library work
Parsing VHDL file "C:/Users/mgala/Documents/Xilinx Projects/LAB02_PART_A/LAB02_TB_LEDS.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Carry_Generate_Propagate_Unit [carry_generate_propagate_unit_de...]
Compiling architecture behavioral of entity Carry_Look_Ahead_Unit [carry_look_ahead_unit_default]
Compiling architecture behavioral of entity Sum_Unit [sum_unit_default]
Compiling architecture structural of entity Carry_Look_Ahead_Adder [carry_look_ahead_adder_default]
Compiling architecture behavior of entity lab02_tb_leds
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable C:/Users/mgala/Documents/Xilinx Projects/LAB02_PART_A/LAB02_TB_LEDS_isim_beh.exe
Fuse Memory Usage: 29912 KB
Fuse CPU Usage: 296 ms
