

        *** GPGPU-Sim Simulator Version 3.2.1  [build 15629] ***


               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:32:4,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            5 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBBCCCC.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 600.0:1200.0:600.0:450.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default0f05e5eda9c723032ce21378b9c16fce  /tmp/tmp.ZkMtLTD1WW/spmv__SIZE1_1
 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000f000 	high:16 low:12
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000000fff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
*** Initializing Memory Statistics ***
self exe links to: /tmp/tmp.ZkMtLTD1WW/spmv__SIZE1_1
Running md5sum using "md5sum /tmp/tmp.ZkMtLTD1WW/spmv__SIZE1_1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /tmp/tmp.ZkMtLTD1WW/spmv__SIZE1_1 > _cuobjdump_complete_output_WDfgOk"
Parsing file _cuobjdump_complete_output_WDfgOk
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: benchmarks/spmv/spmv.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: benchmarks/spmv/spmv.cu
Done parsing!!!
Adding _cuobjdump_1.ptx with cubin handle 1
Running: cat _ptx_70gB5s | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_m9NWmB
GPGPU-Sim PTX registering constant jds_ptr_int (20000 bytes) to name mapping
GPGPU-Sim PTX registering constant sh_zcnt_int (20000 bytes) to name mapping
CUDA accelerated sparse matrix vector multiplication****
Original version by Li-Wen Chang <lchang20@illinois.edu> and Shengzhao Wu<wu14@illinois.edu>
This version maintained by Chris Rodrigues  ***********
Input file /home/cnugteren/software/parboil-2.5/datasets/spmv/medium/input/bcsstk18.mtx
Converting COO to JDS format (11948x11948)
149090 matrix entries, warp size = 32, row padding align = 1, pack size = 1

Padding data....11968 rows, 374 groups
Allocating data space: 150144 entries (0.701993% padding)
Finished converting.
JDS format has 11968 columns, 49 rows.
nz_count_len = 374
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

kernel '_Z14spmv_jds_naivePfPKfPKiS3_S1_S3_i' transfer to GPU hardware scheduler
kernel_name = _Z14spmv_jds_naivePfPKfPKiS3_S1_S3_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 46554
gpu_sim_insn = 4941796
gpu_ipc =     106.1519
gpu_tot_sim_cycle = 46554
gpu_tot_sim_insn = 4941796
gpu_tot_ipc =     106.1519
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 33378
gpu_stall_icnt2sh    = 183138
gpu_total_sim_rate=247089
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6132, Miss = 3475 (0.567), PendingHit = 165 (0.0269)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6255, Miss = 3483 (0.557), PendingHit = 130 (0.0208)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6654, Miss = 3740 (0.562), PendingHit = 151 (0.0227)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6568, Miss = 3703 (0.564), PendingHit = 138 (0.021)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6520, Miss = 3553 (0.545), PendingHit = 107 (0.0164)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6472, Miss = 3167 (0.489), PendingHit = 135 (0.0209)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6180, Miss = 3447 (0.558), PendingHit = 128 (0.0207)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6332, Miss = 3170 (0.501), PendingHit = 136 (0.0215)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6566, Miss = 3295 (0.502), PendingHit = 117 (0.0178)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6558, Miss = 3350 (0.511), PendingHit = 176 (0.0268)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6629, Miss = 3342 (0.504), PendingHit = 187 (0.0282)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6624, Miss = 3469 (0.524), PendingHit = 158 (0.0239)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6340, Miss = 3546 (0.559), PendingHit = 150 (0.0237)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6497, Miss = 3383 (0.521), PendingHit = 130 (0.02)
total_dl1_misses=48123
total_dl1_accesses=90327
total_dl1_miss_rate= 0.532764
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 
distro:
877, 815, 753, 692, 629, 629, 598, 567, 567, 536, 474, 443, 443, 412, 412, 350, 352, 319, 288, 226, 226, 226, 195, 164, 133, 133, 71, 71, 
gpgpu_n_tot_thrd_icount = 5134880
gpgpu_n_tot_w_icount = 160465
gpgpu_n_icache_hits = 87254
gpgpu_n_icache_misses = 463
gpgpu_n_l1dcache_read_hits = 40196
gpgpu_n_l1dcache_read_misses = 50131
gpgpu_n_l1dcache_write_accesses = 5416
gpgpu_n_l1dcache_wirte_misses = 5416
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 25107
gpgpu_n_ccache_misses = 597
gpgpu_n_stall_shd_mem = 170549
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 48123
gpgpu_n_mem_write_global = 5416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 338
gpgpu_n_load_insn  = 922550
gpgpu_n_store_insn = 23896
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 324144
gpgpu_n_param_mem_insn = 1318422
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 9963
gpgpu_stall_shd_mem[c_mem][bk_conf] = 9963
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 160586
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:69806	W0_Idle:43029	W0_Scoreboard:949840	W1:31	W2:21	W3:27	W4:19	W5:30	W6:7	W7:12	W8:7	W9:13	W10:6	W11:18	W12:69	W13:8	W14:20	W15:7	W16:0	W17:7	W18:15	W19:13	W20:7	W21:3	W22:1	W23:8	W24:7	W25:2	W26:7	W27:5	W28:9	W29:22	W30:21	W31:11	W32:160032
maxmrqlatency = 629 
maxdqlatency = 0 
maxmflatency = 1061 
averagemflatency = 209 
max_icnt2mem_latency = 279 
max_icnt2sh_latency = 46553 
mrq_lat_table:5642 	2086 	498 	423 	724 	695 	409 	310 	189 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	2183 	36617 	14791 	284 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:46 	31602 	4434 	3284 	3160 	3600 	4927 	2886 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5128 	7668 	33018 	2644 	3 	0 	0 	0 	0 	0 	0 	0 	0 	1881 	3535 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	84 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        31        32        32        11        32        22        30        32        56        67        25        22        20        26        26 
dram[1]:        32        32        32        32        18        32        22        30        32        64        56        29        22        20        24        24 
dram[2]:        24        32        32        32        10        31        23        32        32        56        71        27        22        20        21        24 
dram[3]:        29        26        32        30        19        32        21        31        32        58        72        22        21        20        24        26 
dram[4]:        30        32        32        32        18        32        19        31        32        57        66        24        22        18        23        26 
maximum service time to same row:
dram[0]:      8138      8922      9190      9816      9804     11956     14661      7612     12469     12402      7552      9286      8588      9980      8315      7868 
dram[1]:      8587      8967      8976     10094     10320     12669     13136      7444     12853      9474      7413      9314      8876     10315      8325      7888 
dram[2]:      8285      8823      9170     10219     10487     12285     15079     10032     13687      7254      7391      9376      8714     10683      7812      7813 
dram[3]:      8051      8838      9144     10212     10811     12719     14541      9772     13728      7159      7308      9295      8102     11138      7851      8013 
dram[4]:      8175      9046      8981      9805      9805     12475     14978      7933     14076      7233      7528      9199      8703     11163      7869      8108 
average row accesses per activate:
dram[0]: 10.076923  7.529412 10.000000  4.923077  2.423077  6.736842  3.937500  6.736842  5.818182  5.965517  3.826923  5.464286  3.878788  3.878788  6.736842  7.111111 
dram[1]: 14.444445  7.647059  8.666667  4.266667  2.909091  6.095238  2.930233  7.529412  6.095238  8.181818  3.607143  6.280000  3.764706  3.764706  7.111111  7.111111 
dram[2]:  9.923077  6.842105  9.214286  5.120000  2.723404  6.095238  4.200000  6.400000  6.736842  7.000000  4.060000  5.642857  3.878788  3.282051  3.764706  4.923077 
dram[3]:  6.842105  7.222222 10.666667  4.740741  3.200000  7.529412  4.133333  6.095238  5.565217  7.739130  4.166667  5.285714  4.266667  4.000000  4.571429  4.413793 
dram[4]:  7.111111  8.125000  9.142858  4.129032  3.368421  8.000000  3.315789  6.095238  8.000000  6.172414  4.040816  6.608696  3.878788  3.764706  5.818182  5.120000 
average row locality = 10982/2140 = 5.131776
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       131       128       130       128       126       128       126       128       128       140       160       140       128       128       128       128 
dram[1]:       130       130       130       128       128       128       126       128       128       140       160       140       128       128       128       128 
dram[2]:       129       130       129       128       128       128       126       128       128       140       160       141       128       128       128       128 
dram[3]:       130       130       128       128       128       128       124       128       128       142       160       138       128       128       128       128 
dram[4]:       128       130       128       128       128       128       126       128       128       142       160       139       128       128       128       128 
total reads: 10529
bank skew: 160/124 = 1.29
chip skew: 2108/2104 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0        33        39        13         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0        40        42        17         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0        35        43        17         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0        36        40        10         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0        37        38        13         0         0         0         0 
total reads: 453
min_bank_accesses = 0!
chip skew: 99/85 = 1.16
average mf latency per bank:
dram[0]:        364       330       394       324       351       303      1703      5390      5976       740       646       463       309       297       322       319
dram[1]:        313       390       375       331       344       309      1753      5098      5454       662       631       468       332       299       305       308
dram[2]:        294       373       322       287       314       296      1435      4371      4882       643       661       442       309       299       313       292
dram[3]:        362       361       317       310       307       305      1911      4740      5089       642       619       443       330       308       331       309
dram[4]:        315       371       322       304       329       292      1574      4896      5331       618       647       439       312       313       322       311
maximum mf latency per bank:
dram[0]:        480       479       513       541       639       514       555       537       613       696       714       683       510       426       496       479
dram[1]:        463       512       523       498       620       480       594       594       497       972       691       727       573       421       464       439
dram[2]:        433       414       457       427       465       444       485       523       470       762       716       746       512       397       477       453
dram[3]:        468       400       473       470       440       488       538       552       550       879       613       479       489       455       576       441
dram[4]:        489       510       549       506       538       435       519       615       534       894      1061       574       451       511       454       466

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34915 n_nop=29761 n_act=426 n_pre=410 n_req=2190 n_rd=4210 n_write=108 bw_util=0.2473
n_activity=23072 dram_eff=0.3743
bk0: 262a 33947i bk1: 256a 33859i bk2: 260a 34008i bk3: 256a 33847i bk4: 252a 33775i bk5: 256a 33824i bk6: 252a 33874i bk7: 256a 33899i bk8: 256a 33902i bk9: 280a 33877i bk10: 320a 33750i bk11: 280a 33600i bk12: 256a 33366i bk13: 256a 32788i bk14: 256a 31011i bk15: 256a 27067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.790491
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34915 n_nop=29737 n_act=426 n_pre=410 n_req=2207 n_rd=4216 n_write=126 bw_util=0.2487
n_activity=22598 dram_eff=0.3843
bk0: 260a 33709i bk1: 260a 33896i bk2: 260a 33947i bk3: 256a 33813i bk4: 256a 33871i bk5: 256a 33866i bk6: 252a 33879i bk7: 256a 34056i bk8: 256a 34031i bk9: 280a 33855i bk10: 320a 33847i bk11: 280a 33480i bk12: 256a 33048i bk13: 256a 32379i bk14: 256a 31214i bk15: 256a 26990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.03669
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34915 n_nop=29702 n_act=444 n_pre=428 n_req=2202 n_rd=4214 n_write=127 bw_util=0.2487
n_activity=23518 dram_eff=0.3692
bk0: 258a 33855i bk1: 260a 33891i bk2: 258a 33993i bk3: 256a 33843i bk4: 256a 33721i bk5: 256a 33832i bk6: 252a 34029i bk7: 256a 33943i bk8: 256a 33935i bk9: 280a 33866i bk10: 320a 33690i bk11: 282a 33435i bk12: 256a 33285i bk13: 256a 32565i bk14: 256a 31162i bk15: 256a 26510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.96924
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34915 n_nop=29761 n_act=426 n_pre=410 n_req=2190 n_rd=4208 n_write=110 bw_util=0.2473
n_activity=22911 dram_eff=0.3769
bk0: 260a 33991i bk1: 260a 33884i bk2: 256a 33992i bk3: 256a 33887i bk4: 256a 33903i bk5: 256a 33820i bk6: 248a 33949i bk7: 256a 34017i bk8: 256a 33929i bk9: 284a 33851i bk10: 320a 33824i bk11: 276a 33642i bk12: 256a 33331i bk13: 256a 32507i bk14: 256a 31101i bk15: 256a 27325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.892969
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34915 n_nop=29764 n_act=423 n_pre=407 n_req=2193 n_rd=4210 n_write=111 bw_util=0.2475
n_activity=22891 dram_eff=0.3775
bk0: 256a 33833i bk1: 260a 33936i bk2: 256a 33900i bk3: 256a 33889i bk4: 256a 34021i bk5: 256a 34008i bk6: 252a 34015i bk7: 256a 34012i bk8: 256a 34000i bk9: 284a 33793i bk10: 320a 33792i bk11: 278a 33553i bk12: 256a 33253i bk13: 256a 32647i bk14: 256a 31271i bk15: 256a 27064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.801461
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 11054, Miss = 2105 (0.19), PendingHit = 77 (0.00697)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 10946, Miss = 2108 (0.193), PendingHit = 90 (0.00822)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 10646, Miss = 2107 (0.198), PendingHit = 73 (0.00686)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 10688, Miss = 2104 (0.197), PendingHit = 68 (0.00636)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 10613, Miss = 2105 (0.198), PendingHit = 46 (0.00433)
L2 Cache Total Miss Rate = 0.195

icnt_total_pkts_mem_to_simt=247395
icnt_total_pkts_simt_to_mem=64168

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 26.3546
% Accepted packets = 0 at node 0 (avg = 0.0299646)
lat(1) = 26.3546;
thru(1,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.140129 0.139646 0.136993 0.136402 0.136016 0 0 0 0 ];
% latency change    = 1
% throughput change = 1
Traffic 1 Stat
%=================================
% Average latency = 16.3802
% Accepted packets = 0 at node 14 (avg = 0.115526)
lat(2) = 16.3802;
thru(2,:) = [ 0.191897 0.19179 0.205924 0.203884 0.195775 0.175497 0.189911 0.175518 0.181909 0.185217 0.184991 0.191973 0.195839 0.186978 0 0 0 0 0 0 0 0 0 ];
% latency change    = 0.608923
% throughput change = 0.740625
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 26.3546 (1 samples)
Traffic[0]class0Overall average accepted rate = 0.0299646 (1 samples)
Traffic[0]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 31278 4752 1056 486 564 443 353 381 592 565 494 324 339 225 277 229 360 179 215 147 203 129 184 108 149 56 136 87 147 78 117 65 117 57 113 48 106 44 115 38 122 49 101 40 83 39 93 36 92 30 81 33 94 42 95 48 83 31 81 32 73 34 75 28 90 37 80 26 66 27 63 17 82 30 79 24 67 25 62 27 55 21 64 24 52 34 69 14 64 28 53 24 67 25 61 27 64 23 53 20 51 26 52 31 51 20 38 25 61 22 47 19 61 23 57 20 41 25 36 19 41 10 54 30 52 21 45 29 50 22 55 18 55 17 57 19 45 14 36 19 47 22 51 17 45 19 61 20 56 17 64 20 50 12 58 16 49 30 53 16 50 16 56 16 35 16 43 19 55 16 47 12 60 17 32 21 52 16 38 12 47 9 43 21 36 13 50 8 39 18 40 11 48 11 28 12 25 7 34 14 56 9 42 13 34 6 47 18 47 12 36 10 38 13 35 9 36 11 42 12 36 14 35 12 39 8 30 10 29 8 33 11 29 11 32 8 32 9 42 8 27 8 32 8 39 6 26 8 27 7 36 4 25 7 22 10 27 2 18 6 28 3 18 3 22 3 28 4 17 7 26 6 21 8 15 3 17 2 13 8 20 2 18 2 25 3 16 3 14 3 18 5 24 6 13 5 12 4 16 1 13 4 6 0 11 1 10 0 13 2 10 0 7 1 7 3 7 1 14 6 13 7 12 1 6 1 5 2 7 3 2 3 9 3 7 1 4 2 4 4 7 0 8 0 5 2 4 0 3 1 5 0 5 2 5 1 2 0 7 2 10 0 1 1 4 0 4 1 6 0 4 0 6 0 2 1 2 0 5 1 3 0 6 2 2 0 1 0 4 0 2 1 1 0 1 0 4 0 0 0 2 1 1 0 1 0 0 0 3 0 0 0 2 0 1 0 1 0 0 0 3 0 1 0 1 0 2 0 0 0 0 0 1 0 0 1 1 2 1 0 1 0 0 0 0 0 1 0 1 0 1 0 1 0 4 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (53947 samples)
traffic_manager/hop_stats_freq = [ 0 53947 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 16.3802 (1 samples)
Traffic[1]class0Overall average accepted rate = 0.115526 (1 samples)
Traffic[1]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 1699 180 154 223 4449 850 578 1188 2259 975 833 779 983 1174 841 15996 1227 1058 1118 1095 7139 676 576 534 510 3060 252 270 236 246 1167 123 114 138 105 462 72 54 38 41 190 28 24 19 17 76 7 6 12 4 40 3 4 10 5 14 0 0 3 2 8 0 1 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (53947 samples)
traffic_manager/hop_stats_freq = [ 0 53947 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 247089 (inst/sec)
gpgpu_simulation_rate = 2327 (cycle/sec)

kernel '_Z14spmv_jds_naivePfPKfPKiS3_S1_S3_i' transfer to GPU hardware scheduler
kernel_name = _Z14spmv_jds_naivePfPKfPKiS3_S1_S3_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 44014
gpu_sim_insn = 4941796
gpu_ipc =     112.2778
gpu_tot_sim_cycle = 90568
gpu_tot_sim_insn = 9883592
gpu_tot_ipc =     109.1290
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 67916
gpu_stall_icnt2sh    = 376046
gpu_total_sim_rate=247089
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12676, Miss = 7118 (0.562), PendingHit = 290 (0.0229)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12823, Miss = 7395 (0.577), PendingHit = 274 (0.0214)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 13296, Miss = 7564 (0.569), PendingHit = 287 (0.0216)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12944, Miss = 7023 (0.543), PendingHit = 266 (0.0206)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12727, Miss = 7136 (0.561), PendingHit = 227 (0.0178)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12911, Miss = 6791 (0.526), PendingHit = 233 (0.018)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12755, Miss = 6842 (0.536), PendingHit = 242 (0.019)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12918, Miss = 6531 (0.506), PendingHit = 307 (0.0238)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 13452, Miss = 6534 (0.486), PendingHit = 298 (0.0222)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 13035, Miss = 6836 (0.524), PendingHit = 339 (0.026)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12928, Miss = 6583 (0.509), PendingHit = 302 (0.0234)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12956, Miss = 6952 (0.537), PendingHit = 234 (0.0181)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12463, Miss = 7130 (0.572), PendingHit = 206 (0.0165)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12770, Miss = 6944 (0.544), PendingHit = 317 (0.0248)
total_dl1_misses=97379
total_dl1_accesses=180654
total_dl1_miss_rate= 0.539036
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 
distro:
877, 815, 753, 692, 629, 629, 598, 567, 567, 536, 474, 443, 443, 412, 412, 350, 352, 319, 288, 226, 226, 226, 195, 164, 133, 133, 71, 71, 1127, 877, 815, 754, 660, 629, 598, 598, 505, 443, 443, 443, 412, 381, 350, 319, 319, 288, 257, 226, 226, 226, 195, 102, 103, 71, 71, 
gpgpu_n_tot_thrd_icount = 10269760
gpgpu_n_tot_w_icount = 320930
gpgpu_n_icache_hits = 174508
gpgpu_n_icache_misses = 463
gpgpu_n_l1dcache_read_hits = 79453
gpgpu_n_l1dcache_read_misses = 101201
gpgpu_n_l1dcache_write_accesses = 10832
gpgpu_n_l1dcache_wirte_misses = 10832
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 50761
gpgpu_n_ccache_misses = 647
gpgpu_n_stall_shd_mem = 327018
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 97379
gpgpu_n_mem_write_global = 10832
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 380
gpgpu_n_load_insn  = 1845100
gpgpu_n_store_insn = 47792
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 648288
gpgpu_n_param_mem_insn = 2636844
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 9963
gpgpu_stall_shd_mem[c_mem][bk_conf] = 9963
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 317055
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:103152	W0_Idle:58485	W0_Scoreboard:1880383	W1:62	W2:42	W3:54	W4:38	W5:60	W6:14	W7:24	W8:14	W9:26	W10:12	W11:36	W12:138	W13:16	W14:40	W15:14	W16:0	W17:14	W18:30	W19:26	W20:14	W21:6	W22:2	W23:16	W24:14	W25:4	W26:14	W27:10	W28:18	W29:44	W30:42	W31:22	W32:320064
maxmrqlatency = 629 
maxdqlatency = 0 
maxmflatency = 1061 
averagemflatency = 207 
max_icnt2mem_latency = 281 
max_icnt2sh_latency = 90567 
mrq_lat_table:11339 	4198 	896 	816 	1335 	1307 	647 	375 	189 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	4110 	74971 	29187 	321 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:46 	63120 	9366 	6753 	5988 	7242 	10222 	5907 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9628 	15305 	67558 	5264 	4 	0 	0 	0 	0 	0 	0 	0 	0 	1881 	4004 	4947 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	1 	165 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        31        32        32        20        32        22        30        32        56        67        25        22        20        26        26 
dram[1]:        32        32        32        32        18        32        22        30        32        64        56        29        22        20        24        24 
dram[2]:        26        32        32        32        12        31        23        32        32        56        71        27        22        20        25        24 
dram[3]:        32        26        32        30        19        32        21        31        32        58        72        22        21        20        24        26 
dram[4]:        30        32        32        32        18        32        20        31        32        57        66        24        22        20        23        26 
maximum service time to same row:
dram[0]:      8138      8922      9190     10172      9804     12460     14661      8553     12469     12402      7752     14765      8588     10096      8315      7868 
dram[1]:      8587      9227      9213     10094     10320     12669     14123      9933     13188     11174      7533     11889      8876     10429      8325      7888 
dram[2]:      8547      8823      9170     10219     10487     12365     15079     10225     13687      7254      7408     14728      8714     10864      7812      7813 
dram[3]:      8051      8838      9144     10212     10811     12767     14541     10094     13728      7159      7308     15666      8102     11138      7851      8013 
dram[4]:      8512      9046      8981      9805      9805     12776     14978      9937     14076      7233      7528     15564      8703     11419      7869      8108 
average row accesses per activate:
dram[0]:  8.633333  7.757576  8.666667  4.413793  2.495049  5.818182  3.184211  5.894737  4.392157  4.597015  3.104348  4.132353  3.368421  3.605634  5.333333  5.953488 
dram[1]: 10.320000  7.371428  8.125000  3.764706  2.461539  5.333333  2.847059  6.588235  4.392157  5.785714  3.292035  5.236363  3.459460  3.555556  5.446808  5.688889 
dram[2]:  9.518518  7.818182  8.600000  4.491228  2.752688  5.818182  3.841270  6.054054  5.743590  5.924528  3.330357  4.661290  3.657143  3.200000  3.938462  4.830189 
dram[3]:  6.475000  6.666667 10.240000  3.938462  3.121951  5.953488  3.216216  5.090909  4.977778  6.288462  3.168142  4.677966  3.324675  3.459460  5.019608  4.923077 
dram[4]:  6.736842  7.222222  8.533334  4.830189  3.047619  6.736842  2.891566  4.480000  4.765957  4.924242  2.991803  5.957447  3.324675  3.555556  4.491228  4.923077 
average row locality = 21108/4698 = 4.492976
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       259       256       260       256       252       256       242       224       224       257       298       268       256       256       256       256 
dram[1]:       258       258       260       256       256       256       242       224       224       260       302       269       256       256       256       256 
dram[2]:       257       258       258       256       256       256       242       224       224       258       302       270       256       256       256       256 
dram[3]:       259       260       256       256       256       256       238       224       224       265       298       266       256       256       256       256 
dram[4]:       256       260       256       256       256       256       240       224       224       264       301       267       256       256       256       256 
total reads: 20416
bank skew: 302/224 = 1.35
chip skew: 4089/4076 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0        51        59        13         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0        64        70        19         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0        56        71        19         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0        62        60        10         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0        61        64        13         0         0         0         0 
total reads: 692
min_bank_accesses = 0!
chip skew: 153/123 = 1.24
average mf latency per bank:
dram[0]:        360       336       388       332       359       318      1800      6345      7215       837       710       502       322       303       330       328
dram[1]:        316       350       357       328       339       309      1801      5864      6295       682       658       491       326       295       313       304
dram[2]:        301       332       317       296       317       297      1529      5152      5760       686       678       474       317       298       313       298
dram[3]:        339       335       312       307       308       301      1916      5331      5774       656       656       457       325       306       320       308
dram[4]:        317       337       315       304       320       292      1630      5570      6144       657       668       474       326       314       319       316
maximum mf latency per bank:
dram[0]:        556       540       513       548       639       521       555       576       613       696       714       683       513       454       533       548
dram[1]:        472       512       523       498       620       480       594       594       497       972       691       727       573       421       504       439
dram[2]:        460       422       457       448       476       445       485       523       470       762       716       746       512       433       486       481
dram[3]:        468       482       473       477       454       488       538       552       550       879       613       479       494       503       576       441
dram[4]:        489       510       549       506       538       454       519       615       534       894      1061       574       515       511       474       500

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67925 n_nop=57718 n_act=950 n_pre=934 n_req=4199 n_rd=8152 n_write=171 bw_util=0.2451
n_activity=46011 dram_eff=0.3618
bk0: 518a 65964i bk1: 512a 65931i bk2: 520a 66230i bk3: 512a 66215i bk4: 504a 66106i bk5: 512a 66165i bk6: 484a 66166i bk7: 448a 66072i bk8: 448a 66095i bk9: 514a 66004i bk10: 596a 65825i bk11: 536a 65340i bk12: 512a 64646i bk13: 512a 63240i bk14: 512a 60016i bk15: 512a 50592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.574678
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67925 n_nop=57658 n_act=946 n_pre=930 n_req=4242 n_rd=8178 n_write=213 bw_util=0.2471
n_activity=45716 dram_eff=0.3671
bk0: 516a 65725i bk1: 516a 65958i bk2: 520a 66091i bk3: 512a 65962i bk4: 512a 66026i bk5: 512a 66031i bk6: 484a 66188i bk7: 448a 66287i bk8: 448a 66190i bk9: 520a 65889i bk10: 604a 65867i bk11: 538a 65196i bk12: 512a 64504i bk13: 512a 62901i bk14: 512a 60118i bk15: 512a 50679i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.710475
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67925 n_nop=57719 n_act=919 n_pre=903 n_req=4231 n_rd=8170 n_write=214 bw_util=0.2469
n_activity=46216 dram_eff=0.3628
bk0: 514a 65939i bk1: 516a 65938i bk2: 516a 66201i bk3: 512a 66074i bk4: 512a 66029i bk5: 512a 66043i bk6: 484a 66313i bk7: 448a 66245i bk8: 448a 66201i bk9: 516a 66071i bk10: 604a 65651i bk11: 540a 65006i bk12: 512a 64744i bk13: 512a 63225i bk14: 512a 60560i bk15: 512a 50976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.652587
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67925 n_nop=57718 n_act=936 n_pre=920 n_req=4214 n_rd=8164 n_write=187 bw_util=0.2459
n_activity=45745 dram_eff=0.3651
bk0: 518a 66090i bk1: 520a 66070i bk2: 512a 66291i bk3: 512a 66069i bk4: 512a 66219i bk5: 512a 66105i bk6: 476a 66144i bk7: 448a 66103i bk8: 448a 66039i bk9: 530a 65937i bk10: 596a 65899i bk11: 532a 65379i bk12: 512a 64820i bk13: 512a 63402i bk14: 512a 60182i bk15: 512a 51226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.603224
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67925 n_nop=57676 n_act=952 n_pre=936 n_req=4222 n_rd=8168 n_write=193 bw_util=0.2462
n_activity=45724 dram_eff=0.3657
bk0: 512a 65943i bk1: 520a 65807i bk2: 512a 66098i bk3: 512a 65944i bk4: 512a 66197i bk5: 512a 66130i bk6: 480a 66247i bk7: 448a 66249i bk8: 448a 66180i bk9: 528a 65872i bk10: 602a 65823i bk11: 534a 65213i bk12: 512a 64636i bk13: 512a 63228i bk14: 512a 60574i bk15: 512a 50561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.589282
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 22212, Miss = 4076 (0.184), PendingHit = 78 (0.00351)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 21995, Miss = 4089 (0.186), PendingHit = 94 (0.00427)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 21590, Miss = 4085 (0.189), PendingHit = 76 (0.00352)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 21497, Miss = 4082 (0.19), PendingHit = 69 (0.00321)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 21367, Miss = 4084 (0.191), PendingHit = 46 (0.00215)
L2 Cache Total Miss Rate = 0.188

icnt_total_pkts_mem_to_simt=499217
icnt_total_pkts_simt_to_mem=129103

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 26.94
% Accepted packets = 0 at node 0 (avg = 0.0320727)
lat(3) = 26.94;
thru(3,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.149397 0.148875 0.148284 0.145648 0.145467 0 0 0 0 ];
% latency change    = 0.391973
% throughput change = 2.60202
Traffic 1 Stat
%=================================
% Average latency = 16.6798
% Accepted packets = 0 at node 14 (avg = 0.12438)
lat(4) = 16.6798;
thru(4,:) = [ 0.21131 0.226658 0.221864 0.193009 0.207709 0.210197 0.197371 0.195292 0.189283 0.202631 0.188533 0.202302 0.208254 0.206323 0 0 0 0 0 0 0 0 0 ];
% latency change    = 0.615131
% throughput change = 0.742139
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 26.6473 (2 samples)
Traffic[0]class0Overall average accepted rate = 0.0310186 (2 samples)
Traffic[0]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 31411 5014 1219 528 629 434 378 357 552 575 454 339 327 249 308 259 326 192 247 134 194 126 170 100 121 79 128 68 104 47 90 42 87 47 108 48 84 29 79 35 78 42 97 43 106 39 81 47 73 49 62 42 86 41 93 38 70 38 85 38 59 39 102 37 99 33 79 31 80 26 65 24 70 16 73 21 68 25 80 31 70 29 63 23 73 21 67 20 65 32 63 22 75 22 59 17 56 19 64 22 50 23 67 36 56 29 81 21 54 24 68 23 64 25 52 24 75 31 68 31 61 22 59 32 58 22 67 30 75 19 70 21 61 24 62 17 56 22 52 22 62 20 65 21 51 16 73 12 45 16 54 11 56 13 51 22 54 22 59 16 47 9 35 18 45 20 56 16 46 15 54 30 46 17 46 16 45 16 38 14 49 13 50 11 40 16 40 10 41 14 34 18 35 12 46 17 40 14 46 19 41 11 44 9 44 10 28 16 49 9 37 10 31 10 23 7 28 8 34 9 31 7 55 6 31 6 26 19 21 7 28 9 25 10 33 8 25 3 35 8 28 13 26 6 21 6 18 9 24 5 22 5 25 3 19 4 25 6 26 4 30 8 23 2 19 4 17 5 25 8 24 2 18 6 16 7 16 4 20 3 14 0 14 3 12 7 18 7 17 6 20 2 23 4 20 6 19 4 10 4 14 3 15 6 25 6 18 2 21 1 10 7 19 2 18 4 13 7 18 3 15 2 16 2 10 3 13 0 11 1 11 1 11 0 14 3 9 1 7 2 3 1 8 2 4 2 7 2 5 1 4 0 6 0 5 1 5 0 5 1 4 1 7 1 5 1 7 0 3 0 2 2 1 0 8 0 5 0 2 0 1 0 7 0 6 0 6 0 4 0 3 0 3 0 0 0 0 0 0 0 3 1 2 0 1 1 0 0 0 1 2 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 1 1 1 0 2 1 0 0 0 0 0 0 2 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (108661 samples)
traffic_manager/hop_stats_freq = [ 0 108661 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 16.53 (2 samples)
Traffic[1]class0Overall average accepted rate = 0.119953 (2 samples)
Traffic[1]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 1465 164 114 175 4000 737 501 1098 2266 927 936 823 878 1287 832 16659 1426 1195 1223 1202 7490 657 512 636 609 2997 328 251 262 243 1201 131 120 127 102 448 66 50 40 49 202 25 28 27 23 81 17 12 1 6 25 5 1 3 5 6 4 2 2 5 4 1 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (108661 samples)
traffic_manager/hop_stats_freq = [ 0 108661 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 40 sec (40 sec)
gpgpu_simulation_rate = 247089 (inst/sec)
gpgpu_simulation_rate = 2264 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
