

================================================================
== Vivado HLS Report for 'Square3'
================================================================
* Date:           Thu Apr 20 11:45:47 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        square_explo
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.74|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_Square3_duplex_fu_279  |Square3_duplex  |    ?|    ?|    ?|    ?|   none  |
        |grp_Square3_duplex_fu_284  |Square3_duplex  |    ?|    ?|    ?|    ?|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        69|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |- Loop 3  |    ?|    ?|         ?|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    3231|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|    123|   10946|   11842|
|Memory           |        0|      -|      64|      10|
|Multiplexer      |        -|      -|       -|    2145|
|Register         |        -|      -|    3957|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|    123|   14967|   17228|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|     16|       5|      13|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------------------+-------------------------------------+---------+-------+------+------+
    |                Instance                |                Module               | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------------------+-------------------------------------+---------+-------+------+------+
    |Square3_ddiv_64ns_64ns_64_31_U8         |Square3_ddiv_64ns_64ns_64_31         |        0|      0|  3211|  3270|
    |Square3_dmul_64ns_64ns_64_6_max_dsp_U7  |Square3_dmul_64ns_64ns_64_6_max_dsp  |        0|     11|   317|   204|
    |grp_Square3_duplex_fu_279               |Square3_duplex                       |        0|     24|  1527|  1656|
    |grp_Square3_duplex_fu_284               |Square3_duplex                       |        0|     24|  1527|  1656|
    |Square3_mul_32s_34ns_65_6_U26           |Square3_mul_32s_34ns_65_6            |        0|      4|     0|     0|
    |Square3_mul_34ns_32s_65_6_U16           |Square3_mul_34ns_32s_65_6            |        0|      4|     0|     0|
    |Square3_mul_34ns_32s_65_6_U22           |Square3_mul_34ns_32s_65_6            |        0|      4|     0|     0|
    |Square3_mul_47s_64s_64_14_U27           |Square3_mul_47s_64s_64_14            |        0|     12|     0|     0|
    |Square3_mul_48ns_46s_93_11_U18          |Square3_mul_48ns_46s_93_11           |        0|      9|     0|     0|
    |Square3_mul_48ns_46s_93_11_U24          |Square3_mul_48ns_46s_93_11           |        0|      9|     0|     0|
    |Square3_mul_64s_5s_64_4_U19             |Square3_mul_64s_5s_64_4              |        0|      3|     0|     0|
    |Square3_mul_64s_5s_64_4_U25             |Square3_mul_64s_5s_64_4              |        0|      3|     0|     0|
    |Square3_mul_66ns_64s_129_18_U12         |Square3_mul_66ns_64s_129_18          |        0|     16|     0|     0|
    |Square3_sdiv_64ns_32s_64_68_seq_U20     |Square3_sdiv_64ns_32s_64_68_seq      |        0|      0|   512|   608|
    |Square3_sdiv_64ns_32s_64_68_seq_U21     |Square3_sdiv_64ns_32s_64_68_seq      |        0|      0|   512|   608|
    |Square3_sitodp_64ns_64_6_U9             |Square3_sitodp_64ns_64_6             |        0|      0|   412|   452|
    |Square3_srem_32ns_5ns_29_36_seq_U10     |Square3_srem_32ns_5ns_29_36_seq      |        0|      0|   256|   304|
    |Square3_srem_32ns_5ns_32_36_seq_U13     |Square3_srem_32ns_5ns_32_36_seq      |        0|      0|   256|   304|
    |Square3_srem_47ns_5ns_47_51_seq_U17     |Square3_srem_47ns_5ns_47_51_seq      |        0|      0|   376|   446|
    |Square3_srem_47ns_5ns_47_51_seq_U23     |Square3_srem_47ns_5ns_47_51_seq      |        0|      0|   376|   446|
    |Square3_srem_64ns_5ns_32_68_seq_U11     |Square3_srem_64ns_5ns_32_68_seq      |        0|      0|   512|   608|
    |Square3_srem_64ns_64ns_64_68_seq_U15    |Square3_srem_64ns_64ns_64_68_seq     |        0|      0|   576|   640|
    |Square3_srem_64ns_64s_64_68_seq_U14     |Square3_srem_64ns_64s_64_68_seq      |        0|      0|   576|   640|
    +----------------------------------------+-------------------------------------+---------+-------+------+------+
    |Total                                   |                                     |        0|    123| 10946| 11842|
    +----------------------------------------+-------------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------+-------------+---------+----+----+------+-----+------+-------------+
    | Memory|    Module   | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------+---------+----+----+------+-----+------+-------------+
    |arr_U  |Square3_arr  |        0|  64|  10|    20|   32|     1|          640|
    +-------+-------------+---------+----+----+------+-----+------+-------------+
    |Total  |             |        0|  64|  10|    20|   32|     1|          640|
    +-------+-------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+-----+------------+------------+
    |cou1_2_fu_470_p2        |     +    |      0|  0|   32|          32|           1|
    |d_fu_1123_p2            |     +    |      0|  0|   47|          47|          47|
    |f_2_fu_1041_p2          |     +    |      0|  0|   64|          64|          64|
    |g_1_fu_820_p2           |     +    |      0|  0|   32|          32|          32|
    |i_2_fu_593_p2           |     +    |      0|  0|   31|          31|           1|
    |i_3_fu_802_p2           |     +    |      0|  0|   31|          31|           1|
    |s_1_fu_692_p2           |     +    |      0|  0|   47|          47|          47|
    |s_3_fu_937_p2           |     +    |      0|  0|   47|          47|          47|
    |sh_assign_fu_367_p2     |     +    |      0|  0|   12|          11|          12|
    |sqr_2_fu_784_p2         |     +    |      0|  0|   64|          64|          64|
    |sqr_3_fu_1047_p2        |     +    |      0|  0|   64|          64|          64|
    |sqr_4_fu_1137_p2        |     +    |      0|  0|   64|          64|          64|
    |tmp_20_fu_574_p2        |     +    |      0|  0|   32|          32|           2|
    |tmp_28_fu_611_p2        |     +    |      0|  0|   64|          64|          64|
    |tmp_32_fu_683_p2        |     +    |      0|  0|   29|          29|          29|
    |tmp_44_fu_928_p2        |     +    |      0|  0|   29|          29|          29|
    |neg_mul1_fu_733_p2      |     -    |      0|  0|   93|           1|          93|
    |neg_mul2_fu_891_p2      |     -    |      0|  0|   65|           1|          65|
    |neg_mul3_fu_646_p2      |     -    |      0|  0|   65|           1|          65|
    |neg_mul4_fu_978_p2      |     -    |      0|  0|   93|           1|          93|
    |neg_mul5_fu_1077_p2     |     -    |      0|  0|   65|           1|          65|
    |neg_mul_fu_510_p2       |     -    |      0|  0|  129|           1|         129|
    |neg_ti1_fu_762_p2       |     -    |      0|  0|   46|           1|          46|
    |neg_ti2_fu_912_p2       |     -    |      0|  0|   29|           1|          29|
    |neg_ti3_fu_1007_p2      |     -    |      0|  0|   46|           1|          46|
    |neg_ti4_fu_1106_p2      |     -    |      0|  0|   32|           1|          32|
    |neg_ti8_fu_667_p2       |     -    |      0|  0|   29|           1|          29|
    |neg_ti_fu_539_p2        |     -    |      0|  0|   64|           1|          64|
    |p_Val2_7_i_i_fu_453_p2  |     -    |      0|  0|   64|           1|          64|
    |p_neg3_fu_847_p2        |     -    |      0|  0|   64|           1|          64|
    |p_neg_fu_859_p2         |     -    |      0|  0|   64|           1|          64|
    |tmp_2_i_i_fu_381_p2     |     -    |      0|  0|   11|          10|          11|
    |tmp_24_fu_588_p2        |   icmp   |      0|  0|   11|          32|          32|
    |tmp_35_fu_797_p2        |   icmp   |      0|  0|   11|          32|          32|
    |tmp_s_fu_464_p2         |   icmp   |      0|  0|   22|          64|           1|
    |tmp_5_i_i_fu_411_p2     |   lshr   |      0|  0|  174|          53|          53|
    |p_Val2_4_fu_445_p3      |  select  |      0|  0|   64|           1|          64|
    |p_Val2_s_fu_458_p3      |  select  |      0|  0|   64|           1|          64|
    |p_v1_v_fu_661_p3        |  select  |      0|  0|   29|           1|          29|
    |p_v_v_fu_906_p3         |  select  |      0|  0|   29|           1|          29|
    |sh_assign_1_fu_391_p3   |  select  |      0|  0|   12|           1|          12|
    |tmp_37_fu_852_p3        |  select  |      0|  0|   64|           1|          64|
    |tmp_41_fu_864_p3        |  select  |      0|  0|   64|           1|          64|
    |tmp_57_fu_532_p3        |  select  |      0|  0|   64|           1|          64|
    |tmp_63_fu_673_p3        |  select  |      0|  0|   29|           1|          29|
    |tmp_68_fu_755_p3        |  select  |      0|  0|   46|           1|          46|
    |tmp_69_fu_768_p3        |  select  |      0|  0|   46|           1|          46|
    |tmp_75_fu_918_p3        |  select  |      0|  0|   29|           1|          29|
    |tmp_82_fu_1000_p3       |  select  |      0|  0|   46|           1|          46|
    |tmp_83_fu_1013_p3       |  select  |      0|  0|   46|           1|          46|
    |tmp_86_fu_1099_p3       |  select  |      0|  0|   32|           1|          32|
    |tmp_98_fu_1112_p3       |  select  |      0|  0|   32|           1|          32|
    |y_2_fu_545_p3           |  select  |      0|  0|   64|           1|          64|
    |tmp_7_i_i_fu_417_p2     |    shl   |      0|  0|  605|         168|         168|
    +------------------------+----------+-------+---+-----+------------+------------+
    |Total                   |          |      0|  0| 3231|        1079|        2573|
    +------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+------+-----------+-----+-----------+
    |             Name            |  LUT | Input Size| Bits| Total Bits|
    +-----------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                    |  1476|        505|    1|        505|
    |arr_address0                 |     5|          4|    5|         20|
    |cou1_reg_157                 |    32|          2|   32|         64|
    |f_1_reg_256                  |    63|          2|   63|        126|
    |f_reg_212                    |    63|          2|   63|        126|
    |g_reg_267                    |    32|          2|   32|         64|
    |grp_Square3_duplex_fu_279_x  |    64|          5|   64|        320|
    |grp_Square3_duplex_fu_284_x  |    64|          3|   64|        192|
    |i_1_reg_224                  |    31|          2|   31|         62|
    |i_reg_179                    |    31|          2|   31|         62|
    |s_2_reg_246                  |    46|          2|   46|         92|
    |s_reg_200                    |    46|          2|   46|         92|
    |sqr1_reg_190                 |    64|          2|   64|        128|
    |sqr_1_reg_235                |    64|          2|   64|        128|
    |y2_reg_169                   |    64|          2|   64|        128|
    +-----------------------------+------+-----------+-----+-----------+
    |Total                        |  2145|        539|  670|       2109|
    +-----------------------------+------+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                  |  504|   0|  504|          0|
    |ap_reg_grp_Square3_duplex_fu_279_ap_start  |    1|   0|    1|          0|
    |ap_reg_grp_Square3_duplex_fu_284_ap_start  |    1|   0|    1|          0|
    |cou1_2_reg_1177                            |   32|   0|   32|          0|
    |cou1_reg_157                               |   32|   0|   32|          0|
    |d_reg_1528                                 |   47|   0|   47|          0|
    |f_1_reg_256                                |   63|   0|   64|          1|
    |f_2_reg_1487                               |   62|   0|   64|          2|
    |f_reg_212                                  |   63|   0|   64|          1|
    |g_1_reg_1371                               |   31|   0|   32|          1|
    |g_reg_267                                  |   32|   0|   32|          0|
    |i_1_reg_224                                |   31|   0|   31|          0|
    |i_2_reg_1253                               |   31|   0|   31|          0|
    |i_3_reg_1366                               |   31|   0|   31|          0|
    |i_reg_179                                  |   31|   0|   31|          0|
    |mul1_reg_1322                              |   93|   0|   93|          0|
    |mul2_reg_1285                              |   65|   0|   65|          0|
    |mul3_reg_1425                              |   65|   0|   65|          0|
    |mul4_reg_1462                              |   93|   0|   93|          0|
    |mul5_reg_1518                              |   65|   0|   65|          0|
    |mul_reg_1198                               |  129|   0|  129|          0|
    |neg_ti_reg_1213                            |   64|   0|   64|          0|
    |p_Result_s_reg_1152                        |    1|   0|    1|          0|
    |p_Val2_4_reg_1159                          |   64|   0|   64|          0|
    |p_Val2_s_reg_1167                          |   64|   0|   64|          0|
    |p_sdiv2_reg_1392                           |   64|   0|   64|          0|
    |p_sdiv_reg_1398                            |   64|   0|   64|          0|
    |reg_312                                    |   32|   0|   32|          0|
    |reg_316                                    |   32|   0|   32|          0|
    |s_1_reg_1301                               |   47|   0|   47|          0|
    |s_2_cast_reg_1357                          |   47|   0|   47|          0|
    |s_2_reg_246                                |   46|   0|   46|          0|
    |s_3_reg_1441                               |   47|   0|   47|          0|
    |s_cast_reg_1245                            |   47|   0|   47|          0|
    |s_reg_200                                  |   46|   0|   46|          0|
    |sqr1_reg_190                               |   64|   0|   64|          0|
    |sqr_1_reg_235                              |   64|   0|   64|          0|
    |sqr_4_reg_1543                             |   64|   0|   64|          0|
    |tmp_17_reg_1228                            |   64|   0|   64|          0|
    |tmp_20_reg_1238                            |   32|   0|   32|          0|
    |tmp_21_reg_1223                            |   32|   0|   32|          0|
    |tmp_25_reg_1264                            |   64|   0|   64|          0|
    |tmp_28_reg_1258                            |   62|   0|   64|          2|
    |tmp_29_reg_1269                            |   64|   0|   64|          0|
    |tmp_32_reg_1296                            |   29|   0|   29|          0|
    |tmp_33_reg_1337                            |   47|   0|   47|          0|
    |tmp_34_reg_1347                            |   64|   0|   64|          0|
    |tmp_37_reg_1404                            |   64|   0|   64|          0|
    |tmp_41_reg_1409                            |   64|   0|   64|          0|
    |tmp_44_reg_1436                            |   29|   0|   29|          0|
    |tmp_45_reg_1477                            |   47|   0|   47|          0|
    |tmp_46_reg_1492                            |   64|   0|   64|          0|
    |tmp_48_reg_1502                            |   64|   0|   64|          0|
    |tmp_51_reg_1538                            |   64|   0|   64|          0|
    |tmp_52_reg_1548                            |   64|   0|   64|          0|
    |tmp_54_reg_1187                            |    1|   0|    1|          0|
    |tmp_56_reg_1208                            |   64|   0|   64|          0|
    |tmp_59_reg_1203                            |   61|   0|   61|          0|
    |tmp_60_reg_1274                            |    1|   0|    1|          0|
    |tmp_62_reg_1290                            |   29|   0|   29|          0|
    |tmp_69_reg_1332                            |   46|   0|   46|          0|
    |tmp_71_reg_1306                            |   46|   0|   46|          0|
    |tmp_72_reg_1311                            |    1|   0|    1|          0|
    |tmp_74_reg_1327                            |   43|   0|   43|          0|
    |tmp_76_reg_1414                            |    1|   0|    1|          0|
    |tmp_78_reg_1430                            |   29|   0|   29|          0|
    |tmp_83_reg_1472                            |   46|   0|   46|          0|
    |tmp_91_reg_1446                            |   46|   0|   46|          0|
    |tmp_92_reg_1451                            |    1|   0|    1|          0|
    |tmp_94_reg_1467                            |   43|   0|   43|          0|
    |tmp_95_reg_1507                            |    1|   0|    1|          0|
    |tmp_97_reg_1523                            |   29|   0|   29|          0|
    |x_assign_reg_1147                          |   64|   0|   64|          0|
    |y2_reg_169                                 |   64|   0|   64|          0|
    |y_2_reg_1218                               |   64|   0|   64|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      | 3957|   0| 3964|          7|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    Square3   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    Square3   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    Square3   | return value |
|ap_done     | out |    1| ap_ctrl_hs |    Square3   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    Square3   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    Square3   | return value |
|c           |  in |   64|   ap_none  |       c      |    pointer   |
|ans         | out |   64|   ap_vld   |      ans     |    pointer   |
|ans_ap_vld  | out |    1|   ap_vld   |      ans     |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

