# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../axi_wr.srcs/sources_1/bd/axi_wr/ipshared/1ddd/hdl/verilog" --include "../../../../axi_wr.srcs/sources_1/bd/axi_wr/ipshared/b2d0/hdl/verilog" --include "../../../../axi_wr.srcs/sources_1/bd/axi_wr/ip/axi_wr_axi_write_0_0/src/axis_fifo_in/hdl" --include "../../../../axi_wr.ip_user_files/ipstatic/hdl" --include "D:/tools/xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../axi_wr.srcs/sources_1/bd/axi_wr/ip/axi_wr_smartconnect_0_0/bd_0/sim/bd_a70e.v" \
"../../../../axi_wr.srcs/sources_1/bd/axi_wr/ip/axi_wr_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_a70e_one_0.v" \

sv xil_defaultlib  --include "../../../../axi_wr.srcs/sources_1/bd/axi_wr/ipshared/1ddd/hdl/verilog" --include "../../../../axi_wr.srcs/sources_1/bd/axi_wr/ipshared/b2d0/hdl/verilog" --include "../../../../axi_wr.srcs/sources_1/bd/axi_wr/ip/axi_wr_axi_write_0_0/src/axis_fifo_in/hdl" --include "../../../../axi_wr.ip_user_files/ipstatic/hdl" --include "D:/tools/xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../axi_wr.srcs/sources_1/bd/axi_wr/ip/axi_wr_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_a70e_s00mmu_0.sv" \
"../../../../axi_wr.srcs/sources_1/bd/axi_wr/ip/axi_wr_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_a70e_s00tr_0.sv" \
"../../../../axi_wr.srcs/sources_1/bd/axi_wr/ip/axi_wr_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_a70e_s00sic_0.sv" \
"../../../../axi_wr.srcs/sources_1/bd/axi_wr/ip/axi_wr_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_a70e_s00a2s_0.sv" \
"../../../../axi_wr.srcs/sources_1/bd/axi_wr/ip/axi_wr_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_a70e_sawn_0.sv" \
"../../../../axi_wr.srcs/sources_1/bd/axi_wr/ip/axi_wr_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_a70e_swn_0.sv" \
"../../../../axi_wr.srcs/sources_1/bd/axi_wr/ip/axi_wr_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_a70e_sbn_0.sv" \
"../../../../axi_wr.srcs/sources_1/bd/axi_wr/ip/axi_wr_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_a70e_m00s2a_0.sv" \
"../../../../axi_wr.srcs/sources_1/bd/axi_wr/ip/axi_wr_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_a70e_m00e_0.sv" \

verilog xil_defaultlib  --include "../../../../axi_wr.srcs/sources_1/bd/axi_wr/ipshared/1ddd/hdl/verilog" --include "../../../../axi_wr.srcs/sources_1/bd/axi_wr/ipshared/b2d0/hdl/verilog" --include "../../../../axi_wr.srcs/sources_1/bd/axi_wr/ip/axi_wr_axi_write_0_0/src/axis_fifo_in/hdl" --include "../../../../axi_wr.ip_user_files/ipstatic/hdl" --include "D:/tools/xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../axi_wr.srcs/sources_1/bd/axi_wr/ip/axi_wr_smartconnect_0_0/sim/axi_wr_smartconnect_0_0.v" \
"../../../../axi_wr.srcs/sources_1/bd/axi_wr/ipshared/eb21/hdl/s_axi_mm_v1_0_S_AXI.v" \
"../../../../axi_wr.srcs/sources_1/bd/axi_wr/ipshared/eb21/hdl/s_axi_mm_v1_0.v" \
"../../../../axi_wr.srcs/sources_1/bd/axi_wr/ip/axi_wr_s_axi_mm_0_0/sim/axi_wr_s_axi_mm_0_0.v" \
"../../../../axi_wr.srcs/sources_1/bd/axi_wr/ip/axi_wr_xlconstant_0_0/sim/axi_wr_xlconstant_0_0.v" \
"../../../../axi_wr.srcs/sources_1/bd/axi_wr/sim/axi_wr.v" \
"../../../../axi_wr.srcs/sources_1/bd/axi_wr/ip/axi_wr_axi_write_0_0/src/axis_fifo_in/sim/axis_fifo_in.v" \
"../../../../axi_wr.srcs/sources_1/bd/axi_wr/ipshared/8202/src/axi_write.v" \
"../../../../axi_wr.srcs/sources_1/bd/axi_wr/ip/axi_wr_axi_write_0_0/sim/axi_wr_axi_write_0_0.v" \
"../../../../axi_wr.srcs/sim_1/new/sim_axi_wr.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
