<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1472" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1472{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1472{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1472{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_1472{left:69px;bottom:1079px;letter-spacing:0.15px;}
#t5_1472{left:150px;bottom:1079px;letter-spacing:0.18px;word-spacing:0.01px;}
#t6_1472{left:69px;bottom:1056px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t7_1472{left:69px;bottom:1039px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#t8_1472{left:69px;bottom:1022px;letter-spacing:-0.24px;word-spacing:-0.47px;}
#t9_1472{left:190px;bottom:1029px;}
#ta_1472{left:205px;bottom:1022px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#tb_1472{left:69px;bottom:1005px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tc_1472{left:69px;bottom:988px;letter-spacing:-0.11px;word-spacing:-0.52px;}
#td_1472{left:69px;bottom:965px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#te_1472{left:69px;bottom:949px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tf_1472{left:69px;bottom:926px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tg_1472{left:69px;bottom:909px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_1472{left:69px;bottom:886px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ti_1472{left:69px;bottom:869px;letter-spacing:-0.16px;word-spacing:-0.39px;}
#tj_1472{left:69px;bottom:846px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_1472{left:69px;bottom:823px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tl_1472{left:69px;bottom:797px;}
#tm_1472{left:95px;bottom:800px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tn_1472{left:69px;bottom:774px;}
#to_1472{left:95px;bottom:778px;letter-spacing:-0.16px;word-spacing:-0.52px;}
#tp_1472{left:69px;bottom:751px;}
#tq_1472{left:95px;bottom:755px;letter-spacing:-0.17px;word-spacing:-0.5px;}
#tr_1472{left:69px;bottom:728px;}
#ts_1472{left:95px;bottom:732px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tt_1472{left:69px;bottom:705px;}
#tu_1472{left:95px;bottom:709px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#tv_1472{left:69px;bottom:686px;letter-spacing:-0.17px;word-spacing:-0.61px;}
#tw_1472{left:69px;bottom:669px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_1472{left:69px;bottom:601px;letter-spacing:0.17px;}
#ty_1472{left:150px;bottom:601px;letter-spacing:0.21px;word-spacing:0.01px;}
#tz_1472{left:69px;bottom:577px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t10_1472{left:69px;bottom:509px;letter-spacing:0.17px;}
#t11_1472{left:150px;bottom:509px;letter-spacing:0.2px;word-spacing:0.01px;}
#t12_1472{left:69px;bottom:450px;letter-spacing:0.14px;}
#t13_1472{left:151px;bottom:450px;letter-spacing:0.15px;word-spacing:0.01px;}
#t14_1472{left:69px;bottom:428px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t15_1472{left:69px;bottom:411px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t16_1472{left:69px;bottom:394px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t17_1472{left:69px;bottom:377px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t18_1472{left:69px;bottom:319px;letter-spacing:0.14px;}
#t19_1472{left:151px;bottom:319px;letter-spacing:0.14px;word-spacing:0.01px;}
#t1a_1472{left:69px;bottom:296px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#t1b_1472{left:69px;bottom:279px;letter-spacing:-0.16px;}
#t1c_1472{left:69px;bottom:257px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1d_1472{left:69px;bottom:240px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1e_1472{left:69px;bottom:217px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#t1f_1472{left:69px;bottom:200px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1g_1472{left:69px;bottom:177px;letter-spacing:-0.15px;word-spacing:-0.46px;}

.s1_1472{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1472{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1472{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1472{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1472{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_1472{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_1472{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1472" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1472Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1472" style="-webkit-user-select: none;"><object width="935" height="1210" data="1472/1472.svg" type="image/svg+xml" id="pdf1472" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1472" class="t s1_1472">39-12 </span><span id="t2_1472" class="t s1_1472">Vol. 3D </span>
<span id="t3_1472" class="t s2_1472">INTEL® SGX INTERACTIONS WITH IA32 AND INTEL® 64 ARCHITECTURE </span>
<span id="t4_1472" class="t s3_1472">39.9 </span><span id="t5_1472" class="t s3_1472">INTERACTIONS OF INIT, SIPI, AND WAIT-FOR-SIPI WITH INTEL® SGX </span>
<span id="t6_1472" class="t s4_1472">INIT received inside an enclave, while the logical processor is not in VMX operation, causes the logical processor to </span>
<span id="t7_1472" class="t s4_1472">exit the enclave asynchronously. After the AEX, the processor's architectural state is initialized to “Power-on” state </span>
<span id="t8_1472" class="t s4_1472">(Table 9.1 in Intel </span>
<span id="t9_1472" class="t s5_1472">® </span>
<span id="ta_1472" class="t s4_1472">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A). If the logical processor </span>
<span id="tb_1472" class="t s4_1472">is BSP, then it proceeds to execute the BIOS initialization code. If the logical processor is an AP, it enters wait-for- </span>
<span id="tc_1472" class="t s4_1472">SIPI state. </span>
<span id="td_1472" class="t s4_1472">INIT received inside an enclave, while the logical processor (LP) is in VMX root operation, follows regular Intel </span>
<span id="te_1472" class="t s4_1472">Architecture behavior and is blocked. </span>
<span id="tf_1472" class="t s4_1472">INIT received inside an enclave, while the logical processor is in VMX non-root operation, causes an AEX. Subse- </span>
<span id="tg_1472" class="t s4_1472">quent to the AEX, the INIT causes a VM exit with the Enclave Interruption bit in the exit-reason field in the VMCS. </span>
<span id="th_1472" class="t s4_1472">A processor cannot be inside an enclave in the wait-for-SIPI state. Consequently, a SIPI received while inside an </span>
<span id="ti_1472" class="t s4_1472">enclave is lost. </span>
<span id="tj_1472" class="t s4_1472">Intel SGX does not change the behavior of the processor in the wait-for-SIPI state. </span>
<span id="tk_1472" class="t s4_1472">The SGX-related processor states after INIT-SIPI-SIPI is as follows: </span>
<span id="tl_1472" class="t s6_1472">• </span><span id="tm_1472" class="t s4_1472">EPC Settings: Unchanged </span>
<span id="tn_1472" class="t s6_1472">• </span><span id="to_1472" class="t s4_1472">EPCM: Unchanged </span>
<span id="tp_1472" class="t s6_1472">• </span><span id="tq_1472" class="t s4_1472">CPUID.LEAF_12H.*: Unchanged </span>
<span id="tr_1472" class="t s6_1472">• </span><span id="ts_1472" class="t s4_1472">ENCLAVE_MODE: 0 (LP exits enclave asynchronously) </span>
<span id="tt_1472" class="t s6_1472">• </span><span id="tu_1472" class="t s4_1472">MEE state: Unchanged </span>
<span id="tv_1472" class="t s4_1472">Software should be aware that following INIT-SIPI-SIPI, the EPC might contain valid pages and should take appro- </span>
<span id="tw_1472" class="t s4_1472">priate measures such as initialize the EPC with the EREMOVE leaf function. </span>
<span id="tx_1472" class="t s3_1472">39.10 </span><span id="ty_1472" class="t s3_1472">INTERACTIONS WITH DMA </span>
<span id="tz_1472" class="t s4_1472">DMA is not allowed to access any Processor Reserved Memory. </span>
<span id="t10_1472" class="t s3_1472">39.11 </span><span id="t11_1472" class="t s3_1472">INTERACTIONS WITH TXT </span>
<span id="t12_1472" class="t s7_1472">39.11.1 </span><span id="t13_1472" class="t s7_1472">Enclaves Created Prior to Execution of GETSEC </span>
<span id="t14_1472" class="t s4_1472">Enclaves which have been created before the GETSEC[SENTER] leaf function are available for execution after the </span>
<span id="t15_1472" class="t s4_1472">successful completion of GETSEC[SENTER] and the corresponding SINIT ACM. Actions that a TXT Launched Envi- </span>
<span id="t16_1472" class="t s4_1472">ronment performs in preparation to execute code in the Launched Environment, also applies to enclave code that </span>
<span id="t17_1472" class="t s4_1472">would run after GETSEC[SENTER]. </span>
<span id="t18_1472" class="t s7_1472">39.11.2 </span><span id="t19_1472" class="t s7_1472">Interaction of GETSEC with Intel® SGX </span>
<span id="t1a_1472" class="t s4_1472">All leaf functions of the GETSEC instruction are illegal inside an enclave, and results in an invalid-opcode exception </span>
<span id="t1b_1472" class="t s4_1472">(#UD). </span>
<span id="t1c_1472" class="t s4_1472">Responding Logical Processors (RLP) which are executing inside an enclave at the time a GETSEC[SENTER] event </span>
<span id="t1d_1472" class="t s4_1472">occurs perform an AEX from the enclave and then enter the Wait-for-SIPI state. </span>
<span id="t1e_1472" class="t s4_1472">RLP executing inside an enclave at the time of GETSEC[SEXIT], behave as defined for GETSEC[SEXIT]-that is, the </span>
<span id="t1f_1472" class="t s4_1472">RLPs pause during execution of SEXIT and resume after the completion of SEXIT. </span>
<span id="t1g_1472" class="t s4_1472">The execution of a TXT launch does not affect Intel SGX configuration or security parameters. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
