<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - registers.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../registers.vhd" target="rtwreport_document_frame" id="linkToText_plain">registers.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/bch/synthesis_reports/hdlsrc/bch_encoder_model/registers.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2021-02-05 01:10:52</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.9 and HDL Coder 3.17</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: registers</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: bch_encoder_model/bch_encoder/registers</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 1</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">ENTITY</span> registers <span class="KW">IS</span>
</span><span><a class="LN" id="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="24">   24   </a>        reset_x                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        registers_in                      :   <span class="KW">IN</span>    std_logic_vector(0 <span class="KW">TO</span> 191);  <span class="CT">-- ufix1 [192]</span>
</span><span><a class="LN" id="27">   27   </a>        out_rsvd                          :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="28">   28   </a>        registers_out                     :   <span class="KW">OUT</span>   std_logic_vector(0 <span class="KW">TO</span> 191)  <span class="CT">-- ufix1 [192]</span>
</span><span><a class="LN" id="29">   29   </a>        );
</span><span><a class="LN" id="30">   30   </a><span class="KW">END</span> registers;
</span><span><a class="LN" id="31">   31   </a>
</span><span><a class="LN" id="32">   32   </a>
</span><span><a class="LN" id="33">   33   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> registers <span class="KW">IS</span>
</span><span><a class="LN" id="34">   34   </a>
</span><span><a class="LN" id="35">   35   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="36">   36   </a>  <span class="KW">SIGNAL</span> lfsr                             : std_logic_vector(0 <span class="KW">TO</span> 191);  <span class="CT">-- ufix1 [192]</span>
</span><span><a class="LN" id="37">   37   </a>  <span class="KW">SIGNAL</span> lfsr_not_empty                   : std_logic;
</span><span><a class="LN" id="38">   38   </a>  <span class="KW">SIGNAL</span> lfsr_next                        : std_logic_vector(0 <span class="KW">TO</span> 191);  <span class="CT">-- ufix1 [192]</span>
</span><span><a class="LN" id="39">   39   </a>  <span class="KW">SIGNAL</span> lfsr_not_empty_next              : std_logic;
</span><span><a class="LN" id="40">   40   </a>
</span><span><a class="LN" id="41">   41   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="42">   42   </a>  registers_1_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" id="43">   43   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="44">   44   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="45">   45   </a>      lfsr_not_empty &lt;= '0';
</span><span><a class="LN" id="46">   46   </a>      lfsr &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="47">   47   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="48">   48   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="49">   49   </a>        lfsr &lt;= lfsr_next;
</span><span><a class="LN" id="50">   50   </a>        lfsr_not_empty &lt;= lfsr_not_empty_next;
</span><span><a class="LN" id="51">   51   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="52">   52   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="53">   53   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> registers_1_process;
</span><span><a class="LN" id="54">   54   </a>
</span><span><a class="LN" id="55">   55   </a>  registers_1_output : <span class="KW">PROCESS</span> (lfsr, lfsr_not_empty, registers_in)
</span><span><a class="LN" id="56">   56   </a>    <span class="KW">VARIABLE</span> lfsr_temp : std_logic_vector(0 <span class="KW">TO</span> 191);
</span><span><a class="LN" id="57">   57   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="58">   58   </a>    lfsr_temp := lfsr;
</span><span><a class="LN" id="59">   59   </a>    lfsr_not_empty_next &lt;= lfsr_not_empty;
</span><span><a class="LN" id="60" href="matlab:coder.internal.code2model('bch_encoder_model:33:1')" name="code2model">   60   </a>    <span class="CT">--MATLAB Function 'bch_encoder/registers'</span>
</span><span><a class="LN" id="61">   61   </a>    <span class="KW">IF</span> ( <span class="KW">NOT</span> lfsr_not_empty) = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="62" href="matlab:coder.internal.code2model('bch_encoder_model:33:1:5')" name="code2model">   62   </a>      lfsr_not_empty_next &lt;= '1';
</span><span><a class="LN" id="63">   63   </a>    <span class="KW">ELSE</span>
</span><span><a class="LN" id="64" href="matlab:coder.internal.code2model('bch_encoder_model:33:1:8')" name="code2model">   64   </a>      lfsr_temp := registers_in;
</span><span><a class="LN" id="65">   65   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="66" href="matlab:coder.internal.code2model('bch_encoder_model:33:1:11')" name="code2model">   66   </a>    out_rsvd &lt;= lfsr_temp(191);
</span><span><a class="LN" id="67" href="matlab:coder.internal.code2model('bch_encoder_model:33:1:11')" name="code2model">   67   </a>    registers_out &lt;= lfsr_temp;
</span><span><a class="LN" id="68" href="matlab:coder.internal.code2model('bch_encoder_model:33:1:11')" name="code2model">   68   </a>    lfsr_next &lt;= lfsr_temp;
</span><span><a class="LN" id="69">   69   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> registers_1_output;
</span><span><a class="LN" id="70">   70   </a>
</span><span><a class="LN" id="71">   71   </a>
</span><span><a class="LN" id="72">   72   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="73">   73   </a>
</span><span><a class="LN" id="74">   74   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
