##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CARD_UART_IntClock
		4.2::Critical Path Report for CyHFCLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. CARD_UART_IntClock:R)
		5.2::Critical Path Report for (CARD_UART_IntClock:R vs. CARD_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CARD_UART_IntClock   | Frequency: 45.46 MHz  | Target: 0.94 MHz   | 
Clock: CyHFCLK              | Frequency: 49.68 MHz  | Target: 15.00 MHz  | 
Clock: CyILO                | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                | N/A                   | Target: 15.00 MHz  | 
Clock: CyLFCLK              | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1            | N/A                   | Target: 15.00 MHz  | 
Clock: CySYSCLK             | N/A                   | Target: 15.00 MHz  | 
Clock: DB_UART_SCBCLK       | N/A                   | Target: 1.36 MHz   | 
Clock: DB_UART_SCBCLK(FFB)  | N/A                   | Target: 1.36 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CARD_UART_IntClock  CARD_UART_IntClock  1.06667e+006     1044668     N/A              N/A         N/A              N/A         N/A              N/A         
CyHFCLK             CARD_UART_IntClock  66666.7          46538       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase      
-----------  ------------  --------------------  
Tx_1(0)_PAD  28299         CARD_UART_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CARD_UART_IntClock
************************************************
Clock: CARD_UART_IntClock
Frequency: 45.46 MHz | Target: 0.94 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_0\/q
Path End       : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1044668p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                          -11520
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1055147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10478
-------------------------------------   ----- 
End-of-path arrival time (ps)           10478
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_0\/q                      macrocell11     1250   1250  1044668  RISE       1
\CARD_UART:BUART:counter_load_not\/main_1           macrocell2      3629   4879  1044668  RISE       1
\CARD_UART:BUART:counter_load_not\/q                macrocell2      3350   8229  1044668  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2250  10478  1044668  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 49.68 MHz | Target: 15.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \CARD_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \CARD_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 46538p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#16 vs. CARD_UART_IntClock:R#2)   66667
- Setup time                                               -5210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             61457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14918
-------------------------------------   ----- 
End-of-path arrival time (ps)           14918
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                   iocell3         4047   4047  46538  RISE       1
\CARD_UART:BUART:rx_postpoll\/main_1         macrocell6      5272   9319  46538  RISE       1
\CARD_UART:BUART:rx_postpoll\/q              macrocell6      3350  12669  46538  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2249  14918  46538  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. CARD_UART_IntClock:R)
******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \CARD_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \CARD_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 46538p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#16 vs. CARD_UART_IntClock:R#2)   66667
- Setup time                                               -5210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             61457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14918
-------------------------------------   ----- 
End-of-path arrival time (ps)           14918
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                   iocell3         4047   4047  46538  RISE       1
\CARD_UART:BUART:rx_postpoll\/main_1         macrocell6      5272   9319  46538  RISE       1
\CARD_UART:BUART:rx_postpoll\/q              macrocell6      3350  12669  46538  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2249  14918  46538  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3              0      0  RISE       1


5.2::Critical Path Report for (CARD_UART_IntClock:R vs. CARD_UART_IntClock:R)
*****************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_0\/q
Path End       : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1044668p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                          -11520
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1055147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10478
-------------------------------------   ----- 
End-of-path arrival time (ps)           10478
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_0\/q                      macrocell11     1250   1250  1044668  RISE       1
\CARD_UART:BUART:counter_load_not\/main_1           macrocell2      3629   4879  1044668  RISE       1
\CARD_UART:BUART:counter_load_not\/q                macrocell2      3350   8229  1044668  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2250  10478  1044668  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \CARD_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \CARD_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 46538p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#16 vs. CARD_UART_IntClock:R#2)   66667
- Setup time                                               -5210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             61457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14918
-------------------------------------   ----- 
End-of-path arrival time (ps)           14918
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                   iocell3         4047   4047  46538  RISE       1
\CARD_UART:BUART:rx_postpoll\/main_1         macrocell6      5272   9319  46538  RISE       1
\CARD_UART:BUART:rx_postpoll\/q              macrocell6      3350  12669  46538  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2249  14918  46538  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \CARD_UART:BUART:rx_state_2\/main_9
Capture Clock  : \CARD_UART:BUART:rx_state_2\/clock_0
Path slack     : 52979p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#16 vs. CARD_UART_IntClock:R#2)   66667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             63157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10177
-------------------------------------   ----- 
End-of-path arrival time (ps)           10177
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell3       4047   4047  46538  RISE       1
\CARD_UART:BUART:rx_state_2\/main_9  macrocell18   6130  10177  52979  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \CARD_UART:BUART:rx_last\/main_0
Capture Clock  : \CARD_UART:BUART:rx_last\/clock_0
Path slack     : 52979p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#16 vs. CARD_UART_IntClock:R#2)   66667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             63157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10177
-------------------------------------   ----- 
End-of-path arrival time (ps)           10177
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell3       4047   4047  46538  RISE       1
\CARD_UART:BUART:rx_last\/main_0  macrocell24   6130  10177  52979  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_last\/clock_0                         macrocell24                0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \CARD_UART:BUART:rx_state_0\/main_10
Capture Clock  : \CARD_UART:BUART:rx_state_0\/clock_0
Path slack     : 53251p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#16 vs. CARD_UART_IntClock:R#2)   66667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             63157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9905
-------------------------------------   ---- 
End-of-path arrival time (ps)           9905
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell3       4047   4047  46538  RISE       1
\CARD_UART:BUART:rx_state_0\/main_10  macrocell15   5858   9905  53251  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \CARD_UART:BUART:pollcount_1\/main_3
Capture Clock  : \CARD_UART:BUART:pollcount_1\/clock_0
Path slack     : 53837p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#16 vs. CARD_UART_IntClock:R#2)   66667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             63157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9319
-------------------------------------   ---- 
End-of-path arrival time (ps)           9319
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell3       4047   4047  46538  RISE       1
\CARD_UART:BUART:pollcount_1\/main_3  macrocell21   5272   9319  53837  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_1\/clock_0                     macrocell21                0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \CARD_UART:BUART:rx_status_3\/main_6
Capture Clock  : \CARD_UART:BUART:rx_status_3\/clock_0
Path slack     : 53837p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#16 vs. CARD_UART_IntClock:R#2)   66667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             63157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9319
-------------------------------------   ---- 
End-of-path arrival time (ps)           9319
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell3       4047   4047  46538  RISE       1
\CARD_UART:BUART:rx_status_3\/main_6  macrocell23   5272   9319  53837  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_status_3\/clock_0                     macrocell23                0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \CARD_UART:BUART:pollcount_0\/main_2
Capture Clock  : \CARD_UART:BUART:pollcount_0\/clock_0
Path slack     : 53849p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#16 vs. CARD_UART_IntClock:R#2)   66667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             63157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9308
-------------------------------------   ---- 
End-of-path arrival time (ps)           9308
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell3       4047   4047  46538  RISE       1
\CARD_UART:BUART:pollcount_0\/main_2  macrocell22   5261   9308  53849  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_0\/clock_0                     macrocell22                0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_0\/q
Path End       : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1044668p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                          -11520
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1055147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10478
-------------------------------------   ----- 
End-of-path arrival time (ps)           10478
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_0\/q                      macrocell11     1250   1250  1044668  RISE       1
\CARD_UART:BUART:counter_load_not\/main_1           macrocell2      3629   4879  1044668  RISE       1
\CARD_UART:BUART:counter_load_not\/q                macrocell2      3350   8229  1044668  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2250  10478  1044668  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2              0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \CARD_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \CARD_UART:BUART:sRX:RxSts\/clock
Path slack     : 1048808p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1065097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16288
-------------------------------------   ----- 
End-of-path arrival time (ps)           16288
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3              0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  1048808  RISE       1
\CARD_UART:BUART:rx_status_4\/main_1                 macrocell7      2232   7512  1048808  RISE       1
\CARD_UART:BUART:rx_status_4\/q                      macrocell7      3350  10862  1048808  RISE       1
\CARD_UART:BUART:sRX:RxSts\/status_4                 statusicell2    5427  16288  1048808  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxSts\/clock                         statusicell2               0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \CARD_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \CARD_UART:BUART:sTX:TxSts\/clock
Path slack     : 1050510p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1065097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14587
-------------------------------------   ----- 
End-of-path arrival time (ps)           14587
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  1050510  RISE       1
\CARD_UART:BUART:tx_status_0\/main_3                 macrocell3      3631   8911  1050510  RISE       1
\CARD_UART:BUART:tx_status_0\/q                      macrocell3      3350  12261  1050510  RISE       1
\CARD_UART:BUART:sTX:TxSts\/status_0                 statusicell1    2326  14587  1050510  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:TxSts\/clock                         statusicell1               0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_3\/q
Path End       : \CARD_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \CARD_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1052390p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -4220
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1062447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10057
-------------------------------------   ----- 
End-of-path arrival time (ps)           10057
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_3\/q            macrocell17   1250   1250  1052390  RISE       1
\CARD_UART:BUART:rx_counter_load\/main_2  macrocell5    3121   4371  1052390  RISE       1
\CARD_UART:BUART:rx_counter_load\/q       macrocell5    3350   7721  1052390  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/load   count7cell    2336  10057  1052390  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \CARD_UART:BUART:txn\/main_3
Capture Clock  : \CARD_UART:BUART:txn\/clock_0
Path slack     : 1052987p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10170
-------------------------------------   ----- 
End-of-path arrival time (ps)           10170
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   7280   7280  1052987  RISE       1
\CARD_UART:BUART:txn\/main_3                macrocell9      2890  10170  1052987  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:txn\/clock_0                             macrocell9                 0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_1\/q
Path End       : \CARD_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \CARD_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1054193p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1060377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6183
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_1\/clock_0                      macrocell10                0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_1\/q                macrocell10     1250   1250  1045740  RISE       1
\CARD_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4933   6183  1054193  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1              0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \CARD_UART:BUART:tx_state_0\/main_3
Capture Clock  : \CARD_UART:BUART:tx_state_0\/clock_0
Path slack     : 1054245p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8911
-------------------------------------   ---- 
End-of-path arrival time (ps)           8911
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  1050510  RISE       1
\CARD_UART:BUART:tx_state_0\/main_3                  macrocell11     3631   8911  1054245  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_0\/q
Path End       : \CARD_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \CARD_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1054722p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1060367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_0\/q                macrocell15     1250   1250  1052590  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4395   5645  1054722  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3              0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \CARD_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \CARD_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1054815p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1060367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5551
-------------------------------------   ---- 
End-of-path arrival time (ps)           5551
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14                0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  1052707  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4301   5551  1054815  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3              0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \CARD_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \CARD_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1056073p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1060377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4304
-------------------------------------   ---- 
End-of-path arrival time (ps)           4304
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2              0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1046314  RISE       1
\CARD_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3304   4304  1056073  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1              0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_bitclk_enable\/q
Path End       : \CARD_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \CARD_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1056394p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1060367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3972
-------------------------------------   ---- 
End-of-path arrival time (ps)           3972
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19                0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  1056394  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2722   3972  1056394  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3              0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_0\/q
Path End       : \CARD_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \CARD_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1056539p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1060377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_0\/q                macrocell11     1250   1250  1044668  RISE       1
\CARD_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2587   3837  1056539  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1              0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \CARD_UART:BUART:rx_status_3\/main_0
Capture Clock  : \CARD_UART:BUART:rx_status_3\/clock_0
Path slack     : 1056690p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6467
-------------------------------------   ---- 
End-of-path arrival time (ps)           6467
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14                0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1052707  RISE       1
\CARD_UART:BUART:rx_status_3\/main_0   macrocell23   5217   6467  1056690  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_status_3\/clock_0                     macrocell23                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \CARD_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \CARD_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1056743p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6414
-------------------------------------   ---- 
End-of-path arrival time (ps)           6414
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1056743  RISE       1
\CARD_UART:BUART:rx_bitclk_enable\/main_1   macrocell19   4304   6414  1056743  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \CARD_UART:BUART:pollcount_1\/main_1
Capture Clock  : \CARD_UART:BUART:pollcount_1\/clock_0
Path slack     : 1056743p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6414
-------------------------------------   ---- 
End-of-path arrival time (ps)           6414
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1056743  RISE       1
\CARD_UART:BUART:pollcount_1\/main_1        macrocell21   4304   6414  1056743  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_1\/clock_0                     macrocell21                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_0\/q
Path End       : \CARD_UART:BUART:rx_status_3\/main_1
Capture Clock  : \CARD_UART:BUART:rx_status_3\/clock_0
Path slack     : 1056981p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6176
-------------------------------------   ---- 
End-of-path arrival time (ps)           6176
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_0\/q        macrocell15   1250   1250  1052590  RISE       1
\CARD_UART:BUART:rx_status_3\/main_1  macrocell23   4926   6176  1056981  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_status_3\/clock_0                     macrocell23                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:pollcount_0\/q
Path End       : \CARD_UART:BUART:rx_state_0\/main_11
Capture Clock  : \CARD_UART:BUART:rx_state_0\/clock_0
Path slack     : 1056992p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6165
-------------------------------------   ---- 
End-of-path arrival time (ps)           6165
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_0\/clock_0                     macrocell22                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:pollcount_0\/q       macrocell22   1250   1250  1051137  RISE       1
\CARD_UART:BUART:rx_state_0\/main_11  macrocell15   4915   6165  1056992  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_bitclk\/q
Path End       : \CARD_UART:BUART:tx_state_1\/main_5
Capture Clock  : \CARD_UART:BUART:tx_state_1\/clock_0
Path slack     : 1057086p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6070
-------------------------------------   ---- 
End-of-path arrival time (ps)           6070
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_bitclk\/clock_0                       macrocell13                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_bitclk\/q        macrocell13   1250   1250  1057086  RISE       1
\CARD_UART:BUART:tx_state_1\/main_5  macrocell10   4820   6070  1057086  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_1\/clock_0                      macrocell10                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_bitclk\/q
Path End       : \CARD_UART:BUART:tx_state_2\/main_5
Capture Clock  : \CARD_UART:BUART:tx_state_2\/clock_0
Path slack     : 1057086p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6070
-------------------------------------   ---- 
End-of-path arrival time (ps)           6070
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_bitclk\/clock_0                       macrocell13                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_bitclk\/q        macrocell13   1250   1250  1057086  RISE       1
\CARD_UART:BUART:tx_state_2\/main_5  macrocell12   4820   6070  1057086  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_2\/clock_0                      macrocell12                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \CARD_UART:BUART:pollcount_0\/main_1
Capture Clock  : \CARD_UART:BUART:pollcount_0\/clock_0
Path slack     : 1057265p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           5892
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1056743  RISE       1
\CARD_UART:BUART:pollcount_0\/main_1        macrocell22   3782   5892  1057265  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_0\/clock_0                     macrocell22                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_1\/q
Path End       : \CARD_UART:BUART:tx_state_0\/main_0
Capture Clock  : \CARD_UART:BUART:tx_state_0\/clock_0
Path slack     : 1057540p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_1\/clock_0                      macrocell10                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_1\/q       macrocell10   1250   1250  1045740  RISE       1
\CARD_UART:BUART:tx_state_0\/main_0  macrocell11   4367   5617  1057540  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_1\/q
Path End       : \CARD_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \CARD_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1057540p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_1\/clock_0                      macrocell10                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_1\/q      macrocell10   1250   1250  1045740  RISE       1
\CARD_UART:BUART:tx_bitclk\/main_0  macrocell13   4367   5617  1057540  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_bitclk\/clock_0                       macrocell13                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_bitclk\/q
Path End       : \CARD_UART:BUART:txn\/main_6
Capture Clock  : \CARD_UART:BUART:txn\/clock_0
Path slack     : 1057616p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5540
-------------------------------------   ---- 
End-of-path arrival time (ps)           5540
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_bitclk\/clock_0                       macrocell13                0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_bitclk\/q  macrocell13   1250   1250  1057086  RISE       1
\CARD_UART:BUART:txn\/main_6   macrocell9    4290   5540  1057616  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:txn\/clock_0                             macrocell9                 0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:pollcount_0\/q
Path End       : \CARD_UART:BUART:pollcount_0\/main_3
Capture Clock  : \CARD_UART:BUART:pollcount_0\/clock_0
Path slack     : 1057894p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_0\/clock_0                     macrocell22                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:pollcount_0\/q       macrocell22   1250   1250  1051137  RISE       1
\CARD_UART:BUART:pollcount_0\/main_3  macrocell22   4013   5263  1057894  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_0\/clock_0                     macrocell22                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \CARD_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \CARD_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1057981p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1057981  RISE       1
\CARD_UART:BUART:rx_bitclk_enable\/main_0   macrocell19   3066   5176  1057981  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \CARD_UART:BUART:pollcount_1\/main_0
Capture Clock  : \CARD_UART:BUART:pollcount_1\/clock_0
Path slack     : 1057981p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1057981  RISE       1
\CARD_UART:BUART:pollcount_1\/main_0        macrocell21   3066   5176  1057981  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_1\/clock_0                     macrocell21                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \CARD_UART:BUART:pollcount_0\/main_0
Capture Clock  : \CARD_UART:BUART:pollcount_0\/clock_0
Path slack     : 1057988p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1057981  RISE       1
\CARD_UART:BUART:pollcount_0\/main_0        macrocell22   3058   5168  1057988  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_0\/clock_0                     macrocell22                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_3\/q
Path End       : \CARD_UART:BUART:rx_status_3\/main_3
Capture Clock  : \CARD_UART:BUART:rx_status_3\/clock_0
Path slack     : 1058030p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5127
-------------------------------------   ---- 
End-of-path arrival time (ps)           5127
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_3\/q        macrocell17   1250   1250  1052390  RISE       1
\CARD_UART:BUART:rx_status_3\/main_3  macrocell23   3877   5127  1058030  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_status_3\/clock_0                     macrocell23                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_bitclk_enable\/q
Path End       : \CARD_UART:BUART:rx_state_2\/main_2
Capture Clock  : \CARD_UART:BUART:rx_state_2\/clock_0
Path slack     : 1058117p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1056394  RISE       1
\CARD_UART:BUART:rx_state_2\/main_2   macrocell18   3790   5040  1058117  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_bitclk_enable\/q
Path End       : \CARD_UART:BUART:rx_state_0\/main_2
Capture Clock  : \CARD_UART:BUART:rx_state_0\/clock_0
Path slack     : 1058140p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1056394  RISE       1
\CARD_UART:BUART:rx_state_0\/main_2   macrocell15   3767   5017  1058140  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_bitclk_enable\/q
Path End       : \CARD_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \CARD_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1058140p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19                0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  1056394  RISE       1
\CARD_UART:BUART:rx_load_fifo\/main_2  macrocell16   3767   5017  1058140  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_load_fifo\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_bitclk_enable\/q
Path End       : \CARD_UART:BUART:rx_state_3\/main_2
Capture Clock  : \CARD_UART:BUART:rx_state_3\/clock_0
Path slack     : 1058140p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1056394  RISE       1
\CARD_UART:BUART:rx_state_3\/main_2   macrocell17   3767   5017  1058140  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \CARD_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \CARD_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1058144p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1058144  RISE       1
\CARD_UART:BUART:rx_bitclk_enable\/main_2   macrocell19   2903   5013  1058144  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_2\/q
Path End       : \CARD_UART:BUART:rx_status_3\/main_4
Capture Clock  : \CARD_UART:BUART:rx_status_3\/clock_0
Path slack     : 1058212p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_2\/q        macrocell18   1250   1250  1052707  RISE       1
\CARD_UART:BUART:rx_status_3\/main_4  macrocell23   3695   4945  1058212  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_status_3\/clock_0                     macrocell23                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \CARD_UART:BUART:rx_state_2\/main_8
Capture Clock  : \CARD_UART:BUART:rx_state_2\/clock_0
Path slack     : 1058228p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4929
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    2110   2110  1058228  RISE       1
\CARD_UART:BUART:rx_state_2\/main_8         macrocell18   2819   4929  1058228  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \CARD_UART:BUART:rx_state_0\/main_8
Capture Clock  : \CARD_UART:BUART:rx_state_0\/clock_0
Path slack     : 1058229p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    2110   2110  1058228  RISE       1
\CARD_UART:BUART:rx_state_0\/main_8         macrocell15   2817   4927  1058229  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \CARD_UART:BUART:rx_load_fifo\/main_8
Capture Clock  : \CARD_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1058229p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    2110   2110  1058228  RISE       1
\CARD_UART:BUART:rx_load_fifo\/main_8       macrocell16   2817   4927  1058229  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_load_fifo\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \CARD_UART:BUART:rx_state_3\/main_8
Capture Clock  : \CARD_UART:BUART:rx_state_3\/clock_0
Path slack     : 1058229p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    2110   2110  1058228  RISE       1
\CARD_UART:BUART:rx_state_3\/main_8         macrocell17   2817   4927  1058229  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \CARD_UART:BUART:rx_state_0\/main_6
Capture Clock  : \CARD_UART:BUART:rx_state_0\/clock_0
Path slack     : 1058250p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1058250  RISE       1
\CARD_UART:BUART:rx_state_0\/main_6         macrocell15   2797   4907  1058250  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \CARD_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \CARD_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1058250p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1058250  RISE       1
\CARD_UART:BUART:rx_load_fifo\/main_6       macrocell16   2797   4907  1058250  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_load_fifo\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \CARD_UART:BUART:rx_state_3\/main_6
Capture Clock  : \CARD_UART:BUART:rx_state_3\/clock_0
Path slack     : 1058250p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1058250  RISE       1
\CARD_UART:BUART:rx_state_3\/main_6         macrocell17   2797   4907  1058250  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \CARD_UART:BUART:rx_state_2\/main_6
Capture Clock  : \CARD_UART:BUART:rx_state_2\/clock_0
Path slack     : 1058253p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1058250  RISE       1
\CARD_UART:BUART:rx_state_2\/main_6         macrocell18   2794   4904  1058253  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \CARD_UART:BUART:rx_state_0\/main_5
Capture Clock  : \CARD_UART:BUART:rx_state_0\/clock_0
Path slack     : 1058253p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1058253  RISE       1
\CARD_UART:BUART:rx_state_0\/main_5         macrocell15   2793   4903  1058253  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \CARD_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \CARD_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1058253p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1058253  RISE       1
\CARD_UART:BUART:rx_load_fifo\/main_5       macrocell16   2793   4903  1058253  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_load_fifo\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \CARD_UART:BUART:rx_state_3\/main_5
Capture Clock  : \CARD_UART:BUART:rx_state_3\/clock_0
Path slack     : 1058253p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1058253  RISE       1
\CARD_UART:BUART:rx_state_3\/main_5         macrocell17   2793   4903  1058253  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \CARD_UART:BUART:rx_state_2\/main_5
Capture Clock  : \CARD_UART:BUART:rx_state_2\/clock_0
Path slack     : 1058255p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1058253  RISE       1
\CARD_UART:BUART:rx_state_2\/main_5         macrocell18   2792   4902  1058255  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_0\/q
Path End       : \CARD_UART:BUART:txn\/main_2
Capture Clock  : \CARD_UART:BUART:txn\/clock_0
Path slack     : 1058265p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_0\/q  macrocell11   1250   1250  1044668  RISE       1
\CARD_UART:BUART:txn\/main_2    macrocell9    3642   4892  1058265  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:txn\/clock_0                             macrocell9                 0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_0\/q
Path End       : \CARD_UART:BUART:tx_state_1\/main_1
Capture Clock  : \CARD_UART:BUART:tx_state_1\/clock_0
Path slack     : 1058278p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_0\/q       macrocell11   1250   1250  1044668  RISE       1
\CARD_UART:BUART:tx_state_1\/main_1  macrocell10   3629   4879  1058278  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_1\/clock_0                      macrocell10                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_0\/q
Path End       : \CARD_UART:BUART:tx_state_2\/main_1
Capture Clock  : \CARD_UART:BUART:tx_state_2\/clock_0
Path slack     : 1058278p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_0\/q       macrocell11   1250   1250  1044668  RISE       1
\CARD_UART:BUART:tx_state_2\/main_1  macrocell12   3629   4879  1058278  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_2\/clock_0                      macrocell12                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_2\/q
Path End       : \CARD_UART:BUART:tx_state_0\/main_4
Capture Clock  : \CARD_UART:BUART:tx_state_0\/clock_0
Path slack     : 1058296p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_2\/clock_0                      macrocell12                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_2\/q       macrocell12   1250   1250  1045588  RISE       1
\CARD_UART:BUART:tx_state_0\/main_4  macrocell11   3611   4861  1058296  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_2\/q
Path End       : \CARD_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \CARD_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1058296p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_2\/clock_0                      macrocell12                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_2\/q      macrocell12   1250   1250  1045588  RISE       1
\CARD_UART:BUART:tx_bitclk\/main_3  macrocell13   3611   4861  1058296  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_bitclk\/clock_0                       macrocell13                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_status_3\/q
Path End       : \CARD_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \CARD_UART:BUART:sRX:RxSts\/clock
Path slack     : 1058407p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1065097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_status_3\/clock_0                     macrocell23                0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_status_3\/q       macrocell23    1250   1250  1058407  RISE       1
\CARD_UART:BUART:sRX:RxSts\/status_3  statusicell2   5440   6690  1058407  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxSts\/clock                         statusicell2               0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \CARD_UART:BUART:rx_state_0\/main_7
Capture Clock  : \CARD_UART:BUART:rx_state_0\/clock_0
Path slack     : 1058412p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1058412  RISE       1
\CARD_UART:BUART:rx_state_0\/main_7         macrocell15   2635   4745  1058412  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \CARD_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \CARD_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1058412p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1058412  RISE       1
\CARD_UART:BUART:rx_load_fifo\/main_7       macrocell16   2635   4745  1058412  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_load_fifo\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \CARD_UART:BUART:rx_state_3\/main_7
Capture Clock  : \CARD_UART:BUART:rx_state_3\/clock_0
Path slack     : 1058412p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1058412  RISE       1
\CARD_UART:BUART:rx_state_3\/main_7         macrocell17   2635   4745  1058412  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \CARD_UART:BUART:rx_state_2\/main_7
Capture Clock  : \CARD_UART:BUART:rx_state_2\/clock_0
Path slack     : 1058428p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1058412  RISE       1
\CARD_UART:BUART:rx_state_2\/main_7         macrocell18   2619   4729  1058428  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:pollcount_0\/q
Path End       : \CARD_UART:BUART:pollcount_1\/main_4
Capture Clock  : \CARD_UART:BUART:pollcount_1\/clock_0
Path slack     : 1058435p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_0\/clock_0                     macrocell22                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:pollcount_0\/q       macrocell22   1250   1250  1051137  RISE       1
\CARD_UART:BUART:pollcount_1\/main_4  macrocell21   3471   4721  1058435  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_1\/clock_0                     macrocell21                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:pollcount_0\/q
Path End       : \CARD_UART:BUART:rx_status_3\/main_7
Capture Clock  : \CARD_UART:BUART:rx_status_3\/clock_0
Path slack     : 1058435p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_0\/clock_0                     macrocell22                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:pollcount_0\/q       macrocell22   1250   1250  1051137  RISE       1
\CARD_UART:BUART:rx_status_3\/main_7  macrocell23   3471   4721  1058435  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_status_3\/clock_0                     macrocell23                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:pollcount_1\/q
Path End       : \CARD_UART:BUART:rx_state_0\/main_9
Capture Clock  : \CARD_UART:BUART:rx_state_0\/clock_0
Path slack     : 1058772p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4385
-------------------------------------   ---- 
End-of-path arrival time (ps)           4385
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_1\/clock_0                     macrocell21                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:pollcount_1\/q      macrocell21   1250   1250  1052374  RISE       1
\CARD_UART:BUART:rx_state_0\/main_9  macrocell15   3135   4385  1058772  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_3\/q
Path End       : \CARD_UART:BUART:rx_state_0\/main_3
Capture Clock  : \CARD_UART:BUART:rx_state_0\/clock_0
Path slack     : 1058786p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_3\/q       macrocell17   1250   1250  1052390  RISE       1
\CARD_UART:BUART:rx_state_0\/main_3  macrocell15   3121   4371  1058786  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_3\/q
Path End       : \CARD_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \CARD_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1058786p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_3\/q         macrocell17   1250   1250  1052390  RISE       1
\CARD_UART:BUART:rx_load_fifo\/main_3  macrocell16   3121   4371  1058786  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_load_fifo\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_3\/q
Path End       : \CARD_UART:BUART:rx_state_3\/main_3
Capture Clock  : \CARD_UART:BUART:rx_state_3\/clock_0
Path slack     : 1058786p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_3\/q       macrocell17   1250   1250  1052390  RISE       1
\CARD_UART:BUART:rx_state_3\/main_3  macrocell17   3121   4371  1058786  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_3\/q
Path End       : \CARD_UART:BUART:rx_state_2\/main_3
Capture Clock  : \CARD_UART:BUART:rx_state_2\/clock_0
Path slack     : 1058810p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_3\/q       macrocell17   1250   1250  1052390  RISE       1
\CARD_UART:BUART:rx_state_2\/main_3  macrocell18   3096   4346  1058810  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_3\/q
Path End       : \CARD_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \CARD_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1058810p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_3\/q               macrocell17   1250   1250  1052390  RISE       1
\CARD_UART:BUART:rx_state_stop1_reg\/main_2  macrocell20   3096   4346  1058810  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell20                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \CARD_UART:BUART:tx_state_0\/main_2
Capture Clock  : \CARD_UART:BUART:tx_state_0\/clock_0
Path slack     : 1058873p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4284
-------------------------------------   ---- 
End-of-path arrival time (ps)           4284
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2              0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1046314  RISE       1
\CARD_UART:BUART:tx_state_0\/main_2               macrocell11     3284   4284  1058873  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \CARD_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \CARD_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1058873p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4284
-------------------------------------   ---- 
End-of-path arrival time (ps)           4284
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2              0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1046314  RISE       1
\CARD_UART:BUART:tx_bitclk\/main_2                macrocell13     3284   4284  1058873  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_bitclk\/clock_0                       macrocell13                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_0\/q
Path End       : \CARD_UART:BUART:rx_state_2\/main_1
Capture Clock  : \CARD_UART:BUART:rx_state_2\/clock_0
Path slack     : 1058983p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_0\/q       macrocell15   1250   1250  1052590  RISE       1
\CARD_UART:BUART:rx_state_2\/main_1  macrocell18   2924   4174  1058983  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_0\/q
Path End       : \CARD_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \CARD_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1058983p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_0\/q               macrocell15   1250   1250  1052590  RISE       1
\CARD_UART:BUART:rx_state_stop1_reg\/main_1  macrocell20   2924   4174  1058983  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell20                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_0\/q
Path End       : \CARD_UART:BUART:rx_state_0\/main_1
Capture Clock  : \CARD_UART:BUART:rx_state_0\/clock_0
Path slack     : 1058985p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_0\/q       macrocell15   1250   1250  1052590  RISE       1
\CARD_UART:BUART:rx_state_0\/main_1  macrocell15   2921   4171  1058985  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_0\/q
Path End       : \CARD_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \CARD_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1058985p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_0\/q         macrocell15   1250   1250  1052590  RISE       1
\CARD_UART:BUART:rx_load_fifo\/main_1  macrocell16   2921   4171  1058985  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_load_fifo\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_0\/q
Path End       : \CARD_UART:BUART:rx_state_3\/main_1
Capture Clock  : \CARD_UART:BUART:rx_state_3\/clock_0
Path slack     : 1058985p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_0\/q       macrocell15   1250   1250  1052590  RISE       1
\CARD_UART:BUART:rx_state_3\/main_1  macrocell17   2921   4171  1058985  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_2\/q
Path End       : \CARD_UART:BUART:rx_state_0\/main_4
Capture Clock  : \CARD_UART:BUART:rx_state_0\/clock_0
Path slack     : 1059103p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_2\/q       macrocell18   1250   1250  1052707  RISE       1
\CARD_UART:BUART:rx_state_0\/main_4  macrocell15   2804   4054  1059103  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_2\/q
Path End       : \CARD_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \CARD_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1059103p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_2\/q         macrocell18   1250   1250  1052707  RISE       1
\CARD_UART:BUART:rx_load_fifo\/main_4  macrocell16   2804   4054  1059103  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_load_fifo\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_2\/q
Path End       : \CARD_UART:BUART:rx_state_3\/main_4
Capture Clock  : \CARD_UART:BUART:rx_state_3\/clock_0
Path slack     : 1059103p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_2\/q       macrocell18   1250   1250  1052707  RISE       1
\CARD_UART:BUART:rx_state_3\/main_4  macrocell17   2804   4054  1059103  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \CARD_UART:BUART:rx_state_0\/main_0
Capture Clock  : \CARD_UART:BUART:rx_state_0\/clock_0
Path slack     : 1059103p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14                0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1052707  RISE       1
\CARD_UART:BUART:rx_state_0\/main_0    macrocell15   2804   4054  1059103  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \CARD_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \CARD_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1059103p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14                0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1052707  RISE       1
\CARD_UART:BUART:rx_load_fifo\/main_0  macrocell16   2804   4054  1059103  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_load_fifo\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \CARD_UART:BUART:rx_state_3\/main_0
Capture Clock  : \CARD_UART:BUART:rx_state_3\/clock_0
Path slack     : 1059103p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14                0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1052707  RISE       1
\CARD_UART:BUART:rx_state_3\/main_0    macrocell17   2804   4054  1059103  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \CARD_UART:BUART:rx_state_2\/main_0
Capture Clock  : \CARD_UART:BUART:rx_state_2\/clock_0
Path slack     : 1059122p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14                0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1052707  RISE       1
\CARD_UART:BUART:rx_state_2\/main_0    macrocell18   2785   4035  1059122  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \CARD_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \CARD_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1059122p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  1052707  RISE       1
\CARD_UART:BUART:rx_state_stop1_reg\/main_0  macrocell20   2785   4035  1059122  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell20                0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_2\/q
Path End       : \CARD_UART:BUART:rx_state_2\/main_4
Capture Clock  : \CARD_UART:BUART:rx_state_2\/clock_0
Path slack     : 1059126p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_2\/q       macrocell18   1250   1250  1052707  RISE       1
\CARD_UART:BUART:rx_state_2\/main_4  macrocell18   2781   4031  1059126  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_2\/q
Path End       : \CARD_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \CARD_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1059126p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_2\/q               macrocell18   1250   1250  1052707  RISE       1
\CARD_UART:BUART:rx_state_stop1_reg\/main_3  macrocell20   2781   4031  1059126  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell20                0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_2\/q
Path End       : \CARD_UART:BUART:txn\/main_4
Capture Clock  : \CARD_UART:BUART:txn\/clock_0
Path slack     : 1059195p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_2\/clock_0                      macrocell12                0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_2\/q  macrocell12   1250   1250  1045588  RISE       1
\CARD_UART:BUART:txn\/main_4    macrocell9    2712   3962  1059195  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:txn\/clock_0                             macrocell9                 0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_bitclk_enable\/q
Path End       : \CARD_UART:BUART:rx_status_3\/main_2
Capture Clock  : \CARD_UART:BUART:rx_status_3\/clock_0
Path slack     : 1059195p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3961
-------------------------------------   ---- 
End-of-path arrival time (ps)           3961
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1056394  RISE       1
\CARD_UART:BUART:rx_status_3\/main_2  macrocell23   2711   3961  1059195  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_status_3\/clock_0                     macrocell23                0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_load_fifo\/q
Path End       : \CARD_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \CARD_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1059197p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -1930
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1064737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5540
-------------------------------------   ---- 
End-of-path arrival time (ps)           5540
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_load_fifo\/clock_0                    macrocell16                0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_load_fifo\/q            macrocell16     1250   1250  1051302  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4290   5540  1059197  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3              0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_2\/q
Path End       : \CARD_UART:BUART:tx_state_1\/main_3
Capture Clock  : \CARD_UART:BUART:tx_state_1\/clock_0
Path slack     : 1059198p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_2\/clock_0                      macrocell12                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_2\/q       macrocell12   1250   1250  1045588  RISE       1
\CARD_UART:BUART:tx_state_1\/main_3  macrocell10   2709   3959  1059198  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_1\/clock_0                      macrocell10                0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_2\/q
Path End       : \CARD_UART:BUART:tx_state_2\/main_3
Capture Clock  : \CARD_UART:BUART:tx_state_2\/clock_0
Path slack     : 1059198p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_2\/clock_0                      macrocell12                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_2\/q       macrocell12   1250   1250  1045588  RISE       1
\CARD_UART:BUART:tx_state_2\/main_3  macrocell12   2709   3959  1059198  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_2\/clock_0                      macrocell12                0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:txn\/q
Path End       : \CARD_UART:BUART:txn\/main_0
Capture Clock  : \CARD_UART:BUART:txn\/clock_0
Path slack     : 1059210p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:txn\/clock_0                             macrocell9                 0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:txn\/q       macrocell9    1250   1250  1059210  RISE       1
\CARD_UART:BUART:txn\/main_0  macrocell9    2697   3947  1059210  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:txn\/clock_0                             macrocell9                 0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_bitclk\/q
Path End       : \CARD_UART:BUART:tx_state_0\/main_5
Capture Clock  : \CARD_UART:BUART:tx_state_0\/clock_0
Path slack     : 1059262p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3895
-------------------------------------   ---- 
End-of-path arrival time (ps)           3895
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_bitclk\/clock_0                       macrocell13                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_bitclk\/q        macrocell13   1250   1250  1057086  RISE       1
\CARD_UART:BUART:tx_state_0\/main_5  macrocell11   2645   3895  1059262  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_0\/q
Path End       : \CARD_UART:BUART:tx_state_0\/main_1
Capture Clock  : \CARD_UART:BUART:tx_state_0\/clock_0
Path slack     : 1059327p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_0\/q       macrocell11   1250   1250  1044668  RISE       1
\CARD_UART:BUART:tx_state_0\/main_1  macrocell11   2579   3829  1059327  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_0\/q
Path End       : \CARD_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \CARD_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1059327p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_0\/q      macrocell11   1250   1250  1044668  RISE       1
\CARD_UART:BUART:tx_bitclk\/main_1  macrocell13   2579   3829  1059327  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_bitclk\/clock_0                       macrocell13                0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_1\/q
Path End       : \CARD_UART:BUART:tx_state_1\/main_0
Capture Clock  : \CARD_UART:BUART:tx_state_1\/clock_0
Path slack     : 1059349p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3807
-------------------------------------   ---- 
End-of-path arrival time (ps)           3807
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_1\/clock_0                      macrocell10                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_1\/q       macrocell10   1250   1250  1045740  RISE       1
\CARD_UART:BUART:tx_state_1\/main_0  macrocell10   2557   3807  1059349  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_1\/clock_0                      macrocell10                0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_1\/q
Path End       : \CARD_UART:BUART:tx_state_2\/main_0
Capture Clock  : \CARD_UART:BUART:tx_state_2\/clock_0
Path slack     : 1059349p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3807
-------------------------------------   ---- 
End-of-path arrival time (ps)           3807
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_1\/clock_0                      macrocell10                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_1\/q       macrocell10   1250   1250  1045740  RISE       1
\CARD_UART:BUART:tx_state_2\/main_0  macrocell12   2557   3807  1059349  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_2\/clock_0                      macrocell12                0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_1\/q
Path End       : \CARD_UART:BUART:txn\/main_1
Capture Clock  : \CARD_UART:BUART:txn\/clock_0
Path slack     : 1059354p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_1\/clock_0                      macrocell10                0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_1\/q  macrocell10   1250   1250  1045740  RISE       1
\CARD_UART:BUART:txn\/main_1    macrocell9    2553   3803  1059354  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:txn\/clock_0                             macrocell9                 0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \CARD_UART:BUART:tx_state_1\/main_4
Capture Clock  : \CARD_UART:BUART:tx_state_1\/clock_0
Path slack     : 1059454p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3703
-------------------------------------   ---- 
End-of-path arrival time (ps)           3703
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2              0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  1059454  RISE       1
\CARD_UART:BUART:tx_state_1\/main_4               macrocell10     2703   3703  1059454  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_1\/clock_0                      macrocell10                0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \CARD_UART:BUART:tx_state_2\/main_4
Capture Clock  : \CARD_UART:BUART:tx_state_2\/clock_0
Path slack     : 1059454p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3703
-------------------------------------   ---- 
End-of-path arrival time (ps)           3703
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2              0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  1059454  RISE       1
\CARD_UART:BUART:tx_state_2\/main_4               macrocell12     2703   3703  1059454  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_2\/clock_0                      macrocell12                0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \CARD_UART:BUART:txn\/main_5
Capture Clock  : \CARD_UART:BUART:txn\/clock_0
Path slack     : 1059462p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3694
-------------------------------------   ---- 
End-of-path arrival time (ps)           3694
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2              0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  1059454  RISE       1
\CARD_UART:BUART:txn\/main_5                      macrocell9      2694   3694  1059462  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:txn\/clock_0                             macrocell9                 0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_last\/q
Path End       : \CARD_UART:BUART:rx_state_2\/main_10
Capture Clock  : \CARD_UART:BUART:rx_state_2\/clock_0
Path slack     : 1059624p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3532
-------------------------------------   ---- 
End-of-path arrival time (ps)           3532
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_last\/clock_0                         macrocell24                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_last\/q           macrocell24   1250   1250  1059624  RISE       1
\CARD_UART:BUART:rx_state_2\/main_10  macrocell18   2282   3532  1059624  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:pollcount_1\/q
Path End       : \CARD_UART:BUART:pollcount_1\/main_2
Capture Clock  : \CARD_UART:BUART:pollcount_1\/clock_0
Path slack     : 1059673p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_1\/clock_0                     macrocell21                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:pollcount_1\/q       macrocell21   1250   1250  1052374  RISE       1
\CARD_UART:BUART:pollcount_1\/main_2  macrocell21   2234   3484  1059673  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_1\/clock_0                     macrocell21                0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:pollcount_1\/q
Path End       : \CARD_UART:BUART:rx_status_3\/main_5
Capture Clock  : \CARD_UART:BUART:rx_status_3\/clock_0
Path slack     : 1059673p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_1\/clock_0                     macrocell21                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:pollcount_1\/q       macrocell21   1250   1250  1052374  RISE       1
\CARD_UART:BUART:rx_status_3\/main_5  macrocell23   2234   3484  1059673  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_status_3\/clock_0                     macrocell23                0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \CARD_UART:BUART:tx_state_1\/main_2
Capture Clock  : \CARD_UART:BUART:tx_state_1\/clock_0
Path slack     : 1059924p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3233
-------------------------------------   ---- 
End-of-path arrival time (ps)           3233
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2              0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1046314  RISE       1
\CARD_UART:BUART:tx_state_1\/main_2               macrocell10     2233   3233  1059924  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_1\/clock_0                      macrocell10                0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \CARD_UART:BUART:tx_state_2\/main_2
Capture Clock  : \CARD_UART:BUART:tx_state_2\/clock_0
Path slack     : 1059924p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3233
-------------------------------------   ---- 
End-of-path arrival time (ps)           3233
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2              0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1046314  RISE       1
\CARD_UART:BUART:tx_state_2\/main_2               macrocell12     2233   3233  1059924  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_2\/clock_0                      macrocell12                0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

