{
    "code": "module TopModule (\n    input logic clk,\n    input logic [7:0] in,\n    output logic [7:0] anyedge\n);\n\n    logic [7:0] prev_in;\n\n    always @(posedge clk) begin\n        prev_in <= in;\n    end\n\n    always @(*) begin\n        anyedge = (in ^ prev_in);\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 212,
        "passfail": "R"
    }
}