#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 28 14:37:16 2022
# Process ID: 5276
# Current directory: D:/data/logic_design_lab/labs/lab4/lab4_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11192 D:\data\logic_design_lab\labs\lab4\lab4_1\lab4_1.xpr
# Log file: D:/data/logic_design_lab/labs/lab4/lab4_1/vivado.log
# Journal file: D:/data/logic_design_lab/labs/lab4/lab4_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.xpr
update_compile_order -fileset sources_1
file mkdir D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.srcs/sim_1/new/lab4_1_test.v w ]
add_files -fileset sim_1 D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.srcs/sim_1/new/lab4_1_test.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source lab4_1_test.tcl
close_sim
close_project
open_project D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.xpr
update_compile_order -fileset sources_1
file mkdir D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.srcs/sim_1/new/lab4_2_test.v w ]
add_files -fileset sim_1 D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.srcs/sim_1/new/lab4_2_test.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source lab4_2_test.tcl
close_sim
close_project
open_project D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.xpr
update_compile_order -fileset sources_1
file mkdir D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sim_1/new/lab4_3_test.v w ]
add_files -fileset sim_1 D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sim_1/new/lab4_3_test.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source lab4_3_test.tcl
close_sim
close_project
open_project D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.xpr
update_compile_order -fileset sources_1
file mkdir D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sim_1/new/lab4_4_test.v w ]
add_files -fileset sim_1 D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sim_1/new/lab4_4_test.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
