// Seed: 3527981034
module module_0 ();
  module_3 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_2(
      -1 !== id_1
  );
  assign id_1 = (1);
  initial id_1 <= id_1.id_1;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply1 id_0,
    input wire id_1
);
  id_3(
      id_0, -1'b0
  );
  localparam id_4 = -1;
  assign id_0 = 1;
  module_0 modCall_1 ();
endmodule
module module_3;
  assign id_2 = "";
  assign module_4.type_1 = 0;
endmodule
module module_4 (
    input uwire id_0,
    output supply0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    output wire id_5,
    output tri id_6,
    input tri1 id_7,
    output tri0 id_8,
    output tri0 id_9,
    input uwire id_10,
    input wire id_11,
    output wand id_12,
    output logic id_13,
    input tri id_14,
    input tri id_15,
    output supply1 id_16,
    input tri0 id_17,
    output tri0 id_18,
    input wand id_19,
    output tri0 id_20,
    input wor id_21,
    input wor id_22,
    input wand id_23,
    input tri0 id_24,
    output wor id_25,
    input tri0 id_26,
    input supply0 id_27,
    input uwire id_28
);
  initial @(posedge +id_11) id_13 <= 1;
  module_3 modCall_1 ();
endmodule
