{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549577897642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549577897642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 07 16:18:17 2019 " "Processing started: Thu Feb 07 16:18:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549577897642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1549577897642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ece385_lab4_demo_adder -c ece385_lab4_demo_adder --analyze_file=D:/ece385/exp4/ece385sp16_lab4_adders/ece385_lab4_demo_adder.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off ece385_lab4_demo_adder -c ece385_lab4_demo_adder --analyze_file=D:/ece385/exp4/ece385sp16_lab4_adders/ece385_lab4_demo_adder.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1549577897642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1549577898094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1549577898094 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" ripple_adder.sv(16) " "Verilog HDL syntax error at ripple_adder.sv(16) near text: \".\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ece385sp16_lab4_adders/ripple_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/ripple_adder.sv" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1549577907597 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "c0 ripple_adder.sv(33) " "Verilog HDL Declaration error at ripple_adder.sv(33): identifier \"c0\" is already declared in the present scope" {  } { { "ece385sp16_lab4_adders/ripple_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/ripple_adder.sv" 33 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1549577907597 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "c1 ripple_adder.sv(33) " "Verilog HDL Declaration error at ripple_adder.sv(33): identifier \"c1\" is already declared in the present scope" {  } { { "ece385sp16_lab4_adders/ripple_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/ripple_adder.sv" 33 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1549577907597 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "c2 ripple_adder.sv(33) " "Verilog HDL Declaration error at ripple_adder.sv(33): identifier \"c2\" is already declared in the present scope" {  } { { "ece385sp16_lab4_adders/ripple_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/ripple_adder.sv" 33 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1549577907598 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" ripple_adder.sv(34) " "Verilog HDL syntax error at ripple_adder.sv(34) near text: \";\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ece385sp16_lab4_adders/ripple_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/ripple_adder.sv" 34 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1549577907598 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" ripple_adder.sv(36) " "Verilog HDL syntax error at ripple_adder.sv(36) near text: \";\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ece385sp16_lab4_adders/ripple_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/ripple_adder.sv" 36 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1549577907598 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction ripple_adder.sv(45) " "Verilog HDL syntax error at ripple_adder.sv(45) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ece385sp16_lab4_adders/ripple_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/ripple_adder.sv" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1549577907598 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"endmodule\" ripple_adder.sv(53) " "Verilog HDL syntax error at ripple_adder.sv(53) near end of file ;  expecting \"endmodule\"" {  } { { "ece385sp16_lab4_adders/ripple_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/ripple_adder.sv" 53 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Design Software" 0 -1 1549577907598 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "lab4_adders_toplevel.sv(14) " "Verilog HDL syntax warning at lab4_adders_toplevel.sv(14): extra block comment delimiter characters /* within block comment" {  } { { "ece385sp16_lab4_adders/lab4_adders_toplevel.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv" 14 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Design Software" 0 -1 1549577907599 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 8 s 2 s Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 8 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549577907609 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 07 16:18:27 2019 " "Processing ended: Thu Feb 07 16:18:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549577907609 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549577907609 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549577907609 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1549577907609 ""}
