INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'rsimeon' on host 'cmstrigger02.hep.wisc.edu' (Linux_x86_64 version 5.4.240-1.el7.elrepo.x86_64) on Tue May 09 13:07:50 CDT 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/max_pragma'
Sourcing Tcl script '/afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/max_pragma/hw4_maxpragma/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project '/afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/max_pragma/hw4_maxpragma'.
INFO: [HLS 200-10] Adding design file 'hw4.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'hw4_test.cpp' to the project
INFO: [HLS 200-10] Opening solution '/afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/max_pragma/hw4_maxpragma/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hw4.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1775.270 ; gain = 1248.910 ; free physical = 65841 ; free virtual = 100464
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1775.270 ; gain = 1248.910 ; free physical = 65841 ; free virtual = 100464
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1775.270 ; gain = 1248.910 ; free physical = 65841 ; free virtual = 100464
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1775.270 ; gain = 1248.910 ; free physical = 65841 ; free virtual = 100464
INFO: [XFORM 203-101] Partitioning array 'in_B' (hw4.cpp:5) in dimension 1 with a block factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw4.cpp:13:33) to (hw4.cpp:13:28) in function 'hw4'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1775.270 ; gain = 1248.910 ; free physical = 65828 ; free virtual = 100451
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1775.270 ; gain = 1248.910 ; free physical = 65829 ; free virtual = 100452
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw4' ...
WARNING: [SYN 201-107] Renaming port name 'hw4/out' to 'hw4/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-71] Latency directive discarded for region hw4 since it contains subloops.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.78 seconds; current allocated memory: 138.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 138.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw4/in_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hw4/in_B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hw4/in_B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hw4/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hw4' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw4'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 138.778 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.69 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1775.270 ; gain = 1248.910 ; free physical = 65822 ; free virtual = 100447
INFO: [VHDL 208-304] Generating VHDL RTL for hw4.
INFO: [VLOG 209-307] Generating Verilog RTL for hw4.
INFO: [HLS 200-112] Total elapsed time: 22.8 seconds; peak allocated memory: 138.778 MB.
