module top_module(
    input clk,
    input load,
    input [511:0] data,
    output [511:0] q
); 
    //out = center^right+center&(~left);
    always @(posedge clk) begin
        if(load) begin
            q <= data;
        end
        else begin
            q[0] <= (q[0]^1'b0)||(q[0]&(~q[1]));
            q[511] <= (q[511]^q[510])||(q[511]&1'b1);
            for (integer i = 1;i<511;i++) begin
                q[i] <= (q[i]^q[i-1])||(q[i]&(!q[i+1]));
            end
        end
    end

endmodule
