{
  "Top": "mul",
  "RtlTop": "mul",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a100t",
    "Package": "-csg324",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "a": {
      "index": "0",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "a_V",
        "portRef": "TDATA"
      }
    },
    "b": {
      "index": "1",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "b_V",
        "portRef": "TDATA"
      }
    },
    "c": {
      "index": "2",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "c_V",
        "portRef": "TDATA"
      }
    },
    "n": {
      "index": "3",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "32",
        "interfaceRef": "n",
        "portRef": "TDATA"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "20",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mul",
    "Version": "1.0",
    "DisplayName": "Mul",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/mul.cpp"],
    "Vhdl": [
      "impl\/vhdl\/mul_a_cache.vhd",
      "impl\/vhdl\/mul.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mul_a_cache.v",
      "impl\/verilog\/mul.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/slimakanzer\/itmo-fourth-year\/SoC\/lab2\/hls_stream\/proj_hls_stream\/solution2\/.autopilot\/db\/mul.design.xml",
    "DebugDir": "C:\/Users\/slimakanzer\/itmo-fourth-year\/SoC\/lab2\/hls_stream\/proj_hls_stream\/solution2\/.debug",
    "ProtoInst": ["C:\/Users\/slimakanzer\/itmo-fourth-year\/SoC\/lab2\/hls_stream\/proj_hls_stream\/solution2\/.debug\/mul.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "a_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "a_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "a_V b_V c_V n",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "b_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "b_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "c_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "c_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "n": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "n",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "a_V_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "a_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "a_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "b_V_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "b_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "b_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "c_V_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "c_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "c_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "n_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "n_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "n_TREADY": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "mul"},
    "Info": {"mul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"mul": {
        "Latency": {
          "LatencyBest": "20",
          "LatencyAvg": "212",
          "LatencyWorst": "722",
          "PipelineIIMin": "21",
          "PipelineIIMax": "723",
          "PipelineII": "21 ~ 723",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.470"
        },
        "Loops": [
          {
            "Name": "Row_cache",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "110",
            "Latency": "2 ~ 110",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "11",
            "PipelineDepth": "2 ~ 11"
          },
          {
            "Name": "Row",
            "TripCount": "",
            "LatencyMin": "16",
            "LatencyMax": "610",
            "Latency": "16 ~ 610",
            "PipelineII": "",
            "PipelineDepthMin": "16",
            "PipelineDepthMax": "61",
            "PipelineDepth": "16 ~ 61",
            "Loops": [{
                "Name": "Col",
                "TripCount": "",
                "LatencyMin": "8",
                "LatencyMax": "53",
                "Latency": "8 ~ 53",
                "PipelineII": "5",
                "PipelineDepth": "9"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "30",
          "FF": "1292",
          "LUT": "1921",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "mul",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-10-14 22:31:54 +0300",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
