#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:12:34 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Mon Nov  2 10:41:25 2015
# Process ID: 523
# Log file: /export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.runs/impl_2/hdmi_directpassthr_woi_wrapper.vdi
# Journal file: /export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source hdmi_directpassthr_woi_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 2820 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from /export/thishost/opt/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /export/thishost/opt/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /export/thishost/opt/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /export/thishost/opt/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /export/thishost/opt/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /export/thishost/opt/Xilinx/Vivado/2014.2/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_processing_system7_0_0/hdmi_directpassthr_woi_processing_system7_0_0.xdc] for cell 'hdmi_directpassthr_woi_i/processing_system7_0/inst'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_processing_system7_0_0/hdmi_directpassthr_woi_processing_system7_0_0.xdc] for cell 'hdmi_directpassthr_woi_i/processing_system7_0/inst'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_axi_iic_0_0/hdmi_directpassthr_woi_axi_iic_0_0_board.xdc] for cell 'hdmi_directpassthr_woi_i/fmc_imageon_iic_0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_axi_iic_0_0/hdmi_directpassthr_woi_axi_iic_0_0_board.xdc] for cell 'hdmi_directpassthr_woi_i/fmc_imageon_iic_0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_rst_processing_system7_0_100M_0/hdmi_directpassthr_woi_rst_processing_system7_0_100M_0.xdc] for cell 'hdmi_directpassthr_woi_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_rst_processing_system7_0_100M_0/hdmi_directpassthr_woi_rst_processing_system7_0_100M_0.xdc] for cell 'hdmi_directpassthr_woi_i/rst_processing_system7_0_100M'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_rst_processing_system7_0_100M_0/hdmi_directpassthr_woi_rst_processing_system7_0_100M_0_board.xdc] for cell 'hdmi_directpassthr_woi_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_rst_processing_system7_0_100M_0/hdmi_directpassthr_woi_rst_processing_system7_0_100M_0_board.xdc] for cell 'hdmi_directpassthr_woi_i/rst_processing_system7_0_100M'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_rst_processing_system7_0_150M_0/hdmi_directpassthr_woi_rst_processing_system7_0_150M_0.xdc] for cell 'hdmi_directpassthr_woi_i/rst_processing_system7_0_150M'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_rst_processing_system7_0_150M_0/hdmi_directpassthr_woi_rst_processing_system7_0_150M_0.xdc] for cell 'hdmi_directpassthr_woi_i/rst_processing_system7_0_150M'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_rst_processing_system7_0_150M_0/hdmi_directpassthr_woi_rst_processing_system7_0_150M_0_board.xdc] for cell 'hdmi_directpassthr_woi_i/rst_processing_system7_0_150M'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_rst_processing_system7_0_150M_0/hdmi_directpassthr_woi_rst_processing_system7_0_150M_0_board.xdc] for cell 'hdmi_directpassthr_woi_i/rst_processing_system7_0_150M'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_0/hdmi_directpassthr_woi_fifo_generator_0_0/hdmi_directpassthr_woi_fifo_generator_0_0.xdc] for cell 'hdmi_directpassthr_woi_i/video_overlay_unit/vovraly_rd_async_fifo/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_0/hdmi_directpassthr_woi_fifo_generator_0_0/hdmi_directpassthr_woi_fifo_generator_0_0.xdc] for cell 'hdmi_directpassthr_woi_i/video_overlay_unit/vovraly_rd_async_fifo/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_axi_vdma_0_0/hdmi_directpassthr_woi_axi_vdma_0_0.xdc] for cell 'hdmi_directpassthr_woi_i/video_overlay_unit/vovrly_vdma/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_axi_vdma_0_0/hdmi_directpassthr_woi_axi_vdma_0_0.xdc] for cell 'hdmi_directpassthr_woi_i/video_overlay_unit/vovrly_vdma/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_1/hdmi_directpassthr_woi_fifo_generator_0_1/hdmi_directpassthr_woi_fifo_generator_0_1.xdc] for cell 'hdmi_directpassthr_woi_i/bge_unit/mog_params_read_async_fifo/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_1/hdmi_directpassthr_woi_fifo_generator_0_1/hdmi_directpassthr_woi_fifo_generator_0_1.xdc] for cell 'hdmi_directpassthr_woi_i/bge_unit/mog_params_read_async_fifo/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_2/hdmi_directpassthr_woi_fifo_generator_0_2/hdmi_directpassthr_woi_fifo_generator_0_2.xdc] for cell 'hdmi_directpassthr_woi_i/bge_unit/mog_params_write_async_fifo/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_2/hdmi_directpassthr_woi_fifo_generator_0_2/hdmi_directpassthr_woi_fifo_generator_0_2.xdc] for cell 'hdmi_directpassthr_woi_i/bge_unit/mog_params_write_async_fifo/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_axi_vdma_0_1/hdmi_directpassthr_woi_axi_vdma_0_1.xdc] for cell 'hdmi_directpassthr_woi_i/bge_unit/mog_vdma/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_axi_vdma_0_1/hdmi_directpassthr_woi_axi_vdma_0_1.xdc] for cell 'hdmi_directpassthr_woi_i/bge_unit/mog_vdma/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_3/hdmi_directpassthr_woi_fifo_generator_0_3/hdmi_directpassthr_woi_fifo_generator_0_3.xdc] for cell 'hdmi_directpassthr_woi_i/bge_unit/vdma_sync_signals_passing/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_3/hdmi_directpassthr_woi_fifo_generator_0_3/hdmi_directpassthr_woi_fifo_generator_0_3.xdc] for cell 'hdmi_directpassthr_woi_i/bge_unit/vdma_sync_signals_passing/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_4/hdmi_directpassthr_woi_fifo_generator_0_4/hdmi_directpassthr_woi_fifo_generator_0_4.xdc] for cell 'hdmi_directpassthr_woi_i/video_overlay_unit/vovrly_sync_sigs_pass/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_4/hdmi_directpassthr_woi_fifo_generator_0_4/hdmi_directpassthr_woi_fifo_generator_0_4.xdc] for cell 'hdmi_directpassthr_woi_i/video_overlay_unit/vovrly_sync_sigs_pass/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_1_0/hdmi_directpassthr_woi_fifo_generator_1_0/hdmi_directpassthr_woi_fifo_generator_1_0.xdc] for cell 'hdmi_directpassthr_woi_i/video_overlay_unit/vovraly_wr_async_fifo/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_1_0/hdmi_directpassthr_woi_fifo_generator_1_0/hdmi_directpassthr_woi_fifo_generator_1_0.xdc] for cell 'hdmi_directpassthr_woi_i/video_overlay_unit/vovraly_wr_async_fifo/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_errosion_level2/buf0/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_errosion_level2/buf0/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_errosion_level2/buf1/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_errosion_level2/buf1/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_errosion_level2/buf2/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_errosion_level2/buf2/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_errosion_level2/buf3/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_errosion_level2/buf3/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_errosion_level2/buf4/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_errosion_level2/buf4/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_errosion_level2/buf5/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_errosion_level2/buf5/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_errosion_level2/buf6/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_errosion_level2/buf6/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_errosion_level2/buf7/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_errosion_level2/buf7/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_errosion_level2/buf8/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_errosion_level2/buf8/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_errosion_level2/buf_copy/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_errosion_level2/buf_copy/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_errosion_level2/buf_temp/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_errosion_level2/buf_temp/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_erosion_level1/buf0/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_erosion_level1/buf0/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_erosion_level1/buf1/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_erosion_level1/buf1/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_erosion_level1/buf2/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_erosion_level1/buf2/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_erosion_level1/buf3/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_erosion_level1/buf3/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_erosion_level1/buf4/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_erosion_level1/buf4/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_erosion_level1/buf5/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_erosion_level1/buf5/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_erosion_level1/buf6/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_erosion_level1/buf6/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_erosion_level1/buf7/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_erosion_level1/buf7/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_erosion_level1/buf8/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_erosion_level1/buf8/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_erosion_level1/buf_copy/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_erosion_level1/buf_copy/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_erosion_level1/buf_temp/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_erosion_level1/buf_temp/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf0/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf0/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf1/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf1/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf10/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf10/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf11/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf11/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf12/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf12/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf13/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf13/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf14/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf14/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf2/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf2/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf3/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf3/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf4/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf4/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf5/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf5/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf6/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf6/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf7/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf7/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf8/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf8/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf9/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf9/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf_copy/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf_copy/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf_temp/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/buf_temp/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf0/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf0/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf1/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf1/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf10/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf10/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf11/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf11/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf12/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf12/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf13/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf13/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf14/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf14/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf2/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf2/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf3/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf3/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf4/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf4/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf5/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf5/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf6/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf6/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf7/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf7/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf8/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf8/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf9/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf9/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf_copy/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf_copy/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf_temp/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_Morphology_1_0/ip/morphology_fifo/morphology_fifo/morphology_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/buf_temp/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_5/hdmi_directpassthr_woi_fifo_generator_0_5/hdmi_directpassthr_woi_fifo_generator_0_5.xdc] for cell 'hdmi_directpassthr_woi_i/color_video_pass/color_video_pass_fifo/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_5/hdmi_directpassthr_woi_fifo_generator_0_5/hdmi_directpassthr_woi_fifo_generator_0_5.xdc] for cell 'hdmi_directpassthr_woi_i/color_video_pass/color_video_pass_fifo/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_image_smoothing_1_0/ip/smoothing_fifo/smoothing_fifo/smoothing_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/image_smoothing_0/inst/buf0/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_image_smoothing_1_0/ip/smoothing_fifo/smoothing_fifo/smoothing_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/image_smoothing_0/inst/buf0/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_image_smoothing_1_0/ip/smoothing_fifo/smoothing_fifo/smoothing_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/image_smoothing_0/inst/buf1/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_image_smoothing_1_0/ip/smoothing_fifo/smoothing_fifo/smoothing_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/image_smoothing_0/inst/buf1/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_image_smoothing_1_0/ip/smoothing_fifo/smoothing_fifo/smoothing_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/image_smoothing_0/inst/buf2/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_image_smoothing_1_0/ip/smoothing_fifo/smoothing_fifo/smoothing_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/image_smoothing_0/inst/buf2/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_image_smoothing_1_0/ip/smoothing_fifo/smoothing_fifo/smoothing_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/image_smoothing_0/inst/buf3/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_image_smoothing_1_0/ip/smoothing_fifo/smoothing_fifo/smoothing_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/image_smoothing_0/inst/buf3/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_image_smoothing_1_0/ip/smoothing_fifo/smoothing_fifo/smoothing_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/image_smoothing_0/inst/buf4/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_image_smoothing_1_0/ip/smoothing_fifo/smoothing_fifo/smoothing_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/image_smoothing_0/inst/buf4/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_image_smoothing_1_0/ip/smoothing_fifo/smoothing_fifo/smoothing_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/image_smoothing_0/inst/buf_copy/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_image_smoothing_1_0/ip/smoothing_fifo/smoothing_fifo/smoothing_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/image_smoothing_0/inst/buf_copy/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_image_smoothing_1_0/ip/smoothing_fifo/smoothing_fifo/smoothing_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/image_smoothing_0/inst/buf_temp/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_image_smoothing_1_0/ip/smoothing_fifo/smoothing_fifo/smoothing_fifo.xdc] for cell 'hdmi_directpassthr_woi_i/image_smoothing_0/inst/buf_temp/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_axi_vdma_0_2/hdmi_directpassthr_woi_axi_vdma_0_2.xdc] for cell 'hdmi_directpassthr_woi_i/ycbcr2mem_unit/ycbcr_vdma/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_axi_vdma_0_2/hdmi_directpassthr_woi_axi_vdma_0_2.xdc] for cell 'hdmi_directpassthr_woi_i/ycbcr2mem_unit/ycbcr_vdma/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_6/hdmi_directpassthr_woi_fifo_generator_0_6/hdmi_directpassthr_woi_fifo_generator_0_6.xdc] for cell 'hdmi_directpassthr_woi_i/ycbcr2mem_unit/ycbcr_mem_read_async_fifo/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_6/hdmi_directpassthr_woi_fifo_generator_0_6/hdmi_directpassthr_woi_fifo_generator_0_6.xdc] for cell 'hdmi_directpassthr_woi_i/ycbcr2mem_unit/ycbcr_mem_read_async_fifo/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_7/hdmi_directpassthr_woi_fifo_generator_0_7/hdmi_directpassthr_woi_fifo_generator_0_7.xdc] for cell 'hdmi_directpassthr_woi_i/ycbcr2mem_unit/ycbcr_mem_sync_sigs_async_fifo/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_7/hdmi_directpassthr_woi_fifo_generator_0_7/hdmi_directpassthr_woi_fifo_generator_0_7.xdc] for cell 'hdmi_directpassthr_woi_i/ycbcr2mem_unit/ycbcr_mem_sync_sigs_async_fifo/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_8/hdmi_directpassthr_woi_fifo_generator_0_8/hdmi_directpassthr_woi_fifo_generator_0_8.xdc] for cell 'hdmi_directpassthr_woi_i/ycbcr2mem_unit/ycbcr_mem_write_async_fifo/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_8/hdmi_directpassthr_woi_fifo_generator_0_8/hdmi_directpassthr_woi_fifo_generator_0_8.xdc] for cell 'hdmi_directpassthr_woi_i/ycbcr2mem_unit/ycbcr_mem_write_async_fifo/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/constrs_1/imports/constraints/zedboard_fmc_imageon_hdmi_passthrough.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/constrs_1/imports/constraints/zedboard_fmc_imageon_hdmi_passthrough.xdc:167]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1823.918 ; gain = 446.172
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/constrs_1/imports/constraints/zedboard_fmc_imageon_hdmi_passthrough.xdc]
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_0/hdmi_directpassthr_woi_fifo_generator_0_0/hdmi_directpassthr_woi_fifo_generator_0_0_clocks.xdc] for cell 'hdmi_directpassthr_woi_i/video_overlay_unit/vovraly_rd_async_fifo/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_0/hdmi_directpassthr_woi_fifo_generator_0_0/hdmi_directpassthr_woi_fifo_generator_0_0_clocks.xdc] for cell 'hdmi_directpassthr_woi_i/video_overlay_unit/vovraly_rd_async_fifo/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_axi_vdma_0_0/hdmi_directpassthr_woi_axi_vdma_0_0_clocks.xdc] for cell 'hdmi_directpassthr_woi_i/video_overlay_unit/vovrly_vdma/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_axi_vdma_0_0/hdmi_directpassthr_woi_axi_vdma_0_0_clocks.xdc] for cell 'hdmi_directpassthr_woi_i/video_overlay_unit/vovrly_vdma/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_1/hdmi_directpassthr_woi_fifo_generator_0_1/hdmi_directpassthr_woi_fifo_generator_0_1_clocks.xdc] for cell 'hdmi_directpassthr_woi_i/bge_unit/mog_params_read_async_fifo/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_1/hdmi_directpassthr_woi_fifo_generator_0_1/hdmi_directpassthr_woi_fifo_generator_0_1_clocks.xdc] for cell 'hdmi_directpassthr_woi_i/bge_unit/mog_params_read_async_fifo/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_2/hdmi_directpassthr_woi_fifo_generator_0_2/hdmi_directpassthr_woi_fifo_generator_0_2_clocks.xdc] for cell 'hdmi_directpassthr_woi_i/bge_unit/mog_params_write_async_fifo/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_2/hdmi_directpassthr_woi_fifo_generator_0_2/hdmi_directpassthr_woi_fifo_generator_0_2_clocks.xdc] for cell 'hdmi_directpassthr_woi_i/bge_unit/mog_params_write_async_fifo/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_axi_vdma_0_1/hdmi_directpassthr_woi_axi_vdma_0_1_clocks.xdc] for cell 'hdmi_directpassthr_woi_i/bge_unit/mog_vdma/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_axi_vdma_0_1/hdmi_directpassthr_woi_axi_vdma_0_1_clocks.xdc] for cell 'hdmi_directpassthr_woi_i/bge_unit/mog_vdma/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_1_0/hdmi_directpassthr_woi_fifo_generator_1_0/hdmi_directpassthr_woi_fifo_generator_1_0_clocks.xdc] for cell 'hdmi_directpassthr_woi_i/video_overlay_unit/vovraly_wr_async_fifo/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_1_0/hdmi_directpassthr_woi_fifo_generator_1_0/hdmi_directpassthr_woi_fifo_generator_1_0_clocks.xdc] for cell 'hdmi_directpassthr_woi_i/video_overlay_unit/vovraly_wr_async_fifo/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_axi_vdma_0_2/hdmi_directpassthr_woi_axi_vdma_0_2_clocks.xdc] for cell 'hdmi_directpassthr_woi_i/ycbcr2mem_unit/ycbcr_vdma/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_axi_vdma_0_2/hdmi_directpassthr_woi_axi_vdma_0_2_clocks.xdc] for cell 'hdmi_directpassthr_woi_i/ycbcr2mem_unit/ycbcr_vdma/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_6/hdmi_directpassthr_woi_fifo_generator_0_6/hdmi_directpassthr_woi_fifo_generator_0_6_clocks.xdc] for cell 'hdmi_directpassthr_woi_i/ycbcr2mem_unit/ycbcr_mem_read_async_fifo/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_6/hdmi_directpassthr_woi_fifo_generator_0_6/hdmi_directpassthr_woi_fifo_generator_0_6_clocks.xdc] for cell 'hdmi_directpassthr_woi_i/ycbcr2mem_unit/ycbcr_mem_read_async_fifo/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_8/hdmi_directpassthr_woi_fifo_generator_0_8/hdmi_directpassthr_woi_fifo_generator_0_8_clocks.xdc] for cell 'hdmi_directpassthr_woi_i/ycbcr2mem_unit/ycbcr_mem_write_async_fifo/U0'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_fifo_generator_0_8/hdmi_directpassthr_woi_fifo_generator_0_8/hdmi_directpassthr_woi_fifo_generator_0_8_clocks.xdc] for cell 'hdmi_directpassthr_woi_i/ycbcr2mem_unit/ycbcr_mem_write_async_fifo/U0'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_auto_ds_0/hdmi_directpassthr_woi_auto_ds_0_clocks.xdc] for cell 'hdmi_directpassthr_woi_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_auto_ds_0/hdmi_directpassthr_woi_auto_ds_0_clocks.xdc] for cell 'hdmi_directpassthr_woi_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_auto_us_0/hdmi_directpassthr_woi_auto_us_0_clocks.xdc] for cell 'hdmi_directpassthr_woi_i/axi_mem_intercon_2/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_auto_us_0/hdmi_directpassthr_woi_auto_us_0_clocks.xdc] for cell 'hdmi_directpassthr_woi_i/axi_mem_intercon_2/s00_couplers/auto_us/inst'
Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_auto_us_1/hdmi_directpassthr_woi_auto_us_1_clocks.xdc] for cell 'hdmi_directpassthr_woi_i/axi_mem_intercon_2/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.srcs/sources_1/bd/hdmi_directpassthr_woi/ip/hdmi_directpassthr_woi_auto_us_1/hdmi_directpassthr_woi_auto_us_1_clocks.xdc] for cell 'hdmi_directpassthr_woi_i/axi_mem_intercon_2/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 29 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 3 instances

link_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1834.324 ; gain = 1015.129
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:01 . Memory (MB): peak = 1835.328 ; gain = 0.996

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/export/thishost/opt/Xilinx/Vivado/2014.2/data/ip'.
INFO: [IP_Flow 19-3826] Re-using generated and synthesized IP, "xilinx.com:ip:labtools_xsdb_master_lib:3.0", from Vivado Debug IP cache, "/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.cache/a0d28f7d".
INFO: [IP_Flow 19-3826] Re-using generated and synthesized IP, "xilinx.com:ip:ila:4.0", from Vivado Debug IP cache, "/export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.cache/90c29a83".
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1839.332 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 153ee47a4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1839.332 ; gain = 4.004
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 18 inverter(s) to 48 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 9fa1fdf3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1884.328 ; gain = 49.000

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 4234 cells.
Phase 3 Constant Propagation | Checksum: 77de6180

Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1884.328 ; gain = 49.000

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 24937 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 9729 unconnected cells.
Phase 4 Sweep | Checksum: 1983b2b07

Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1884.328 ; gain = 49.000

Phase 5 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 5 Constant Propagation | Checksum: 165db31d7

Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 1884.328 ; gain = 49.000

Phase 6 Sweep
INFO: [Opt 31-12] Eliminated 260 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 12 unconnected cells.
Phase 6 Sweep | Checksum: 10096557b

Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 1884.328 ; gain = 49.000
Ending Logic Optimization Task | Checksum: 10096557b

Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1884.328 ; gain = 49.000
Implement Debug Cores | Checksum: 153ee47a4
Logic Optimization | Checksum: 1852a2367

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 12 BRAM(s) out of a total of 116 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 58 newly gated: 0 Total Ports: 232
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 177803995

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2112.352 ; gain = 0.000
Ending Power Optimization Task | Checksum: 177803995

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2112.352 ; gain = 228.023
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 2112.352 ; gain = 278.023
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2112.355 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2112.355 ; gain = 0.004
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 111c00c51

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2112.359 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2112.359 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2112.359 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 134e9d28

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2112.359 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 134e9d28

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2112.359 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 134e9d28

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2112.359 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 88c850bd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2142.363 ; gain = 30.004
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 88c850bd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2142.363 ; gain = 30.004

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: c98631d3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2142.363 ; gain = 30.004
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'hdmi_directpassthr_woi_i/Morphology_0/morph_copy_reg_i_4' is driving clock pin of 4 registers. This could lead to large hold time violations. First few involved registers are:
	hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation/morph_copy_reg {LDCE}
	hdmi_directpassthr_woi_i/Morphology_0/inst/morph_dilation_level2/morph_copy_reg {LDCE}
	hdmi_directpassthr_woi_i/Morphology_0/inst/morph_erosion_level1/morph_copy_reg {LDCE}
	hdmi_directpassthr_woi_i/Morphology_0/inst/morph_errosion_level2/morph_copy_reg {LDCE}
WARNING: [Place 30-568] A LUT 'hdmi_directpassthr_woi_i/image_smoothing_0/smooth_copy_reg[7]_i_9' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	hdmi_directpassthr_woi_i/image_smoothing_0/inst/smooth_copy_reg[7] {LDCE}
	hdmi_directpassthr_woi_i/image_smoothing_0/inst/smooth_copy_reg[6] {LDCE}
	hdmi_directpassthr_woi_i/image_smoothing_0/inst/smooth_copy_reg[5] {LDCE}
	hdmi_directpassthr_woi_i/image_smoothing_0/inst/smooth_copy_reg[4] {LDCE}
	hdmi_directpassthr_woi_i/image_smoothing_0/inst/smooth_copy_reg[3] {LDCE}
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: c98631d3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2142.363 ; gain = 30.004

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: c98631d3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2142.363 ; gain = 30.004

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 8393cf00

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2142.363 ; gain = 30.004
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f90d8295

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2142.363 ; gain = 30.004

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 1c16560ef

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2142.363 ; gain = 30.004

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 1652dd972

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 2142.363 ; gain = 30.004

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 185eb6d7d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 2142.363 ; gain = 30.004
Phase 2.1.6.1 Place Init Design | Checksum: 1b8ce0178

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 2142.363 ; gain = 30.004
Phase 2.1.6 Build Placer Netlist Model | Checksum: 1b8ce0178

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 2142.363 ; gain = 30.004

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 1b8ce0178

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 2142.363 ; gain = 30.004
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 1b8ce0178

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 2142.363 ; gain = 30.004
Phase 2.1 Placer Initialization Core | Checksum: 1b8ce0178

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 2142.363 ; gain = 30.004
Phase 2 Placer Initialization | Checksum: 1b8ce0178

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 2142.363 ; gain = 30.004

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 18425d32b

Time (s): cpu = 00:41:20 ; elapsed = 00:14:52 . Memory (MB): peak = 2142.363 ; gain = 30.004

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 18425d32b

Time (s): cpu = 00:41:20 ; elapsed = 00:14:53 . Memory (MB): peak = 2142.363 ; gain = 30.004

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 146a82dce

Time (s): cpu = 00:41:36 ; elapsed = 00:15:02 . Memory (MB): peak = 2142.363 ; gain = 30.004

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: f97bd70c

Time (s): cpu = 00:41:36 ; elapsed = 00:15:02 . Memory (MB): peak = 2142.363 ; gain = 30.004

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 14d230636

Time (s): cpu = 00:41:42 ; elapsed = 00:15:05 . Memory (MB): peak = 2142.363 ; gain = 30.004

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 9bfb164f

Time (s): cpu = 00:41:43 ; elapsed = 00:15:06 . Memory (MB): peak = 2142.363 ; gain = 30.004
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 19bbfa425

Time (s): cpu = 00:41:57 ; elapsed = 00:15:18 . Memory (MB): peak = 2172.375 ; gain = 60.016

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 19bbfa425

Time (s): cpu = 00:42:00 ; elapsed = 00:15:20 . Memory (MB): peak = 2172.375 ; gain = 60.016
Phase 4 Detail Placement | Checksum: 19bbfa425

Time (s): cpu = 00:42:00 ; elapsed = 00:15:20 . Memory (MB): peak = 2172.375 ; gain = 60.016

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 16c9dc024

Time (s): cpu = 00:42:00 ; elapsed = 00:15:21 . Memory (MB): peak = 2172.375 ; gain = 60.016

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 172acfb3a

Time (s): cpu = 00:42:25 ; elapsed = 00:15:39 . Memory (MB): peak = 2186.586 ; gain = 74.227
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.507. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 172acfb3a

Time (s): cpu = 00:42:25 ; elapsed = 00:15:39 . Memory (MB): peak = 2186.586 ; gain = 74.227
Phase 5.2 Post Placement Optimization | Checksum: 172acfb3a

Time (s): cpu = 00:42:26 ; elapsed = 00:15:39 . Memory (MB): peak = 2186.586 ; gain = 74.227

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 172acfb3a

Time (s): cpu = 00:42:26 ; elapsed = 00:15:39 . Memory (MB): peak = 2186.586 ; gain = 74.227

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 172acfb3a

Time (s): cpu = 00:42:26 ; elapsed = 00:15:39 . Memory (MB): peak = 2186.586 ; gain = 74.227
Phase 5.4 Placer Reporting | Checksum: 172acfb3a

Time (s): cpu = 00:42:26 ; elapsed = 00:15:39 . Memory (MB): peak = 2186.586 ; gain = 74.227

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 2028c2962

Time (s): cpu = 00:42:26 ; elapsed = 00:15:39 . Memory (MB): peak = 2186.586 ; gain = 74.227
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 2028c2962

Time (s): cpu = 00:42:26 ; elapsed = 00:15:40 . Memory (MB): peak = 2186.586 ; gain = 74.227
Ending Placer Task | Checksum: 1b70d4c27

Time (s): cpu = 00:42:26 ; elapsed = 00:15:40 . Memory (MB): peak = 2186.586 ; gain = 74.227
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:42:30 ; elapsed = 00:15:42 . Memory (MB): peak = 2186.586 ; gain = 74.230
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2186.590 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2186.590 ; gain = 0.004
report_utilization: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2186.590 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2186.594 ; gain = 0.004
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2186.594 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2186.594 ; gain = 0.000
Command: route_design -directive Explore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 233da41d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2324.234 ; gain = 69.250

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 233da41d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2324.238 ; gain = 69.254
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: f922c119

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2379.953 ; gain = 124.969
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.515  | TNS=0      | WHS=-0.356 | THS=-1.01e+03|

Phase 2 Router Initialization | Checksum: f922c119

Time (s): cpu = 00:01:04 ; elapsed = 00:00:39 . Memory (MB): peak = 2379.953 ; gain = 124.969

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d8c6a1a0

Time (s): cpu = 00:01:19 ; elapsed = 00:00:45 . Memory (MB): peak = 2379.953 ; gain = 124.969

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4328
 Number of Nodes with overlaps = 615
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: fe9e14ba

Time (s): cpu = 00:02:11 ; elapsed = 00:01:13 . Memory (MB): peak = 2387.953 ; gain = 132.969
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.321  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19d4e2d62

Time (s): cpu = 00:02:11 ; elapsed = 00:01:13 . Memory (MB): peak = 2387.953 ; gain = 132.969

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 11505bc19

Time (s): cpu = 00:02:20 ; elapsed = 00:01:19 . Memory (MB): peak = 2387.953 ; gain = 132.969
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.337  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 11505bc19

Time (s): cpu = 00:02:21 ; elapsed = 00:01:19 . Memory (MB): peak = 2387.953 ; gain = 132.969
Phase 4 Rip-up And Reroute | Checksum: 11505bc19

Time (s): cpu = 00:02:21 ; elapsed = 00:01:19 . Memory (MB): peak = 2387.953 ; gain = 132.969

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 11505bc19

Time (s): cpu = 00:02:24 ; elapsed = 00:01:21 . Memory (MB): peak = 2387.953 ; gain = 132.969
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.382  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 11505bc19

Time (s): cpu = 00:02:25 ; elapsed = 00:01:21 . Memory (MB): peak = 2387.953 ; gain = 132.969

Phase 6 TNS Cleanup

Phase 6.1 TNS Iteration 0

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11505bc19

Time (s): cpu = 00:02:25 ; elapsed = 00:01:22 . Memory (MB): peak = 2387.953 ; gain = 132.969
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.382  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 6.1 TNS Iteration 0 | Checksum: 11505bc19

Time (s): cpu = 00:02:25 ; elapsed = 00:01:22 . Memory (MB): peak = 2387.953 ; gain = 132.969
Phase 6 TNS Cleanup | Checksum: 11505bc19

Time (s): cpu = 00:02:25 ; elapsed = 00:01:22 . Memory (MB): peak = 2387.953 ; gain = 132.969

Phase 7 Clock Skew Optimization
Phase 7 Clock Skew Optimization | Checksum: 11505bc19

Time (s): cpu = 00:02:25 ; elapsed = 00:01:22 . Memory (MB): peak = 2387.953 ; gain = 132.969

Phase 8 Post Hold Fix

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 11505bc19

Time (s): cpu = 00:02:31 ; elapsed = 00:01:25 . Memory (MB): peak = 2387.953 ; gain = 132.969
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.382  | TNS=0      | WHS=0.017  | THS=0      |

Phase 8 Post Hold Fix | Checksum: 11505bc19

Time (s): cpu = 00:02:31 ; elapsed = 00:01:25 . Memory (MB): peak = 2387.953 ; gain = 132.969

Phase 9 Timing Verification

Phase 9.1 Update Timing
Phase 9.1 Update Timing | Checksum: 11505bc19

Time (s): cpu = 00:02:39 ; elapsed = 00:01:28 . Memory (MB): peak = 2387.953 ; gain = 132.969
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.382  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 9 Timing Verification | Checksum: 11505bc19

Time (s): cpu = 00:02:39 ; elapsed = 00:01:28 . Memory (MB): peak = 2387.953 ; gain = 132.969

Phase 10 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.7216 %
  Global Horizontal Routing Utilization  = 13.1432 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 10 Route finalize | Checksum: 11505bc19

Time (s): cpu = 00:02:39 ; elapsed = 00:01:28 . Memory (MB): peak = 2387.953 ; gain = 132.969

Phase 11 Verifying routed nets

 Verification completed successfully
Phase 11 Verifying routed nets | Checksum: 11505bc19

Time (s): cpu = 00:02:39 ; elapsed = 00:01:28 . Memory (MB): peak = 2387.953 ; gain = 132.969

Phase 12 Depositing Routes
Phase 12 Depositing Routes | Checksum: 3f304a7a

Time (s): cpu = 00:02:42 ; elapsed = 00:01:31 . Memory (MB): peak = 2387.953 ; gain = 132.969

Phase 13 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.383  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 13 Post Router Timing | Checksum: 3f304a7a

Time (s): cpu = 00:03:04 ; elapsed = 00:01:40 . Memory (MB): peak = 2387.953 ; gain = 132.969
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 3f304a7a

Time (s): cpu = 00:03:05 ; elapsed = 00:01:40 . Memory (MB): peak = 2387.953 ; gain = 132.969

Routing Is Done.

Time (s): cpu = 00:03:05 ; elapsed = 00:01:40 . Memory (MB): peak = 2387.953 ; gain = 132.969
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:12 ; elapsed = 00:01:45 . Memory (MB): peak = 2387.953 ; gain = 201.359
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2387.957 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2387.957 ; gain = 0.004
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /export/scratch/wenyu/wenyu_vision_project/vivado_vflow_working_Mar13_15/vovrly_smth_mog_mrph_3rdVDMA_complete/hdmi_directpassthr_woi.runs/impl_2/hdmi_directpassthr_woi_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2387.957 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2387.957 ; gain = 0.000
WARNING: [Power 33-246] Failed to set toggle rate as <const1> is a constant net.
WARNING: [Power 33-246] Failed to set toggle rate as <const1> is a constant net.
WARNING: [Power 33-246] Failed to set toggle rate as <const1> is a constant net.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2438.961 ; gain = 51.004
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2451.961 ; gain = 12.992
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2451.965 ; gain = 12.996
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Nov  2 11:02:59 2015...
