
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003360                       # Number of seconds simulated
sim_ticks                                  3360290250                       # Number of ticks simulated
final_tick                               574891327926                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 406707                       # Simulator instruction rate (inst/s)
host_op_rate                                   523104                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 317960                       # Simulator tick rate (ticks/s)
host_mem_usage                               16920980                       # Number of bytes of host memory used
host_seconds                                 10568.26                       # Real time elapsed on the host
sim_insts                                  4298186820                       # Number of instructions simulated
sim_ops                                    5528298583                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       223360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       271360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        93952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       164608                       # Number of bytes read from this memory
system.physmem.bytes_read::total               774528                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       250880                       # Number of bytes written to this memory
system.physmem.bytes_written::total            250880                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1745                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2120                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          734                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1286                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6051                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1960                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1960                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1599862                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     66470448                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1637954                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     80754929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1523678                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     27959490                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1561770                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     48986245                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               230494375                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1599862                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1637954                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1523678                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1561770                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6323263                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          74660217                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               74660217                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          74660217                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1599862                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     66470448                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1637954                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     80754929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1523678                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     27959490                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1561770                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     48986245                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              305154592                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8058251                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2857010                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2491412                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189435                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1442768                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384719                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200794                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5734                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3500787                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15863665                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2857010                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1585513                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3359587                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876660                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        350579                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1721441                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91063                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7897025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.315064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.290817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4537438     57.46%     57.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600352      7.60%     65.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294236      3.73%     68.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          222192      2.81%     71.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          183483      2.32%     73.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158825      2.01%     75.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54759      0.69%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195811      2.48%     79.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1649929     20.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7897025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354545                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.968624                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3624989                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       326928                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3245760                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16106                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683241                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312556                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2852                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17730361                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4400                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683241                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3775653                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         144598                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40897                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3109883                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       142746                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17172535                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70701                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        59625                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22741676                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78187613                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78187613                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903406                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7838234                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2140                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1138                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           364068                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2626065                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       594927                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7707                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       198305                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16144158                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2146                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13767298                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17612                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4660145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12667046                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          111                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7897025                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.743352                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.857302                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2834204     35.89%     35.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1678403     21.25%     57.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       853090     10.80%     67.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       998424     12.64%     80.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       743601      9.42%     90.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477744      6.05%     96.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       203656      2.58%     98.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60841      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        47062      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7897025                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58392     72.91%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12625     15.76%     88.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9076     11.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10804431     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109530      0.80%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2359072     17.14%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       493269      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13767298                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.708472                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80093                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005818                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35529326                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20806561                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13285733                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13847391                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22464                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       737988                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          118                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155171                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683241                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          82722                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7190                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16146305                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63559                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2626065                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       594927                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1131                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3884                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           44                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          118                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95909                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111505                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207414                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13466261                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2257168                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       301037                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2737703                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2016830                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            480535                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.671115                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13311406                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13285733                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7995428                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19698255                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.648712                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405895                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370187                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4776219                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2035                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187680                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7213784                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.576175                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.289620                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3377702     46.82%     46.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532210     21.24%     68.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837823     11.61%     79.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305607      4.24%     83.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       262102      3.63%     87.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116473      1.61%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281363      3.90%     93.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77473      1.07%     94.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       423031      5.86%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7213784                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370187                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888074                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928960                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       423031                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22937055                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32976919                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3601                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 161226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370187                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.805825                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.805825                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.240965                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.240965                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62353592                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17438218                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18291060                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2030                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8058251                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2929502                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2377045                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       200055                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1213973                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1150343                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          311640                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8689                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3069626                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16156567                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2929502                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1461983                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3409092                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1050525                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        549720                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1510015                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90954                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7874316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.528736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.326203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4465224     56.71%     56.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          214740      2.73%     59.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          242958      3.09%     62.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          442141      5.61%     68.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197518      2.51%     70.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          306987      3.90%     74.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          168103      2.13%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141794      1.80%     78.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1694851     21.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7874316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363541                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.004972                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3239921                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       504647                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3252940                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32863                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        843940                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       497875                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2873                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19218891                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4637                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        843940                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3416467                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         130986                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       131081                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3105146                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       246691                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18466390                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3883                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132463                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        71774                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          698                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25870766                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86019913                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86019913                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15908184                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9962560                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3884                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2339                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           633433                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1720744                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       880002                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13025                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       266009                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17348860                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3886                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13972942                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27677                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5854714                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17517004                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          740                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7874316                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.774496                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.924171                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2760607     35.06%     35.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1673339     21.25%     56.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1129094     14.34%     70.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       789043     10.02%     80.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       662935      8.42%     89.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       354251      4.50%     93.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       353989      4.50%     98.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        81107      1.03%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69951      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7874316                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         101496     76.57%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14209     10.72%     87.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16852     12.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11648078     83.36%     83.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       197443      1.41%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1539      0.01%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1392790      9.97%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       733092      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13972942                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.733992                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             132561                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009487                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35980438                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23207606                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13566973                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14105503                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        27481                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       671394                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          221                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          157                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       222513                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        843940                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          52080                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8378                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17352746                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        60601                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1720744                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       880002                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2316                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6126                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          157                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       118642                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114498                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       233140                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13707592                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1299437                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       265350                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2003236                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1941324                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            703799                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.701063                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13577724                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13566973                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8880267                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24915281                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.683613                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356418                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9324283                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11452130                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5900683                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3146                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       202599                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7030376                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628950                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.161749                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2778248     39.52%     39.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1913737     27.22%     66.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       785520     11.17%     77.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       391413      5.57%     83.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       399363      5.68%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       156814      2.23%     91.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       171080      2.43%     93.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88496      1.26%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       345705      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7030376                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9324283                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11452130                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1706839                       # Number of memory references committed
system.switch_cpus1.commit.loads              1049350                       # Number of loads committed
system.switch_cpus1.commit.membars               1564                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1646600                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10317340                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       233007                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       345705                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24037328                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35550347                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 183935                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9324283                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11452130                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9324283                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.864222                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.864222                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.157110                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.157110                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61625775                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18757526                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17794642                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3140                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8058251                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2985003                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2432055                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       202476                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1216403                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1160354                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          314955                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8987                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3127913                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16290083                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2985003                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1475309                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3608560                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1038435                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        456274                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1532236                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        81977                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8026859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.509456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.325703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4418299     55.04%     55.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          376167      4.69%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          371209      4.62%     64.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          460952      5.74%     70.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          142468      1.77%     71.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          182172      2.27%     74.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          152119      1.90%     76.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          139624      1.74%     77.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1783849     22.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8026859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370428                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.021541                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3281222                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       429945                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3449439                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        32453                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        833799                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       505050                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          329                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19414790                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1962                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        833799                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3429690                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          46664                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       211069                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3331284                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       174344                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18745893                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        107637                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        47524                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26337047                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     87327473                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     87327473                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16349728                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         9987234                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3507                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1876                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           480353                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1733018                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       897822                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8278                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       277995                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17617599                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3519                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14197405                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29493                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5864940                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     17683834                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          203                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8026859                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.768737                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.910691                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2854784     35.57%     35.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1666971     20.77%     56.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1113244     13.87%     70.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       775691      9.66%     79.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       770675      9.60%     89.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       368607      4.59%     94.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       353460      4.40%     98.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        57038      0.71%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        66389      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8026859                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          89853     75.83%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         14751     12.45%     88.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        13890     11.72%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11866433     83.58%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       177669      1.25%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1622      0.01%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1404747      9.89%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       746934      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14197405                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.761847                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             118494                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008346                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36569653                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23486176                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13800527                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14315899                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        17517                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       665950                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       220290                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        833799                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          25236                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4149                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17621118                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        38730                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1733018                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       897822                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1864                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3249                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       122391                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       114302                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       236693                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13952024                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1312153                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       245378                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2034006                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1993088                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            721853                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.731396                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13816363                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13800527                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8958435                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25273960                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.712596                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354453                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9509921                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11722844                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5898277                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       203919                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7193060                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.629744                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.162221                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2835028     39.41%     39.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1963165     27.29%     66.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       798658     11.10%     77.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       434567      6.04%     83.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       380032      5.28%     89.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       154907      2.15%     91.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       173760      2.42%     93.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       102105      1.42%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       350838      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7193060                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9509921                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11722844                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1744593                       # Number of memory references committed
system.switch_cpus2.commit.loads              1067064                       # Number of loads committed
system.switch_cpus2.commit.membars               1648                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1701009                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10553092                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       242322                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       350838                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24463174                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36076888                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1859                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  31392                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9509921                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11722844                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9509921                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.847352                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.847352                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.180147                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.180147                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62624654                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19186519                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17939721                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3310                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus3.numCycles                 8058251                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2917487                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2375326                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       196046                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1209945                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1128763                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          308364                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8727                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2912480                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16108795                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2917487                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1437127                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3545908                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1052800                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        600673                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1425817                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        82779                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7912203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.519032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.307758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4366295     55.18%     55.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          311003      3.93%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          252772      3.19%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          608675      7.69%     70.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          161286      2.04%     72.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          220348      2.78%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          152339      1.93%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           88274      1.12%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1751211     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7912203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.362050                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.999044                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3040336                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       587886                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3409156                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        21948                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        852871                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       496902                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19292685                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1431                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        852871                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3262766                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         105525                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       160576                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3204188                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       326272                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18608886                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          226                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        132023                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       105403                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     26032657                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     86876384                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     86876384                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15971689                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10060899                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3950                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2385                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           911766                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1750147                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       905791                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17719                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       366985                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17575124                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3959                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13936463                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28351                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6049691                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18654458                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          777                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7912203                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.761388                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.891170                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2760451     34.89%     34.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1683886     21.28%     56.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1131087     14.30%     70.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       817846     10.34%     80.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       702633      8.88%     89.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       370406      4.68%     94.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       315049      3.98%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        62751      0.79%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        68094      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7912203                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          82328     69.89%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17886     15.18%     85.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17576     14.92%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11587894     83.15%     83.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       194447      1.40%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1557      0.01%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1393198     10.00%     94.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       759367      5.45%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13936463                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.729465                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             117792                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008452                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35931269                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23628962                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13580069                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14054255                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        53235                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       692562                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          332                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          194                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227782                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           32                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        852871                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          59309                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7769                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17579084                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        40717                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1750147                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       905791                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2372                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6195                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          194                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       118900                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       111444                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       230344                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13716813                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1303743                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       219647                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2045540                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1933925                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            741797                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.702207                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13589425                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13580069                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8833068                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25098238                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.685238                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351940                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9358679                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11502401                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6076766                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3182                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       199228                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7059332                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.629389                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.143129                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2741465     38.83%     38.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1954321     27.68%     66.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       787615     11.16%     77.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       453636      6.43%     84.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       363570      5.15%     89.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       153516      2.17%     91.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       181673      2.57%     94.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        88244      1.25%     95.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       335292      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7059332                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9358679                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11502401                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1735591                       # Number of memory references committed
system.switch_cpus3.commit.loads              1057582                       # Number of loads committed
system.switch_cpus3.commit.membars               1582                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1649832                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10367285                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       234487                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       335292                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24303051                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           36011857                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3367                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 146048                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9358679                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11502401                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9358679                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.861046                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.861046                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.161378                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.161378                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61704534                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18764123                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17788967                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3176                       # number of misc regfile writes
system.l2.replacements                           6051                       # number of replacements
system.l2.tagsinuse                      16378.760383                       # Cycle average of tags in use
system.l2.total_refs                           742637                       # Total number of references to valid blocks.
system.l2.sampled_refs                          22428                       # Sample count of references to valid blocks.
system.l2.avg_refs                          33.112047                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           176.826220                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     37.193554                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    903.810974                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     37.706400                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1030.321643                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     37.593243                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    345.525260                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     37.143646                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    645.243593                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3894.205339                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3772.038037                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2072.897847                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3388.254626                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010793                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002270                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.055164                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002301                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.062886                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002295                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.021089                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002267                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.039383                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.237683                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.230227                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.126520                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.206803                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999680                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3661                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4839                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2883                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3934                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   15327                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5127                       # number of Writeback hits
system.l2.Writeback_hits::total                  5127                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           58                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   169                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3685                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4897                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2922                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3982                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15496                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3685                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4897                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2922                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3982                       # number of overall hits
system.l2.overall_hits::total                   15496                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1745                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2120                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          734                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1285                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6050                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1745                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2120                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          734                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1286                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6051                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1745                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2120                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          734                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1286                       # number of overall misses
system.l2.overall_misses::total                  6051                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2230390                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    107491175                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2604998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    125595722                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2491298                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     47429899                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2457281                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     77682293                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       367983056                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       100268                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        100268                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2230390                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    107491175                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2604998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    125595722                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2491298                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     47429899                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2457281                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     77782561                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        368083324                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2230390                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    107491175                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2604998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    125595722                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2491298                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     47429899                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2457281                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     77782561                       # number of overall miss cycles
system.l2.overall_miss_latency::total       368083324                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5406                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6959                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3617                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5219                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21377                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5127                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5127                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           58                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           39                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           49                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               170                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5430                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7017                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3656                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5268                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                21547                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5430                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7017                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3656                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5268                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               21547                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.322789                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.304641                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.202931                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.246216                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.283014                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.020408                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.005882                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.321363                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.302123                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.200766                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.244115                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.280828                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.321363                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.302123                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.200766                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.244115                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.280828                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 53104.523810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61599.527221                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 60581.348837                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59243.265094                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 62282.450000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 64618.391008                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 59933.682927                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 60453.146304                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60823.645620                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       100268                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       100268                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 53104.523810                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61599.527221                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 60581.348837                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59243.265094                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 62282.450000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 64618.391008                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 59933.682927                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 60484.106532                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60830.164270                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 53104.523810                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61599.527221                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 60581.348837                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59243.265094                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 62282.450000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 64618.391008                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 59933.682927                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 60484.106532                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60830.164270                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1960                       # number of writebacks
system.l2.writebacks::total                      1960                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1745                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2120                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          734                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1285                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6050                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1745                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          734                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1286                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6051                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1745                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1286                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6051                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1986387                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     97383212                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2358707                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    113343453                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2260364                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     43191876                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2221996                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     70209499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    332955494                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        94494                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        94494                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1986387                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     97383212                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2358707                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    113343453                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2260364                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     43191876                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2221996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     70303993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    333049988                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1986387                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     97383212                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2358707                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    113343453                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2260364                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     43191876                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2221996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     70303993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    333049988                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.322789                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.304641                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.202931                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.246216                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.283014                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.020408                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.005882                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.321363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.302123                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.200766                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.244115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.280828                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.321363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.302123                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.200766                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.244115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.280828                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47294.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55806.998281                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 54853.651163                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53463.892925                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 56509.100000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 58844.517711                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 54195.024390                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54637.742412                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55033.965950                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        94494                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        94494                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 47294.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55806.998281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 54853.651163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53463.892925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 56509.100000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 58844.517711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 54195.024390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 54668.734837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55040.487192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 47294.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55806.998281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 54853.651163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53463.892925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 56509.100000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 58844.517711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 54195.024390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 54668.734837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55040.487192                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               557.136006                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001753908                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1776159.411348                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.960205                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.175801                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067244                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825602                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.892846                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1721387                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1721387                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1721387                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1721387                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1721387                       # number of overall hits
system.cpu0.icache.overall_hits::total        1721387                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           54                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           54                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3360394                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3360394                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3360394                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3360394                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3360394                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3360394                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1721441                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1721441                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1721441                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1721441                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1721441                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1721441                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 62229.518519                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62229.518519                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 62229.518519                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62229.518519                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 62229.518519                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62229.518519                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2911733                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2911733                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2911733                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2911733                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2911733                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2911733                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 63298.543478                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63298.543478                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 63298.543478                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63298.543478                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 63298.543478                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63298.543478                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5430                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250182                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5686                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39263.134365                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.640310                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.359690                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.787657                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.212343                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055740                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055740                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1112                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1112                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1015                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1015                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493324                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493324                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493324                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493324                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17344                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17344                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17416                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17416                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17416                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17416                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    818628391                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    818628391                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2625188                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2625188                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    821253579                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    821253579                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    821253579                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    821253579                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2073084                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2073084                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2510740                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2510740                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2510740                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2510740                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008366                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008366                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006937                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006937                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006937                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006937                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 47199.515164                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 47199.515164                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 36460.944444                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36460.944444                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 47155.120521                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 47155.120521                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 47155.120521                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47155.120521                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          870                       # number of writebacks
system.cpu0.dcache.writebacks::total              870                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11938                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11938                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11986                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11986                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11986                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11986                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5406                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5406                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5430                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5430                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    144149881                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    144149881                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       616445                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       616445                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    144766326                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    144766326                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    144766326                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    144766326                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002163                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002163                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002163                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002163                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 26664.794858                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26664.794858                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 25685.208333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25685.208333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 26660.465193                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26660.465193                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 26660.465193                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26660.465193                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               513.656752                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088483310                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2097270.346821                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.656752                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066758                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.823168                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1509959                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1509959                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1509959                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1509959                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1509959                       # number of overall hits
system.cpu1.icache.overall_hits::total        1509959                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3407431                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3407431                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3407431                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3407431                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3407431                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3407431                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1510015                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1510015                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1510015                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1510015                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1510015                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1510015                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 60846.982143                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60846.982143                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 60846.982143                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60846.982143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 60846.982143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60846.982143                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3061947                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3061947                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3061947                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3061947                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3061947                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3061947                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 65147.808511                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65147.808511                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 65147.808511                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65147.808511                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 65147.808511                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65147.808511                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7017                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177680669                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7273                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24430.175856                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.977462                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.022538                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886631                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113369                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1013026                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1013026                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       654056                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        654056                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2252                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2252                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1570                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1570                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1667082                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1667082                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1667082                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1667082                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13599                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13599                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          228                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          228                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13827                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13827                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13827                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13827                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    484111187                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    484111187                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9365639                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9365639                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    493476826                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    493476826                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    493476826                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    493476826                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1026625                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1026625                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       654284                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       654284                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1570                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1570                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1680909                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1680909                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1680909                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1680909                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013246                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013246                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000348                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000348                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008226                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008226                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008226                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008226                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35599.028384                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35599.028384                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 41077.364035                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41077.364035                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35689.363275                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35689.363275                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35689.363275                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35689.363275                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1236                       # number of writebacks
system.cpu1.dcache.writebacks::total             1236                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6640                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6640                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          170                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          170                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6810                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6810                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6810                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6810                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6959                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6959                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           58                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7017                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7017                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7017                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7017                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    175487683                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    175487683                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1654241                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1654241                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    177141924                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    177141924                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    177141924                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    177141924                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004175                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004175                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004175                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004175                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 25217.370743                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25217.370743                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 28521.396552                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28521.396552                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25244.680633                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25244.680633                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25244.680633                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25244.680633                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               506.922242                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089493493                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2140458.728880                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.922242                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.062375                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.812375                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1532184                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1532184                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1532184                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1532184                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1532184                       # number of overall hits
system.cpu2.icache.overall_hits::total        1532184                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3495624                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3495624                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3495624                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3495624                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3495624                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3495624                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1532236                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1532236                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1532236                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1532236                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1532236                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1532236                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 67223.538462                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 67223.538462                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 67223.538462                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 67223.538462                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 67223.538462                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 67223.538462                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2814406                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2814406                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2814406                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2814406                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2814406                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2814406                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 68644.048780                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 68644.048780                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 68644.048780                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 68644.048780                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 68644.048780                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 68644.048780                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3656                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161224410                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3912                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              41212.783742                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.779390                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.220610                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.862419                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.137581                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1028694                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1028694                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       673963                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        673963                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1801                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1801                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1655                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1655                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1702657                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1702657                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1702657                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1702657                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7199                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7199                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          146                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          146                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7345                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7345                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7345                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7345                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    231272666                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    231272666                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5256996                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5256996                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    236529662                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    236529662                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    236529662                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    236529662                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1035893                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1035893                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       674109                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       674109                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1655                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1655                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1710002                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1710002                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1710002                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1710002                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006950                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006950                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000217                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000217                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004295                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004295                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004295                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004295                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32125.665509                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32125.665509                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 36006.821918                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 36006.821918                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32202.813070                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32202.813070                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32202.813070                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32202.813070                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          810                       # number of writebacks
system.cpu2.dcache.writebacks::total              810                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3582                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3582                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          107                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          107                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3689                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3689                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3689                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3689                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3617                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3617                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           39                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3656                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3656                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3656                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3656                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     78894767                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     78894767                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1031437                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1031437                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     79926204                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     79926204                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     79926204                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     79926204                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003492                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003492                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002138                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002138                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002138                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002138                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21812.210948                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21812.210948                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 26447.102564                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 26447.102564                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 21861.653173                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21861.653173                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 21861.653173                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21861.653173                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.231375                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086511674                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2105642.779070                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.231375                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062871                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.822486                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1425758                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1425758                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1425758                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1425758                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1425758                       # number of overall hits
system.cpu3.icache.overall_hits::total        1425758                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           59                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           59                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           59                       # number of overall misses
system.cpu3.icache.overall_misses::total           59                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3752738                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3752738                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3752738                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3752738                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3752738                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3752738                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1425817                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1425817                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1425817                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1425817                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1425817                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1425817                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 63605.728814                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 63605.728814                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 63605.728814                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 63605.728814                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 63605.728814                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 63605.728814                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           17                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           17                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           17                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2733770                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2733770                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2733770                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2733770                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2733770                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2733770                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 65089.761905                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65089.761905                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 65089.761905                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65089.761905                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 65089.761905                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65089.761905                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5268                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170694646                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5524                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              30900.551412                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.280900                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.719100                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.880004                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.119996                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       989446                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         989446                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       674342                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        674342                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1780                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1780                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1588                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1588                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1663788                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1663788                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1663788                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1663788                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13394                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13394                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          332                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          332                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13726                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13726                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13726                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13726                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    547458935                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    547458935                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     19135545                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     19135545                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    566594480                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    566594480                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    566594480                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    566594480                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1002840                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1002840                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       674674                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       674674                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1588                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1588                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1677514                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1677514                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1677514                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1677514                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013356                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013356                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000492                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000492                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008182                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008182                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008182                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008182                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 40873.445946                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 40873.445946                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 57637.183735                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 57637.183735                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 41278.921754                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 41278.921754                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 41278.921754                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 41278.921754                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       128603                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 64301.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2211                       # number of writebacks
system.cpu3.dcache.writebacks::total             2211                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8175                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8175                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          283                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          283                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8458                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8458                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8458                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8458                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5219                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5219                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           49                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           49                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5268                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5268                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5268                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5268                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    118203499                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    118203499                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1241918                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1241918                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    119445417                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    119445417                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    119445417                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    119445417                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005204                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005204                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003140                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003140                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003140                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003140                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 22648.687296                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 22648.687296                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 25345.265306                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 25345.265306                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 22673.769362                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22673.769362                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 22673.769362                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 22673.769362                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
