##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for I2C_DISPLAY_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (I2C_DISPLAY_IntClock:R vs. I2C_DISPLAY_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK             | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK          | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT             | N/A                   | Target: 24.00 MHz  | 
Clock: I2C_DISPLAY_IntClock  | Frequency: 25.13 MHz  | Target: 6.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
I2C_DISPLAY_IntClock  I2C_DISPLAY_IntClock  166667           126878      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase        
-------------  ------------  ----------------------  
SCL(0)_PAD:in  15937         I2C_DISPLAY_IntClock:R  
SDA(0)_PAD:in  15758         I2C_DISPLAY_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name       Clock to Out  Clock Name:Phase        
--------------  ------------  ----------------------  
SCL(0)_PAD:out  23851         I2C_DISPLAY_IntClock:R  
SDA(0)_PAD:out  23690         I2C_DISPLAY_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for I2C_DISPLAY_IntClock
**************************************************
Clock: I2C_DISPLAY_IntClock
Frequency: 25.13 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:Net_643_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 126878p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36278
-------------------------------------   ----- 
End-of-path arrival time (ps)           36278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:Net_643_3\/q                 macrocell31   1250   1250  126878  RISE       1
SCL(0)/pin_input                          iocell2       6746   7996  126878  RISE       1
SCL(0)/pad_out                            iocell2      15855  23851  126878  RISE       1
SCL(0)/pad_in                             iocell2          0  23851  126878  RISE       1
SCL(0)/fb                                 iocell2       6830  30681  126878  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_reg\/main_0  macrocell20   5597  36278  126878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_reg\/clock_0                  macrocell20         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (I2C_DISPLAY_IntClock:R vs. I2C_DISPLAY_IntClock:R)
*********************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:Net_643_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 126878p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36278
-------------------------------------   ----- 
End-of-path arrival time (ps)           36278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:Net_643_3\/q                 macrocell31   1250   1250  126878  RISE       1
SCL(0)/pin_input                          iocell2       6746   7996  126878  RISE       1
SCL(0)/pad_out                            iocell2      15855  23851  126878  RISE       1
SCL(0)/pad_in                             iocell2          0  23851  126878  RISE       1
SCL(0)/fb                                 iocell2       6830  30681  126878  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_reg\/main_0  macrocell20   5597  36278  126878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_reg\/clock_0                  macrocell20         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:Net_643_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 126878p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36278
-------------------------------------   ----- 
End-of-path arrival time (ps)           36278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:Net_643_3\/q                 macrocell31   1250   1250  126878  RISE       1
SCL(0)/pin_input                          iocell2       6746   7996  126878  RISE       1
SCL(0)/pad_out                            iocell2      15855  23851  126878  RISE       1
SCL(0)/pad_in                             iocell2          0  23851  126878  RISE       1
SCL(0)/fb                                 iocell2       6830  30681  126878  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_reg\/main_0  macrocell20   5597  36278  126878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_reg\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:sda_x_wire\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 127219p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35938
-------------------------------------   ----- 
End-of-path arrival time (ps)           35938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:sda_x_wire\/q                macrocell32   1250   1250  127219  RISE       1
SDA(0)/pin_input                          iocell1       6507   7757  127219  RISE       1
SDA(0)/pad_out                            iocell1      15933  23690  127219  RISE       1
SDA(0)/pad_in                             iocell1          0  23690  127219  RISE       1
SDA(0)/fb                                 iocell1       7630  31320  127219  RISE       1
\I2C_DISPLAY:bI2C_UDB:sda_in_reg\/main_0  macrocell10   4618  35938  127219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:sda_in_reg\/clock_0                  macrocell10         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:sda_x_wire\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_1\/clock_0
Path slack     : 127219p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35938
-------------------------------------   ----- 
End-of-path arrival time (ps)           35938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:sda_x_wire\/q              macrocell32   1250   1250  127219  RISE       1
SDA(0)/pin_input                        iocell1       6507   7757  127219  RISE       1
SDA(0)/pad_out                          iocell1      15933  23690  127219  RISE       1
SDA(0)/pad_in                           iocell1          0  23690  127219  RISE       1
SDA(0)/fb                               iocell1       7630  31320  127219  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/main_6  macrocell18   4618  35938  127219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:Net_643_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 127409p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35748
-------------------------------------   ----- 
End-of-path arrival time (ps)           35748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:Net_643_3\/q                 macrocell31   1250   1250  126878  RISE       1
SCL(0)/pin_input                          iocell2       6746   7996  126878  RISE       1
SCL(0)/pad_out                            iocell2      15855  23851  126878  RISE       1
SCL(0)/pad_in                             iocell2          0  23851  126878  RISE       1
SCL(0)/fb                                 iocell2       6830  30681  126878  RISE       1
\I2C_DISPLAY:bI2C_UDB:clk_eq_reg\/main_0  macrocell30   5067  35748  127409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clk_eq_reg\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:Shifter:u0\/clock
Path slack     : 140283p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20374
-------------------------------------   ----- 
End-of-path arrival time (ps)           20374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q               macrocell12     1250   1250  140283  RISE       1
\I2C_DISPLAY:bI2C_UDB:cnt_reset\/main_1          macrocell4      7647   8897  140283  RISE       1
\I2C_DISPLAY:bI2C_UDB:cnt_reset\/q               macrocell4      3350  12247  140283  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell8      2525  14772  140283  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_0\/q       macrocell8      3350  18122  140283  RISE       1
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell1   2252  20374  140283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 140421p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -4130
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           162537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22116
-------------------------------------   ----- 
End-of-path arrival time (ps)           22116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q                 macrocell12     1250   1250  140283  RISE       1
\I2C_DISPLAY:bI2C_UDB:cnt_reset\/main_1            macrocell4      7647   8897  140283  RISE       1
\I2C_DISPLAY:bI2C_UDB:cnt_reset\/q                 macrocell4      3350  12247  140283  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell5      4211  16459  140421  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell5      3350  19809  140421  RISE       1
\I2C_DISPLAY:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell2   2307  22116  140421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:Shifter:u0\/clock
Path slack     : 141598p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19059
-------------------------------------   ----- 
End-of-path arrival time (ps)           19059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q               macrocell11     1250   1250  141598  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell7      9593  10843  141598  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7      3350  14193  141598  RISE       1
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell1   4866  19059  141598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0
Path slack     : 144166p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18991
-------------------------------------   ----- 
End-of-path arrival time (ps)           18991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q             macrocell11   1250   1250  141598  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4_split\/main_4  macrocell1   10016  11266  144166  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4_split\/q       macrocell1    3350  14616  144166  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/main_6        macrocell11   4375  18991  144166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0
Path slack     : 144320p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18837
-------------------------------------   ----- 
End-of-path arrival time (ps)           18837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q             macrocell11   1250   1250  141598  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0_split\/main_4  macrocell9   10572  11822  144320  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0_split\/q       macrocell9    3350  15172  144320  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/main_8        macrocell15   3665  18837  144320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 144960p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18196
-------------------------------------   ----- 
End-of-path arrival time (ps)           18196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q               macrocell11   1250   1250  141598  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell7    9593  10843  141598  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    3350  14193  141598  RISE       1
\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/main_0       macrocell26   4004  18196  144960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/clock_0                macrocell26         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_3\/clock_0
Path slack     : 145723p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17433
-------------------------------------   ----- 
End-of-path arrival time (ps)           17433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q               macrocell11   1250   1250  141598  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell7    9593  10843  141598  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    3350  14193  141598  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/main_1           macrocell16   3241  17433  145723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_0\/clock_0
Path slack     : 145723p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17433
-------------------------------------   ----- 
End-of-path arrival time (ps)           17433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q               macrocell11   1250   1250  141598  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell7    9593  10843  141598  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    3350  14193  141598  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/main_1           macrocell19   3241  17433  145723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0
Path slack     : 146383p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16774
-------------------------------------   ----- 
End-of-path arrival time (ps)           16774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q             macrocell11   1250   1250  141598  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2_split\/main_4  macrocell27   8526   9776  146383  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2_split\/q       macrocell27   3350  13126  146383  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/main_5        macrocell13   3648  16774  146383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 146698p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16459
-------------------------------------   ----- 
End-of-path arrival time (ps)           16459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q            macrocell12   1250   1250  140283  RISE       1
\I2C_DISPLAY:bI2C_UDB:cnt_reset\/main_1       macrocell4    7647   8897  140283  RISE       1
\I2C_DISPLAY:bI2C_UDB:cnt_reset\/q            macrocell4    3350  12247  140283  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell25   4211  16459  146698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell25         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:Net_643_3\/main_8
Capture Clock  : \I2C_DISPLAY:Net_643_3\/clock_0
Path slack     : 147624p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15533
-------------------------------------   ----- 
End-of-path arrival time (ps)           15533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  140283  RISE       1
\I2C_DISPLAY:bI2C_UDB:cnt_reset\/main_1  macrocell4    7647   8897  140283  RISE       1
\I2C_DISPLAY:bI2C_UDB:cnt_reset\/q       macrocell4    3350  12247  140283  RISE       1
\I2C_DISPLAY:Net_643_3\/main_8           macrocell31   3286  15533  147624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 147648p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -4130
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           162537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14889
-------------------------------------   ----- 
End-of-path arrival time (ps)           14889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q                 macrocell11     1250   1250  141598  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_0\/main_1     macrocell6      7995   9245  147648  RISE       1
\I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell6      3350  12595  147648  RISE       1
\I2C_DISPLAY:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell2   2294  14889  147648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0
Path slack     : 152314p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10843
-------------------------------------   ----- 
End-of-path arrival time (ps)           10843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  141598  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/main_4  macrocell12   9593  10843  152314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_3\/clock_0
Path slack     : 152675p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10482
-------------------------------------   ----- 
End-of-path arrival time (ps)           10482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q      macrocell11   1250   1250  141598  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/main_2  macrocell16   9232  10482  152675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_0\/clock_0
Path slack     : 152675p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10482
-------------------------------------   ----- 
End-of-path arrival time (ps)           10482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q      macrocell11   1250   1250  141598  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/main_2  macrocell19   9232  10482  152675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0
Path slack     : 152686p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10471
-------------------------------------   ----- 
End-of-path arrival time (ps)           10471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  141598  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/main_1  macrocell14   9221  10471  152686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell14         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:sda_x_wire\/main_4
Capture Clock  : \I2C_DISPLAY:sda_x_wire\/clock_0
Path slack     : 153294p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9863
-------------------------------------   ---- 
End-of-path arrival time (ps)           9863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q  macrocell12   1250   1250  140283  RISE       1
\I2C_DISPLAY:sda_x_wire\/main_4     macrocell32   8613   9863  153294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0
Path slack     : 153834p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9323
-------------------------------------   ---- 
End-of-path arrival time (ps)           9323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  140283  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/main_1  macrocell13   8073   9323  153834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0
Path slack     : 153856p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9301
-------------------------------------   ---- 
End-of-path arrival time (ps)           9301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  143140  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/main_3             macrocell12     5721   9301  153856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0
Path slack     : 154010p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9147
-------------------------------------   ---- 
End-of-path arrival time (ps)           9147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  143140  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/main_0             macrocell14     5567   9147  154010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell14         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_1\/clock_0
Path slack     : 154259p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8897
-------------------------------------   ---- 
End-of-path arrival time (ps)           8897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q      macrocell12   1250   1250  140283  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/main_2  macrocell18   7647   8897  154259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_2\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0
Path slack     : 154261p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8896
-------------------------------------   ---- 
End-of-path arrival time (ps)           8896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  143545  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/main_6  macrocell12   7646   8896  154261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_2\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0
Path slack     : 154460p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8697
-------------------------------------   ---- 
End-of-path arrival time (ps)           8697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  143545  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/main_3  macrocell14   7447   8697  154460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell14         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_2\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_3\/clock_0
Path slack     : 155033p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8123
-------------------------------------   ---- 
End-of-path arrival time (ps)           8123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_2\/q      macrocell13   1250   1250  143545  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/main_4  macrocell16   6873   8123  155033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_2\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_0\/clock_0
Path slack     : 155033p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8123
-------------------------------------   ---- 
End-of-path arrival time (ps)           8123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_2\/q      macrocell13   1250   1250  143545  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/main_4  macrocell19   6873   8123  155033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:StsReg\/clock
Path slack     : 155051p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11116
-------------------------------------   ----- 
End-of-path arrival time (ps)           11116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell23         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\/q  macrocell23    1250   1250  155051  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_5\/main_3    macrocell2     2844   4094  155051  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_5\/q         macrocell2     3350   7444  155051  RISE       1
\I2C_DISPLAY:bI2C_UDB:StsReg\/status_5    statusicell1   3672  11116  155051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:StsReg\/clock                        statusicell1        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0
Path slack     : 155397p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7759
-------------------------------------   ---- 
End-of-path arrival time (ps)           7759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  141598  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/main_1  macrocell11   6509   7759  155397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:sda_x_wire\/main_3
Capture Clock  : \I2C_DISPLAY:sda_x_wire\/clock_0
Path slack     : 155397p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7759
-------------------------------------   ---- 
End-of-path arrival time (ps)           7759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q  macrocell11   1250   1250  141598  RISE       1
\I2C_DISPLAY:sda_x_wire\/main_3     macrocell32   6509   7759  155397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0
Path slack     : 155652p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7505
-------------------------------------   ---- 
End-of-path arrival time (ps)           7505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  141598  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/main_1  macrocell15   6255   7505  155652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_2\/clock_0
Path slack     : 155652p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7505
-------------------------------------   ---- 
End-of-path arrival time (ps)           7505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q      macrocell11   1250   1250  141598  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/main_1  macrocell17   6255   7505  155652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0
Path slack     : 155668p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7489
-------------------------------------   ---- 
End-of-path arrival time (ps)           7489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  148832  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/main_6  macrocell14   6239   7489  155668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell14         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:Net_643_3\/main_1
Capture Clock  : \I2C_DISPLAY:Net_643_3\/clock_0
Path slack     : 155670p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7487
-------------------------------------   ---- 
End-of-path arrival time (ps)           7487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q  macrocell11   1250   1250  141598  RISE       1
\I2C_DISPLAY:Net_643_3\/main_1      macrocell31   6237   7487  155670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_1\/clock_0
Path slack     : 155679p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7478
-------------------------------------   ---- 
End-of-path arrival time (ps)           7478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q        macrocell33   1250   1250  148832  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/main_7  macrocell18   6228   7478  155679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:Net_643_3\/main_2
Capture Clock  : \I2C_DISPLAY:Net_643_3\/clock_0
Path slack     : 155800p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7357
-------------------------------------   ---- 
End-of-path arrival time (ps)           7357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q  macrocell12   1250   1250  140283  RISE       1
\I2C_DISPLAY:Net_643_3\/main_2      macrocell31   6107   7357  155800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0
Path slack     : 155812p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7345
-------------------------------------   ---- 
End-of-path arrival time (ps)           7345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  140283  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/main_2  macrocell15   6095   7345  155812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0
Path slack     : 155814p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7343
-------------------------------------   ---- 
End-of-path arrival time (ps)           7343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/q     macrocell26   1250   1250  148773  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/main_11  macrocell12   6093   7343  155814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_2\/clock_0
Path slack     : 155816p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7340
-------------------------------------   ---- 
End-of-path arrival time (ps)           7340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q      macrocell12   1250   1250  140283  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/main_2  macrocell17   6090   7340  155816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0
Path slack     : 155817p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7339
-------------------------------------   ---- 
End-of-path arrival time (ps)           7339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  148832  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/main_3  macrocell13   6089   7339  155817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_3\/clock_0
Path slack     : 156145p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7011
-------------------------------------   ---- 
End-of-path arrival time (ps)           7011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q      macrocell12   1250   1250  140283  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/main_3  macrocell16   5761   7011  156145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_0\/clock_0
Path slack     : 156145p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7011
-------------------------------------   ---- 
End-of-path arrival time (ps)           7011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q      macrocell12   1250   1250  140283  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/main_3  macrocell19   5761   7011  156145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_0\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0
Path slack     : 156146p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7010
-------------------------------------   ---- 
End-of-path arrival time (ps)           7010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  143782  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/main_8  macrocell12   5760   7010  156146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0
Path slack     : 156425p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6731
-------------------------------------   ---- 
End-of-path arrival time (ps)           6731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  143140  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/main_0             macrocell15     3151   6731  156425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0
Path slack     : 156459p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6697
-------------------------------------   ---- 
End-of-path arrival time (ps)           6697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  148832  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/main_9  macrocell12   5447   6697  156459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0
Path slack     : 156563p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6594
-------------------------------------   ---- 
End-of-path arrival time (ps)           6594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  148832  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/main_6  macrocell15   5344   6594  156563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_2\/q
Path End       : \I2C_DISPLAY:Net_643_3\/main_3
Capture Clock  : \I2C_DISPLAY:Net_643_3\/clock_0
Path slack     : 156626p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6531
-------------------------------------   ---- 
End-of-path arrival time (ps)           6531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_2\/q  macrocell13   1250   1250  143545  RISE       1
\I2C_DISPLAY:Net_643_3\/main_3      macrocell31   5281   6531  156626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0
Path slack     : 156719p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6438
-------------------------------------   ---- 
End-of-path arrival time (ps)           6438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q       macrocell14   1250   1250  142747  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/main_3  macrocell11   5188   6438  156719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:sda_x_wire\/main_6
Capture Clock  : \I2C_DISPLAY:sda_x_wire\/clock_0
Path slack     : 156719p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6438
-------------------------------------   ---- 
End-of-path arrival time (ps)           6438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q  macrocell14   1250   1250  142747  RISE       1
\I2C_DISPLAY:sda_x_wire\/main_6     macrocell32   5188   6438  156719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_1\/clock_0
Path slack     : 156724p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6433
-------------------------------------   ---- 
End-of-path arrival time (ps)           6433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q      macrocell14   1250   1250  142747  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/main_4  macrocell18   5183   6433  156724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_3\/clock_0
Path slack     : 156736p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6420
-------------------------------------   ---- 
End-of-path arrival time (ps)           6420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q        macrocell33   1250   1250  148832  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/main_7  macrocell16   5170   6420  156736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_0\/clock_0
Path slack     : 156736p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6420
-------------------------------------   ---- 
End-of-path arrival time (ps)           6420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q        macrocell33   1250   1250  148832  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/main_6  macrocell19   5170   6420  156736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 156736p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6420
-------------------------------------   ---- 
End-of-path arrival time (ps)           6420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q              macrocell33   1250   1250  148832  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell25   5170   6420  156736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell25         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_1\/clock_0
Path slack     : 157016p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6141
-------------------------------------   ---- 
End-of-path arrival time (ps)           6141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q      macrocell11   1250   1250  141598  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/main_1  macrocell18   4891   6141  157016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_4\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0
Path slack     : 157041p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6116
-------------------------------------   ---- 
End-of-path arrival time (ps)           6116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  141598  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/main_0  macrocell13   4866   6116  157041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0
Path slack     : 157074p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6083
-------------------------------------   ---- 
End-of-path arrival time (ps)           6083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  151704  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/main_0           macrocell11    4873   6083  157074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_DISPLAY:sda_x_wire\/main_1
Capture Clock  : \I2C_DISPLAY:sda_x_wire\/clock_0
Path slack     : 157074p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6083
-------------------------------------   ---- 
End-of-path arrival time (ps)           6083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  151704  RISE       1
\I2C_DISPLAY:sda_x_wire\/main_1                   macrocell32    4873   6083  157074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0
Path slack     : 157085p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6072
-------------------------------------   ---- 
End-of-path arrival time (ps)           6072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  140283  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/main_2  macrocell14   4822   6072  157085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell14         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_2\/clock_0
Path slack     : 157113p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q        macrocell33   1250   1250  148832  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/main_6  macrocell17   4794   6044  157113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0
Path slack     : 157114p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6042
-------------------------------------   ---- 
End-of-path arrival time (ps)           6042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  143147  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/main_4  macrocell13   4792   6042  157114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_1\/clock_0
Path slack     : 157124p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6032
-------------------------------------   ---- 
End-of-path arrival time (ps)           6032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  143147  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/main_8   macrocell18   4782   6032  157124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_2\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_2\/clock_0
Path slack     : 157202p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5954
-------------------------------------   ---- 
End-of-path arrival time (ps)           5954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_2\/q      macrocell13   1250   1250  143545  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/main_3  macrocell17   4704   5954  157202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_0\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_3\/clock_0
Path slack     : 157395p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_0\/q      macrocell15   1250   1250  143782  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/main_6  macrocell16   4512   5762  157395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_0\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0
Path slack     : 157422p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  143782  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/main_5  macrocell14   4485   5735  157422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell14         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0
Path slack     : 157569p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5588
-------------------------------------   ---- 
End-of-path arrival time (ps)           5588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q   macrocell25   1250   1250  143147  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/main_10  macrocell12   4338   5588  157569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:Net_643_3\/main_4
Capture Clock  : \I2C_DISPLAY:Net_643_3\/clock_0
Path slack     : 157575p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q  macrocell14   1250   1250  142747  RISE       1
\I2C_DISPLAY:Net_643_3\/main_4      macrocell31   4332   5582  157575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_2\/clock_0
Path slack     : 157589p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5568
-------------------------------------   ---- 
End-of-path arrival time (ps)           5568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q      macrocell14   1250   1250  142747  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/main_4  macrocell17   4318   5568  157589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0
Path slack     : 157610p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5547
-------------------------------------   ---- 
End-of-path arrival time (ps)           5547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q       macrocell14   1250   1250  142747  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/main_7  macrocell12   4297   5547  157610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 157692p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell25         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q       macrocell25   1250   1250  143147  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell28   4215   5465  157692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\/clock_0              macrocell28         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_DISPLAY:Net_643_3\/main_7
Capture Clock  : \I2C_DISPLAY:Net_643_3\/clock_0
Path slack     : 157692p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  143147  RISE       1
\I2C_DISPLAY:Net_643_3\/main_7           macrocell31   4215   5465  157692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0
Path slack     : 157702p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5454
-------------------------------------   ---- 
End-of-path arrival time (ps)           5454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  143147  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/main_7  macrocell15   4204   5454  157702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_0\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0
Path slack     : 157755p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  143782  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/main_4  macrocell11   4151   5401  157755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_0\/q
Path End       : \I2C_DISPLAY:sda_x_wire\/main_7
Capture Clock  : \I2C_DISPLAY:sda_x_wire\/clock_0
Path slack     : 157755p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_0\/q  macrocell15   1250   1250  143782  RISE       1
\I2C_DISPLAY:sda_x_wire\/main_7     macrocell32   4151   5401  157755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_0\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_1\/clock_0
Path slack     : 157759p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_0\/q      macrocell15   1250   1250  143782  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/main_5  macrocell18   4148   5398  157759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0
Path slack     : 157778p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5379
-------------------------------------   ---- 
End-of-path arrival time (ps)           5379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q       macrocell14   1250   1250  142747  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/main_4  macrocell15   4129   5379  157778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 157843p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q            macrocell33   1250   1250  148832  RISE       1
\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/main_1  macrocell26   4064   5314  157843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/clock_0                macrocell26         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 157843p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q              macrocell33   1250   1250  148832  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell28   4064   5314  157843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\/clock_0              macrocell28         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:Net_643_3\/main_6
Capture Clock  : \I2C_DISPLAY:Net_643_3\/clock_0
Path slack     : 157843p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q  macrocell33   1250   1250  148832  RISE       1
\I2C_DISPLAY:Net_643_3\/main_6    macrocell31   4064   5314  157843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:Net_643_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 157850p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5307
-------------------------------------   ---- 
End-of-path arrival time (ps)           5307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:Net_643_3\/q                 macrocell31   1250   1250  126878  RISE       1
\I2C_DISPLAY:bI2C_UDB:clk_eq_reg\/main_1  macrocell30   4057   5307  157850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clk_eq_reg\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_2\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0
Path slack     : 157971p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5185
-------------------------------------   ---- 
End-of-path arrival time (ps)           5185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  143545  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/main_3  macrocell15   3935   5185  157971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 158239p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell2   2290   2290  148627  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell25     2628   4918  158239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell25         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2C_DISPLAY:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0
Path slack     : 158276p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell1   1210   1210  158276  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/main_0             macrocell33    3671   4881  158276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_DISPLAY:sda_x_wire\/main_9
Capture Clock  : \I2C_DISPLAY:sda_x_wire\/clock_0
Path slack     : 158399p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/q  macrocell26   1250   1250  148773  RISE       1
\I2C_DISPLAY:sda_x_wire\/main_9        macrocell32   3508   4758  158399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C_DISPLAY:sda_x_wire\/main_2
Capture Clock  : \I2C_DISPLAY:sda_x_wire\/clock_0
Path slack     : 158407p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/so_comb  datapathcell1   2520   2520  158407  RISE       1
\I2C_DISPLAY:sda_x_wire\/main_2            macrocell32     2229   4749  158407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0
Path slack     : 158672p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q       macrocell14   1250   1250  142747  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/main_4  macrocell14   3234   4484  158672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell14         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_3\/clock_0
Path slack     : 158692p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q      macrocell14   1250   1250  142747  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/main_5  macrocell16   3214   4464  158692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_1\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_0\/clock_0
Path slack     : 158692p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_1\/q      macrocell14   1250   1250  142747  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/main_5  macrocell19   3214   4464  158692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:sda_x_wire\/q
Path End       : \I2C_DISPLAY:sda_x_wire\/main_0
Capture Clock  : \I2C_DISPLAY:sda_x_wire\/clock_0
Path slack     : 158733p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:sda_x_wire\/q       macrocell32   1250   1250  127219  RISE       1
\I2C_DISPLAY:sda_x_wire\/main_0  macrocell32   3174   4424  158733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0
Path slack     : 158735p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4421
-------------------------------------   ---- 
End-of-path arrival time (ps)           4421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  148832  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/main_5  macrocell11   3171   4421  158735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:sda_x_wire\/main_8
Capture Clock  : \I2C_DISPLAY:sda_x_wire\/clock_0
Path slack     : 158735p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4421
-------------------------------------   ---- 
End-of-path arrival time (ps)           4421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q  macrocell33   1250   1250  148832  RISE       1
\I2C_DISPLAY:sda_x_wire\/main_8   macrocell32   3171   4421  158735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_0\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_2\/clock_0
Path slack     : 158805p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_0\/q      macrocell15   1250   1250  143782  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/main_5  macrocell17   3101   4351  158805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_0\/q
Path End       : \I2C_DISPLAY:Net_643_3\/main_5
Capture Clock  : \I2C_DISPLAY:Net_643_3\/clock_0
Path slack     : 158807p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_0\/q  macrocell15   1250   1250  143782  RISE       1
\I2C_DISPLAY:Net_643_3\/main_5      macrocell31   3100   4350  158807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:Net_643_3\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0
Path slack     : 158814p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  143147  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/main_7  macrocell14   3092   4342  158814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_1\/clock_0                   macrocell14         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0
Path slack     : 158828p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell1   1210   1210  151070  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/main_0           macrocell12    3118   4328  158828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_2\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_1\/clock_0
Path slack     : 158883p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4274
-------------------------------------   ---- 
End-of-path arrival time (ps)           4274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_2\/q      macrocell13   1250   1250  143545  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/main_3  macrocell18   3024   4274  158883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_2\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0
Path slack     : 158889p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  143545  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/main_2  macrocell11   3018   4268  158889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_4\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_2\/q
Path End       : \I2C_DISPLAY:sda_x_wire\/main_5
Capture Clock  : \I2C_DISPLAY:sda_x_wire\/clock_0
Path slack     : 158889p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_2\/q  macrocell13   1250   1250  143545  RISE       1
\I2C_DISPLAY:sda_x_wire\/main_5     macrocell32   3018   4268  158889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:status_1\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_1\/clock_0
Path slack     : 158893p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:status_1\/q       macrocell18   1250   1250  158893  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/main_0  macrocell18   3014   4264  158893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_0\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0
Path slack     : 158961p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  143782  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/main_5  macrocell15   2946   4196  158961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_0\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0
Path slack     : 159023p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4133
-------------------------------------   ---- 
End-of-path arrival time (ps)           4133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell1   1210   1210  151096  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/main_1           macrocell12    2923   4133  159023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C_DISPLAY:sda_x_wire\/main_10
Capture Clock  : \I2C_DISPLAY:sda_x_wire\/clock_0
Path slack     : 159028p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4129
-------------------------------------   ---- 
End-of-path arrival time (ps)           4129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\/clock_0              macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\/q  macrocell28   1250   1250  159028  RISE       1
\I2C_DISPLAY:sda_x_wire\/main_10         macrocell32   2879   4129  159028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:sda_x_wire\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_2\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0
Path slack     : 159028p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4129
-------------------------------------   ---- 
End-of-path arrival time (ps)           4129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  143545  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/main_2  macrocell13   2879   4129  159028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_2\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_state_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0
Path slack     : 159036p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4121
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  140283  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/main_5  macrocell12   2871   4121  159036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 159063p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell23         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\/q        macrocell23   1250   1250  155051  RISE       1
\I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell24   2844   4094  159063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\/clock_0            macrocell24         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159063p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell23         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\/q    macrocell23   1250   1250  155051  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_3  macrocell29   2844   4094  159063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0                macrocell29         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 159110p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_reg\/clock_0                  macrocell20         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:scl_in_reg\/q            macrocell20   1250   1250  144261  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\/main_0  macrocell21   2797   4047  159110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell21         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159115p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_reg\/clock_0                  macrocell20         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:scl_in_reg\/q         macrocell20   1250   1250  144261  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_0  macrocell29   2791   4041  159115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0                macrocell29         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 159281p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/q       macrocell26   1250   1250  148773  RISE       1
\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/main_2  macrocell26   2625   3875  159281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\/clock_0                macrocell26         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:status_0\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_0\/clock_0
Path slack     : 159300p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:status_0\/q       macrocell19   1250   1250  159300  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/main_0  macrocell19   2607   3857  159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_0\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 159301p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell21         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\/q        macrocell21   1250   1250  144573  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell22   2606   3856  159301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\/clock_0            macrocell22         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159301p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell21         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\/q    macrocell21   1250   1250  144573  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_1  macrocell29   2606   3856  159301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0                macrocell29         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C_DISPLAY:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0
Path slack     : 159335p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3822
-------------------------------------   ---- 
End-of-path arrival time (ps)           3822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell1   1210   1210  151611  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/main_2           macrocell12    2612   3822  159335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_state_3\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:Shifter:u0\/clock
Path slack     : 159383p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:sda_in_reg\/clock_0                  macrocell10         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:sda_in_reg\/q         macrocell10     1250   1250  159383  RISE       1
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/route_si  datapathcell1   2534   3784  159383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 159384p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:sda_in_reg\/clock_0                  macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:sda_in_reg\/q            macrocell10   1250   1250  159383  RISE       1
\I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\/main_0  macrocell23   2522   3772  159384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell23         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159597p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0                macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/q       macrocell29   1250   1250  159597  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_6  macrocell29   2310   3560  159597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0                macrocell29         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159603p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\/clock_0            macrocell22         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\/q   macrocell22   1250   1250  155591  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_2  macrocell29   2304   3554  159603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0                macrocell29         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159609p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\/clock_0            macrocell24         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\/q   macrocell24   1250   1250  155597  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_4  macrocell29   2298   3548  159609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0                macrocell29         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:m_reset\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159611p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:m_reset\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:m_reset\/q            macrocell33   1250   1250  148832  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/main_5  macrocell29   2295   3545  159611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\/clock_0                macrocell29         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:status_3\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_3\/clock_0
Path slack     : 159613p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:status_3\/q       macrocell16   1250   1250  159613  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/main_0  macrocell16   2293   3543  159613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_3\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_DISPLAY:bI2C_UDB:status_2\/q
Path End       : \I2C_DISPLAY:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C_DISPLAY:bI2C_UDB:status_2\/clock_0
Path slack     : 159617p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (I2C_DISPLAY_IntClock:R#1 vs. I2C_DISPLAY_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_DISPLAY:bI2C_UDB:status_2\/q       macrocell17   1250   1250  159617  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/main_0  macrocell17   2290   3540  159617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_DISPLAY:bI2C_UDB:status_2\/clock_0                    macrocell17         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

