<html>
  <head>
    <title>
      DPFWO - Data Cache Prefetch for Write Once
    </title>
    <style type="text/css">
      <!--
	body {
	background: white;
	color: black;
	font-family: Arial, Verdana, Myriad Web, Syntax, sans-serif;
	margin-left: 2em;
	margin-right: 2em;
	}
	#boundingbox {
	background: white;
	color: black;
	font-family: Arial, Verdana, Myriad Web, Syntax, sans-serif;
	position: relative;
	width: 865px;
	margin: 0 auto;
	padding: 20px;
	border-style: dashed;
	border-width: 1px;
	border-spacing: 10px;
	border-collapse: separate;
	}
	a {
	text-decoration: none;
	}
	a:visited {
	color: blue;
	}
	a:link {
	color: green;
	}
	a:active {
	color: green;
	}
	a:hover {
	color: green;
	}
	a:offsite {
	color: green;
	}
	h1 {
	font-size: 14pt;
	font-weight: bold;
	}
	h1.center {
	font-size: 14pt;
	font-weight: bold;
	text-align: center;
	}
	h2 {
	font-size: 12pt;
	}
	caption {
	padding-top: 1em;
	}
	table.thin {
	border-width: thin;
	border-spacing: 0px;
	border-style: inset;
	border-color: gray;
	border-collapse: collapse;
	background-color: rgb(250, 240, 230);
	}
	table th.thin {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: white;
	-moz-border-radius: 0px 0px 0px 0px;
	}
	table th.thin2 {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: rgb(250, 240, 230);
	-moz-border-radius: 0px 0px 0px 0px;
	}
	table td.thin {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: white;
	-moz-border-radius: 0px 0px 0px 0px;
	}
	table td.thin2 {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: rgb(250, 240, 230);
	-moz-border-radius: 0px 0px 0px 0px;
	}
	pre {
	font-family: Lucidatypewriter, monospace;
	font-size: 10pt;
	}
	.proto {
	font-family: Lucidatypewriter, monospace;
	font-size: 10pt;
	padding-left: 1em;
	text-indent: -1em;
	}
	.protohead {
	font-family: Lucidatypewriter, monospace;
	font-size: 10pt;
	padding-left: 2em;
	text-indent: -2em;
	}
	.protobody {
	font-family: Lucidatypewriter, monospace;
	font-size: 10pt;
	padding-left: 4em;
	text-indent: -2em;
	}
	.rotate {
	display: block;
	-webkit-transform: rotate(-90deg); 
        -moz-transform:
	rotate(-90deg);
	filter: progid:DXImageTransform.Microsoft.BasicImage(rotation=3);
	padding-top: 20px;                       
}
	.light {
	font-size: 75%;
	color: SlateGrey;
	}
	table.format {
	border-width: thin;
	border-spacing: 0px;
	border-style: inset;
	border-color: gray;
	border-collapse: collapse;
	background-color: rgb(250, 240, 230);
	font-size: 75%;
	}
	table.format th {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: #FFF5EE;
	-moz-border-radius: 0px 0px 0px 0px;
	vertical-align: bottom;
	font-size: 75%;
	}
	table.format td {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: white;
	-moz-border-radius: 0px 0px 0px 0px;
	font-size: 75%;
	}
	table.format td.opcodeBit_present {
	background-color: #FFE4E1;
	text-align: center;
	}
	table.format td.formatBit_present {
	background-color: #EEE8AA;
	text-align: center;
	}
	table.format td.slotBit_present {
	background-color: #B0E0E6;
	text-align: center;
	vertical-align: bottom;
	}
	
        -->
    </style>
  </head>
  <body>
    <h1>
      DPFWO &#8212; Data Cache Prefetch for Write Once
    </h1>
    <h2>
      Instruction Word
    </h2>
    
<table border="1" class="format">
<tr><th width="130" nowrap>Slot<br>Inst</th><th>8<br>7</th><th>8<br>6</th><th>8<br>5</th><th>8<br>4</th><th>8<br>3</th><th>8<br>2</th><th>8<br>1</th><th>8<br>0</th><th>7<br>9</th><th>7<br>8</th><th>7<br>7</th><th>7<br>6</th><th>7<br>5</th><th>7<br>4</th><th>7<br>3</th><th>7<br>2</th><th>7<br>1</th><th>7<br>0</th><th>6<br>9</th><th>6<br>8</th><th>6<br>7</th><th>6<br>6</th><th>6<br>5</th><th>6<br>4</th><th>6<br>3</th><th>6<br>2</th><th>6<br>1</th><th>6<br>0</th><th>5<br>9</th><th>5<br>8</th><th>5<br>7</th><th>5<br>6</th><th>5<br>5</th><th>5<br>4</th><th>5<br>3</th><th>5<br>2</th><th>5<br>1</th><th>5<br>0</th><th>4<br>9</th><th>4<br>8</th><th>4<br>7</th><th>4<br>6</th><th>4<br>5</th><th>4<br>4</th><th>4<br>3</th><th>4<br>2</th><th>4<br>1</th><th>4<br>0</th><th>3<br>9</th><th>3<br>8</th><th>3<br>7</th><th>3<br>6</th><th>3<br>5</th><th>3<br>4</th><th>3<br>3</th><th>3<br>2</th><th>3<br>1</th><th>3<br>0</th><th>2<br>9</th><th>2<br>8</th><th>2<br>7</th><th>2<br>6</th><th>2<br>5</th><th>2<br>4</th><th>2<br>3</th><th>2<br>2</th><th>2<br>1</th><th>2<br>0</th><th>1<br>9</th><th>1<br>8</th><th>1<br>7</th><th>1<br>6</th><th>1<br>5</th><th>1<br>4</th><th>1<br>3</th><th>1<br>2</th><th>1<br>1</th><th>1<br>0</th><th>9</th><th>8</th><th>7</th><th>6</th><th>5</th><th>4</th><th>3</th><th>2</th><th>1</th><th>0</th></tr>
<tr><td nowrap>Format x24 - 24 bit(s)</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td class="formatBit_present">0</td><td> </td><td> </td><td> </td></tr>
<tr><td nowrap>DPFWO</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td class="opcodeBit_present">0</td><td class="opcodeBit_present">1</td><td class="opcodeBit_present">1</td><td class="opcodeBit_present">1</td><td> </td><td> </td><td> </td><td> </td><td class="opcodeBit_present">0</td><td class="opcodeBit_present">0</td><td class="opcodeBit_present">1</td><td class="opcodeBit_present">1</td><td class="opcodeBit_present">0</td><td class="opcodeBit_present">0</td><td class="opcodeBit_present">1</td><td class="opcodeBit_present">0</td></tr>
<tr><td nowrap>s</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td class="slotBit_present">3</td><td class="slotBit_present">2</td><td class="slotBit_present">1</td><td class="slotBit_present">0</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td></tr>
<tr><td nowrap>imm8</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td class="slotBit_present">7</td><td class="slotBit_present">6</td><td class="slotBit_present">5</td><td class="slotBit_present">4</td><td class="slotBit_present">3</td><td class="slotBit_present">2</td><td class="slotBit_present">1</td><td class="slotBit_present">0</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td></tr>
</table>
<br>
    <h2>
      Assembler Syntax
    </h2>
    <p>
      <code>DPFWO as, 0..1020</code><br>

    </p>
    <h2>
      C Syntax
    </h2>
    #include &lt;xtensa/tie/xt_datacache.h&gt;<P>extern void XT_DPFWO(const int * s, immediate i);
</P>
    <h2>
      Description
    </h2>
    <p><small>(please consult the <i>Xtensa &reg; Instruction Set Architecture Reference Manual</i> for any cross references and additional information)</small></p><P><code>DPFWO</code> performs a data cache prefetch for write once. The purpose of <code>DPFWO</code> is to improve performance, but not to affect the ISA state. Therefore, some Xtensa ISA implementations may choose to implement this instruction as a simple "no-operation" instruction. In general, the performance improvement from using this instruction is implementation-dependent. Refer to a specific <code>Xtensa Microprocessor Data Book</code> for more details.</P><P>In some Xtensa ISA implementations, <code>DPFWO</code> checks whether the line containing the specified address is present in the data cache, and if not, begins the transfer of the line from memory. Four data prefetch instructions provide different "hints" about how the data is likely to be used in the future. <code>DPFWO</code> indicates that the data is likely to be read and written once before it is replaced by another line in the cache. In some implementations, this write hint fetches the data with write permission (for example, in a system with shared and exclusive states). The write-once hint might be used to select a specific cache way or to select a streaming buffer instead of the cache.</P><P><code>DPFWO</code> forms a virtual address by adding the contents of address register <code>as</code> and an <BR>8-bit zero-extended constant value encoded in the instruction word shifted left by two. Therefore, the offset can specify multiples of four from zero to 1020. If the Region Translation Option  or the MMU Option  is enabled, the virtual address is translated to the physical address. If not, the physical address is identical to the virtual address. No exception is raised on either translation or memory reference. Instead of raising an exception, the prefetch is dropped and the instruction becomes a nop.</P><P>Because the organization of caches is implementation-specific, the operation section below specifies only a call to the implementation's <code>dprefetch</code> function.</P>    <h2>Operation</h2>      <pre>
vAddr &#8592; AR[s] +<SUB> </SUB>(0<SUP>22</SUP>||imm8||0<SUP>2</SUP>)
(pAddr, attributes, cause) &#8592; ltranslate(vAddr, CRING)
if not invalid(attributes) then
	dprefetch(vAddr, pAddr, 1, 1, 0)
endif</pre>    <h2>Exceptions</h2>      EveryInstR Group (see  EveryInstR Group:)
    <h2>
      Protos that use DPFWO
    </h2>
    <div>
      <div class=protohead>proto <a href=../protos.html#DPFWO>DPFWO</a> { in
      const int32 * s, in immediate i }{}{</div><div class=protobody><a
      href=DPFWO.html>DPFWO</a> s, i + 0;</div><div class=protohead>}</div>
    </div>
  </body>
</html>
