
---------- Begin Simulation Statistics ----------
simSeconds                                  12.516034                       # Number of seconds simulated (Second)
simTicks                                 12516034446000                       # Number of ticks simulated (Tick)
finalTick                                18602797374000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   6447.49                       # Real time elapsed on the host (Second)
hostTickRate                               1941226438                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1167156                       # Number of bytes of host memory used (Byte)
simInsts                                    338580009                       # Number of instructions simulated (Count)
simOps                                      759728136                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    52513                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     117833                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                               21                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.625000                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.380952                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts                    8                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                     18                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.625000                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.380952                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                18                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                5                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu           13     72.22%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::ZeroMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead            5     27.78%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total           18                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl            2                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl            1                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl            1                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl            1                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl            1                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn            1                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data              2                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::switch_cpus.data    113016300                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         113016302                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data             2                       # number of overall hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data    113018475                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        113018477                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data            3                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::switch_cpus.data     11011535                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        11011538                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data            3                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data     11012639                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       11012642                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data 904330813988                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 904330813988                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data 904330813988                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 904330813988                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data            5                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::switch_cpus.data    124027835                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     124027840                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data            5                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data    124031114                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    124031119                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.600000                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.088783                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.088783                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.600000                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.088789                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.088789                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 82125.772110                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 82125.749735                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 82117.539128                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 82117.516758                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      8398321                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         6475                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       152629                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           68                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      55.024412                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    95.220588                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       867039                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            867039                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data      1327965                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       1327965                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data      1327965                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      1327965                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data      9683570                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      9683570                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data      9684633                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      9684633                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::switch_cpus.data        15213                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total        15213                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data 814221580989                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 814221580989                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data 814302513989                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 814302513989                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::switch_cpus.data    177999500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total    177999500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.078076                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.078076                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.078082                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.078082                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 84082.789817                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 84082.789817                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 84081.917610                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 84081.917610                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::switch_cpus.data 11700.486426                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 11700.486426                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.replacements                9682578                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::switch_cpus.data         4129                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total         4129                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::switch_cpus.data          214                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total          214                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::switch_cpus.data      5089500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total      5089500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::switch_cpus.data         4343                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total         4343                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::switch_cpus.data     0.049275                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.049275                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus.data 23782.710280                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 23782.710280                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::switch_cpus.data          214                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total          214                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus.data     26504000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total     26504000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus.data     0.049275                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.049275                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus.data 123850.467290                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total 123850.467290                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::switch_cpus.data         4343                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total         4343                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::switch_cpus.data         4343                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total         4343                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data            2                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus.data     99311826                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        99311828                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data            3                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data     10612437                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      10612440                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data 879637488000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 879637488000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data            5                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data    109924263                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    109924268                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.600000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.096543                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.096543                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 82887.416717                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 82887.393286                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data      1326735                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      1326735                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data      9285702                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      9285702                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::switch_cpus.data         1057                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total         1057                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data 789997363500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 789997363500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::switch_cpus.data    177999500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total    177999500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.084474                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.084474                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 85076.751709                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 85076.751709                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus.data 168400.662252                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 168400.662252                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::switch_cpus.data         2175                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total          2175                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::switch_cpus.data         1104                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total         1104                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::switch_cpus.data         3279                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total         3279                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::switch_cpus.data     0.336688                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.336688                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::switch_cpus.data         1063                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total         1063                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::switch_cpus.data     80933000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total     80933000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::switch_cpus.data     0.324184                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.324184                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus.data 76136.406397                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 76136.406397                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data     13704474                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       13704474                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data       399098                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       399098                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data  24693325988                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  24693325988                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data     14103572                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     14103572                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.028298                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.028298                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 61872.838220                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 61872.838220                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data         1230                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         1230                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data       397868                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       397868                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::switch_cpus.data        14156                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total        14156                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data  24224217489                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  24224217489                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.028210                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.028210                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 60885.061098                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 60885.061098                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.978854                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            122711823                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            9683623                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              12.672098                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick        6086762928500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data     0.000048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus.data  1023.978806                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.999979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           31                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          406                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          569                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          257763233                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         257763233                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.demandHits::switch_cpus.mmu.dtb.walker     52045774                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total     52045774                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::switch_cpus.mmu.dtb.walker     52045774                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total     52045774                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::switch_cpus.mmu.dtb.walker    170566957                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total    170566957                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::switch_cpus.mmu.dtb.walker    170566957                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total    170566957                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::switch_cpus.mmu.dtb.walker 12317650443500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total 12317650443500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::switch_cpus.mmu.dtb.walker 12317650443500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total 12317650443500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::switch_cpus.mmu.dtb.walker    222612731                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total    222612731                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::switch_cpus.mmu.dtb.walker    222612731                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total    222612731                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::switch_cpus.mmu.dtb.walker     0.766205                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.766205                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::switch_cpus.mmu.dtb.walker     0.766205                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.766205                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::switch_cpus.mmu.dtb.walker 72215.924234                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 72215.924234                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::switch_cpus.mmu.dtb.walker 72215.924234                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 72215.924234                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::switch_cpus.mmu.dtb.walker    170566957                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total    170566957                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::switch_cpus.mmu.dtb.walker    170566957                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total    170566957                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::switch_cpus.mmu.dtb.walker 12147083486500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total 12147083486500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::switch_cpus.mmu.dtb.walker 12147083486500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total 12147083486500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::switch_cpus.mmu.dtb.walker     0.766205                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.766205                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::switch_cpus.mmu.dtb.walker     0.766205                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.766205                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus.mmu.dtb.walker 71215.924234                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 71215.924234                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus.mmu.dtb.walker 71215.924234                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 71215.924234                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements    170566204                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::switch_cpus.mmu.dtb.walker     52045774                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total     52045774                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::switch_cpus.mmu.dtb.walker    170566957                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total    170566957                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::switch_cpus.mmu.dtb.walker 12317650443500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total 12317650443500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::switch_cpus.mmu.dtb.walker    222612731                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total    222612731                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::switch_cpus.mmu.dtb.walker     0.766205                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.766205                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus.mmu.dtb.walker 72215.924234                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 72215.924234                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus.mmu.dtb.walker    170566957                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total    170566957                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus.mmu.dtb.walker 12147083486500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total 12147083486500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus.mmu.dtb.walker     0.766205                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.766205                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus.mmu.dtb.walker 71215.924234                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 71215.924234                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.999842                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs    222612731                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs    170566957                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     1.305134                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick 6086763310000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::switch_cpus.mmu.dtb.walker    15.999842                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::switch_cpus.mmu.dtb.walker     0.999990                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999990                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses    615792419                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses    615792419                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            1                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles           21                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              5                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses           18                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads            20                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites           16                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs                 5                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads            8                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts                     8                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                      18                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.380952                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches                  2                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.095238                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst              9                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::switch_cpus.inst     12611192                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          12611201                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst             9                       # number of overall hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst     12611192                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         12611201                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            2                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::switch_cpus.inst      1297672                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total         1297674                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            2                       # number of overall misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst      1297672                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total        1297674                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst  76714790954                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total  76714790954                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst  76714790954                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total  76714790954                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst           11                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::switch_cpus.inst     13908864                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      13908875                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst           11                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst     13908864                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     13908875                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.181818                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.093298                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.093298                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.181818                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.093298                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.093298                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 59117.242997                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 59117.151884                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 59117.242997                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 59117.151884                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        46439                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          730                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      63.615068                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks      1189768                       # number of writebacks (Count)
system.cpu.icache.writebacks::total           1189768                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus.inst       107392                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total        107392                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst       107392                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total       107392                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst      1190280                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total      1190280                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst      1190280                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total      1190280                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst  69816331979                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total  69816331979                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst  69816331979                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total  69816331979                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.085577                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.085577                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.085577                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.085577                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 58655.385270                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 58655.385270                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 58655.385270                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 58655.385270                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                1189768                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst            9                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst     12611192                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        12611201                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            2                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst      1297672                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total       1297674                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst  76714790954                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total  76714790954                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst           11                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst     13908864                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     13908875                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.181818                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.093298                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.093298                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 59117.242997                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 59117.151884                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst       107392                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total       107392                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst      1190280                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total      1190280                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst  69816331979                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total  69816331979                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.085577                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.085577                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 58655.385270                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 58655.385270                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.997401                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             13801481                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs            1190280                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              11.595155                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick        6086762928500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst     0.000010                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst   511.997392                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          131                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          348                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           33                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           29008030                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          29008030                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.demandHits::switch_cpus.mmu.itb.walker        11816                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total        11816                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::switch_cpus.mmu.itb.walker        11816                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total        11816                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::switch_cpus.mmu.itb.walker         4734                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total         4734                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::switch_cpus.mmu.itb.walker         4734                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total         4734                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::switch_cpus.mmu.itb.walker    307374000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total    307374000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::switch_cpus.mmu.itb.walker    307374000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total    307374000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::switch_cpus.mmu.itb.walker        16550                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total        16550                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::switch_cpus.mmu.itb.walker        16550                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total        16550                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::switch_cpus.mmu.itb.walker     0.286042                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.286042                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::switch_cpus.mmu.itb.walker     0.286042                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.286042                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::switch_cpus.mmu.itb.walker 64929.024081                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 64929.024081                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::switch_cpus.mmu.itb.walker 64929.024081                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 64929.024081                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::switch_cpus.mmu.itb.walker         4734                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total         4734                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::switch_cpus.mmu.itb.walker         4734                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total         4734                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::switch_cpus.mmu.itb.walker    302640000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total    302640000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::switch_cpus.mmu.itb.walker    302640000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total    302640000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::switch_cpus.mmu.itb.walker     0.286042                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.286042                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::switch_cpus.mmu.itb.walker     0.286042                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.286042                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus.mmu.itb.walker 63929.024081                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 63929.024081                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus.mmu.itb.walker 63929.024081                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 63929.024081                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements         4340                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::switch_cpus.mmu.itb.walker        11816                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total        11816                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::switch_cpus.mmu.itb.walker         4734                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total         4734                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::switch_cpus.mmu.itb.walker    307374000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total    307374000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::switch_cpus.mmu.itb.walker        16550                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total        16550                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::switch_cpus.mmu.itb.walker     0.286042                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.286042                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus.mmu.itb.walker 64929.024081                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 64929.024081                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::switch_cpus.mmu.itb.walker         4734                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total         4734                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus.mmu.itb.walker    302640000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total    302640000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus.mmu.itb.walker     0.286042                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.286042                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus.mmu.itb.walker 63929.024081                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 63929.024081                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    15.986596                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs        16550                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs         4734                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     3.495986                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick 6086763015000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::switch_cpus.mmu.itb.walker    15.986596                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::switch_cpus.mmu.itb.walker     0.999162                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.999162                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::1            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses        37834                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses        37834                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                       5                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      11                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.numTransitions               1                       # Number of power state transitions (Count)
system.cpu.power_state.pwrStateResidencyTicks::ON   5222719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF 12516034435500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                 26310                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                26310                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                33402                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               33402                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio         4324                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.com_1.pio          840                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total         5164                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port       113866                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::total       113866                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port          394                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total          394                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                   119424                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio         2444                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.com_1.pio          420                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total         2864                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port      3627304                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::total      3627304                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port          788                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total          788                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                   3630956                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer0.occupancy               442500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer10.occupancy              701000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy           212291459                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer3.occupancy              4264500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy             3639000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy           157066000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer2.occupancy              197000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.demandMisses::pc.south_bridge.ide        56933                       # number of demand (read+write) misses (Count)
system.iocache.demandMisses::total              56933                       # number of demand (read+write) misses (Count)
system.iocache.overallMisses::pc.south_bridge.ide        56933                       # number of overall misses (Count)
system.iocache.overallMisses::total             56933                       # number of overall misses (Count)
system.iocache.demandMissLatency::pc.south_bridge.ide   9089038459                       # number of demand (read+write) miss ticks (Tick)
system.iocache.demandMissLatency::total    9089038459                       # number of demand (read+write) miss ticks (Tick)
system.iocache.overallMissLatency::pc.south_bridge.ide   9089038459                       # number of overall miss ticks (Tick)
system.iocache.overallMissLatency::total   9089038459                       # number of overall miss ticks (Tick)
system.iocache.demandAccesses::pc.south_bridge.ide        56933                       # number of demand (read+write) accesses (Count)
system.iocache.demandAccesses::total            56933                       # number of demand (read+write) accesses (Count)
system.iocache.overallAccesses::pc.south_bridge.ide        56933                       # number of overall (read+write) accesses (Count)
system.iocache.overallAccesses::total           56933                       # number of overall (read+write) accesses (Count)
system.iocache.demandMissRate::pc.south_bridge.ide            1                       # miss rate for demand accesses (Ratio)
system.iocache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.iocache.overallMissRate::pc.south_bridge.ide            1                       # miss rate for overall accesses (Ratio)
system.iocache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.iocache.demandAvgMissLatency::pc.south_bridge.ide 159644.467339                       # average overall miss latency in ticks ((Tick/Count))
system.iocache.demandAvgMissLatency::total 159644.467339                       # average overall miss latency in ticks ((Tick/Count))
system.iocache.overallAvgMissLatency::pc.south_bridge.ide 159644.467339                       # average overall miss latency ((Tick/Count))
system.iocache.overallAvgMissLatency::total 159644.467339                       # average overall miss latency ((Tick/Count))
system.iocache.blockedCycles::no_mshrs         119078                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs          11297                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs         10.540675                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.writebacks::writebacks           31664                       # number of writebacks (Count)
system.iocache.writebacks::total                31664                       # number of writebacks (Count)
system.iocache.demandMshrMisses::pc.south_bridge.ide        56933                       # number of demand (read+write) MSHR misses (Count)
system.iocache.demandMshrMisses::total          56933                       # number of demand (read+write) MSHR misses (Count)
system.iocache.overallMshrMisses::pc.south_bridge.ide        56933                       # number of overall MSHR misses (Count)
system.iocache.overallMshrMisses::total         56933                       # number of overall MSHR misses (Count)
system.iocache.demandMshrMissLatency::pc.south_bridge.ide   6240784792                       # number of demand (read+write) MSHR miss ticks (Tick)
system.iocache.demandMshrMissLatency::total   6240784792                       # number of demand (read+write) MSHR miss ticks (Tick)
system.iocache.overallMshrMissLatency::pc.south_bridge.ide   6240784792                       # number of overall MSHR miss ticks (Tick)
system.iocache.overallMshrMissLatency::total   6240784792                       # number of overall MSHR miss ticks (Tick)
system.iocache.demandMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for demand accesses (Ratio)
system.iocache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.iocache.overallMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for overall accesses (Ratio)
system.iocache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.iocache.demandAvgMshrMissLatency::pc.south_bridge.ide 109616.299721                       # average overall mshr miss latency ((Tick/Count))
system.iocache.demandAvgMshrMissLatency::total 109616.299721                       # average overall mshr miss latency ((Tick/Count))
system.iocache.overallAvgMshrMissLatency::pc.south_bridge.ide 109616.299721                       # average overall mshr miss latency ((Tick/Count))
system.iocache.overallAvgMshrMissLatency::total 109616.299721                       # average overall mshr miss latency ((Tick/Count))
system.iocache.replacements                     56917                       # number of replacements (Count)
system.iocache.ReadReq.misses::pc.south_bridge.ide        25253                       # number of ReadReq misses (Count)
system.iocache.ReadReq.misses::total            25253                       # number of ReadReq misses (Count)
system.iocache.ReadReq.missLatency::pc.south_bridge.ide   5366218065                       # number of ReadReq miss ticks (Tick)
system.iocache.ReadReq.missLatency::total   5366218065                       # number of ReadReq miss ticks (Tick)
system.iocache.ReadReq.accesses::pc.south_bridge.ide        25253                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.accesses::total          25253                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.missRate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.missRate::total              1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.avgMissLatency::pc.south_bridge.ide 212498.240407                       # average ReadReq miss latency ((Tick/Count))
system.iocache.ReadReq.avgMissLatency::total 212498.240407                       # average ReadReq miss latency ((Tick/Count))
system.iocache.ReadReq.mshrMisses::pc.south_bridge.ide        25253                       # number of ReadReq MSHR misses (Count)
system.iocache.ReadReq.mshrMisses::total        25253                       # number of ReadReq MSHR misses (Count)
system.iocache.ReadReq.mshrMissLatency::pc.south_bridge.ide   4103568065                       # number of ReadReq MSHR miss ticks (Tick)
system.iocache.ReadReq.mshrMissLatency::total   4103568065                       # number of ReadReq MSHR miss ticks (Tick)
system.iocache.ReadReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.avgMshrMissLatency::pc.south_bridge.ide 162498.240407                       # average ReadReq mshr miss latency ((Tick/Count))
system.iocache.ReadReq.avgMshrMissLatency::total 162498.240407                       # average ReadReq mshr miss latency ((Tick/Count))
system.iocache.WriteLineReq.misses::pc.south_bridge.ide        31680                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.misses::total        31680                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.missLatency::pc.south_bridge.ide   3722820394                       # number of WriteLineReq miss ticks (Tick)
system.iocache.WriteLineReq.missLatency::total   3722820394                       # number of WriteLineReq miss ticks (Tick)
system.iocache.WriteLineReq.accesses::pc.south_bridge.ide        31680                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.accesses::total        31680                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.missRate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.avgMissLatency::pc.south_bridge.ide 117513.270013                       # average WriteLineReq miss latency ((Tick/Count))
system.iocache.WriteLineReq.avgMissLatency::total 117513.270013                       # average WriteLineReq miss latency ((Tick/Count))
system.iocache.WriteLineReq.mshrMisses::pc.south_bridge.ide        31680                       # number of WriteLineReq MSHR misses (Count)
system.iocache.WriteLineReq.mshrMisses::total        31680                       # number of WriteLineReq MSHR misses (Count)
system.iocache.WriteLineReq.mshrMissLatency::pc.south_bridge.ide   2137216727                       # number of WriteLineReq MSHR miss ticks (Tick)
system.iocache.WriteLineReq.mshrMissLatency::total   2137216727                       # number of WriteLineReq MSHR miss ticks (Tick)
system.iocache.WriteLineReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.avgMshrMissLatency::pc.south_bridge.ide 67462.649211                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.iocache.WriteLineReq.avgMshrMissLatency::total 67462.649211                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse               15.991093                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                   56933                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                 56933                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick           6093729600000                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pc.south_bridge.ide    15.991093                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pc.south_bridge.ide     0.999443                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total           0.999443                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::3              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                512397                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses               512397                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   2069141.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_pc.south_bridge.ide::samples     24870.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.mmu.dtb.walker::samples 170564101.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.mmu.itb.walker::samples      3972.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples    843946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples   9552624.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.004000102500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       128094                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       128094                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState           359461494                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1943956                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                   181466797                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    2088462                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                 181466797                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  2088462                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                 477284                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                 19321                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                        68                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6             181466797                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              2088462                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0               171512079                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 8860213                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  436153                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  107431                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   39050                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   14730                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    1778                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    1839                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    3295                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    3703                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   2092                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   1519                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    934                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    750                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                    670                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                    627                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                    578                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                    560                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                    543                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                    505                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                    346                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                    102                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                     15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   4917                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   6120                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 105804                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 123027                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 128387                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 128884                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 129468                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 130595                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 130837                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 130554                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 131334                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 131875                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 130020                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 129704                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 129487                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 128730                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 128719                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 128815                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   1691                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                   1355                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    961                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    847                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                    677                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                    618                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                    524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                    433                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                    365                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                    301                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                    344                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                    266                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                    246                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                    200                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    198                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    168                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    168                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    152                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    150                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    154                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    193                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    183                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    170                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    210                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    201                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    202                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    163                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    186                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    236                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       128094                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean    1412.942792                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1943.089969                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511         76016     59.34%     59.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023         4046      3.16%     62.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535         4063      3.17%     65.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-2047         4186      3.27%     68.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2559         3817      2.98%     71.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-3071         5573      4.35%     76.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-3583         8111      6.33%     82.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-4095         5839      4.56%     87.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-4607         4218      3.29%     90.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4608-5119         3321      2.59%     93.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-5631         3514      2.74%     95.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5632-6143         2656      2.07%     97.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-6655         1602      1.25%     99.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6656-7167          715      0.56%     99.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-7679          287      0.22%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7680-8191          101      0.08%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-8703           19      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8704-9215            9      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        128094                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       128094                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.153059                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.128368                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.401017                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-19        127163     99.27%     99.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-23           782      0.61%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-27            11      0.01%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-31            16      0.01%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-35            59      0.05%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-39             9      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-43             3      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-47             3      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-51             1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-63             8      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-67            31      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-99             1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::108-111            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::184-187            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        128094                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                30546176                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys             11613875008                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            133661568                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              927919706.36607492                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              10679226.60141902                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  12516034434000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      68186.74                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::pc.south_bridge.ide      1591680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.mmu.dtb.walker  10916102464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.mmu.itb.walker       254208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.inst     54012544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data    611367936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    132423040                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::pc.south_bridge.ide 127171.270330650528                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.mmu.dtb.walker 872169416.846617698669                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.mmu.itb.walker 20310.586479828868                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.inst 4315467.829130325466                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 48846776.400123052299                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 10580271.296897962689                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::pc.south_bridge.ide        24870                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.mmu.dtb.walker    170564122                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.mmu.itb.walker         3974                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst      1190275                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data      9683556                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      2088462                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::pc.south_bridge.ide   1953509210                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.mmu.dtb.walker 6661660790294                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.mmu.itb.walker    164558000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst  34253096188                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 506471491451                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 306778339700964                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::pc.south_bridge.ide     78548.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.mmu.dtb.walker     39056.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.mmu.itb.walker     41408.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     28777.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     52302.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 146891990.23                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::pc.south_bridge.ide      1591680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.mmu.dtb.walker  10916103808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.mmu.itb.walker       254336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.inst     76177472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data    619747584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total    11613875200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst     76177472                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total     76177600                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     57516992                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     57516992                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::pc.south_bridge.ide        24870                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.mmu.dtb.walker    170564122                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.mmu.itb.walker         3974                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.inst      1190273                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data      9683556                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total       181466800                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       898703                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         898703                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst             10                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data             15                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::pc.south_bridge.ide       127171                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.mmu.dtb.walker    872169524                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.mmu.itb.walker        20321                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.inst      6086390                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data     49516289                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         927919722                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst           10                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst      6086390                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       6086401                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      4595465                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          4595465                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      4595465                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst            10                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data            15                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::pc.south_bridge.ide       127171                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.mmu.dtb.walker    872169524                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.mmu.itb.walker        20321                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst      6086390                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data     49516289                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        932515186                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts            180989513                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             2069110                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       769882                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       738947                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2     55015147                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       724650                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4      1082942                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5    110250319                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6      1004920                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       757301                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       617559                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       553854                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       617364                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       868158                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       841866                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       687008                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14      5863194                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       596402                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       162010                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        95361                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       128114                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       196242                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        95251                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       167158                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       255605                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       137990                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       102705                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        52973                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       136821                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       161048                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       162510                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       138331                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        30531                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        46460                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            3810950076393                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat          904947565000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       7204503445143                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                21056.19                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           39806.19                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits            58438169                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1171688                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            32.29                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           56.63                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples    123448758                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    94.903757                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    71.464083                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   157.278038                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127    116525227     94.39%     94.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255      2139846      1.73%     96.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       829531      0.67%     96.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511       221461      0.18%     96.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639       182115      0.15%     97.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767       152778      0.12%     97.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895       313316      0.25%     97.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023       160906      0.13%     97.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151      2923578      2.37%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total    123448758                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead       11583328832                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten      132423040                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              925.479143                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               10.580271                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    7.31                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.23                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.08                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               32.56                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    845624707620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    449460172260                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   1216256923980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    6460955820                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 988004911920.000122                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 5662802070750                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  37481795040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  9206091537390                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   735.543800                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  18220106741                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF 417937780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 12079876548759                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy     35799481620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy     19027864350                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    76008191700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    4339798380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 988004911920.000122                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 3761377026480                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1638681664320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  6523238938770                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   521.190555                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 4223182675226                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF 417937780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 7874913980274                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                 1057                       # Transaction distribution (Count)
system.membus.transDist::ReadResp           181074998                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               14353                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              14353                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        898703                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean       1189768                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict         179411336                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              1227                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             396906                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            396906                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq         1190282                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq      179883661                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          31680                       # Transaction distribution (Count)
system.membus.transDist::InvalidateResp            16                       # Transaction distribution (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu.interrupts.int_responder          394                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::total          394                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::system.mem_ctrls.port       138720                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::total       138720                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port      3570325                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total      3570325                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.bridge.cpu_side_port         5164                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.interrupts.pio        25262                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port     29050987                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total     29081413                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.mem_ctrls.port        13048                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.itb_walker_cache.mem_side_port::total        13048                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.mem_ctrls.port    511697283                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::total    511697283                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               544501183                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu.interrupts.int_responder          788                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::total          788                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::system.mem_ctrls.port      3618176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::total      3618176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port    152322752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total    152322752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.bridge.cpu_side_port         2864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.interrupts.pio        50524                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port    675238272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total    675291660                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.mem_ctrls.port       254336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.itb_walker_cache.mem_side_port::total       254336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.mem_ctrls.port  10916103808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::total  10916103808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total              11747591520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             4063                       # Total snoops (Count)
system.membus.snoopTraffic                     259008                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples          181519166                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.551037                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.497505                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 81505934     44.90%     44.90% # Request fanout histogram (Count)
system.membus.snoopFanout::1                100002730     55.09%     99.99% # Request fanout histogram (Count)
system.membus.snoopFanout::2                    10502      0.01%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::5                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                2                       # Request fanout histogram (Count)
system.membus.snoopFanout::total            181519166                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             4965500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy            31542493                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer2.occupancy              442500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer3.occupancy        372174577564                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy             245500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          127656326                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy         6313700609                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer4.occupancy        52537418524                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer5.occupancy           25735000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer6.occupancy       950600206703                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer6.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests      363003631                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests    181489917                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests    100023349                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages          390                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes      1597440                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs          390                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages          495                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes      2027520                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs          495                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.numCycles              25008941613                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.cpi                      73.864202                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus.ipc                       0.013538                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded               775683090                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded           968713                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued              828405105                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued         397315                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined     16923627                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined     25087582                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved       119010                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples  24941682493                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       0.033214                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      0.350959                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0       24558549111     98.46%     98.46% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1         233805606      0.94%     99.40% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2          35105152      0.14%     99.54% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3          45839571      0.18%     99.73% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4          21618349      0.09%     99.81% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5           7504388      0.03%     99.84% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6          17402269      0.07%     99.91% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7          16402844      0.07%     99.98% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8           5455203      0.02%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total   24941682493                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu          621585     58.31%     58.31% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult              0      0.00%     58.31% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::ZeroMult             0      0.00%     58.31% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0      0.00%     58.31% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%     58.31% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%     58.31% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt            22      0.00%     58.31% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%     58.31% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%     58.31% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%     58.31% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0      0.00%     58.31% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%     58.31% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd             15      0.00%     58.31% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%     58.31% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu            791      0.07%     58.39% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              0      0.00%     58.39% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt            713      0.07%     58.45% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc         59205      5.55%     64.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%     64.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%     64.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMatMultAcc            0      0.00%     64.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift           41      0.00%     64.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     64.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     64.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     64.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     64.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     64.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     64.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt          379      0.04%     64.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     64.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     64.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult         8079      0.76%     64.80% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     64.80% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     64.80% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     64.80% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     64.80% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     64.80% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     64.80% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     64.80% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     64.80% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     64.80% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     64.80% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     64.80% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     64.80% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     64.80% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     64.80% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     64.80% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     64.80% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     64.80% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::Matrix               0      0.00%     64.80% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixMov            0      0.00%     64.80% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixOP             0      0.00%     64.80% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead         176215     16.53%     81.33% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite         45649      4.28%     85.62% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead       152995     14.35%     99.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite          339      0.03%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass       561615      0.07%      0.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu    394350370     47.60%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult       589598      0.07%     47.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::ZeroMult            0      0.00%     47.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv       830418      0.10%     47.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd     62085336      7.49%     55.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp            0      0.00%     55.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt       102050      0.01%     55.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult            0      0.00%     55.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     55.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv            0      0.00%     55.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc            0      0.00%     55.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     55.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd       123933      0.01%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu       477714      0.06%     55.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp          214      0.00%     55.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt        20938      0.00%     55.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc     61152196      7.38%     62.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     62.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     62.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     62.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift         6769      0.00%     62.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     62.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     62.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     62.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd     61320676      7.40%     70.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     70.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     70.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt       341537      0.04%     70.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     70.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     70.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult     60870980      7.35%     77.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::Matrix            0      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixMov            0      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixOP            0      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead     22151379      2.67%     80.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite     14632431      1.77%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead    147505881     17.81%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite      1281070      0.15%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total    828405105                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 0.033124                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                     1066028                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.001287                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads      25747839533                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites       420864710                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses    399677551                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads         852116513                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites        372752069                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses    370263717                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads                0                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites               0                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses           402856817                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses            426052701                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses                   0                       # Number of vector alu accesses (Count)
system.switch_cpus.numSquashedInsts           1189480                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.timesIdled                  876184                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                67259120                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.quiesceCycles             23127258                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus.MemDepUnit__0.insertedLoads    114758160                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores     15574031                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads      2372978                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores      1719417                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups_0::NoBranch       437157      0.83%      0.83% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::Return      2995845      5.67%      6.50% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallDirect      3358184      6.35%     12.85% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallIndirect         3200      0.01%     12.86% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectCond     44211328     83.65%     96.51% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectUncond      1647452      3.12%     99.62% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectCond            0      0.00%     99.62% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectUncond       199209      0.38%    100.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::total     52852375                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.squashes_0::NoBranch       408383      7.95%      7.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::Return       348779      6.79%     14.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallDirect       504773      9.83%     24.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallIndirect         1900      0.04%     24.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectCond      3182886     61.96%     86.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectUncond       597994     11.64%     98.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectCond            0      0.00%     98.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectUncond        92031      1.79%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::total      5136746                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.corrected_0::NoBranch        52939      4.76%      4.76% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::Return        28057      2.52%      7.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallDirect       143369     12.89%     20.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallIndirect          815      0.07%     20.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectCond       823808     74.09%     94.34% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectUncond        55470      4.99%     99.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectUncond         7473      0.67%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::total      1111931                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.committed_0::NoBranch        28774      0.06%      0.06% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::Return      2647064      5.55%      5.61% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallDirect      2853409      5.98%     11.59% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallIndirect         1300      0.00%     11.59% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectCond     41028440     85.99%     97.58% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectUncond      1049458      2.20%     99.78% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectCond            0      0.00%     99.78% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectUncond       107178      0.22%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::total     47715623                       # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.mispredicted_0::NoBranch        28774      3.18%      3.18% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::Return        27431      3.03%      6.20% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallDirect        97095     10.71%     16.92% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallIndirect          755      0.08%     17.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectCond       710301     78.38%     95.38% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectUncond        34918      3.85%     99.24% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.24% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond         6914      0.76%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::total       906188                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.targetProvider_0::NoTarget      4933371      9.33%      9.33% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::BTB     44801859     84.77%     94.10% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::RAS      2995844      5.67%     99.77% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::Indirect       121301      0.23%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::total     52852375                       # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetWrong_0::NoBranch       379953     56.56%     56.56% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::Return       261040     38.86%     95.42% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallDirect        28056      4.18%     99.59% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallIndirect         2729      0.41%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::total       671778                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.condPredicted     44290560                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condPredictedTaken     40018449                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus.branchPred.condIncorrect      1111931                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.predTakenBTBMiss       313745                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus.branchPred.NotTakenMispredicted       831276                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus.branchPred.TakenMispredicted       280655                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus.branchPred.BTBLookups     52852375                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBUpdates       741992                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.BTBHits        46523637                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.880256                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.BTBMispredicted       333603                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus.branchPred.indirectLookups       202409                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits       121301                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses        81108                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.branchPred.btb.lookups::NoBranch       437157      0.83%      0.83% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::Return      2995845      5.67%      6.50% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallDirect      3358184      6.35%     12.85% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallIndirect         3200      0.01%     12.86% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectCond     44211328     83.65%     96.51% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectUncond      1647452      3.12%     99.62% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     99.62% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectUncond       199209      0.38%    100.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::total     52852375                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.misses::NoBranch        24048      0.38%      0.38% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::Return      2792450     44.12%     44.50% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallDirect       146936      2.32%     46.83% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallIndirect         3162      0.05%     46.88% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectCond      3117248     49.26%     96.13% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectUncond        45687      0.72%     96.85% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectCond            0      0.00%     96.85% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectUncond       199207      3.15%    100.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::total      6328738                       # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallDirect       143369     19.32%     19.32% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallIndirect            0      0.00%     19.32% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectCond       543153     73.20%     92.52% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectUncond        55470      7.48%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::total       741992                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallDirect       143369     19.32%     19.32% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     19.32% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectCond       543153     73.20%     92.52% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectUncond        55470      7.48%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::total       741992                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.branchPred.indirectBranchPred.lookups       202409                       # Number of lookups (Count)
system.switch_cpus.branchPred.indirectBranchPred.hits       121301                       # Number of hits of a tag (Count)
system.switch_cpus.branchPred.indirectBranchPred.misses        81108                       # Number of misses (Count)
system.switch_cpus.branchPred.indirectBranchPred.targetRecords         8288                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords       210697                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus.branchPred.ras.pushes      3710163                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus.branchPred.ras.pops        3502518                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus.branchPred.ras.squashes       855452                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus.branchPred.ras.used        2647064                       # Number of times the RAS is the provider (Count)
system.switch_cpus.branchPred.ras.correct      2619633                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.ras.incorrect        27431                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus.commit.commitSquashedInsts     16105805                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.commitNonSpecStalls       849703                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus.commit.branchMispredicts       696919                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples  24939145873                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     0.030463                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     0.452886                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0  24782001254     99.37%     99.37% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1     39795767      0.16%     99.53% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2      5769954      0.02%     99.55% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3     32552728      0.13%     99.68% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4      2415042      0.01%     99.69% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5      2466741      0.01%     99.70% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6      1567030      0.01%     99.71% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7      1280650      0.01%     99.71% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8     71296707      0.29%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total  24939145873                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars              168247                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.functionCalls       2854709                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass       361015      0.05%      0.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu    385649039     50.76%     50.81% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult       582701      0.08%     50.89% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::ZeroMult            0      0.00%     50.89% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv       825165      0.11%     50.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd     61749753      8.13%     59.12% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     59.12% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt       101904      0.01%     59.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     59.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     59.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     59.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     59.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd       120416      0.02%     59.15% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.15% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu       468671      0.06%     59.21% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp          192      0.00%     59.21% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt        15842      0.00%     59.22% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc     60899469      8.02%     67.23% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     67.23% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.23% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     67.23% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift         4194      0.00%     67.23% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.23% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     67.23% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     67.23% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd     61290300      8.07%     75.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt       338550      0.04%     75.34% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult     60840000      8.01%     83.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     83.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     83.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     83.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::Matrix            0      0.00%     83.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixMov            0      0.00%     83.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixOP            0      0.00%     83.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead     20104464      2.65%     86.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite     13038351      1.72%     87.71% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead     92247792     12.14%     99.86% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite      1090300      0.14%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total    759728118                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples     71296707                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.commitStats0.numInsts    338580001                       # Number of instructions committed (thread level) (Count)
system.switch_cpus.commitStats0.numOps      759728118                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus.commitStats0.numInstsNotNOP    338580001                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus.commitStats0.numOpsNotNOP    759728118                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.commitStats0.cpi         73.864202                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus.commitStats0.ipc          0.013538                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus.commitStats0.numMemRefs    126480907                       # Number of memory references committed (Count)
system.switch_cpus.commitStats0.numFpInsts    369673657                       # Number of float instructions (Count)
system.switch_cpus.commitStats0.numIntInsts    479870788                       # Number of integer instructions (Count)
system.switch_cpus.commitStats0.numLoadInsts    112352256                       # Number of load instructions (Count)
system.switch_cpus.commitStats0.numStoreInsts     14128651                       # Number of store instructions (Count)
system.switch_cpus.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus.commitStats0.committedInstType::No_OpClass       361015      0.05%      0.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntAlu    385649039     50.76%     50.81% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntMult       582701      0.08%     50.89% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::ZeroMult            0      0.00%     50.89% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntDiv       825165      0.11%     50.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatAdd     61749753      8.13%     59.12% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCmp            0      0.00%     59.12% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCvt       101904      0.01%     59.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMult            0      0.00%     59.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     59.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatDiv            0      0.00%     59.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMisc            0      0.00%     59.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     59.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAdd       120416      0.02%     59.15% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     59.15% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAlu       468671      0.06%     59.21% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCmp          192      0.00%     59.21% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCvt        15842      0.00%     59.22% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMisc     60899469      8.02%     67.23% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMult            0      0.00%     67.23% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.23% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.23% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShift         4194      0.00%     67.23% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.23% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     67.23% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.23% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd     61290300      8.07%     75.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt       338550      0.04%     75.34% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult     60840000      8.01%     83.35% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     83.35% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     83.35% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     83.35% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     83.35% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     83.35% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     83.35% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     83.35% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     83.35% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAes            0      0.00%     83.35% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     83.35% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     83.35% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     83.35% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     83.35% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     83.35% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     83.35% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     83.35% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     83.35% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::Matrix            0      0.00%     83.35% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     83.35% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     83.35% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemRead     20104464      2.65%     86.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemWrite     13038351      1.72%     87.71% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemRead     92247792     12.14%     99.86% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite      1090300      0.14%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::total    759728118                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedControl::IsControl     47715623                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsDirectControl     44931307                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsIndirectControl      2755542                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsCondControl     41028440                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsUncondControl      6686537                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsCall      2854709                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsReturn      2647064                       # Class of control type instructions committed (Count)
system.switch_cpus.decode.idleCycles        189627868                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles   24646772550                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles          33265389                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles      71230259                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles         786424                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved     42830390                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred        436512                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts      783454372                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts       2191226                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.executeStats0.numInsts    771238882                       # Number of executed instructions (Count)
system.switch_cpus.executeStats0.numNop             0                       # Number of nop insts executed (Count)
system.switch_cpus.executeStats0.numBranches     48702017                       # Number of branches executed (Count)
system.switch_cpus.executeStats0.numLoadInsts    114527149                       # Number of load instructions executed (Count)
system.switch_cpus.executeStats0.numStoreInsts     14822578                       # Number of stores executed (Count)
system.switch_cpus.executeStats0.instRate     0.030839                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.executeStats0.numCCRegReads    235295184                       # Number of times the CC registers were read (Count)
system.switch_cpus.executeStats0.numCCRegWrites    225592421                       # Number of times the CC registers were written (Count)
system.switch_cpus.executeStats0.numFpRegReads    613573831                       # Number of times the floating registers were read (Count)
system.switch_cpus.executeStats0.numFpRegWrites    369086058                       # Number of times the floating registers were written (Count)
system.switch_cpus.executeStats0.numIntRegReads    596819962                       # Number of times the integer registers were read (Count)
system.switch_cpus.executeStats0.numIntRegWrites    298870598                       # Number of times the integer registers were written (Count)
system.switch_cpus.executeStats0.numMemRefs    129349727                       # Number of memory refs (Count)
system.switch_cpus.executeStats0.numMiscRegReads    279176211                       # Number of times the Misc registers were read (Count)
system.switch_cpus.executeStats0.numMiscRegWrites       728982                       # Number of times the Misc registers were written (Count)
system.switch_cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus.fetch.predictedBranches     47919004                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles           24721207924                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles         2431934                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.tlbCycles             211935                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus.fetch.miscStallCycles    133791064                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus.fetch.pendingTrapStallCycles      8395052                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus.fetch.pendingQuiesceStallCycles          668                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus.fetch.icacheWaitRetryStallCycles         2320                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus.fetch.cacheLines          13908880                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes        333304                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.tlbSquashes              912                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples  24941682493                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      0.032230                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     0.472873                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0      24806613044     99.46%     99.46% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1         12916643      0.05%     99.51% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2          2540020      0.01%     99.52% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3         12215241      0.05%     99.57% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::4         13679067      0.05%     99.62% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::5         12790270      0.05%     99.68% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::6          2554945      0.01%     99.69% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::7         11760609      0.05%     99.73% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::8         66612654      0.27%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total  24941682493                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetchStats0.numInsts     354782503                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus.fetchStats0.numOps               0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus.fetchStats0.fetchRate     0.014186                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.fetchStats0.numBranches     52852375                       # Number of branches fetched (Count)
system.switch_cpus.fetchStats0.branchRate     0.002113                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetchStats0.icacheStallCycles     76857563                       # ICache total stall cycles (Cycle)
system.switch_cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles            786424                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles          273209385                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles         40090694                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts      776651803                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts       402468                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts        114758160                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts        15574031                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts        649920                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents            366150                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents         39194742                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents        41664                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect       373013                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect       362726                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts       735739                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit        770117344                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount       769941268                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst         519323768                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst         773876906                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                0.030787                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.671068                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads             3744957                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads         2405893                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses         5589                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation        41664                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores        1445377                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads        11612                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache         130076                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples    112349018                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean   4188.119498                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev  4383.851965                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9       54416674     48.44%     48.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19        62177      0.06%     48.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29        29258      0.03%     48.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39        22483      0.02%     48.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49        93839      0.08%     48.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59        48534      0.04%     48.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69        22783      0.02%     48.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79        24928      0.02%     48.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89        31285      0.03%     48.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99        68340      0.06%     48.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109       653880      0.58%     49.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119       407233      0.36%     49.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129       121274      0.11%     49.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139       293748      0.26%     50.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149       115743      0.10%     50.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159       293335      0.26%     50.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169       648077      0.58%     51.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179       151819      0.14%     51.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189        31527      0.03%     51.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199        14000      0.01%     51.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209        13521      0.01%     51.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219        10521      0.01%     51.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229        13620      0.01%     51.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239        10031      0.01%     51.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249        37051      0.03%     51.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259        35084      0.03%     51.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269        17237      0.02%     51.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279        19675      0.02%     51.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289        12593      0.01%     51.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299        15475      0.01%     51.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows     54613273     48.61%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value        13081                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total    112349018                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.dtb.rdAccesses       168666810                       # TLB accesses on read requests (Count)
system.switch_cpus.mmu.dtb.wrAccesses        15852692                       # TLB accesses on write requests (Count)
system.switch_cpus.mmu.dtb.rdMisses          54942956                       # TLB misses on read requests (Count)
system.switch_cpus.mmu.dtb.wrMisses           1033921                       # TLB misses on write requests (Count)
system.switch_cpus.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.rdAccesses               0                       # TLB accesses on read requests (Count)
system.switch_cpus.mmu.itb.wrAccesses        13939820                       # TLB accesses on write requests (Count)
system.switch_cpus.mmu.itb.rdMisses                 0                       # TLB misses on read requests (Count)
system.switch_cpus.mmu.itb.wrMisses              7471                       # TLB misses on write requests (Count)
system.switch_cpus.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18602797374000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.numTransitions           48                       # Number of power state transitions (Count)
system.switch_cpus.power_state.ticksClkGated::samples           24                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::mean    481818375                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::stdev 466511725.584061                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::1000-5e+10           24    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::min_value      2629000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::max_value    997602500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::total           24                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::ON 12494013918000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::CLK_GATED  11563641000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  10456887000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles         786424                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles        205622577                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles     24269748292                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles    207274162                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles          68925691                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles     189325339                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts      779264522                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents      62186655                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents       53592051                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents       20135861                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents       33263765                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.fullRegistersEvents           63                       # Number of times there has been no free registers (Count)
system.switch_cpus.rename.renamedOperands   1294763475                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups          2335251985                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups        552251638                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.fpLookups         615298084                       # Number of floating rename lookups (Count)
system.switch_cpus.rename.committedMaps    1264209127                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps         30554275                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing          958437                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing       798310                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts         416178957                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads              25643475984                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes              1554188079                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts        338580001                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps          759728118                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
