# do test_script_aes_256.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:48 on Apr 04,2020
# vcom -reportprogress 300 -work aes ../aes_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aes_pkg
# -- Compiling package body aes_pkg
# -- Loading package aes_pkg
# End time: 15:53:48 on Apr 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:48 on Apr 04,2020
# vcom -reportprogress 300 -work aes ../aes_key_expansion.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package aes_pkg
# -- Compiling entity key_expansion
# -- Compiling architecture rtl of key_expansion
# End time: 15:53:48 on Apr 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:48 on Apr 04,2020
# vcom -reportprogress 300 -work aes ../aes_enc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package aes_pkg
# -- Compiling entity aes_enc
# -- Compiling architecture rtl of aes_enc
# End time: 15:53:48 on Apr 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:48 on Apr 04,2020
# vcom -reportprogress 300 -work aes ../aes_dec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package aes_pkg
# -- Compiling entity aes_dec
# -- Compiling architecture rtl of aes_dec
# End time: 15:53:48 on Apr 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:48 on Apr 04,2020
# vcom -reportprogress 300 -work aes ../aes_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aes_top
# -- Compiling architecture struct of aes_top
# End time: 15:53:48 on Apr 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:48 on Apr 04,2020
# vcom -reportprogress 300 -work aes ../aes_tb_256.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aes_tb
# -- Compiling architecture tb of aes_tb
# End time: 15:53:48 on Apr 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim aes.aes_tb 
# Start time: 15:53:48 on Apr 04,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading aes.aes_tb(tb)
# Loading aes.aes_top(struct)
# Loading ieee.numeric_std(body)
# Loading aes.aes_pkg(body)
# Loading aes.key_expansion(rtl)
# Loading aes.aes_enc(rtl)
# Loading aes.aes_dec(rtl)
# ** Note: NOTE: Key/data pair 1 passed
#    Time: 4635 ns  Iteration: 0  Instance: /aes_tb
# ** Note: NOTE: Key/data pair 2 passed
#    Time: 9235 ns  Iteration: 0  Instance: /aes_tb
# ** Note: NOTE: Key/data pair 3 passed
#    Time: 13835 ns  Iteration: 0  Instance: /aes_tb
# ** Note: NOTE: All tests passed
#    Time: 13835 ns  Iteration: 0  Instance: /aes_tb
# End time: 15:53:52 on Apr 04,2020, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
