Warning: didn't find mapping for signal name locked
set_global_assignment -name FAMILY "Stratix III"
set_global_assignment -name DEVICE EP3SL150F1152C2
set_global_assignment -name TOP_LEVEL_ENTITY stratix_test_onchip_onchip_toplevel
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 8.0
set_global_assignment -name LAST_QUARTUS_VERSION 8.0
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_palace
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
set_global_assignment -name FMAX_REQUIREMENT "125 MHz"
set_global_assignment -name MIF_FILE "program.mif"
set_global_assignment -name MIF_FILE "program_data.mif"
vhdl files
28
pin assignments
10
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use work.tce_util.all;
use work.stratix_test_onchip_onchip_imem_mau.all;
use work.stratix_test_onchip_onchip_globals.all;
use work.stratix_test_onchip_onchip_toplevel_params.all;

entity stratix_test_onchip_onchip_toplevel is

  generic (
    dev_family_g : string := "Stratix III";
    onchip_imem_0_0_init_file_g : string := "program.mif";
    onchip_dmem_0_0_init_file_g : string := "program_data.mif");

  port (
    clk : in std_logic;
    rstx : in std_logic;
    locked : out std_logic;
    STRATIXIII_LED : out std_logic_vector(fu_leds_led_count-1 downto 0));

end stratix_test_onchip_onchip_toplevel;

architecture structural of stratix_test_onchip_onchip_toplevel is


  component stratix_test_onchip_onchip is
    generic (
      core_id : integer);
    port (
      clk : in std_logic;
      rstx : in std_logic;
      busy : in std_logic;
      imem_en_x : out std_logic;
      imem_addr : out std_logic_vector(IMEMADDRWIDTH-1 downto 0);
      imem_data : in std_logic_vector(IMEMWIDTHINMAUS*IMEMMAUWIDTH-1 downto 0);
      locked : out std_logic;
      fu_leds_STRATIXIII_LED : out std_logic_vector(fu_leds_led_count-1 downto 0);
      fu_LSU_dmem_data_in : in std_logic_vector(fu_LSU_dataw-1 downto 0);
      fu_LSU_dmem_data_out : out std_logic_vector(fu_LSU_dataw-1 downto 0);
      fu_LSU_dmem_addr : out std_logic_vector(fu_LSU_addrw-2-1 downto 0);
      fu_LSU_dmem_mem_en_x : out std_logic_vector(0 downto 0);
      fu_LSU_dmem_wr_en_x : out std_logic_vector(0 downto 0);
      fu_LSU_dmem_bytemask : out std_logic_vector(fu_LSU_dataw/8-1 downto 0));
  end component;

  component stratix_test_onchip_onchip_altera_onchip_rom_comp is
    generic (
      dev_family_g : string;
      init_file_g : string;
      addrw_g : integer;
      dataw_g : integer);
    port (
      clock : in std_logic;
      address : in std_logic_vector(IMEMADDRWIDTH-1 downto 0);
      q : out std_logic_vector(IMEMWIDTHINMAUS*IMEMMAUWIDTH-1 downto 0);
      clken : in std_logic);
  end component;

  component util_inverter is
    port (
      data_in : in std_logic;
      data_out : out std_logic);
  end component;

  component stratix_test_onchip_onchip_altera_onchip_ram_comp is
    generic (
      dev_family_g : string;
      init_file_g : string;
      addrw_g : integer;
      dataw_g : integer);
    port (
      clock : in std_logic;
      address : in std_logic_vector(addrw_g-1 downto 0);
      byteena : in std_logic_vector(dataw_g/8-1 downto 0);
      q : out std_logic_vector(dataw_g-1 downto 0);
      data : in std_logic_vector(dataw_g-1 downto 0);
      clken : in std_logic;
      wren : in std_logic);
  end component;


begin

  core_busy_wire <= '0';
  imem_en_x_util_inverter_data_in_wire <= core_imem_en_x_wire;
  onchip_imem_0_address_wire <= core_imem_addr_wire;
  core_imem_data_wire <= onchip_imem_0_q_wire;
  core_fu_LSU_dmem_data_in_wire <= onchip_dmem_0_q_wire;
  onchip_dmem_0_data_wire <= core_fu_LSU_dmem_data_out_wire;
  onchip_dmem_0_address_wire <= core_fu_LSU_dmem_addr_wire;
  fu_LSU_dmem_mem_en_x_util_inverter_data_in_wire <= core_fu_LSU_dmem_mem_en_x_wire(0);
  fu_LSU_dmem_wr_en_x_util_inverter_data_in_wire <= core_fu_LSU_dmem_wr_en_x_wire(0);
  onchip_dmem_0_byteena_wire <= core_fu_LSU_dmem_bytemask_wire;
  onchip_imem_0_clken_wire <= imem_en_x_util_inverter_data_out_wire;
  onchip_dmem_0_clken_wire <= fu_LSU_dmem_mem_en_x_util_inverter_data_out_wire;
  onchip_dmem_0_wren_wire <= fu_LSU_dmem_wr_en_x_util_inverter_data_out_wire;

  core : stratix_test_onchip_onchip
    generic map (
      core_id => 0)
    port map (
      clk => clk,
      rstx => rstx,
      busy => core_busy_wire,
      imem_en_x => core_imem_en_x_wire,
      imem_addr => core_imem_addr_wire,
      imem_data => core_imem_data_wire,
      locked => locked,
      fu_leds_STRATIXIII_LED => STRATIXIII_LED,
      fu_LSU_dmem_data_in => core_fu_LSU_dmem_data_in_wire,
      fu_LSU_dmem_data_out => core_fu_LSU_dmem_data_out_wire,
      fu_LSU_dmem_addr => core_fu_LSU_dmem_addr_wire,
      fu_LSU_dmem_mem_en_x => core_fu_LSU_dmem_mem_en_x_wire,
      fu_LSU_dmem_wr_en_x => core_fu_LSU_dmem_wr_en_x_wire,
      fu_LSU_dmem_bytemask => core_fu_LSU_dmem_bytemask_wire);

  onchip_imem_0 : stratix_test_onchip_onchip_altera_onchip_rom_comp
    generic map (
      dev_family_g => dev_family_g,
      init_file_g => onchip_imem_0_0_init_file_g,
      addrw_g => IMEMADDRWIDTH,
      dataw_g => IMEMWIDTHINMAUS*IMEMMAUWIDTH)
    port map (
      clock => clk,
      address => onchip_imem_0_address_wire,
      q => onchip_imem_0_q_wire,
      clken => onchip_imem_0_clken_wire);

  imem_en_x_util_inverter : util_inverter
    port map (
      data_in => imem_en_x_util_inverter_data_in_wire,
      data_out => imem_en_x_util_inverter_data_out_wire);

  onchip_dmem_0 : stratix_test_onchip_onchip_altera_onchip_ram_comp
    generic map (
      dev_family_g => dev_family_g,
      init_file_g => onchip_dmem_0_0_init_file_g,
      addrw_g => 9,
      dataw_g => 32)
    port map (
      clock => clk,
      address => onchip_dmem_0_address_wire,
      byteena => onchip_dmem_0_byteena_wire,
      q => onchip_dmem_0_q_wire,
      data => onchip_dmem_0_data_wire,
      clken => onchip_dmem_0_clken_wire,
      wren => onchip_dmem_0_wren_wire);

  fu_LSU_dmem_mem_en_x_util_inverter : util_inverter
    port map (
      data_in => fu_LSU_dmem_mem_en_x_util_inverter_data_in_wire,
      data_out => fu_LSU_dmem_mem_en_x_util_inverter_data_out_wire);

  fu_LSU_dmem_wr_en_x_util_inverter : util_inverter
    port map (
      data_in => fu_LSU_dmem_wr_en_x_util_inverter_data_in_wire,
      data_out => fu_LSU_dmem_wr_en_x_util_inverter_data_out_wire);

end structural;
