Microchip MPLAB XC8 Compiler V2.20

Linker command line:

-W-3 --edf=C:\Program Files\Microchip\xc8\v2.20\pic\dat\en_msgs.txt -cn \
  -h+dist/default/production\uart.X.production.sym \
  --cmf=dist/default/production\uart.X.production.cmf -z -Q16F877A \
  -oC:\Users\NGUYEN~1\AppData\Local\Temp\svo.3 --defsym=__MPLAB_BUILD=1 \
  -Mdist/default/production/uart.X.production.map -E1 -ver=XC8 Compiler \
  --acfsm=1493 -ASTACK=0110h-016Fh -pstack=STACK -ACODE=00h-07FFhx4 \
  -ASTRCODE=00h-01FFFh -ASTRING=00h-0FFhx32 -ACONST=00h-0FFhx32 \
  -AENTRY=00h-0FFhx32 -ACOMMON=070h-07Fh -ABANK0=020h-06Fh \
  -ABANK1=0A0h-0EFh -ABANK2=0110h-016Fh -ABANK3=0190h-01EFh \
  -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -ACONFIG=02007h-02007h -DCONFIG=2 -AIDLOC=02000h-02003h -DIDLOC=2 \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -AEEDATA=00h-0FFh/02100h -peeprom_data=EEDATA -DEEDATA=2 \
  -DCODE=2 -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 -k \
  C:\Users\NGUYEN~1\AppData\Local\Temp\svo.o \
  dist/default/production\uart.X.production.o 

Object code version is 3.11

Machine type is 16F877A



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\NGUYEN~1\AppData\Local\Temp\svo.o
                end_init                             12       12        3        8       0
                reset_vec                             0        0        3        0       0
                config                             2007     2007        1        0       4
dist/default/production\uart.X.production.o
                cinit                                15       15       2E        8       0
                intentry                              4        4        E        8       0
                config                             2007     2007        1        0       4
                text5                               20C      20C       41        8       0
                text4                               129      129       9D        8       0
                text3                                43       43       E6        8       0
                text2                               272      272        E        8       0
                text1                               24D      24D       25        8       0
                maintext                            1C6      1C6       46        8       0
                cstackBANK0                          20       20       21       20       1
                cstackCOMMON                         70       70        6       70       1
                clrtext                             280      280        8        8       0
                dataBANK0                            57       57        5       20       1
                bssBANK0                             41       41       16       20       1
                bssCOMMON                            76       76        3       70       1
                idataBANK0                          288      288        5        8       0

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                             12       12        3         0
                cinit                                15       15       2E         0
                intentry                              4        4        E         0
                reset_vec                             0        0        3         0
                text5                               20C      20C       41         0
                text4                               129      129       9D         0
                text3                                43       43       E6         0
                text2                               272      272        E         0
                text1                               24D      24D       25         0
                maintext                            1C6      1C6       46         0
                clrtext                             280      280        8         0
                idataBANK0                          288      288        5         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        6         1
                bssCOMMON                            76       76        3         1

        CLASS   BANK0          
                cstackBANK0                          20       20       21         1
                dataBANK0                            57       57        5         1
                bssBANK0                             41       41       16         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        1         4

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                intentry                       000004  000289  00028D         8       0  CODE        2
                cstackBANK0                    000020  00003C  00005C        20       1  BANK0       1
                cstackCOMMON                   000070  000009  000079        70       1  COMMON      1


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            005C-006F             14           1
        BANK1            00A0-00EF             50           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             0003-0003              1           2
                         028D-1FFF            800
        COMMON           0079-007D              5           1
        CONST            0003-0003              1           2
                         028D-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0003-0003              1           2
                         028D-1FFF            100
        IDLOC            2000-2003              4           2
        RAM              005C-006F             14           1
                         00A0-00EF             50
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STACK            0110-016F             60           1
        STRCODE          0003-0003              1           2
                         028D-1FFF           1D73
        STRING           0003-0003              1           2
                         028D-1FFF            100

                                  Symbol Table

?___aldiv                     cstackBANK0  0020
UART_TX_AND_RX_Init@baudrate  cstackBANK0  002F
UART_TX_AND_RX_Init@x         cstackBANK0  003F
UART_Write_Char@data          cstackBANK0  0020
UART_Write_String@i           cstackBANK0  0022
UART_Write_String@text        cstackBANK0  0024
_ADCON1                       (abs)        009F
_BRGH                         (abs)        04C2
_CREN                         (abs)        00C4
_GIE                          (abs)        005F
_OERR                         (abs)        00C1
_PEIE                         (abs)        005E
_PORTBbits                    (abs)        0006
_RA2                          (abs)        002A
_RCIE                         (abs)        0465
_RCIF                         (abs)        0065
_RCREG                        (abs)        001A
_RX9                          (abs)        00C6
_SPBRG                        (abs)        0099
_SPEN                         (abs)        00C7
_SYNC                         (abs)        04C4
_TRISA2                       (abs)        042A
_TRISBbits                    (abs)        0086
_TRISC6                       (abs)        043E
_TRISC7                       (abs)        043F
_TRISD7                       (abs)        0447
_TRMT                         (abs)        04C1
_TX9                          (abs)        04C6
_TXEN                         (abs)        04C5
_TXREG                        (abs)        0019
_UART_Array_Buffer            bssBANK0     004D
_UART_Buffer                  bssCOMMON    0076
_UART_TX_AND_RX_Init          text3        0043
_UART_Write_Char              text2        0272
_UART_Write_String            text1        024D
__Habs1                       abs1         0000
__Hbank0                      bank0        0000
__Hbank1                      bank1        0000
__Hbank2                      bank2        0000
__Hbank3                      bank3        0000
__HbssBANK0                   bssBANK0     0000
__HbssCOMMON                  bssCOMMON    0000
__Hcinit                      cinit        0043
__Hclrtext                    clrtext      0000
__Hcode                       code         0000
__Hcommon                     common       0000
__Hconfig                     config       2008
__HcstackBANK0                cstackBANK0  0000
__HcstackCOMMON               cstackCOMMON 0000
__HdataBANK0                  dataBANK0    0000
__Heeprom_data                eeprom_data  0000
__Hend_init                   end_init     0015
__Hfunctab                    functab      0000
__HidataBANK0                 idataBANK0   0000
__Hinit                       init         0012
__Hintentry                   intentry     0012
__Hmaintext                   maintext     0000
__Hpowerup                    powerup      0000
__Hram                        ram          0000
__Hreset_vec                  reset_vec    0003
__Hsfr0                       sfr0         0000
__Hsfr1                       sfr1         0000
__Hsfr2                       sfr2         0000
__Hsfr3                       sfr3         0000
__Hspace_0                    (abs)        028D
__Hspace_1                    (abs)        0079
__Hspace_2                    (abs)        0000
__Hspace_3                    (abs)        0000
__Hspace_4                    (abs)        400F
__Hstack                      stack        0000
__Hstrings                    strings      0000
__Htext                       text         0000
__Labs1                       abs1         0000
__Lbank0                      bank0        0000
__Lbank1                      bank1        0000
__Lbank2                      bank2        0000
__Lbank3                      bank3        0000
__LbssBANK0                   bssBANK0     0000
__LbssCOMMON                  bssCOMMON    0000
__Lcinit                      cinit        0015
__Lclrtext                    clrtext      0000
__Lcode                       code         0000
__Lcommon                     common       0000
__Lconfig                     config       0000
__LcstackBANK0                cstackBANK0  0000
__LcstackCOMMON               cstackCOMMON 0000
__LdataBANK0                  dataBANK0    0000
__Leeprom_data                eeprom_data  0000
__Lend_init                   end_init     0012
__Lfunctab                    functab      0000
__LidataBANK0                 idataBANK0   0000
__Linit                       init         0012
__Lintentry                   intentry     0004
__Lmaintext                   maintext     0000
__Lpowerup                    powerup      0000
__Lram                        ram          0000
__Lreset_vec                  reset_vec    0000
__Lsfr0                       sfr0         0000
__Lsfr1                       sfr1         0000
__Lsfr2                       sfr2         0000
__Lsfr3                       sfr3         0000
__Lspace_0                    (abs)        0000
__Lspace_1                    (abs)        0000
__Lspace_2                    (abs)        0000
__Lspace_3                    (abs)        0000
__Lspace_4                    (abs)        0000
__Lstack                      stack        0000
__Lstrings                    strings      0000
__Ltext                       text         0000
__S0                          (abs)        028D
__S1                          (abs)        0079
__S2                          (abs)        0000
__S3                          (abs)        0000
___aldiv                      text4        0129
___aldiv@counter              cstackBANK0  0029
___aldiv@dividend             cstackBANK0  0024
___aldiv@divisor              cstackBANK0  0020
___aldiv@quotient             cstackBANK0  002B
___aldiv@sign                 cstackBANK0  002A
___int_sp                     stack        0000
___latbits                    (abs)        0002
___sp                         stack        0000
___stackhi                    (abs)        0000
___stacklo                    (abs)        0000
__end_of_UART_TX_AND_RX_Init  text3        0129
__end_of_UART_Write_Char      text2        0280
__end_of_UART_Write_String    text1        0272
__end_of___aldiv              text4        01C6
__end_of__initialization      cinit        003F
__end_of_isr                  text5        024D
__end_of_main                 maintext     020C
__initialization              cinit        0015
__pbssBANK0                   bssBANK0     0041
__pbssCOMMON                  bssCOMMON    0076
__pcstackBANK0                cstackBANK0  0020
__pcstackCOMMON               cstackCOMMON 0070
__pdataBANK0                  dataBANK0    0057
__pidataBANK0                 idataBANK0   0288
__pintentry                   intentry     0004
__pmaintext                   maintext     01C6
__ptext1                      text1        024D
__ptext2                      text2        0272
__ptext3                      text3        0043
__ptext4                      text4        0129
__ptext5                      text5        020C
__size_of_UART_TX_AND_RX_Init (abs)        0000
__size_of_UART_Write_Char     (abs)        0000
__size_of_UART_Write_String   (abs)        0000
__size_of___aldiv             (abs)        0000
__size_of_isr                 (abs)        0000
__size_of_main                (abs)        0000
_isr                          text5        020C
_m                            bssBANK0     004B
_main                         maintext     01C6
_w_data                       dataBANK0    0057
btemp                         (abs)        007E
clear_ram0                    clrtext      0280
end_of_initialization         cinit        003F
interrupt_function            intentry     0004
intlevel0                     functab      0000
intlevel1                     functab      0000
intlevel2                     functab      0000
intlevel3                     functab      0000
intlevel4                     functab      0000
intlevel5                     functab      0000
reset_vec                     reset_vec    0000
saved_w                       (abs)        007E
start                         init         0012
start_initialization          cinit        0015
wtemp0                        (abs)        007E


FUNCTION INFORMATION:

 *************** function _main *****************
 Defined at:
		line 57 in file "main uart.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
  i               2    0        unsigned int 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, btemp+1, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       2       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       2       0       0       0
Total ram usage:        2 bytes
 Hardware stack levels required when called:    3
 This function calls:
		_UART_TX_AND_RX_Init
		_UART_Write_String
 This function is called by:
		Startup code after reset
 This function uses a non-reentrant model


 *************** function _UART_Write_String *****************
 Defined at:
		line 105 in file "./uart send and get.h"
 Parameters:    Size  Location     Type
  text            1    wreg     PTR unsigned char 
		 -> w_data(5), UART_Array_Buffer(10), 
 Auto vars:     Size  Location     Type
  text            1    4[BANK0 ] PTR unsigned char 
		 -> w_data(5), UART_Array_Buffer(10), 
  i               2    2[BANK0 ] int 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       3       0       0       0
      Temps:          0       1       0       0       0
      Totals:         0       4       0       0       0
Total ram usage:        4 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		_UART_Write_Char
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _UART_Write_Char *****************
 Defined at:
		line 86 in file "./uart send and get.h"
 Parameters:    Size  Location     Type
  data            1    wreg     unsigned char 
 Auto vars:     Size  Location     Type
  data            1    0[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       1       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       1       0       0       0
Total ram usage:        1 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		Nothing
 This function is called by:
		_UART_Write_String
 This function uses a non-reentrant model


 *************** function _UART_TX_AND_RX_Init *****************
 Defined at:
		line 15 in file "./uart send and get.h"
 Parameters:    Size  Location     Type
  baudrate        4   15[BANK0 ] const long 
 Auto vars:     Size  Location     Type
  x               2   31[BANK0 ] unsigned int 
 Return value:  Size  Location     Type
                  1    wreg      unsigned char 
 Registers used:
		wreg, status,2, status,0, btemp+1, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       4       0       0       0
      Locals:         0       2       0       0       0
      Temps:          0      12       0       0       0
      Totals:         0      18       0       0       0
Total ram usage:       18 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		___aldiv
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function ___aldiv *****************
 Defined at:
		line 5 in file "C:\Program Files\Microchip\xc8\v2.20\pic\sources\c90\common\aldiv.c"
 Parameters:    Size  Location     Type
  divisor         4    0[BANK0 ] long 
  dividend        4    4[BANK0 ] long 
 Auto vars:     Size  Location     Type
  quotient        4   11[BANK0 ] long 
  sign            1   10[BANK0 ] unsigned char 
  counter         1    9[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
                  4    0[BANK0 ] long 
 Registers used:
		wreg, status,2, status,0, btemp+1
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       8       0       0       0
      Locals:         0       6       0       0       0
      Temps:          0       1       0       0       0
      Totals:         0      15       0       0       0
Total ram usage:       15 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		Nothing
 This function is called by:
		_UART_TX_AND_RX_Init
 This function uses a non-reentrant model


 *************** function _isr *****************
 Defined at:
		line 43 in file "main uart.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, btemp+1
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          6       0       0       0       0
      Totals:         6       0       0       0       0
Total ram usage:        6 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		Interrupt level 1
 This function uses a non-reentrant model



MODULE INFORMATION

Module		Function		Class		Link	Load	Size
C:\Program Files\Microchip\xc8\v2.20\pic\sources\c90\common\aldiv.c
		___aldiv       		CODE           	0129	0000	158

C:\Program Files\Microchip\xc8\v2.20\pic\sources\c90\common\aldiv.c estimated size: 158

main uart.c
		_main          		CODE           	01C6	0000	71
		_isr           		CODE           	020C	0000	66

main uart.c estimated size: 137

shared
		__initialization		CODE           	0015	0000	43

shared estimated size: 43

./uart send and get.h
		_UART_Write_String		CODE           	024D	0000	38
		_UART_TX_AND_RX_Init		CODE           	0043	0000	231
		_UART_Write_Char		CODE           	0272	0000	15

./uart send and get.h estimated size: 284

