// Seed: 4215670287
module module_0;
  supply0 id_1, id_2;
  assign id_1 = id_1;
  integer id_3 = id_1 && 1 || -1, id_4;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_6 = 1'b0;
  parameter id_7 = 1;
  tri0 id_8 = -1;
  assign id_7[1<1] = id_7;
  always id_2 <= id_5;
  assign id_6 = id_4;
  module_0 modCall_1 ();
endmodule
