{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1642173390100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1642173390106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 14 16:16:29 2022 " "Processing started: Fri Jan 14 16:16:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1642173390106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1642173390106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1642173390108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1642173391018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/spi_v3-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/spi_v3-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_v3-behaviour " "Found design unit 1: spi_v3-behaviour" {  } { { "../VHDL/spi_v3-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/spi_v3-behaviour.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173392192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173392192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/spi_v3.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/spi_v3.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 spi_v3 " "Found entity 1: spi_v3" {  } { { "../VHDL/spi_v3.vhd" "" { Text "/home/trjschram/epo3/VHDL/spi_v3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173392235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173392235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/stable_map.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/stable_map.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 stable_map " "Found entity 1: stable_map" {  } { { "../VHDL/stable_map.vhd" "" { Text "/home/trjschram/epo3/VHDL/stable_map.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173392276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173392276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/stable_map-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/stable_map-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stable_map-behaviour " "Found design unit 1: stable_map-behaviour" {  } { { "../VHDL/stable_map-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/stable_map-behaviour.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173392318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173392318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/not_arduino.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/not_arduino.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 not_arduino " "Found entity 1: not_arduino" {  } { { "../VHDL/not_arduino.vhd" "" { Text "/home/trjschram/epo3/VHDL/not_arduino.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173392363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173392363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/not_arduino-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/not_arduino-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_arduino-behaviour " "Found design unit 1: not_arduino-behaviour" {  } { { "../VHDL/not_arduino-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/not_arduino-behaviour.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173392410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173392410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/module_test-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/module_test-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 module_test-behaviour " "Found design unit 1: module_test-behaviour" {  } { { "../VHDL/module_test-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/module_test-behaviour.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173392462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173392462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/module_test.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/module_test.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 module_test " "Found entity 1: module_test" {  } { { "../VHDL/module_test.vhd" "" { Text "/home/trjschram/epo3/VHDL/module_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173392506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173392506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/player_fsm.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/player_fsm.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 player_fsm " "Found entity 1: player_fsm" {  } { { "../VHDL/player_fsm.vhd" "" { Text "/home/trjschram/epo3/VHDL/player_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173392555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173392555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/player_fsm-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/player_fsm-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 player_fsm-behaviour " "Found design unit 1: player_fsm-behaviour" {  } { { "../VHDL/player_fsm-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/player_fsm-behaviour.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173392602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173392602 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../VHDL/vga_test.vhd " "Can't analyze file -- file ../VHDL/vga_test.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1642173392621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/vga.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/vga.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../VHDL/vga.vhd" "" { Text "/home/trjschram/epo3/VHDL/vga.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173392667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173392667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/vga-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/vga-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-behaviour " "Found design unit 1: VGA-behaviour" {  } { { "../VHDL/vga-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/vga-behaviour.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173392709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173392709 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../VHDL/vga_test-behaviour.vhd " "Can't analyze file -- file ../VHDL/vga_test-behaviour.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1642173392721 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../VHDL/vga_tb.vhd " "Can't analyze file -- file ../VHDL/vga_tb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1642173392739 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../VHDL/vga_tb-behaviour.vhd " "Can't analyze file -- file ../VHDL/vga_tb-behaviour.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1642173392757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/tile_ctrl.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/tile_ctrl.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 tile_ctrl " "Found entity 1: tile_ctrl" {  } { { "../VHDL/tile_ctrl.vhd" "" { Text "/home/trjschram/epo3/VHDL/tile_ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173392803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173392803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/tile_ctrl-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/tile_ctrl-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tile_ctrl-behavioural " "Found design unit 1: tile_ctrl-behavioural" {  } { { "../VHDL/tile_ctrl-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/tile_ctrl-behaviour.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173392853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173392853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/texture_ctrl.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/texture_ctrl.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 texture_ctrl " "Found entity 1: texture_ctrl" {  } { { "../VHDL/texture_ctrl.vhd" "" { Text "/home/trjschram/epo3/VHDL/texture_ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173392898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173392898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/texture_ctrl-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/texture_ctrl-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 texture_ctrl-behaviour " "Found design unit 1: texture_ctrl-behaviour" {  } { { "../VHDL/texture_ctrl-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/texture_ctrl-behaviour.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173392944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173392944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/display_ctrl.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/display_ctrl.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 display_ctrl " "Found entity 1: display_ctrl" {  } { { "../VHDL/display_ctrl.vhd" "" { Text "/home/trjschram/epo3/VHDL/display_ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173392987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173392987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/display_ctrl-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/display_ctrl-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_ctrl-behavioural " "Found design unit 1: display_ctrl-behavioural" {  } { { "../VHDL/display_ctrl-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/display_ctrl-behaviour.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173393039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173393039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/color_ctrl.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/color_ctrl.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 color_ctrl " "Found entity 1: color_ctrl" {  } { { "../VHDL/color_ctrl.vhd" "" { Text "/home/trjschram/epo3/VHDL/color_ctrl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173393085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173393085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/color_ctrl-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/color_ctrl-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_ctrl-behavioural " "Found design unit 1: color_ctrl-behavioural" {  } { { "../VHDL/color_ctrl-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/color_ctrl-behaviour.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173393133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173393133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_de1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de1 " "Found entity 1: top_de1" {  } { { "top_de1.bdf" "" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173393172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173393172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_vga_dac_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pre_vga_dac_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pre_vga_dac_4-signal_flow " "Found design unit 1: pre_vga_dac_4-signal_flow" {  } { { "pre_vga_dac_4.vhd" "" { Text "/home/trjschram/epo3/quartus_DE1/pre_vga_dac_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173393218 ""} { "Info" "ISGN_ENTITY_NAME" "1 pre_vga_dac_4 " "Found entity 1: pre_vga_dac_4" {  } { { "pre_vga_dac_4.vhd" "" { Text "/home/trjschram/epo3/quartus_DE1/pre_vga_dac_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173393218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173393218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen25mhz-behaviour " "Found design unit 1: gen25mhz-behaviour" {  } { { "gen25mhz.vhd" "" { Text "/home/trjschram/epo3/quartus_DE1/gen25mhz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173393278 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen25mhz " "Found entity 1: gen25mhz" {  } { { "gen25mhz.vhd" "" { Text "/home/trjschram/epo3/quartus_DE1/gen25mhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173393278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173393278 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "levelsend_d module_test-behaviour.vhd(155) " "VHDL error at module_test-behaviour.vhd(155): object \"levelsend_d\" is used but not declared" {  } { { "../VHDL/module_test-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/module_test-behaviour.vhd" 155 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1642173393280 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out level_d_out module_test-behaviour.vhd(155) " "VHDL error at module_test-behaviour.vhd(155): cannot associate formal port \"level_d_out\" of mode \"out\" with an expression" {  } { { "../VHDL/module_test-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/module_test-behaviour.vhd" 155 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1642173393280 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "629 " "Peak virtual memory: 629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642173393653 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 14 16:16:33 2022 " "Processing ended: Fri Jan 14 16:16:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642173393653 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642173393653 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642173393653 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1642173393653 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1642173393792 ""}
