// Seed: 3809980088
module module_0;
  wire [1 : 1] id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd13
) (
    output wor id_0,
    output logic id_1,
    input uwire _id_2,
    output tri0 id_3,
    input supply0 id_4
);
  logic id_6;
  ;
  always @(posedge -1'b0) id_1 <= 1'b0;
  logic [id_2 : -1] id_7;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wand id_0,
    output wand id_1,
    input  tri0 id_2,
    input  tri1 id_3,
    input  tri1 id_4
);
  always assign id_0 = id_4;
  assign id_1 = id_2 - id_2;
  assign id_0 = !id_2 & id_2;
  module_0 modCall_1 ();
  wand id_6 = -1 < id_4;
  assign id_0 = 1;
  assign id_6 = 1;
endmodule
