/* Generated by Yosys 0.9+431 (git sha1 428455c1, gcc 13.3.0-6ubuntu2~24.04 -fPIC -Os) */

/* top =  1  */
/* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_impl/impl.v:1" */
module main(clk, reset, ctl_1, ctl_2, a, b, c);
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_impl/impl.v:6" */
  input a;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_impl/impl.v:6" */
  input b;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_impl/impl.v:6" */
  input c;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_impl/impl.v:4" */
  input clk;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_impl/impl.v:5" */
  input ctl_1;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_impl/impl.v:5" */
  input ctl_2;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_impl/impl.v:9" */
  /* unused_bits = "0" */
  wire p1_a;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_impl/impl.v:9" */
  /* unused_bits = "0" */
  wire p1_b;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_impl/impl.v:9" */
  /* unused_bits = "0" */
  wire p1_c;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_impl/impl.v:8" */
  /* unused_bits = "0" */
  wire p1_ctl_1;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_impl/impl.v:8" */
  /* unused_bits = "0" */
  wire p1_ctl_2;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_impl/impl.v:12" */
  /* unused_bits = "0" */
  wire p2_c;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_impl/impl.v:11" */
  /* unused_bits = "0" */
  wire p2_ctl_2;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_impl/impl.v:12" */
  /* unused_bits = "0" */
  wire p2_m;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_impl/impl.v:14" */
  /* unused_bits = "0" */
  wire p3_n;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_impl/impl.v:4" */
  input reset;
endmodule
