INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DebugginTEST/counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DebugginTEST/d_flipflop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_flipflop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DebugginTEST/d_latch_asyn_rstn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_latch_asyn_rstn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DebugginTEST/mux2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DebugginTEST/fourbit_counter/fourbit_counter.srcs/sim_1/new/tb_fourbitcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fourbitcounter
