Analysis & Synthesis report for uart_v2
Tue Nov 29 02:54:27 2022
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |DE1_SOC_golden_top|uart:uart_v2|receiver:uart_rx|state
  9. State Machine - |DE1_SOC_golden_top|uart:uart_v2|transmitter:uart_tx|state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: uart:uart_v2|baud_rate_gen:uart_baud
 15. Parameter Settings for User Entity Instance: uart:uart_v2|transmitter:uart_tx
 16. Parameter Settings for User Entity Instance: uart:uart_v2|receiver:uart_rx
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Nov 29 02:54:27 2022       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; uart_v2                                     ;
; Top-level Entity Name           ; DE1_SOC_golden_top                          ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 68                                          ;
; Total pins                      ; 241                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SOC_golden_top ; uart_v2            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                            ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                              ; Library ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------+---------+
; DE1_SOC_golden_top.v             ; yes             ; User Verilog HDL File  ; C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v ;         ;
; uart_v2.v                        ; yes             ; User Verilog HDL File  ; C:/altera_lite/16.0/projects/uart_v2/uart_v2.v            ;         ;
; baud_rate_gen.v                  ; yes             ; User Verilog HDL File  ; C:/altera_lite/16.0/projects/uart_v2/baud_rate_gen.v      ;         ;
; receiver.v                       ; yes             ; User Verilog HDL File  ; C:/altera_lite/16.0/projects/uart_v2/receiver.v           ;         ;
; transmitter.v                    ; yes             ; User Verilog HDL File  ; C:/altera_lite/16.0/projects/uart_v2/transmitter.v        ;         ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 48             ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 75             ;
;     -- 7 input functions                    ; 3              ;
;     -- 6 input functions                    ; 14             ;
;     -- 5 input functions                    ; 28             ;
;     -- 4 input functions                    ; 6              ;
;     -- <=3 input functions                  ; 24             ;
;                                             ;                ;
; Dedicated logic registers                   ; 68             ;
;                                             ;                ;
; I/O pins                                    ; 241            ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 68             ;
; Total fan-out                               ; 845            ;
; Average fan-out                             ; 1.17           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                      ;
+---------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node      ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                      ; Entity Name        ; Library Name ;
+---------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------+--------------------+--------------+
; |DE1_SOC_golden_top             ; 75 (2)            ; 68 (10)      ; 0                 ; 0          ; 241  ; 0            ; |DE1_SOC_golden_top                                      ; DE1_SOC_golden_top ; work         ;
;    |uart:uart_v2|               ; 73 (0)            ; 58 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|uart:uart_v2                         ; uart               ; work         ;
;       |baud_rate_gen:uart_baud| ; 19 (19)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|uart:uart_v2|baud_rate_gen:uart_baud ; baud_rate_gen      ; work         ;
;       |receiver:uart_rx|        ; 40 (40)           ; 28 (28)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|uart:uart_v2|receiver:uart_rx        ; receiver           ; work         ;
;       |transmitter:uart_tx|     ; 14 (14)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|uart:uart_v2|transmitter:uart_tx     ; transmitter        ; work         ;
+---------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC_golden_top|uart:uart_v2|receiver:uart_rx|state                 ;
+----------------------+----------------------+---------------------+---------------------+
; Name                 ; state.RX_STATE_START ; state.RX_STATE_STOP ; state.RX_STATE_DATA ;
+----------------------+----------------------+---------------------+---------------------+
; state.RX_STATE_START ; 0                    ; 0                   ; 0                   ;
; state.RX_STATE_DATA  ; 1                    ; 0                   ; 1                   ;
; state.RX_STATE_STOP  ; 1                    ; 1                   ; 0                   ;
+----------------------+----------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC_golden_top|uart:uart_v2|transmitter:uart_tx|state                     ;
+-------------------+------------------+------------------+-------------------+------------------+
; Name              ; state.STATE_STOP ; state.STATE_DATA ; state.STATE_START ; state.STATE_IDLE ;
+-------------------+------------------+------------------+-------------------+------------------+
; state.STATE_IDLE  ; 0                ; 0                ; 0                 ; 0                ;
; state.STATE_START ; 0                ; 0                ; 1                 ; 1                ;
; state.STATE_DATA  ; 0                ; 1                ; 0                 ; 1                ;
; state.STATE_STOP  ; 1                ; 0                ; 0                 ; 1                ;
+-------------------+------------------+------------------+-------------------+------------------+


+---------------------------------------------------------------+
; Registers Removed During Synthesis                            ;
+------------------------------------------+--------------------+
; Register name                            ; Reason for Removal ;
+------------------------------------------+--------------------+
; uart:uart_v2|transmitter:uart_tx|state~5 ; Lost fanout        ;
; uart:uart_v2|transmitter:uart_tx|state~6 ; Lost fanout        ;
; Total Number of Removed Registers = 2    ;                    ;
+------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 68    ;
; Number of registers using Synchronous Clear  ; 9     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 31    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; uart:uart_v2|transmitter:uart_tx|tx    ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE1_SOC_golden_top|uart:uart_v2|receiver:uart_rx|bitpos[0]    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |DE1_SOC_golden_top|uart:uart_v2|transmitter:uart_tx|bitpos[2] ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SOC_golden_top|uart:uart_v2|receiver:uart_rx|sample[1]    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE1_SOC_golden_top|uart:uart_v2|receiver:uart_rx|state        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE1_SOC_golden_top|uart:uart_v2|transmitter:uart_tx|Selector3 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |DE1_SOC_golden_top|uart:uart_v2|transmitter:uart_tx|Selector0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart_v2|baud_rate_gen:uart_baud ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; RX_ACC_MAX     ; 27    ; Signed Integer                                           ;
; TX_ACC_MAX     ; 434   ; Signed Integer                                           ;
; RX_ACC_WIDTH   ; 5     ; Signed Integer                                           ;
; TX_ACC_WIDTH   ; 9     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart_v2|transmitter:uart_tx ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; STATE_IDLE     ; 00    ; Unsigned Binary                                      ;
; STATE_START    ; 01    ; Unsigned Binary                                      ;
; STATE_DATA     ; 10    ; Unsigned Binary                                      ;
; STATE_STOP     ; 11    ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart_v2|receiver:uart_rx ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; RX_STATE_START ; 00    ; Unsigned Binary                                   ;
; RX_STATE_DATA  ; 01    ; Unsigned Binary                                   ;
; RX_STATE_STOP  ; 10    ; Unsigned Binary                                   ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 68                          ;
;     ENA               ; 31                          ;
;     SCLR              ; 9                           ;
;     plain             ; 28                          ;
; arriav_io_obuf        ; 96                          ;
; arriav_lcell_comb     ; 76                          ;
;     arith             ; 9                           ;
;         1 data inputs ; 9                           ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 64                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 6                           ;
;         5 data inputs ; 28                          ;
;         6 data inputs ; 14                          ;
; boundary_port         ; 241                         ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.16                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Nov 29 02:54:14 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart_v2 -c uart_v2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v
    Info (12023): Found entity 1: DE1_SOC_golden_top File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file testbench/testbench.v
    Info (12023): Found entity 1: uart_tx_test File: C:/altera_lite/16.0/projects/uart_v2/testbench/testbench.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file uart_v2.v
    Info (12023): Found entity 1: uart File: C:/altera_lite/16.0/projects/uart_v2/uart_v2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file baud_rate_gen.v
    Info (12023): Found entity 1: baud_rate_gen File: C:/altera_lite/16.0/projects/uart_v2/baud_rate_gen.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file receiver.v
    Info (12023): Found entity 1: receiver File: C:/altera_lite/16.0/projects/uart_v2/receiver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file transmitter.v
    Info (12023): Found entity 1: transmitter File: C:/altera_lite/16.0/projects/uart_v2/transmitter.v Line: 1
Info (12127): Elaborating entity "DE1_SOC_golden_top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE1_SOC_golden_top.v(277): truncated value with size 8 to match size of target (7) File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 277
Warning (10034): Output port "DRAM_ADDR" at DE1_SOC_golden_top.v(100) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 100
Warning (10034): Output port "DRAM_BA" at DE1_SOC_golden_top.v(101) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 101
Warning (10034): Output port "HEX1" at DE1_SOC_golden_top.v(134) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 134
Warning (10034): Output port "HEX2" at DE1_SOC_golden_top.v(135) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 135
Warning (10034): Output port "HEX3" at DE1_SOC_golden_top.v(136) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 136
Warning (10034): Output port "HEX4" at DE1_SOC_golden_top.v(137) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 137
Warning (10034): Output port "HEX5" at DE1_SOC_golden_top.v(138) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 138
Warning (10034): Output port "LEDR[9..8]" at DE1_SOC_golden_top.v(210) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 210
Warning (10034): Output port "VGA_B" at DE1_SOC_golden_top.v(237) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 237
Warning (10034): Output port "VGA_G" at DE1_SOC_golden_top.v(240) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 240
Warning (10034): Output port "VGA_R" at DE1_SOC_golden_top.v(242) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 242
Warning (10034): Output port "ADC_CONVST" at DE1_SOC_golden_top.v(59) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 59
Warning (10034): Output port "ADC_DIN" at DE1_SOC_golden_top.v(60) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 60
Warning (10034): Output port "ADC_SCLK" at DE1_SOC_golden_top.v(62) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 62
Warning (10034): Output port "AUD_DACDAT" at DE1_SOC_golden_top.v(72) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 72
Warning (10034): Output port "AUD_XCK" at DE1_SOC_golden_top.v(74) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 74
Warning (10034): Output port "DRAM_CAS_N" at DE1_SOC_golden_top.v(102) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 102
Warning (10034): Output port "DRAM_CKE" at DE1_SOC_golden_top.v(103) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 103
Warning (10034): Output port "DRAM_CLK" at DE1_SOC_golden_top.v(104) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 104
Warning (10034): Output port "DRAM_CS_N" at DE1_SOC_golden_top.v(105) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 105
Warning (10034): Output port "DRAM_LDQM" at DE1_SOC_golden_top.v(107) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 107
Warning (10034): Output port "DRAM_RAS_N" at DE1_SOC_golden_top.v(108) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 108
Warning (10034): Output port "DRAM_UDQM" at DE1_SOC_golden_top.v(109) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 109
Warning (10034): Output port "DRAM_WE_N" at DE1_SOC_golden_top.v(110) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 110
Warning (10034): Output port "FAN_CTRL" at DE1_SOC_golden_top.v(115) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 115
Warning (10034): Output port "FPGA_I2C_SCLK" at DE1_SOC_golden_top.v(120) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 120
Warning (10034): Output port "IRDA_TXD" at DE1_SOC_golden_top.v(200) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 200
Warning (10034): Output port "TD_RESET_N" at DE1_SOC_golden_top.v(231) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 231
Warning (10034): Output port "VGA_BLANK_N" at DE1_SOC_golden_top.v(238) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 238
Warning (10034): Output port "VGA_CLK" at DE1_SOC_golden_top.v(239) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 239
Warning (10034): Output port "VGA_HS" at DE1_SOC_golden_top.v(241) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 241
Warning (10034): Output port "VGA_SYNC_N" at DE1_SOC_golden_top.v(243) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 243
Warning (10034): Output port "VGA_VS" at DE1_SOC_golden_top.v(246) has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 246
Info (12128): Elaborating entity "uart" for hierarchy "uart:uart_v2" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 275
Info (12128): Elaborating entity "baud_rate_gen" for hierarchy "uart:uart_v2|baud_rate_gen:uart_baud" File: C:/altera_lite/16.0/projects/uart_v2/uart_v2.v Line: 20
Info (12128): Elaborating entity "transmitter" for hierarchy "uart:uart_v2|transmitter:uart_tx" File: C:/altera_lite/16.0/projects/uart_v2/uart_v2.v Line: 29
Info (12128): Elaborating entity "receiver" for hierarchy "uart:uart_v2|receiver:uart_rx" File: C:/altera_lite/16.0/projects/uart_v2/uart_v2.v Line: 38
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[25]" and its non-tri-state driver. File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 70
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 71
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 73
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 121
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 215
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 216
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 217
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 218
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[25]~synth" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 126
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 59
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 60
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 62
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 72
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 74
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 101
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 101
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 102
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 103
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 104
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 105
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 107
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 108
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 109
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 110
    Warning (13410): Pin "FAN_CTRL" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 115
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 120
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 134
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 134
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 134
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 134
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 134
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 134
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 134
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 135
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 135
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 135
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 135
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 135
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 135
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 135
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 200
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 231
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 238
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 239
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 241
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 243
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 246
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 31 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 61
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 69
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 80
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 85
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 90
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 199
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 205
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 205
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 205
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 205
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 228
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 230
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/altera_lite/16.0/projects/uart_v2/DE1_SOC_golden_top.v Line: 232
Info (21057): Implemented 342 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 113 output pins
    Info (21060): Implemented 96 bidirectional pins
    Info (21061): Implemented 101 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 266 warnings
    Info: Peak virtual memory: 5011 megabytes
    Info: Processing ended: Tue Nov 29 02:54:27 2022
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:32


