// Seed: 1755138077
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_8 = 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd45
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire _id_6;
  input wire id_5;
  input wire id_4;
  output logic [7:0] id_3;
  output wire id_2;
  input wire id_1;
  logic id_9;
  assign id_3[-1'b0] = id_9;
  assign id_2 = !id_1;
  logic [id_6 : -1 'b0] id_10;
  ;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_7
  );
  logic id_11;
endmodule
