{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494985142698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494985142705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 19:39:02 2017 " "Processing started: Tue May 16 19:39:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494985142705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985142705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KPN -c KPN " "Command: quartus_map --read_settings_files=on --write_settings_files=off KPN -c KPN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985142705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1494985143364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1494985143364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_to_display.v 1 1 " "Found 1 design units, including 1 entities, in source file write_to_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_to_display " "Found entity 1: write_to_display" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494985164807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985164807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494985164810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985164810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "queue_module2.v 1 1 " "Found 1 design units, including 1 entities, in source file queue_module2.v" { { "Info" "ISGN_ENTITY_NAME" "1 queue_module2 " "Found entity 1: queue_module2" {  } { { "queue_module2.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494985164814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985164814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "queue_module1.v 1 1 " "Found 1 design units, including 1 entities, in source file queue_module1.v" { { "Info" "ISGN_ENTITY_NAME" "1 queue_module1 " "Found entity 1: queue_module1" {  } { { "queue_module1.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494985164817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985164817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_module.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_module " "Found entity 1: lcd_module" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494985164822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985164822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_fifo " "Found entity 1: lcd_fifo" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494985164825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985164825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_module.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_module " "Found entity 1: fifo_module" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/fifo_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494985164828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985164828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter " "Found entity 1: bcd_converter" {  } { { "bcd_converter.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/bcd_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494985164831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985164831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_module.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_module " "Found entity 1: adder_module" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/adder_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494985164835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985164835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1494985164977 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_module.v 1 1 " "Using design file clock_divider_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_module " "Found entity 1: clock_divider_module" {  } { { "clock_divider_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/clock_divider_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494985165031 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1494985165031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_module clock_divider_module:clk_inst " "Elaborating entity \"clock_divider_module\" for hierarchy \"clock_divider_module:clk_inst\"" {  } { { "top_module.v" "clk_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494985165032 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 clock_divider_module.v(28) " "Verilog HDL assignment warning at clock_divider_module.v(28): truncated value with size 32 to match size of target (24)" {  } { { "clock_divider_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/clock_divider_module.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165033 "|top_module|clock_divider_module:clk_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_to_display write_to_display:display_inst " "Elaborating entity \"write_to_display\" for hierarchy \"write_to_display:display_inst\"" {  } { { "top_module.v" "display_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494985165035 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(81) " "Verilog HDL Always Construct warning at write_to_display.v(81): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165037 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(85) " "Verilog HDL Always Construct warning at write_to_display.v(85): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165037 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(89) " "Verilog HDL Always Construct warning at write_to_display.v(89): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165037 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(93) " "Verilog HDL Always Construct warning at write_to_display.v(93): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165037 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(97) " "Verilog HDL Always Construct warning at write_to_display.v(97): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165037 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(101) " "Verilog HDL Always Construct warning at write_to_display.v(101): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165037 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(105) " "Verilog HDL Always Construct warning at write_to_display.v(105): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165037 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(109) " "Verilog HDL Always Construct warning at write_to_display.v(109): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165037 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(113) " "Verilog HDL Always Construct warning at write_to_display.v(113): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165037 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(117) " "Verilog HDL Always Construct warning at write_to_display.v(117): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165038 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(133) " "Verilog HDL Always Construct warning at write_to_display.v(133): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165038 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(137) " "Verilog HDL Always Construct warning at write_to_display.v(137): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165038 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(141) " "Verilog HDL Always Construct warning at write_to_display.v(141): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165038 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(145) " "Verilog HDL Always Construct warning at write_to_display.v(145): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165038 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(149) " "Verilog HDL Always Construct warning at write_to_display.v(149): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165038 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(153) " "Verilog HDL Always Construct warning at write_to_display.v(153): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165038 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(157) " "Verilog HDL Always Construct warning at write_to_display.v(157): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165038 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(161) " "Verilog HDL Always Construct warning at write_to_display.v(161): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165038 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(165) " "Verilog HDL Always Construct warning at write_to_display.v(165): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165038 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(169) " "Verilog HDL Always Construct warning at write_to_display.v(169): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165038 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(191) " "Verilog HDL Always Construct warning at write_to_display.v(191): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165039 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(195) " "Verilog HDL Always Construct warning at write_to_display.v(195): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165039 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(199) " "Verilog HDL Always Construct warning at write_to_display.v(199): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165039 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(203) " "Verilog HDL Always Construct warning at write_to_display.v(203): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165039 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(207) " "Verilog HDL Always Construct warning at write_to_display.v(207): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165039 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(211) " "Verilog HDL Always Construct warning at write_to_display.v(211): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165039 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(215) " "Verilog HDL Always Construct warning at write_to_display.v(215): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165039 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(219) " "Verilog HDL Always Construct warning at write_to_display.v(219): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165039 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(223) " "Verilog HDL Always Construct warning at write_to_display.v(223): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165039 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(227) " "Verilog HDL Always Construct warning at write_to_display.v(227): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165039 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(250) " "Verilog HDL Always Construct warning at write_to_display.v(250): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165039 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(254) " "Verilog HDL Always Construct warning at write_to_display.v(254): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165039 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(258) " "Verilog HDL Always Construct warning at write_to_display.v(258): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165040 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(262) " "Verilog HDL Always Construct warning at write_to_display.v(262): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165040 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(266) " "Verilog HDL Always Construct warning at write_to_display.v(266): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165040 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(270) " "Verilog HDL Always Construct warning at write_to_display.v(270): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 270 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165040 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(274) " "Verilog HDL Always Construct warning at write_to_display.v(274): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165040 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(278) " "Verilog HDL Always Construct warning at write_to_display.v(278): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165040 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(282) " "Verilog HDL Always Construct warning at write_to_display.v(282): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165040 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(286) " "Verilog HDL Always Construct warning at write_to_display.v(286): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494985165040 "|top_module|write_to_display:display_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_module lcd_module:write_to_lcd_inst " "Elaborating entity \"lcd_module\" for hierarchy \"lcd_module:write_to_lcd_inst\"" {  } { { "top_module.v" "write_to_lcd_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494985165041 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "entry_letter_counter lcd_module.v(38) " "Verilog HDL or VHDL warning at lcd_module.v(38): object \"entry_letter_counter\" assigned a value but never read" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494985165044 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "need_to_read lcd_module.v(49) " "Verilog HDL or VHDL warning at lcd_module.v(49): object \"need_to_read\" assigned a value but never read" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494985165044 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "down_counter lcd_module.v(55) " "Verilog HDL or VHDL warning at lcd_module.v(55): object \"down_counter\" assigned a value but never read" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494985165044 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 5 lcd_module.v(54) " "Verilog HDL assignment warning at lcd_module.v(54): truncated value with size 16 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165044 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 5 lcd_module.v(55) " "Verilog HDL assignment warning at lcd_module.v(55): truncated value with size 16 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165044 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 5 lcd_module.v(102) " "Verilog HDL assignment warning at lcd_module.v(102): truncated value with size 16 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165044 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_module.v(137) " "Verilog HDL assignment warning at lcd_module.v(137): truncated value with size 32 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165044 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_module.v(141) " "Verilog HDL assignment warning at lcd_module.v(141): truncated value with size 32 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165044 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_module.v(145) " "Verilog HDL assignment warning at lcd_module.v(145): truncated value with size 32 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165044 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 5 lcd_module.v(149) " "Verilog HDL assignment warning at lcd_module.v(149): truncated value with size 16 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165044 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lcd_module.v(163) " "Verilog HDL assignment warning at lcd_module.v(163): truncated value with size 32 to match size of target (7)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165044 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcd_module.v(164) " "Verilog HDL assignment warning at lcd_module.v(164): truncated value with size 32 to match size of target (3)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165045 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lcd_module.v(201) " "Verilog HDL assignment warning at lcd_module.v(201): truncated value with size 32 to match size of target (7)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165045 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_module fifo_module:fifo_module_inst7 " "Elaborating entity \"fifo_module\" for hierarchy \"fifo_module:fifo_module_inst7\"" {  } { { "top_module.v" "fifo_module_inst7" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494985165046 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty fifo_module.v(38) " "Verilog HDL or VHDL warning at fifo_module.v(38): object \"empty\" assigned a value but never read" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/fifo_module.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494985165047 "|top_module|fifo_module:fifo_module_inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full fifo_module.v(39) " "Verilog HDL or VHDL warning at fifo_module.v(39): object \"full\" assigned a value but never read" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/fifo_module.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494985165047 "|top_module|fifo_module:fifo_module_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo_module.v(84) " "Verilog HDL assignment warning at fifo_module.v(84): truncated value with size 32 to match size of target (5)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/fifo_module.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165047 "|top_module|fifo_module:fifo_module_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo_module.v(85) " "Verilog HDL assignment warning at fifo_module.v(85): truncated value with size 32 to match size of target (5)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/fifo_module.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165047 "|top_module|fifo_module:fifo_module_inst1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fifo_module.v(91) " "Verilog HDL Case Statement warning at fifo_module.v(91): incomplete case statement has no default case item" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/fifo_module.v" 91 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1494985165048 "|top_module|fifo_module:fifo_module_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_module adder_module:adder_module_inst_3 " "Elaborating entity \"adder_module\" for hierarchy \"adder_module:adder_module_inst_3\"" {  } { { "top_module.v" "adder_module_inst_3" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494985165051 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplier_module.v 1 1 " "Using design file multiplier_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_module " "Found entity 1: multiplier_module" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494985165067 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1494985165067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_module multiplier_module:multiplier_module_inst5 " "Elaborating entity \"multiplier_module\" for hierarchy \"multiplier_module:multiplier_module_inst5\"" {  } { { "top_module.v" "multiplier_module_inst5" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494985165069 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "integer_result multiplier_module.v(40) " "Verilog HDL or VHDL warning at multiplier_module.v(40): object \"integer_result\" assigned a value but never read" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494985165073 "|top_module|multiplier_module:multiplier_module_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decimal_result multiplier_module.v(41) " "Verilog HDL or VHDL warning at multiplier_module.v(41): object \"decimal_result\" assigned a value but never read" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494985165074 "|top_module|multiplier_module:multiplier_module_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 multiplier_module.v(202) " "Verilog HDL assignment warning at multiplier_module.v(202): truncated value with size 32 to match size of target (16)" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165074 "|top_module|multiplier_module:multiplier_module_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 multiplier_module.v(207) " "Verilog HDL assignment warning at multiplier_module.v(207): truncated value with size 32 to match size of target (4)" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165074 "|top_module|multiplier_module:multiplier_module_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 multiplier_module.v(210) " "Verilog HDL assignment warning at multiplier_module.v(210): truncated value with size 32 to match size of target (4)" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165074 "|top_module|multiplier_module:multiplier_module_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 multiplier_module.v(213) " "Verilog HDL assignment warning at multiplier_module.v(213): truncated value with size 32 to match size of target (4)" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165074 "|top_module|multiplier_module:multiplier_module_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 multiplier_module.v(216) " "Verilog HDL assignment warning at multiplier_module.v(216): truncated value with size 32 to match size of target (4)" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165074 "|top_module|multiplier_module:multiplier_module_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "queue_module1 queue_module1:queue_module_inst1 " "Elaborating entity \"queue_module1\" for hierarchy \"queue_module1:queue_module_inst1\"" {  } { { "top_module.v" "queue_module_inst1" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494985165075 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full_reg queue_module1.v(28) " "Verilog HDL or VHDL warning at queue_module1.v(28): object \"full_reg\" assigned a value but never read" {  } { { "queue_module1.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module1.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494985165077 "|top_module|queue_module1:queue_module_inst1"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 31 queue_module1.v(55) " "Verilog HDL warning at queue_module1.v(55): number of words (4) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "queue_module1.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module1.v" 55 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1494985165077 "|top_module|queue_module1:queue_module_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 queue_module1.v(67) " "Verilog HDL assignment warning at queue_module1.v(67): truncated value with size 32 to match size of target (5)" {  } { { "queue_module1.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module1.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165077 "|top_module|queue_module1:queue_module_inst1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array_reg.data_a 0 queue_module1.v(23) " "Net \"array_reg.data_a\" at queue_module1.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "queue_module1.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module1.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1494985165077 "|top_module|queue_module1:queue_module_inst1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array_reg.waddr_a 0 queue_module1.v(23) " "Net \"array_reg.waddr_a\" at queue_module1.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "queue_module1.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module1.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1494985165077 "|top_module|queue_module1:queue_module_inst1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array_reg.we_a 0 queue_module1.v(23) " "Net \"array_reg.we_a\" at queue_module1.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "queue_module1.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module1.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1494985165077 "|top_module|queue_module1:queue_module_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "queue_module2 queue_module2:queue_module_inst2 " "Elaborating entity \"queue_module2\" for hierarchy \"queue_module2:queue_module_inst2\"" {  } { { "top_module.v" "queue_module_inst2" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494985165078 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full_reg queue_module2.v(28) " "Verilog HDL or VHDL warning at queue_module2.v(28): object \"full_reg\" assigned a value but never read" {  } { { "queue_module2.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module2.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494985165080 "|top_module|queue_module2:queue_module_inst2"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 31 queue_module2.v(55) " "Verilog HDL warning at queue_module2.v(55): number of words (4) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "queue_module2.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module2.v" 55 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1494985165080 "|top_module|queue_module2:queue_module_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 queue_module2.v(67) " "Verilog HDL assignment warning at queue_module2.v(67): truncated value with size 32 to match size of target (5)" {  } { { "queue_module2.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module2.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165080 "|top_module|queue_module2:queue_module_inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array_reg.data_a 0 queue_module2.v(23) " "Net \"array_reg.data_a\" at queue_module2.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "queue_module2.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module2.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1494985165080 "|top_module|queue_module2:queue_module_inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array_reg.waddr_a 0 queue_module2.v(23) " "Net \"array_reg.waddr_a\" at queue_module2.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "queue_module2.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module2.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1494985165080 "|top_module|queue_module2:queue_module_inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array_reg.we_a 0 queue_module2.v(23) " "Net \"array_reg.we_a\" at queue_module2.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "queue_module2.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module2.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1494985165080 "|top_module|queue_module2:queue_module_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_converter bcd_converter:bcd_converter_inst " "Elaborating entity \"bcd_converter\" for hierarchy \"bcd_converter:bcd_converter_inst\"" {  } { { "top_module.v" "bcd_converter_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494985165081 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 bcd_converter.v(36) " "Verilog HDL assignment warning at bcd_converter.v(36): truncated value with size 16 to match size of target (12)" {  } { { "bcd_converter.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/bcd_converter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165083 "|top_module|bcd_converter:bcd_converter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter.v(42) " "Verilog HDL assignment warning at bcd_converter.v(42): truncated value with size 32 to match size of target (4)" {  } { { "bcd_converter.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/bcd_converter.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165083 "|top_module|bcd_converter:bcd_converter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter.v(45) " "Verilog HDL assignment warning at bcd_converter.v(45): truncated value with size 32 to match size of target (4)" {  } { { "bcd_converter.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/bcd_converter.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165083 "|top_module|bcd_converter:bcd_converter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter.v(48) " "Verilog HDL assignment warning at bcd_converter.v(48): truncated value with size 32 to match size of target (4)" {  } { { "bcd_converter.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/bcd_converter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165083 "|top_module|bcd_converter:bcd_converter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter.v(51) " "Verilog HDL assignment warning at bcd_converter.v(51): truncated value with size 32 to match size of target (4)" {  } { { "bcd_converter.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/bcd_converter.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165084 "|top_module|bcd_converter:bcd_converter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_fifo lcd_fifo:fifo_module_inst6 " "Elaborating entity \"lcd_fifo\" for hierarchy \"lcd_fifo:fifo_module_inst6\"" {  } { { "top_module.v" "fifo_module_inst6" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494985165085 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_en lcd_fifo.v(24) " "Verilog HDL or VHDL warning at lcd_fifo.v(24): object \"wr_en\" assigned a value but never read" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494985165087 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty lcd_fifo.v(25) " "Verilog HDL or VHDL warning at lcd_fifo.v(25): object \"empty\" assigned a value but never read" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494985165087 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full lcd_fifo.v(26) " "Verilog HDL or VHDL warning at lcd_fifo.v(26): object \"full\" assigned a value but never read" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494985165087 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_fifo.v(64) " "Verilog HDL assignment warning at lcd_fifo.v(64): truncated value with size 32 to match size of target (5)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165087 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_fifo.v(65) " "Verilog HDL assignment warning at lcd_fifo.v(65): truncated value with size 32 to match size of target (5)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494985165087 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lcd_fifo.v(71) " "Verilog HDL Case Statement warning at lcd_fifo.v(71): incomplete case statement has no default case item" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 71 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1494985165087 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count lcd_fifo.v(64) " "Verilog HDL Always Construct warning at lcd_fifo.v(64): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494985165087 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buffer lcd_fifo.v(64) " "Verilog HDL Always Construct warning at lcd_fifo.v(64): inferring latch(es) for variable \"buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494985165087 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[0\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[0\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985165087 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[1\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[1\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985165087 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[2\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[2\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985165088 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[3\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[3\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985165088 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[4\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[4\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985165088 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[5\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[5\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985165088 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[6\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[6\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985165088 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[7\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[7\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985165088 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[8\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[8\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985165088 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[9\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[9\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985165088 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[10\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[10\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985165088 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[11\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[11\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985165088 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[12\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[12\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985165088 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[13\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[13\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985165088 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[14\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[14\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985165088 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[15\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[15\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985165088 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count lcd_fifo.v(64) " "Inferred latch for \"count\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985165088 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Warning" "WSGN_SEARCH_FILE" "split_module.v 1 1 " "Using design file split_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 split_module " "Found entity 1: split_module" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/split_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494985165103 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1494985165103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split_module split_module:split_module_inst4 " "Elaborating entity \"split_module\" for hierarchy \"split_module:split_module_inst4\"" {  } { { "top_module.v" "split_module_inst4" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494985165104 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[15\] " "Net \"wr_multiplier_module_5\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[14\] " "Net \"wr_multiplier_module_5\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[13\] " "Net \"wr_multiplier_module_5\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[12\] " "Net \"wr_multiplier_module_5\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[11\] " "Net \"wr_multiplier_module_5\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[10\] " "Net \"wr_multiplier_module_5\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[9\] " "Net \"wr_multiplier_module_5\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[8\] " "Net \"wr_multiplier_module_5\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[7\] " "Net \"wr_multiplier_module_5\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[6\] " "Net \"wr_multiplier_module_5\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[5\] " "Net \"wr_multiplier_module_5\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[4\] " "Net \"wr_multiplier_module_5\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[3\] " "Net \"wr_multiplier_module_5\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[2\] " "Net \"wr_multiplier_module_5\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165242 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[1\] " "Net \"wr_multiplier_module_5\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165242 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494985165242 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[15\] " "Net \"wr_multiplier_module_5\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165244 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[14\] " "Net \"wr_multiplier_module_5\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165244 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[13\] " "Net \"wr_multiplier_module_5\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165244 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[12\] " "Net \"wr_multiplier_module_5\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165244 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[11\] " "Net \"wr_multiplier_module_5\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165244 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[10\] " "Net \"wr_multiplier_module_5\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165244 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[9\] " "Net \"wr_multiplier_module_5\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165244 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[8\] " "Net \"wr_multiplier_module_5\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165244 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[7\] " "Net \"wr_multiplier_module_5\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165244 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[6\] " "Net \"wr_multiplier_module_5\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165244 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[5\] " "Net \"wr_multiplier_module_5\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165244 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[4\] " "Net \"wr_multiplier_module_5\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165244 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[3\] " "Net \"wr_multiplier_module_5\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165244 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[2\] " "Net \"wr_multiplier_module_5\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165244 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[1\] " "Net \"wr_multiplier_module_5\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165244 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494985165244 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[15\] " "Net \"wr_multiplier_module_5\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[14\] " "Net \"wr_multiplier_module_5\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[13\] " "Net \"wr_multiplier_module_5\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[12\] " "Net \"wr_multiplier_module_5\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[11\] " "Net \"wr_multiplier_module_5\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[10\] " "Net \"wr_multiplier_module_5\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[9\] " "Net \"wr_multiplier_module_5\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[8\] " "Net \"wr_multiplier_module_5\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[7\] " "Net \"wr_multiplier_module_5\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[6\] " "Net \"wr_multiplier_module_5\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[5\] " "Net \"wr_multiplier_module_5\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[4\] " "Net \"wr_multiplier_module_5\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[3\] " "Net \"wr_multiplier_module_5\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[2\] " "Net \"wr_multiplier_module_5\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[1\] " "Net \"wr_multiplier_module_5\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[15\] " "Net \"wr_queue_module_2\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[14\] " "Net \"wr_queue_module_2\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[13\] " "Net \"wr_queue_module_2\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[12\] " "Net \"wr_queue_module_2\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[11\] " "Net \"wr_queue_module_2\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[10\] " "Net \"wr_queue_module_2\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[9\] " "Net \"wr_queue_module_2\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[8\] " "Net \"wr_queue_module_2\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[7\] " "Net \"wr_queue_module_2\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[6\] " "Net \"wr_queue_module_2\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[5\] " "Net \"wr_queue_module_2\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[4\] " "Net \"wr_queue_module_2\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[3\] " "Net \"wr_queue_module_2\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[2\] " "Net \"wr_queue_module_2\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[1\] " "Net \"wr_queue_module_2\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165247 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494985165247 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[15\] " "Net \"rd_adder_module_3\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[14\] " "Net \"rd_adder_module_3\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[13\] " "Net \"rd_adder_module_3\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[12\] " "Net \"rd_adder_module_3\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[11\] " "Net \"rd_adder_module_3\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[10\] " "Net \"rd_adder_module_3\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[9\] " "Net \"rd_adder_module_3\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[8\] " "Net \"rd_adder_module_3\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[7\] " "Net \"rd_adder_module_3\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[6\] " "Net \"rd_adder_module_3\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[5\] " "Net \"rd_adder_module_3\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[4\] " "Net \"rd_adder_module_3\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[3\] " "Net \"rd_adder_module_3\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[2\] " "Net \"rd_adder_module_3\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[1\] " "Net \"rd_adder_module_3\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[15\] " "Net \"wr_multiplier_module_5\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[14\] " "Net \"wr_multiplier_module_5\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[13\] " "Net \"wr_multiplier_module_5\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[12\] " "Net \"wr_multiplier_module_5\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[11\] " "Net \"wr_multiplier_module_5\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[10\] " "Net \"wr_multiplier_module_5\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[9\] " "Net \"wr_multiplier_module_5\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[8\] " "Net \"wr_multiplier_module_5\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[7\] " "Net \"wr_multiplier_module_5\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[6\] " "Net \"wr_multiplier_module_5\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[5\] " "Net \"wr_multiplier_module_5\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[4\] " "Net \"wr_multiplier_module_5\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[3\] " "Net \"wr_multiplier_module_5\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[2\] " "Net \"wr_multiplier_module_5\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[1\] " "Net \"wr_multiplier_module_5\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[15\] " "Net \"wr_queue_module_1\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[14\] " "Net \"wr_queue_module_1\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[13\] " "Net \"wr_queue_module_1\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[12\] " "Net \"wr_queue_module_1\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[11\] " "Net \"wr_queue_module_1\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[10\] " "Net \"wr_queue_module_1\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[9\] " "Net \"wr_queue_module_1\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[8\] " "Net \"wr_queue_module_1\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[7\] " "Net \"wr_queue_module_1\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[6\] " "Net \"wr_queue_module_1\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[5\] " "Net \"wr_queue_module_1\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[4\] " "Net \"wr_queue_module_1\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[3\] " "Net \"wr_queue_module_1\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[2\] " "Net \"wr_queue_module_1\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[1\] " "Net \"wr_queue_module_1\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[15\] " "Net \"wr_queue_module_2\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[14\] " "Net \"wr_queue_module_2\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[13\] " "Net \"wr_queue_module_2\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[12\] " "Net \"wr_queue_module_2\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[11\] " "Net \"wr_queue_module_2\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[10\] " "Net \"wr_queue_module_2\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[9\] " "Net \"wr_queue_module_2\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[8\] " "Net \"wr_queue_module_2\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[7\] " "Net \"wr_queue_module_2\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[6\] " "Net \"wr_queue_module_2\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[5\] " "Net \"wr_queue_module_2\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[4\] " "Net \"wr_queue_module_2\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[3\] " "Net \"wr_queue_module_2\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[2\] " "Net \"wr_queue_module_2\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[1\] " "Net \"wr_queue_module_2\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165251 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494985165251 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[15\] " "Net \"rd_adder_module_3\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[14\] " "Net \"rd_adder_module_3\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[13\] " "Net \"rd_adder_module_3\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[12\] " "Net \"rd_adder_module_3\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[11\] " "Net \"rd_adder_module_3\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[10\] " "Net \"rd_adder_module_3\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[9\] " "Net \"rd_adder_module_3\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[8\] " "Net \"rd_adder_module_3\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[7\] " "Net \"rd_adder_module_3\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[6\] " "Net \"rd_adder_module_3\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[5\] " "Net \"rd_adder_module_3\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[4\] " "Net \"rd_adder_module_3\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[3\] " "Net \"rd_adder_module_3\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[2\] " "Net \"rd_adder_module_3\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[1\] " "Net \"rd_adder_module_3\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[15\] " "Net \"wr_multiplier_module_5\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[14\] " "Net \"wr_multiplier_module_5\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[13\] " "Net \"wr_multiplier_module_5\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[12\] " "Net \"wr_multiplier_module_5\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[11\] " "Net \"wr_multiplier_module_5\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[10\] " "Net \"wr_multiplier_module_5\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[9\] " "Net \"wr_multiplier_module_5\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[8\] " "Net \"wr_multiplier_module_5\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[7\] " "Net \"wr_multiplier_module_5\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[6\] " "Net \"wr_multiplier_module_5\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[5\] " "Net \"wr_multiplier_module_5\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[4\] " "Net \"wr_multiplier_module_5\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[3\] " "Net \"wr_multiplier_module_5\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[2\] " "Net \"wr_multiplier_module_5\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[1\] " "Net \"wr_multiplier_module_5\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[15\] " "Net \"wr_queue_module_1\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[14\] " "Net \"wr_queue_module_1\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[13\] " "Net \"wr_queue_module_1\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[12\] " "Net \"wr_queue_module_1\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[11\] " "Net \"wr_queue_module_1\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[10\] " "Net \"wr_queue_module_1\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[9\] " "Net \"wr_queue_module_1\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[8\] " "Net \"wr_queue_module_1\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[7\] " "Net \"wr_queue_module_1\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[6\] " "Net \"wr_queue_module_1\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[5\] " "Net \"wr_queue_module_1\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[4\] " "Net \"wr_queue_module_1\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[3\] " "Net \"wr_queue_module_1\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[2\] " "Net \"wr_queue_module_1\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[1\] " "Net \"wr_queue_module_1\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[15\] " "Net \"wr_queue_module_2\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[14\] " "Net \"wr_queue_module_2\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[13\] " "Net \"wr_queue_module_2\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[12\] " "Net \"wr_queue_module_2\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[11\] " "Net \"wr_queue_module_2\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[10\] " "Net \"wr_queue_module_2\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[9\] " "Net \"wr_queue_module_2\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[8\] " "Net \"wr_queue_module_2\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[7\] " "Net \"wr_queue_module_2\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[6\] " "Net \"wr_queue_module_2\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[5\] " "Net \"wr_queue_module_2\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[4\] " "Net \"wr_queue_module_2\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[3\] " "Net \"wr_queue_module_2\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[2\] " "Net \"wr_queue_module_2\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[1\] " "Net \"wr_queue_module_2\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165257 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494985165257 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[15\] " "Net \"rd_adder_module_3\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[14\] " "Net \"rd_adder_module_3\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[13\] " "Net \"rd_adder_module_3\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[12\] " "Net \"rd_adder_module_3\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[11\] " "Net \"rd_adder_module_3\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[10\] " "Net \"rd_adder_module_3\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[9\] " "Net \"rd_adder_module_3\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[8\] " "Net \"rd_adder_module_3\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[7\] " "Net \"rd_adder_module_3\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[6\] " "Net \"rd_adder_module_3\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[5\] " "Net \"rd_adder_module_3\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[4\] " "Net \"rd_adder_module_3\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[3\] " "Net \"rd_adder_module_3\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[2\] " "Net \"rd_adder_module_3\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[1\] " "Net \"rd_adder_module_3\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[15\] " "Net \"rd_multiplier_module_5\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[14\] " "Net \"rd_multiplier_module_5\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[13\] " "Net \"rd_multiplier_module_5\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[12\] " "Net \"rd_multiplier_module_5\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[11\] " "Net \"rd_multiplier_module_5\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[10\] " "Net \"rd_multiplier_module_5\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[9\] " "Net \"rd_multiplier_module_5\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[8\] " "Net \"rd_multiplier_module_5\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[7\] " "Net \"rd_multiplier_module_5\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[6\] " "Net \"rd_multiplier_module_5\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[5\] " "Net \"rd_multiplier_module_5\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[4\] " "Net \"rd_multiplier_module_5\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[3\] " "Net \"rd_multiplier_module_5\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[2\] " "Net \"rd_multiplier_module_5\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[1\] " "Net \"rd_multiplier_module_5\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[15\] " "Net \"wr_multiplier_module_5\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[14\] " "Net \"wr_multiplier_module_5\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[13\] " "Net \"wr_multiplier_module_5\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[12\] " "Net \"wr_multiplier_module_5\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[11\] " "Net \"wr_multiplier_module_5\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[10\] " "Net \"wr_multiplier_module_5\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[9\] " "Net \"wr_multiplier_module_5\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[8\] " "Net \"wr_multiplier_module_5\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[7\] " "Net \"wr_multiplier_module_5\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[6\] " "Net \"wr_multiplier_module_5\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[5\] " "Net \"wr_multiplier_module_5\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[4\] " "Net \"wr_multiplier_module_5\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[3\] " "Net \"wr_multiplier_module_5\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[2\] " "Net \"wr_multiplier_module_5\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[1\] " "Net \"wr_multiplier_module_5\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[15\] " "Net \"wr_queue_module_1\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[14\] " "Net \"wr_queue_module_1\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[13\] " "Net \"wr_queue_module_1\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[12\] " "Net \"wr_queue_module_1\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[11\] " "Net \"wr_queue_module_1\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[10\] " "Net \"wr_queue_module_1\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[9\] " "Net \"wr_queue_module_1\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[8\] " "Net \"wr_queue_module_1\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[7\] " "Net \"wr_queue_module_1\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[6\] " "Net \"wr_queue_module_1\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[5\] " "Net \"wr_queue_module_1\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[4\] " "Net \"wr_queue_module_1\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[3\] " "Net \"wr_queue_module_1\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[2\] " "Net \"wr_queue_module_1\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[1\] " "Net \"wr_queue_module_1\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[15\] " "Net \"wr_queue_module_2\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[14\] " "Net \"wr_queue_module_2\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[13\] " "Net \"wr_queue_module_2\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[12\] " "Net \"wr_queue_module_2\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[11\] " "Net \"wr_queue_module_2\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[10\] " "Net \"wr_queue_module_2\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[9\] " "Net \"wr_queue_module_2\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[8\] " "Net \"wr_queue_module_2\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[7\] " "Net \"wr_queue_module_2\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[6\] " "Net \"wr_queue_module_2\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[5\] " "Net \"wr_queue_module_2\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[4\] " "Net \"wr_queue_module_2\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[3\] " "Net \"wr_queue_module_2\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[2\] " "Net \"wr_queue_module_2\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[1\] " "Net \"wr_queue_module_2\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[15\] " "Net \"wr_split_module_4\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[14\] " "Net \"wr_split_module_4\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[13\] " "Net \"wr_split_module_4\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[12\] " "Net \"wr_split_module_4\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[11\] " "Net \"wr_split_module_4\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[10\] " "Net \"wr_split_module_4\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[9\] " "Net \"wr_split_module_4\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[8\] " "Net \"wr_split_module_4\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[7\] " "Net \"wr_split_module_4\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[6\] " "Net \"wr_split_module_4\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[5\] " "Net \"wr_split_module_4\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[4\] " "Net \"wr_split_module_4\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[3\] " "Net \"wr_split_module_4\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[2\] " "Net \"wr_split_module_4\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[1\] " "Net \"wr_split_module_4\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165263 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494985165263 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[15\] " "Net \"rd_adder_module_3\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[14\] " "Net \"rd_adder_module_3\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[13\] " "Net \"rd_adder_module_3\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[12\] " "Net \"rd_adder_module_3\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[11\] " "Net \"rd_adder_module_3\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[10\] " "Net \"rd_adder_module_3\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[9\] " "Net \"rd_adder_module_3\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[8\] " "Net \"rd_adder_module_3\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[7\] " "Net \"rd_adder_module_3\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[6\] " "Net \"rd_adder_module_3\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[5\] " "Net \"rd_adder_module_3\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[4\] " "Net \"rd_adder_module_3\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[3\] " "Net \"rd_adder_module_3\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[2\] " "Net \"rd_adder_module_3\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[1\] " "Net \"rd_adder_module_3\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[15\] " "Net \"wr_adder_module_3\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[14\] " "Net \"wr_adder_module_3\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[13\] " "Net \"wr_adder_module_3\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[12\] " "Net \"wr_adder_module_3\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[11\] " "Net \"wr_adder_module_3\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[10\] " "Net \"wr_adder_module_3\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[9\] " "Net \"wr_adder_module_3\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[8\] " "Net \"wr_adder_module_3\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[7\] " "Net \"wr_adder_module_3\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[6\] " "Net \"wr_adder_module_3\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[5\] " "Net \"wr_adder_module_3\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[4\] " "Net \"wr_adder_module_3\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[3\] " "Net \"wr_adder_module_3\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[2\] " "Net \"wr_adder_module_3\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[1\] " "Net \"wr_adder_module_3\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[15\] " "Net \"rd_multiplier_module_5\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[14\] " "Net \"rd_multiplier_module_5\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[13\] " "Net \"rd_multiplier_module_5\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[12\] " "Net \"rd_multiplier_module_5\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[11\] " "Net \"rd_multiplier_module_5\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[10\] " "Net \"rd_multiplier_module_5\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[9\] " "Net \"rd_multiplier_module_5\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[8\] " "Net \"rd_multiplier_module_5\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[7\] " "Net \"rd_multiplier_module_5\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[6\] " "Net \"rd_multiplier_module_5\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[5\] " "Net \"rd_multiplier_module_5\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[4\] " "Net \"rd_multiplier_module_5\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[3\] " "Net \"rd_multiplier_module_5\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[2\] " "Net \"rd_multiplier_module_5\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[1\] " "Net \"rd_multiplier_module_5\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[15\] " "Net \"wr_multiplier_module_5\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[14\] " "Net \"wr_multiplier_module_5\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[13\] " "Net \"wr_multiplier_module_5\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[12\] " "Net \"wr_multiplier_module_5\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[11\] " "Net \"wr_multiplier_module_5\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[10\] " "Net \"wr_multiplier_module_5\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[9\] " "Net \"wr_multiplier_module_5\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[8\] " "Net \"wr_multiplier_module_5\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[7\] " "Net \"wr_multiplier_module_5\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[6\] " "Net \"wr_multiplier_module_5\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[5\] " "Net \"wr_multiplier_module_5\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[4\] " "Net \"wr_multiplier_module_5\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[3\] " "Net \"wr_multiplier_module_5\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[2\] " "Net \"wr_multiplier_module_5\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[1\] " "Net \"wr_multiplier_module_5\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[15\] " "Net \"wr_queue_module_1\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[14\] " "Net \"wr_queue_module_1\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[13\] " "Net \"wr_queue_module_1\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[12\] " "Net \"wr_queue_module_1\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[11\] " "Net \"wr_queue_module_1\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[10\] " "Net \"wr_queue_module_1\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[9\] " "Net \"wr_queue_module_1\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[8\] " "Net \"wr_queue_module_1\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[7\] " "Net \"wr_queue_module_1\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[6\] " "Net \"wr_queue_module_1\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[5\] " "Net \"wr_queue_module_1\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[4\] " "Net \"wr_queue_module_1\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[3\] " "Net \"wr_queue_module_1\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[2\] " "Net \"wr_queue_module_1\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[1\] " "Net \"wr_queue_module_1\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[15\] " "Net \"wr_queue_module_2\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[14\] " "Net \"wr_queue_module_2\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[13\] " "Net \"wr_queue_module_2\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[12\] " "Net \"wr_queue_module_2\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[11\] " "Net \"wr_queue_module_2\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[10\] " "Net \"wr_queue_module_2\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[9\] " "Net \"wr_queue_module_2\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[8\] " "Net \"wr_queue_module_2\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[7\] " "Net \"wr_queue_module_2\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[6\] " "Net \"wr_queue_module_2\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[5\] " "Net \"wr_queue_module_2\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[4\] " "Net \"wr_queue_module_2\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[3\] " "Net \"wr_queue_module_2\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[2\] " "Net \"wr_queue_module_2\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[1\] " "Net \"wr_queue_module_2\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[15\] " "Net \"rd_split_module_4\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[14\] " "Net \"rd_split_module_4\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[13\] " "Net \"rd_split_module_4\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[12\] " "Net \"rd_split_module_4\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[11\] " "Net \"rd_split_module_4\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[10\] " "Net \"rd_split_module_4\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[9\] " "Net \"rd_split_module_4\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[8\] " "Net \"rd_split_module_4\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[7\] " "Net \"rd_split_module_4\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[6\] " "Net \"rd_split_module_4\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[5\] " "Net \"rd_split_module_4\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[4\] " "Net \"rd_split_module_4\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[3\] " "Net \"rd_split_module_4\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[2\] " "Net \"rd_split_module_4\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[1\] " "Net \"rd_split_module_4\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[15\] " "Net \"wr_split_module_4\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[14\] " "Net \"wr_split_module_4\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[13\] " "Net \"wr_split_module_4\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[12\] " "Net \"wr_split_module_4\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[11\] " "Net \"wr_split_module_4\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[10\] " "Net \"wr_split_module_4\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[9\] " "Net \"wr_split_module_4\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[8\] " "Net \"wr_split_module_4\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[7\] " "Net \"wr_split_module_4\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[6\] " "Net \"wr_split_module_4\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[5\] " "Net \"wr_split_module_4\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[4\] " "Net \"wr_split_module_4\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[3\] " "Net \"wr_split_module_4\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[2\] " "Net \"wr_split_module_4\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[1\] " "Net \"wr_split_module_4\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165272 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494985165272 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[15\] " "Net \"rd_adder_module_3\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[14\] " "Net \"rd_adder_module_3\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[13\] " "Net \"rd_adder_module_3\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[12\] " "Net \"rd_adder_module_3\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[11\] " "Net \"rd_adder_module_3\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[10\] " "Net \"rd_adder_module_3\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[9\] " "Net \"rd_adder_module_3\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[8\] " "Net \"rd_adder_module_3\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[7\] " "Net \"rd_adder_module_3\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[6\] " "Net \"rd_adder_module_3\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[5\] " "Net \"rd_adder_module_3\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[4\] " "Net \"rd_adder_module_3\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[3\] " "Net \"rd_adder_module_3\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[2\] " "Net \"rd_adder_module_3\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[1\] " "Net \"rd_adder_module_3\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[15\] " "Net \"wr_adder_module_3\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[14\] " "Net \"wr_adder_module_3\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[13\] " "Net \"wr_adder_module_3\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[12\] " "Net \"wr_adder_module_3\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[11\] " "Net \"wr_adder_module_3\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[10\] " "Net \"wr_adder_module_3\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[9\] " "Net \"wr_adder_module_3\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[8\] " "Net \"wr_adder_module_3\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[7\] " "Net \"wr_adder_module_3\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[6\] " "Net \"wr_adder_module_3\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[5\] " "Net \"wr_adder_module_3\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[4\] " "Net \"wr_adder_module_3\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[3\] " "Net \"wr_adder_module_3\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[2\] " "Net \"wr_adder_module_3\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[1\] " "Net \"wr_adder_module_3\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[15\] " "Net \"rd_multiplier_module_5\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[14\] " "Net \"rd_multiplier_module_5\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[13\] " "Net \"rd_multiplier_module_5\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[12\] " "Net \"rd_multiplier_module_5\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[11\] " "Net \"rd_multiplier_module_5\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[10\] " "Net \"rd_multiplier_module_5\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[9\] " "Net \"rd_multiplier_module_5\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[8\] " "Net \"rd_multiplier_module_5\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[7\] " "Net \"rd_multiplier_module_5\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[6\] " "Net \"rd_multiplier_module_5\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[5\] " "Net \"rd_multiplier_module_5\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[4\] " "Net \"rd_multiplier_module_5\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[3\] " "Net \"rd_multiplier_module_5\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[2\] " "Net \"rd_multiplier_module_5\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[1\] " "Net \"rd_multiplier_module_5\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[15\] " "Net \"wr_multiplier_module_5\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[14\] " "Net \"wr_multiplier_module_5\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[13\] " "Net \"wr_multiplier_module_5\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[12\] " "Net \"wr_multiplier_module_5\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[11\] " "Net \"wr_multiplier_module_5\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[10\] " "Net \"wr_multiplier_module_5\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[9\] " "Net \"wr_multiplier_module_5\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[8\] " "Net \"wr_multiplier_module_5\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[7\] " "Net \"wr_multiplier_module_5\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[6\] " "Net \"wr_multiplier_module_5\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[5\] " "Net \"wr_multiplier_module_5\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[4\] " "Net \"wr_multiplier_module_5\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[3\] " "Net \"wr_multiplier_module_5\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[2\] " "Net \"wr_multiplier_module_5\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[1\] " "Net \"wr_multiplier_module_5\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[15\] " "Net \"wr_queue_module_1\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[14\] " "Net \"wr_queue_module_1\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[13\] " "Net \"wr_queue_module_1\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[12\] " "Net \"wr_queue_module_1\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[11\] " "Net \"wr_queue_module_1\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[10\] " "Net \"wr_queue_module_1\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[9\] " "Net \"wr_queue_module_1\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[8\] " "Net \"wr_queue_module_1\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[7\] " "Net \"wr_queue_module_1\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[6\] " "Net \"wr_queue_module_1\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[5\] " "Net \"wr_queue_module_1\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[4\] " "Net \"wr_queue_module_1\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[3\] " "Net \"wr_queue_module_1\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[2\] " "Net \"wr_queue_module_1\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[1\] " "Net \"wr_queue_module_1\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[15\] " "Net \"wr_queue_module_2\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[14\] " "Net \"wr_queue_module_2\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[13\] " "Net \"wr_queue_module_2\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[12\] " "Net \"wr_queue_module_2\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[11\] " "Net \"wr_queue_module_2\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[10\] " "Net \"wr_queue_module_2\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[9\] " "Net \"wr_queue_module_2\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[8\] " "Net \"wr_queue_module_2\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[7\] " "Net \"wr_queue_module_2\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[6\] " "Net \"wr_queue_module_2\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[5\] " "Net \"wr_queue_module_2\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[4\] " "Net \"wr_queue_module_2\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[3\] " "Net \"wr_queue_module_2\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[2\] " "Net \"wr_queue_module_2\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[1\] " "Net \"wr_queue_module_2\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[15\] " "Net \"rd_split_module_4\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[14\] " "Net \"rd_split_module_4\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[13\] " "Net \"rd_split_module_4\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[12\] " "Net \"rd_split_module_4\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[11\] " "Net \"rd_split_module_4\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[10\] " "Net \"rd_split_module_4\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[9\] " "Net \"rd_split_module_4\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[8\] " "Net \"rd_split_module_4\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[7\] " "Net \"rd_split_module_4\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[6\] " "Net \"rd_split_module_4\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[5\] " "Net \"rd_split_module_4\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[4\] " "Net \"rd_split_module_4\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[3\] " "Net \"rd_split_module_4\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[2\] " "Net \"rd_split_module_4\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[1\] " "Net \"rd_split_module_4\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[15\] " "Net \"wr_split_module_4\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[14\] " "Net \"wr_split_module_4\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[13\] " "Net \"wr_split_module_4\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[12\] " "Net \"wr_split_module_4\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[11\] " "Net \"wr_split_module_4\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[10\] " "Net \"wr_split_module_4\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[9\] " "Net \"wr_split_module_4\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[8\] " "Net \"wr_split_module_4\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[7\] " "Net \"wr_split_module_4\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[6\] " "Net \"wr_split_module_4\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[5\] " "Net \"wr_split_module_4\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[4\] " "Net \"wr_split_module_4\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[3\] " "Net \"wr_split_module_4\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[2\] " "Net \"wr_split_module_4\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[1\] " "Net \"wr_split_module_4\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165282 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494985165282 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[15\] " "Net \"rd_adder_module_3\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[14\] " "Net \"rd_adder_module_3\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[13\] " "Net \"rd_adder_module_3\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[12\] " "Net \"rd_adder_module_3\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[11\] " "Net \"rd_adder_module_3\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[10\] " "Net \"rd_adder_module_3\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[9\] " "Net \"rd_adder_module_3\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[8\] " "Net \"rd_adder_module_3\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[7\] " "Net \"rd_adder_module_3\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[6\] " "Net \"rd_adder_module_3\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[5\] " "Net \"rd_adder_module_3\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[4\] " "Net \"rd_adder_module_3\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[3\] " "Net \"rd_adder_module_3\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[2\] " "Net \"rd_adder_module_3\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[1\] " "Net \"rd_adder_module_3\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[15\] " "Net \"wr_adder_module_3\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[14\] " "Net \"wr_adder_module_3\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[13\] " "Net \"wr_adder_module_3\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[12\] " "Net \"wr_adder_module_3\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[11\] " "Net \"wr_adder_module_3\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[10\] " "Net \"wr_adder_module_3\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[9\] " "Net \"wr_adder_module_3\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[8\] " "Net \"wr_adder_module_3\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[7\] " "Net \"wr_adder_module_3\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[6\] " "Net \"wr_adder_module_3\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[5\] " "Net \"wr_adder_module_3\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[4\] " "Net \"wr_adder_module_3\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[3\] " "Net \"wr_adder_module_3\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[2\] " "Net \"wr_adder_module_3\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[1\] " "Net \"wr_adder_module_3\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[15\] " "Net \"rd_multiplier_module_5\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[14\] " "Net \"rd_multiplier_module_5\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[13\] " "Net \"rd_multiplier_module_5\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[12\] " "Net \"rd_multiplier_module_5\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[11\] " "Net \"rd_multiplier_module_5\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[10\] " "Net \"rd_multiplier_module_5\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[9\] " "Net \"rd_multiplier_module_5\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[8\] " "Net \"rd_multiplier_module_5\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[7\] " "Net \"rd_multiplier_module_5\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[6\] " "Net \"rd_multiplier_module_5\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[5\] " "Net \"rd_multiplier_module_5\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[4\] " "Net \"rd_multiplier_module_5\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[3\] " "Net \"rd_multiplier_module_5\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[2\] " "Net \"rd_multiplier_module_5\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[1\] " "Net \"rd_multiplier_module_5\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[15\] " "Net \"wr_multiplier_module_5\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[14\] " "Net \"wr_multiplier_module_5\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[13\] " "Net \"wr_multiplier_module_5\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[12\] " "Net \"wr_multiplier_module_5\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[11\] " "Net \"wr_multiplier_module_5\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[10\] " "Net \"wr_multiplier_module_5\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[9\] " "Net \"wr_multiplier_module_5\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[8\] " "Net \"wr_multiplier_module_5\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[7\] " "Net \"wr_multiplier_module_5\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[6\] " "Net \"wr_multiplier_module_5\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[5\] " "Net \"wr_multiplier_module_5\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[4\] " "Net \"wr_multiplier_module_5\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[3\] " "Net \"wr_multiplier_module_5\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[2\] " "Net \"wr_multiplier_module_5\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[1\] " "Net \"wr_multiplier_module_5\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[15\] " "Net \"wr_queue_module_1\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[14\] " "Net \"wr_queue_module_1\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[13\] " "Net \"wr_queue_module_1\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[12\] " "Net \"wr_queue_module_1\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[11\] " "Net \"wr_queue_module_1\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[10\] " "Net \"wr_queue_module_1\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[9\] " "Net \"wr_queue_module_1\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[8\] " "Net \"wr_queue_module_1\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[7\] " "Net \"wr_queue_module_1\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[6\] " "Net \"wr_queue_module_1\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[5\] " "Net \"wr_queue_module_1\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[4\] " "Net \"wr_queue_module_1\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[3\] " "Net \"wr_queue_module_1\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[2\] " "Net \"wr_queue_module_1\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[1\] " "Net \"wr_queue_module_1\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[15\] " "Net \"wr_queue_module_2\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[14\] " "Net \"wr_queue_module_2\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[13\] " "Net \"wr_queue_module_2\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[12\] " "Net \"wr_queue_module_2\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[11\] " "Net \"wr_queue_module_2\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[10\] " "Net \"wr_queue_module_2\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[9\] " "Net \"wr_queue_module_2\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[8\] " "Net \"wr_queue_module_2\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[7\] " "Net \"wr_queue_module_2\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[6\] " "Net \"wr_queue_module_2\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[5\] " "Net \"wr_queue_module_2\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[4\] " "Net \"wr_queue_module_2\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[3\] " "Net \"wr_queue_module_2\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[2\] " "Net \"wr_queue_module_2\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[1\] " "Net \"wr_queue_module_2\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[15\] " "Net \"rd_split_module_4\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[14\] " "Net \"rd_split_module_4\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[13\] " "Net \"rd_split_module_4\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[12\] " "Net \"rd_split_module_4\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[11\] " "Net \"rd_split_module_4\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[10\] " "Net \"rd_split_module_4\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[9\] " "Net \"rd_split_module_4\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[8\] " "Net \"rd_split_module_4\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[7\] " "Net \"rd_split_module_4\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[6\] " "Net \"rd_split_module_4\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[5\] " "Net \"rd_split_module_4\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[4\] " "Net \"rd_split_module_4\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[3\] " "Net \"rd_split_module_4\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[2\] " "Net \"rd_split_module_4\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[1\] " "Net \"rd_split_module_4\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[15\] " "Net \"wr_split_module_4\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[14\] " "Net \"wr_split_module_4\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[13\] " "Net \"wr_split_module_4\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[12\] " "Net \"wr_split_module_4\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[11\] " "Net \"wr_split_module_4\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[10\] " "Net \"wr_split_module_4\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[9\] " "Net \"wr_split_module_4\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[8\] " "Net \"wr_split_module_4\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[7\] " "Net \"wr_split_module_4\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[6\] " "Net \"wr_split_module_4\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[5\] " "Net \"wr_split_module_4\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[4\] " "Net \"wr_split_module_4\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[3\] " "Net \"wr_split_module_4\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[2\] " "Net \"wr_split_module_4\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[1\] " "Net \"wr_split_module_4\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165293 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494985165293 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[15\] " "Net \"rd_adder_module_3\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[14\] " "Net \"rd_adder_module_3\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[13\] " "Net \"rd_adder_module_3\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[12\] " "Net \"rd_adder_module_3\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[11\] " "Net \"rd_adder_module_3\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[10\] " "Net \"rd_adder_module_3\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[9\] " "Net \"rd_adder_module_3\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[8\] " "Net \"rd_adder_module_3\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[7\] " "Net \"rd_adder_module_3\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[6\] " "Net \"rd_adder_module_3\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[5\] " "Net \"rd_adder_module_3\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[4\] " "Net \"rd_adder_module_3\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[3\] " "Net \"rd_adder_module_3\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[2\] " "Net \"rd_adder_module_3\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_adder_module_3\[1\] " "Net \"rd_adder_module_3\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_adder_module_3\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[15\] " "Net \"wr_adder_module_3\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[14\] " "Net \"wr_adder_module_3\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[13\] " "Net \"wr_adder_module_3\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[12\] " "Net \"wr_adder_module_3\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[11\] " "Net \"wr_adder_module_3\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[10\] " "Net \"wr_adder_module_3\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[9\] " "Net \"wr_adder_module_3\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[8\] " "Net \"wr_adder_module_3\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[7\] " "Net \"wr_adder_module_3\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[6\] " "Net \"wr_adder_module_3\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[5\] " "Net \"wr_adder_module_3\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[4\] " "Net \"wr_adder_module_3\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[3\] " "Net \"wr_adder_module_3\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[2\] " "Net \"wr_adder_module_3\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_adder_module_3\[1\] " "Net \"wr_adder_module_3\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_adder_module_3\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[15\] " "Net \"rd_multiplier_module_5\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[14\] " "Net \"rd_multiplier_module_5\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[13\] " "Net \"rd_multiplier_module_5\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[12\] " "Net \"rd_multiplier_module_5\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[11\] " "Net \"rd_multiplier_module_5\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[10\] " "Net \"rd_multiplier_module_5\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[9\] " "Net \"rd_multiplier_module_5\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[8\] " "Net \"rd_multiplier_module_5\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[7\] " "Net \"rd_multiplier_module_5\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[6\] " "Net \"rd_multiplier_module_5\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[5\] " "Net \"rd_multiplier_module_5\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[4\] " "Net \"rd_multiplier_module_5\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[3\] " "Net \"rd_multiplier_module_5\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[2\] " "Net \"rd_multiplier_module_5\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_5\[1\] " "Net \"rd_multiplier_module_5\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_5\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[15\] " "Net \"wr_multiplier_module_5\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[14\] " "Net \"wr_multiplier_module_5\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[13\] " "Net \"wr_multiplier_module_5\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[12\] " "Net \"wr_multiplier_module_5\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[11\] " "Net \"wr_multiplier_module_5\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[10\] " "Net \"wr_multiplier_module_5\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[9\] " "Net \"wr_multiplier_module_5\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[8\] " "Net \"wr_multiplier_module_5\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[7\] " "Net \"wr_multiplier_module_5\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[6\] " "Net \"wr_multiplier_module_5\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[5\] " "Net \"wr_multiplier_module_5\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[4\] " "Net \"wr_multiplier_module_5\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[3\] " "Net \"wr_multiplier_module_5\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[2\] " "Net \"wr_multiplier_module_5\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_5\[1\] " "Net \"wr_multiplier_module_5\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_5\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[15\] " "Net \"wr_queue_module_1\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[14\] " "Net \"wr_queue_module_1\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[13\] " "Net \"wr_queue_module_1\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[12\] " "Net \"wr_queue_module_1\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[11\] " "Net \"wr_queue_module_1\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[10\] " "Net \"wr_queue_module_1\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[9\] " "Net \"wr_queue_module_1\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[8\] " "Net \"wr_queue_module_1\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[7\] " "Net \"wr_queue_module_1\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[6\] " "Net \"wr_queue_module_1\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[5\] " "Net \"wr_queue_module_1\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[4\] " "Net \"wr_queue_module_1\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[3\] " "Net \"wr_queue_module_1\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[2\] " "Net \"wr_queue_module_1\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[1\] " "Net \"wr_queue_module_1\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[15\] " "Net \"wr_queue_module_2\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[14\] " "Net \"wr_queue_module_2\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[13\] " "Net \"wr_queue_module_2\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[12\] " "Net \"wr_queue_module_2\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[11\] " "Net \"wr_queue_module_2\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[10\] " "Net \"wr_queue_module_2\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[9\] " "Net \"wr_queue_module_2\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[8\] " "Net \"wr_queue_module_2\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[7\] " "Net \"wr_queue_module_2\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[6\] " "Net \"wr_queue_module_2\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[5\] " "Net \"wr_queue_module_2\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[4\] " "Net \"wr_queue_module_2\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[3\] " "Net \"wr_queue_module_2\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[2\] " "Net \"wr_queue_module_2\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[1\] " "Net \"wr_queue_module_2\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[15\] " "Net \"rd_split_module_4\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[14\] " "Net \"rd_split_module_4\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[13\] " "Net \"rd_split_module_4\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[12\] " "Net \"rd_split_module_4\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[11\] " "Net \"rd_split_module_4\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[10\] " "Net \"rd_split_module_4\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[9\] " "Net \"rd_split_module_4\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[8\] " "Net \"rd_split_module_4\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[7\] " "Net \"rd_split_module_4\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[6\] " "Net \"rd_split_module_4\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[5\] " "Net \"rd_split_module_4\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[4\] " "Net \"rd_split_module_4\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[3\] " "Net \"rd_split_module_4\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[2\] " "Net \"rd_split_module_4\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_split_module_4\[1\] " "Net \"rd_split_module_4\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_split_module_4\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[15\] " "Net \"wr_split_module_4\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[14\] " "Net \"wr_split_module_4\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[13\] " "Net \"wr_split_module_4\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[12\] " "Net \"wr_split_module_4\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[11\] " "Net \"wr_split_module_4\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[10\] " "Net \"wr_split_module_4\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[9\] " "Net \"wr_split_module_4\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[8\] " "Net \"wr_split_module_4\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[7\] " "Net \"wr_split_module_4\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[6\] " "Net \"wr_split_module_4\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[5\] " "Net \"wr_split_module_4\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[4\] " "Net \"wr_split_module_4\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[3\] " "Net \"wr_split_module_4\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[2\] " "Net \"wr_split_module_4\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_split_module_4\[1\] " "Net \"wr_split_module_4\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_split_module_4\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494985165304 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494985165304 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "queue_module2:queue_module_inst2\|array_reg " "RAM logic \"queue_module2:queue_module_inst2\|array_reg\" is uninferred due to inappropriate RAM size" {  } { { "queue_module2.v" "array_reg" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module2.v" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1494985166070 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "queue_module1:queue_module_inst1\|array_reg " "RAM logic \"queue_module1:queue_module_inst1\|array_reg\" is uninferred due to inappropriate RAM size" {  } { { "queue_module1.v" "array_reg" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module1.v" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1494985166070 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1494985166070 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fifo_module:fifo_module_inst8\|array_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fifo_module:fifo_module_inst8\|array_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK0 " "Parameter OUTDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif " "Parameter INIT_FILE set to db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fifo_module:fifo_module_inst9\|array_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fifo_module:fifo_module_inst9\|array_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK0 " "Parameter OUTDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif " "Parameter INIT_FILE set to db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fifo_module:fifo_module_inst7\|array_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fifo_module:fifo_module_inst7\|array_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK0 " "Parameter OUTDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif " "Parameter INIT_FILE set to db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fifo_module:fifo_module_inst11\|array_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fifo_module:fifo_module_inst11\|array_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK0 " "Parameter OUTDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif " "Parameter INIT_FILE set to db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fifo_module:fifo_module_inst10\|array_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fifo_module:fifo_module_inst10\|array_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK0 " "Parameter OUTDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif " "Parameter INIT_FILE set to db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494985167233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1494985167233 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1494985167233 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "multiplier_module:multiplier_module_inst5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"multiplier_module:multiplier_module_inst5\|Mult0\"" {  } { { "multiplier_module.v" "Mult0" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 230 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1494985167237 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1494985167237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_module:fifo_module_inst8\|altsyncram:array_reg_rtl_0 " "Elaborated megafunction instantiation \"fifo_module:fifo_module_inst8\|altsyncram:array_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494985167409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_module:fifo_module_inst8\|altsyncram:array_reg_rtl_0 " "Instantiated megafunction \"fifo_module:fifo_module_inst8\|altsyncram:array_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK0 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167410 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494985167410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6fg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6fg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6fg1 " "Found entity 1: altsyncram_6fg1" {  } { { "db/altsyncram_6fg1.tdf" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/db/altsyncram_6fg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494985167497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985167497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_module:fifo_module_inst9\|altsyncram:array_reg_rtl_0 " "Elaborated megafunction instantiation \"fifo_module:fifo_module_inst9\|altsyncram:array_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494985167547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_module:fifo_module_inst9\|altsyncram:array_reg_rtl_0 " "Instantiated megafunction \"fifo_module:fifo_module_inst9\|altsyncram:array_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK0 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167548 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494985167548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_module:fifo_module_inst7\|altsyncram:array_reg_rtl_0 " "Elaborated megafunction instantiation \"fifo_module:fifo_module_inst7\|altsyncram:array_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494985167605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_module:fifo_module_inst7\|altsyncram:array_reg_rtl_0 " "Instantiated megafunction \"fifo_module:fifo_module_inst7\|altsyncram:array_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK0 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167605 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494985167605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_module:fifo_module_inst11\|altsyncram:array_reg_rtl_0 " "Elaborated megafunction instantiation \"fifo_module:fifo_module_inst11\|altsyncram:array_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494985167619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_module:fifo_module_inst11\|altsyncram:array_reg_rtl_0 " "Instantiated megafunction \"fifo_module:fifo_module_inst11\|altsyncram:array_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK0 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167619 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494985167619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_module:fifo_module_inst10\|altsyncram:array_reg_rtl_0 " "Elaborated megafunction instantiation \"fifo_module:fifo_module_inst10\|altsyncram:array_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494985167640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_module:fifo_module_inst10\|altsyncram:array_reg_rtl_0 " "Instantiated megafunction \"fifo_module:fifo_module_inst10\|altsyncram:array_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK0 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167641 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494985167641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplier_module:multiplier_module_inst5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"multiplier_module:multiplier_module_inst5\|lpm_mult:Mult0\"" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 230 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494985167684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplier_module:multiplier_module_inst5\|lpm_mult:Mult0 " "Instantiated megafunction \"multiplier_module:multiplier_module_inst5\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494985167684 ""}  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 230 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494985167684 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplier_module:multiplier_module_inst5\|lpm_mult:Mult0\|multcore:mult_core multiplier_module:multiplier_module_inst5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"multiplier_module:multiplier_module_inst5\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"multiplier_module:multiplier_module_inst5\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 230 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494985167737 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplier_module:multiplier_module_inst5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder multiplier_module:multiplier_module_inst5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"multiplier_module:multiplier_module_inst5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"multiplier_module:multiplier_module_inst5\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 230 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494985167767 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplier_module:multiplier_module_inst5\|lpm_mult:Mult0\|altshift:external_latency_ffs multiplier_module:multiplier_module_inst5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"multiplier_module:multiplier_module_inst5\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"multiplier_module:multiplier_module_inst5\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 230 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494985167789 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_module:fifo_module_inst11\|altsyncram:array_reg_rtl_0\|altsyncram_6fg1:auto_generated\|ram_block1a12 " "Synthesized away node \"fifo_module:fifo_module_inst11\|altsyncram:array_reg_rtl_0\|altsyncram_6fg1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_6fg1.tdf" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/db/altsyncram_6fg1.tdf" 422 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494985167862 "|top_module|fifo_module:fifo_module_inst11|altsyncram:array_reg_rtl_0|altsyncram_6fg1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_module:fifo_module_inst11\|altsyncram:array_reg_rtl_0\|altsyncram_6fg1:auto_generated\|ram_block1a13 " "Synthesized away node \"fifo_module:fifo_module_inst11\|altsyncram:array_reg_rtl_0\|altsyncram_6fg1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_6fg1.tdf" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/db/altsyncram_6fg1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494985167862 "|top_module|fifo_module:fifo_module_inst11|altsyncram:array_reg_rtl_0|altsyncram_6fg1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_module:fifo_module_inst11\|altsyncram:array_reg_rtl_0\|altsyncram_6fg1:auto_generated\|ram_block1a14 " "Synthesized away node \"fifo_module:fifo_module_inst11\|altsyncram:array_reg_rtl_0\|altsyncram_6fg1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_6fg1.tdf" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/db/altsyncram_6fg1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494985167862 "|top_module|fifo_module:fifo_module_inst11|altsyncram:array_reg_rtl_0|altsyncram_6fg1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_module:fifo_module_inst11\|altsyncram:array_reg_rtl_0\|altsyncram_6fg1:auto_generated\|ram_block1a15 " "Synthesized away node \"fifo_module:fifo_module_inst11\|altsyncram:array_reg_rtl_0\|altsyncram_6fg1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_6fg1.tdf" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/db/altsyncram_6fg1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494985167862 "|top_module|fifo_module:fifo_module_inst11|altsyncram:array_reg_rtl_0|altsyncram_6fg1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_module:fifo_module_inst9\|altsyncram:array_reg_rtl_0\|altsyncram_6fg1:auto_generated\|ram_block1a12 " "Synthesized away node \"fifo_module:fifo_module_inst9\|altsyncram:array_reg_rtl_0\|altsyncram_6fg1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_6fg1.tdf" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/db/altsyncram_6fg1.tdf" 422 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494985167862 "|top_module|fifo_module:fifo_module_inst9|altsyncram:array_reg_rtl_0|altsyncram_6fg1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_module:fifo_module_inst9\|altsyncram:array_reg_rtl_0\|altsyncram_6fg1:auto_generated\|ram_block1a13 " "Synthesized away node \"fifo_module:fifo_module_inst9\|altsyncram:array_reg_rtl_0\|altsyncram_6fg1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_6fg1.tdf" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/db/altsyncram_6fg1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494985167862 "|top_module|fifo_module:fifo_module_inst9|altsyncram:array_reg_rtl_0|altsyncram_6fg1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_module:fifo_module_inst9\|altsyncram:array_reg_rtl_0\|altsyncram_6fg1:auto_generated\|ram_block1a14 " "Synthesized away node \"fifo_module:fifo_module_inst9\|altsyncram:array_reg_rtl_0\|altsyncram_6fg1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_6fg1.tdf" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/db/altsyncram_6fg1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494985167862 "|top_module|fifo_module:fifo_module_inst9|altsyncram:array_reg_rtl_0|altsyncram_6fg1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_module:fifo_module_inst9\|altsyncram:array_reg_rtl_0\|altsyncram_6fg1:auto_generated\|ram_block1a15 " "Synthesized away node \"fifo_module:fifo_module_inst9\|altsyncram:array_reg_rtl_0\|altsyncram_6fg1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_6fg1.tdf" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/db/altsyncram_6fg1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494985167862 "|top_module|fifo_module:fifo_module_inst9|altsyncram:array_reg_rtl_0|altsyncram_6fg1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1494985167862 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1494985167862 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1494985168550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~130 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168595 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~118 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168596 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~106 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168596 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~142 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168596 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~70 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~70 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168596 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~82 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168597 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~58 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~58 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168597 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~94 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~94 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168597 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~34 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168597 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~22 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~22 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168598 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~10 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168598 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~46 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~46 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168598 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~166 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168599 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~178 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168599 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~154 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168599 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~190 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168600 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~274 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~274 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168600 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~322 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~322 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168600 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~226 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168600 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~370 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168601 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~310 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168601 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~262 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~262 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168601 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~214 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168602 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~358 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~358 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168602 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~250 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168602 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~298 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168602 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~202 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168603 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~346 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168603 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~334 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~334 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168603 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~286 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168604 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~238 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168604 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~382 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~382 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168604 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~81 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168604 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~69 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168605 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~57 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~57 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168605 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~93 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~93 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168605 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~117 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168606 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~129 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168606 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~105 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168606 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~141 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168606 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~21 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~21 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168607 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~33 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168607 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~9 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168607 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~45 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~45 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168608 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~177 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168608 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~165 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168608 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~153 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168609 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~189 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168609 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~261 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168609 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~309 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168609 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~213 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168610 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~357 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168610 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~321 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168610 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~273 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168611 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~225 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168611 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~369 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168611 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~297 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168611 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~249 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168612 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~201 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168613 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~345 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168613 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~285 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168614 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~333 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168614 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~237 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168614 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~381 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168614 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~131 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168615 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~119 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168615 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~107 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168615 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~143 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168616 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~71 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168616 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~83 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168616 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~59 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~59 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168616 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~95 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~95 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168617 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~35 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168617 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~23 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168618 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~11 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168618 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~47 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~47 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168618 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~167 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168618 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~179 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168619 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~155 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168619 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~191 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168619 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~275 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168620 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~323 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~323 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168620 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~227 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168620 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~371 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168620 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~311 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168621 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~263 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~263 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168621 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~215 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168621 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~359 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168622 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~251 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168622 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~299 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168622 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~203 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168623 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~347 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~347 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168623 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~335 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168623 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~287 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168623 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~239 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168624 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~383 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168624 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~80 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168624 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~68 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168625 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~56 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~56 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168625 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~92 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~92 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168625 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~116 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168625 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~128 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168626 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~104 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168626 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~140 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168626 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~20 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168627 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~32 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168627 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~8 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168627 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~44 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~44 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168627 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~176 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168628 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~164 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168628 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~152 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168628 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~188 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168628 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~260 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168629 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~308 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168629 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~212 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168629 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~356 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168630 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~320 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168630 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~272 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168630 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~224 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168631 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~368 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168631 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~296 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~296 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168631 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~248 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168631 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~200 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168632 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~344 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168632 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~284 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168632 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~332 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168632 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~236 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168633 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~380 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168633 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~127 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168633 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~115 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168633 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~103 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168634 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~139 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168634 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~67 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168634 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~79 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~79 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168635 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~55 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~55 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168635 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~91 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~91 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168635 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~31 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168636 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~19 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168636 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~7 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168636 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~43 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~43 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168637 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~163 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168637 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~175 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168637 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~151 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168638 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~187 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168638 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~271 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168638 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~319 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168639 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~223 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168640 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~367 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168640 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~307 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168641 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~259 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168641 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~211 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168642 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~355 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~355 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168642 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~247 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168642 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~295 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168644 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~199 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168645 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~343 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~343 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168645 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~331 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~331 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168645 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~283 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168646 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~235 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168646 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~379 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~379 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168646 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~78 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~78 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168647 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~66 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168647 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~54 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~54 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168647 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~90 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~90 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168647 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~114 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168648 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~126 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168648 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~102 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168648 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~138 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168649 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~18 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168649 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~30 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168649 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~6 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168649 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~42 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~42 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168650 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~174 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168650 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~162 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168650 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~150 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168651 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~186 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168651 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~258 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168651 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~306 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168652 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~210 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168652 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~354 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168652 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~318 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~318 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168652 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~270 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168653 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~222 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168653 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~366 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~366 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168653 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~294 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168654 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~246 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168654 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~198 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168654 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~342 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~342 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168654 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~282 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168655 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~330 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168655 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~234 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168655 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~378 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168656 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~125 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168656 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~113 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168656 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~101 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168656 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~137 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168657 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~65 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168657 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~77 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~77 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168657 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~53 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~53 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168658 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~89 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~89 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168658 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~29 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~29 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168658 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~17 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168658 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~5 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168659 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~41 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~41 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168659 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~161 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168659 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~173 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168659 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~149 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168660 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~185 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168660 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~269 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168660 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~317 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168661 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~221 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168661 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~365 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168661 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~305 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~305 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168662 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~257 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168662 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~209 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168662 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~353 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168662 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~245 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168663 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~293 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168663 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~197 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168663 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~341 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168663 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~329 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~329 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168664 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~281 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168664 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~233 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168664 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~377 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~377 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168665 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~76 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~76 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168665 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~64 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168665 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~52 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168665 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~88 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~88 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168666 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~112 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168666 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~124 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168666 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~100 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168667 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~136 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168667 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~16 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168667 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~28 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~28 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168667 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~4 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168668 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~40 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~40 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168668 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~172 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168668 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~160 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168668 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~148 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168669 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~184 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168669 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~256 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168669 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~304 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~304 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168670 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~208 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168670 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~352 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~352 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168670 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~316 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168670 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~268 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168671 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~220 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168671 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~364 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168671 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~292 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168672 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~244 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168672 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~196 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168672 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~340 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168672 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~280 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168673 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~328 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168673 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~232 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168673 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~376 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168674 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~123 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168674 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~111 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168674 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~99 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168674 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~135 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168675 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~63 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~63 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168675 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~75 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~75 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168675 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~51 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168676 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~87 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~87 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168676 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~27 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~27 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168676 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~15 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168676 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~3 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168677 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~39 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~39 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168677 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~159 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168677 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~171 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168677 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~147 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168678 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~183 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168678 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~267 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168678 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~315 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168679 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~219 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168679 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~363 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~363 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168679 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~303 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168680 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~255 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168680 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~207 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168680 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~351 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168681 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~243 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168681 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~291 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168681 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~195 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168681 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~339 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168682 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~327 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168682 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~279 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168682 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~231 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168683 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~375 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~375 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168683 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~74 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~74 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168683 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~62 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~62 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168683 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~50 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168684 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~86 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~86 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168684 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~110 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168684 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~122 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168685 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~98 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168685 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~134 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168686 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~14 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168686 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~26 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~26 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168686 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~2 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168687 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~38 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~38 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168687 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~170 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168687 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~158 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168688 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~146 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168688 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~182 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168688 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~254 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168689 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~302 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~302 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168689 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~206 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168689 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~350 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168690 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~314 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~314 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168690 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~266 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168690 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~218 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168691 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~362 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168691 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~290 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~290 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168692 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~242 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168692 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~194 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168692 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~338 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~338 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168693 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~278 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~278 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168693 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~326 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~326 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168693 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~230 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168694 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~374 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168694 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~121 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168694 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~109 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168695 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~97 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168695 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~133 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168695 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~61 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~61 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168696 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~73 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~73 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168696 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~49 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168696 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~85 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~85 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168697 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~25 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~25 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168697 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~13 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168697 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~1 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168698 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~37 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~37 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168698 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~157 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168698 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~169 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168699 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~145 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168699 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~181 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168699 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~265 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168700 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~313 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~313 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168700 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~217 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168701 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~361 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168701 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~301 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168701 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~253 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168702 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~205 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168702 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~349 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168702 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~241 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168703 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~289 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~289 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168703 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~193 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168703 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~337 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~337 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168704 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~325 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168704 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~277 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168704 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~229 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168705 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~373 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168705 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~72 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~72 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168705 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~60 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~60 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168706 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~48 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168706 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~84 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168707 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~108 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168707 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~120 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168707 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~96 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168707 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~132 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168708 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~12 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168708 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~24 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~24 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168709 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~0 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168709 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~36 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168709 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~168 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168710 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~156 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168710 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~144 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168710 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~180 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168710 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~252 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168711 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~300 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168711 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~204 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168711 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~348 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168712 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~312 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~312 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168712 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~264 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168712 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~216 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168713 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~360 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~360 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168713 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~288 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168713 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~240 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168713 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~192 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168714 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~336 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~336 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168714 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~276 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168714 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~324 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168715 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~228 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168715 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|array_reg~372 " "Latch lcd_fifo:fifo_module_inst6\|array_reg~372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168715 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|buffer\[10\] " "Latch lcd_fifo:fifo_module_inst6\|buffer\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multiplier_module:multiplier_module_inst5\|output_1\[10\] " "Ports D and ENA on the latch are fed by the same signal multiplier_module:multiplier_module_inst5\|output_1\[10\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168715 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|buffer\[0\] " "Latch lcd_fifo:fifo_module_inst6\|buffer\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multiplier_module:multiplier_module_inst5\|output_1\[0\] " "Ports D and ENA on the latch are fed by the same signal multiplier_module:multiplier_module_inst5\|output_1\[0\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168716 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|buffer\[1\] " "Latch lcd_fifo:fifo_module_inst6\|buffer\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multiplier_module:multiplier_module_inst5\|output_1\[1\] " "Ports D and ENA on the latch are fed by the same signal multiplier_module:multiplier_module_inst5\|output_1\[1\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168716 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|buffer\[2\] " "Latch lcd_fifo:fifo_module_inst6\|buffer\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multiplier_module:multiplier_module_inst5\|output_1\[2\] " "Ports D and ENA on the latch are fed by the same signal multiplier_module:multiplier_module_inst5\|output_1\[2\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168716 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|buffer\[3\] " "Latch lcd_fifo:fifo_module_inst6\|buffer\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multiplier_module:multiplier_module_inst5\|output_1\[3\] " "Ports D and ENA on the latch are fed by the same signal multiplier_module:multiplier_module_inst5\|output_1\[3\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168717 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|buffer\[4\] " "Latch lcd_fifo:fifo_module_inst6\|buffer\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multiplier_module:multiplier_module_inst5\|output_1\[4\] " "Ports D and ENA on the latch are fed by the same signal multiplier_module:multiplier_module_inst5\|output_1\[4\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168717 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|buffer\[5\] " "Latch lcd_fifo:fifo_module_inst6\|buffer\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multiplier_module:multiplier_module_inst5\|output_1\[5\] " "Ports D and ENA on the latch are fed by the same signal multiplier_module:multiplier_module_inst5\|output_1\[5\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168717 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|buffer\[6\] " "Latch lcd_fifo:fifo_module_inst6\|buffer\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multiplier_module:multiplier_module_inst5\|output_1\[6\] " "Ports D and ENA on the latch are fed by the same signal multiplier_module:multiplier_module_inst5\|output_1\[6\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168717 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|buffer\[7\] " "Latch lcd_fifo:fifo_module_inst6\|buffer\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multiplier_module:multiplier_module_inst5\|output_1\[7\] " "Ports D and ENA on the latch are fed by the same signal multiplier_module:multiplier_module_inst5\|output_1\[7\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168718 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|buffer\[8\] " "Latch lcd_fifo:fifo_module_inst6\|buffer\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multiplier_module:multiplier_module_inst5\|output_1\[8\] " "Ports D and ENA on the latch are fed by the same signal multiplier_module:multiplier_module_inst5\|output_1\[8\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168718 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|buffer\[9\] " "Latch lcd_fifo:fifo_module_inst6\|buffer\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multiplier_module:multiplier_module_inst5\|output_1\[9\] " "Ports D and ENA on the latch are fed by the same signal multiplier_module:multiplier_module_inst5\|output_1\[9\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168718 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst6\|buffer\[11\] " "Latch lcd_fifo:fifo_module_inst6\|buffer\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multiplier_module:multiplier_module_inst5\|output_1\[11\] " "Ports D and ENA on the latch are fed by the same signal multiplier_module:multiplier_module_inst5\|output_1\[11\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494985168719 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494985168719 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494985175450 "|top_module|rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "on VCC " "Pin \"on\" is stuck at VCC" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494985175450 "|top_module|on"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_4\[0\] GND " "Pin \"hex_4\[0\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494985175450 "|top_module|hex_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_4\[1\] VCC " "Pin \"hex_4\[1\]\" is stuck at VCC" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494985175450 "|top_module|hex_4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_4\[2\] GND " "Pin \"hex_4\[2\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494985175450 "|top_module|hex_4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_4\[3\] GND " "Pin \"hex_4\[3\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494985175450 "|top_module|hex_4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_4\[4\] VCC " "Pin \"hex_4\[4\]\" is stuck at VCC" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494985175450 "|top_module|hex_4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_4\[5\] GND " "Pin \"hex_4\[5\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494985175450 "|top_module|hex_4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_4\[6\] GND " "Pin \"hex_4\[6\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494985175450 "|top_module|hex_4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1494985175450 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1494985175710 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494985181377 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1494985182118 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494985182118 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1832 " "Implemented 1832 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1494985182571 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1494985182571 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1712 " "Implemented 1712 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1494985182571 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1494985182571 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1494985182571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1668 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1668 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494985183005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 16 19:39:43 2017 " "Processing ended: Tue May 16 19:39:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494985183005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494985183005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494985183005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494985183005 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1494985185034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494985185042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 19:39:44 2017 " "Processing started: Tue May 16 19:39:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494985185042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1494985185042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off KPN -c KPN " "Command: quartus_fit --read_settings_files=off --write_settings_files=off KPN -c KPN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1494985185042 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1494985185263 ""}
{ "Info" "0" "" "Project  = KPN" {  } {  } 0 0 "Project  = KPN" 0 0 "Fitter" 0 0 1494985185264 ""}
{ "Info" "0" "" "Revision = KPN" {  } {  } 0 0 "Revision = KPN" 0 0 "Fitter" 0 0 1494985185264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1494985185466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1494985185467 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "KPN EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"KPN\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1494985185500 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494985185613 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494985185613 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1494985186440 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1494985186450 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1494985186672 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1494985186672 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1494985186672 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1494985186672 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1494985186672 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 3691 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494985186682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 3693 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494985186682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 3695 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494985186682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 3697 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494985186682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 3699 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494985186682 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1494985186682 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1494985186688 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1494985187178 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "396 " "TimeQuest Timing Analyzer is analyzing 396 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1494985190251 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "KPN.sdc " "Synopsys Design Constraints File file not found: 'KPN.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1494985190254 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1494985190255 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_module_inst6\|Equal1~0  from: datad  to: combout " "Cell: fifo_module_inst6\|Equal1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494985190280 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1494985190280 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1494985190295 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1494985190296 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1494985190300 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190518 ""}  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 3688 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190518 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider_module:clk_inst\|divcounter\[23\]  " "Automatically promoted node clock_divider_module:clk_inst\|divcounter\[23\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_module:write_to_lcd_inst\|start_writing_entry_1 " "Destination node lcd_module:write_to_lcd_inst\|start_writing_entry_1" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 312 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494985190518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider_module:clk_inst\|Add0~46 " "Destination node clock_divider_module:clk_inst\|Add0~46" {  } { { "clock_divider_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/clock_divider_module.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 1204 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494985190518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "multiplier_module:multiplier_module_inst5\|output_1\[1\] " "Destination node multiplier_module:multiplier_module_inst5\|output_1\[1\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 208 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494985190518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "multiplier_module:multiplier_module_inst5\|output_1\[2\] " "Destination node multiplier_module:multiplier_module_inst5\|output_1\[2\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 206 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494985190518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "multiplier_module:multiplier_module_inst5\|output_1\[3\] " "Destination node multiplier_module:multiplier_module_inst5\|output_1\[3\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 205 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494985190518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "multiplier_module:multiplier_module_inst5\|output_1\[4\] " "Destination node multiplier_module:multiplier_module_inst5\|output_1\[4\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 204 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494985190518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "multiplier_module:multiplier_module_inst5\|output_1\[5\] " "Destination node multiplier_module:multiplier_module_inst5\|output_1\[5\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 203 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494985190518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "multiplier_module:multiplier_module_inst5\|output_1\[6\] " "Destination node multiplier_module:multiplier_module_inst5\|output_1\[6\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 202 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494985190518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "multiplier_module:multiplier_module_inst5\|output_1\[7\] " "Destination node multiplier_module:multiplier_module_inst5\|output_1\[7\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 201 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494985190518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "multiplier_module:multiplier_module_inst5\|output_1\[8\] " "Destination node multiplier_module:multiplier_module_inst5\|output_1\[8\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 200 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494985190518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1494985190518 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1494985190518 ""}  } { { "clock_divider_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/clock_divider_module.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 378 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190518 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190520 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 784 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190520 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190520 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 785 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190520 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~10  " "Automatically promoted node rtl~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190520 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 794 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190520 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~11  " "Automatically promoted node rtl~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190520 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 795 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190520 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~12  " "Automatically promoted node rtl~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190520 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 796 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190520 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~13  " "Automatically promoted node rtl~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190520 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 797 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190520 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~14  " "Automatically promoted node rtl~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190520 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 798 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190520 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~15  " "Automatically promoted node rtl~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190520 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 799 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190520 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~16  " "Automatically promoted node rtl~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190521 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 800 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~17  " "Automatically promoted node rtl~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190521 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 801 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~18  " "Automatically promoted node rtl~18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190521 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 802 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~19  " "Automatically promoted node rtl~19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190521 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 803 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~2  " "Automatically promoted node rtl~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190521 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 786 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~20  " "Automatically promoted node rtl~20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190521 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 804 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~21  " "Automatically promoted node rtl~21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190521 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 805 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~22  " "Automatically promoted node rtl~22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190521 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 806 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~23  " "Automatically promoted node rtl~23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190522 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 807 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190522 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~24  " "Automatically promoted node rtl~24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190522 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 808 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190522 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~25  " "Automatically promoted node rtl~25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190522 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 809 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190522 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~26  " "Automatically promoted node rtl~26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190522 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 810 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190522 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~27  " "Automatically promoted node rtl~27 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190522 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 811 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190522 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~28  " "Automatically promoted node rtl~28 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190522 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 812 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190522 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~29  " "Automatically promoted node rtl~29 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190522 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 813 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190522 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~3  " "Automatically promoted node rtl~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190522 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 787 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190522 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~30  " "Automatically promoted node rtl~30 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190523 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 814 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190523 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~31  " "Automatically promoted node rtl~31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190523 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 815 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190523 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~4  " "Automatically promoted node rtl~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190523 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 788 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190523 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~5  " "Automatically promoted node rtl~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494985190523 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 0 { 0 ""} 0 789 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494985190523 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1494985191298 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494985191300 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494985191300 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494985191303 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494985191305 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1494985191307 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1494985191308 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1494985191309 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1494985191460 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1494985191463 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1494985191463 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494985192080 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1494985192100 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1494985202062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494985203127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1494985203262 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1494985216982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494985216982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1494985217952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X35_Y46 X46_Y56 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X35_Y46 to location X46_Y56" {  } { { "loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X35_Y46 to location X46_Y56"} { { 12 { 0 ""} 35 46 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1494985229235 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1494985229235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1494985241908 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1494985241908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494985241915 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.30 " "Total time spent on timing analysis during the Fitter is 3.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1494985242290 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494985242323 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494985243437 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494985243439 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494985244401 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494985245446 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/output_files/KPN.fit.smsg " "Generated suppressed messages file C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/output_files/KPN.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1494985246965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1529 " "Peak virtual memory: 1529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494985248543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 16 19:40:48 2017 " "Processing ended: Tue May 16 19:40:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494985248543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494985248543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494985248543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1494985248543 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1494985250080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494985250088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 19:40:49 2017 " "Processing started: Tue May 16 19:40:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494985250088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1494985250088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off KPN -c KPN " "Command: quartus_asm --read_settings_files=off --write_settings_files=off KPN -c KPN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1494985250088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1494985250740 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1494985256918 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1494985257159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "649 " "Peak virtual memory: 649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494985257769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 16 19:40:57 2017 " "Processing ended: Tue May 16 19:40:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494985257769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494985257769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494985257769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1494985257769 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1494985258773 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1494985260171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494985260181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 19:40:59 2017 " "Processing started: Tue May 16 19:40:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494985260181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985260181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta KPN -c KPN " "Command: quartus_sta KPN -c KPN" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985260181 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1494985261014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985261348 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985261348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985261459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985261459 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "396 " "TimeQuest Timing Analyzer is analyzing 396 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985262561 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "KPN.sdc " "Synopsys Design Constraints File file not found: 'KPN.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985262737 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985262738 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider_module:clk_inst\|divcounter\[23\] clock_divider_module:clk_inst\|divcounter\[23\] " "create_clock -period 1.000 -name clock_divider_module:clk_inst\|divcounter\[23\] clock_divider_module:clk_inst\|divcounter\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1494985262755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1494985262755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lcd_fifo:fifo_module_inst6\|buffer\[0\] lcd_fifo:fifo_module_inst6\|buffer\[0\] " "create_clock -period 1.000 -name lcd_fifo:fifo_module_inst6\|buffer\[0\] lcd_fifo:fifo_module_inst6\|buffer\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1494985262755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lcd_fifo:fifo_module_inst6\|full_reg lcd_fifo:fifo_module_inst6\|full_reg " "create_clock -period 1.000 -name lcd_fifo:fifo_module_inst6\|full_reg lcd_fifo:fifo_module_inst6\|full_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1494985262755 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985262755 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_module_inst6\|Equal1~0  from: datab  to: combout " "Cell: fifo_module_inst6\|Equal1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494985262766 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985262766 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985262773 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985262799 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1494985262804 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494985262828 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1494985262964 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985262964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -40.228 " "Worst-case setup slack is -40.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985262974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985262974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -40.228           -1111.533 clock_divider_module:clk_inst\|divcounter\[23\]  " "  -40.228           -1111.533 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985262974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.756             -52.780 clk  " "   -3.756             -52.780 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985262974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.521            -382.361 lcd_fifo:fifo_module_inst6\|buffer\[0\]  " "   -2.521            -382.361 lcd_fifo:fifo_module_inst6\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985262974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.214            -224.649 lcd_fifo:fifo_module_inst6\|full_reg  " "   -2.214            -224.649 lcd_fifo:fifo_module_inst6\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985262974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985262974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.847 " "Worst-case hold slack is -0.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985263064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985263064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.847             -79.743 lcd_fifo:fifo_module_inst6\|full_reg  " "   -0.847             -79.743 lcd_fifo:fifo_module_inst6\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985263064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.784             -10.101 clock_divider_module:clk_inst\|divcounter\[23\]  " "   -0.784             -10.101 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985263064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.546             -23.065 lcd_fifo:fifo_module_inst6\|buffer\[0\]  " "   -0.546             -23.065 lcd_fifo:fifo_module_inst6\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985263064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.634               0.000 clk  " "    0.634               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985263064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985263064 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985263104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985263116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985263127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985263127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.000 clk  " "   -3.000             -39.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985263127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693            -403.554 clock_divider_module:clk_inst\|divcounter\[23\]  " "   -2.693            -403.554 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985263127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 lcd_fifo:fifo_module_inst6\|full_reg  " "    0.156               0.000 lcd_fifo:fifo_module_inst6\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985263127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 lcd_fifo:fifo_module_inst6\|buffer\[0\]  " "    0.175               0.000 lcd_fifo:fifo_module_inst6\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985263127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985263127 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494985263580 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985263580 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494985263618 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985263685 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985264884 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_module_inst6\|Equal1~0  from: datab  to: combout " "Cell: fifo_module_inst6\|Equal1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494985265125 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985265125 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985265146 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1494985265247 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985265247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -36.562 " "Worst-case setup slack is -36.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985265261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985265261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.562            -994.207 clock_divider_module:clk_inst\|divcounter\[23\]  " "  -36.562            -994.207 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985265261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.322             -45.807 clk  " "   -3.322             -45.807 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985265261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.248            -382.335 lcd_fifo:fifo_module_inst6\|buffer\[0\]  " "   -2.248            -382.335 lcd_fifo:fifo_module_inst6\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985265261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.983            -243.652 lcd_fifo:fifo_module_inst6\|full_reg  " "   -1.983            -243.652 lcd_fifo:fifo_module_inst6\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985265261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985265261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.803 " "Worst-case hold slack is -0.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985265289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985265289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.803              -8.343 clock_divider_module:clk_inst\|divcounter\[23\]  " "   -0.803              -8.343 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985265289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.783             -68.396 lcd_fifo:fifo_module_inst6\|full_reg  " "   -0.783             -68.396 lcd_fifo:fifo_module_inst6\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985265289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.532             -22.779 lcd_fifo:fifo_module_inst6\|buffer\[0\]  " "   -0.532             -22.779 lcd_fifo:fifo_module_inst6\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985265289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578               0.000 clk  " "    0.578               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985265289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985265289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985265303 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985265335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985265376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985265376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.000 clk  " "   -3.000             -39.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985265376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649            -403.476 clock_divider_module:clk_inst\|divcounter\[23\]  " "   -2.649            -403.476 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985265376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 lcd_fifo:fifo_module_inst6\|full_reg  " "    0.082               0.000 lcd_fifo:fifo_module_inst6\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985265376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 lcd_fifo:fifo_module_inst6\|buffer\[0\]  " "    0.144               0.000 lcd_fifo:fifo_module_inst6\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985265376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985265376 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494985265906 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985265906 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494985265945 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_module_inst6\|Equal1~0  from: datab  to: combout " "Cell: fifo_module_inst6\|Equal1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494985266363 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985266363 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985266382 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1494985266401 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985266401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.344 " "Worst-case setup slack is -19.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985266438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985266438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.344            -439.686 clock_divider_module:clk_inst\|divcounter\[23\]  " "  -19.344            -439.686 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985266438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.659             -85.642 lcd_fifo:fifo_module_inst6\|buffer\[0\]  " "   -1.659             -85.642 lcd_fifo:fifo_module_inst6\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985266438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.489             -45.268 lcd_fifo:fifo_module_inst6\|full_reg  " "   -1.489             -45.268 lcd_fifo:fifo_module_inst6\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985266438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.457             -16.754 clk  " "   -1.457             -16.754 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985266438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985266438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.690 " "Worst-case hold slack is -0.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985266477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985266477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.690            -100.767 lcd_fifo:fifo_module_inst6\|full_reg  " "   -0.690            -100.767 lcd_fifo:fifo_module_inst6\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985266477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.524             -56.190 lcd_fifo:fifo_module_inst6\|buffer\[0\]  " "   -0.524             -56.190 lcd_fifo:fifo_module_inst6\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985266477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.451              -7.876 clock_divider_module:clk_inst\|divcounter\[23\]  " "   -0.451              -7.876 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985266477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 clk  " "    0.288               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985266477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985266477 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985266533 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985266570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985266597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985266597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -27.336 clk  " "   -3.000             -27.336 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985266597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -207.000 clock_divider_module:clk_inst\|divcounter\[23\]  " "   -1.000            -207.000 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985266597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 lcd_fifo:fifo_module_inst6\|buffer\[0\]  " "    0.311               0.000 lcd_fifo:fifo_module_inst6\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985266597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 lcd_fifo:fifo_module_inst6\|full_reg  " "    0.332               0.000 lcd_fifo:fifo_module_inst6\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494985266597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985266597 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494985267130 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985267130 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985268322 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985268324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "747 " "Peak virtual memory: 747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494985268677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 16 19:41:08 2017 " "Processing ended: Tue May 16 19:41:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494985268677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494985268677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494985268677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985268677 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494985270394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494985270401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 19:41:10 2017 " "Processing started: Tue May 16 19:41:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494985270401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1494985270401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off KPN -c KPN " "Command: quartus_eda --read_settings_files=off --write_settings_files=off KPN -c KPN" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1494985270401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1494985271253 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KPN_7_1200mv_85c_slow.vo C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/simulation/modelsim/ simulation " "Generated file KPN_7_1200mv_85c_slow.vo in folder \"C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494985272086 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KPN_7_1200mv_0c_slow.vo C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/simulation/modelsim/ simulation " "Generated file KPN_7_1200mv_0c_slow.vo in folder \"C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494985272587 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KPN_min_1200mv_0c_fast.vo C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/simulation/modelsim/ simulation " "Generated file KPN_min_1200mv_0c_fast.vo in folder \"C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494985273088 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KPN.vo C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/simulation/modelsim/ simulation " "Generated file KPN.vo in folder \"C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494985273589 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KPN_7_1200mv_85c_v_slow.sdo C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/simulation/modelsim/ simulation " "Generated file KPN_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494985273987 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KPN_7_1200mv_0c_v_slow.sdo C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/simulation/modelsim/ simulation " "Generated file KPN_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494985274373 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KPN_min_1200mv_0c_v_fast.sdo C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/simulation/modelsim/ simulation " "Generated file KPN_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494985274782 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KPN_v.sdo C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/simulation/modelsim/ simulation " "Generated file KPN_v.sdo in folder \"C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494985275166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "631 " "Peak virtual memory: 631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494985275334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 16 19:41:15 2017 " "Processing ended: Tue May 16 19:41:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494985275334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494985275334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494985275334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1494985275334 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1681 s " "Quartus Prime Full Compilation was successful. 0 errors, 1681 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1494985276122 ""}
