

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 15:39:18 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.314 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     10|        -|        -|    -|
|Expression           |        -|      0|        0|     1345|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|      488|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     10|      488|     1381|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------------------------+------------------------------------------+----------------+
    |                   Instance                  |                  Module                  |   Expression   |
    +---------------------------------------------+------------------------------------------+----------------+
    |myproject_am_addmul_9s_11s_9s_17_1_1_U2      |myproject_am_addmul_9s_11s_9s_17_1_1      | i0 * (i1 + i2) |
    |myproject_am_addmul_9s_11s_9s_17_1_1_U8      |myproject_am_addmul_9s_11s_9s_17_1_1      | i0 * (i1 + i2) |
    |myproject_am_submul_11s_9s_9s_17_1_1_U10     |myproject_am_submul_11s_9s_9s_17_1_1      | i0 * (i1 - i2) |
    |myproject_mac_mul_sub_9s_18s_21ns_21_1_1_U7  |myproject_mac_mul_sub_9s_18s_21ns_21_1_1  |  i0 * i1 - i2  |
    |myproject_mac_muladd_9s_18s_21ns_21_1_1_U1   |myproject_mac_muladd_9s_18s_21ns_21_1_1   |  i0 * i1 + i2  |
    |myproject_mul_mul_9s_11s_17_1_1_U5           |myproject_mul_mul_9s_11s_17_1_1           |     i0 * i1    |
    |myproject_mul_mul_9s_11s_17_1_1_U9           |myproject_mul_mul_9s_11s_17_1_1           |     i0 * i1    |
    |myproject_mul_mul_9s_12s_17_1_1_U6           |myproject_mul_mul_9s_12s_17_1_1           |     i0 * i1    |
    |myproject_mul_mul_9s_18s_21_1_1_U4           |myproject_mul_mul_9s_18s_21_1_1           |     i0 * i1    |
    |myproject_mul_mul_9s_19s_21_1_1_U3           |myproject_mul_mul_9s_19s_21_1_1           |     i0 * i1    |
    +---------------------------------------------+------------------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_10_fu_737_p2           |     *    |      0|  0|  49|           9|           9|
    |mul_ln1192_12_fu_771_p2           |     *    |      0|  0|  49|           5|           9|
    |mul_ln1192_14_fu_821_p2           |     *    |      0|  0|  49|           9|           9|
    |mul_ln1192_15_fu_839_p2           |     *    |      0|  0|  49|           9|           9|
    |mul_ln1192_3_fu_557_p2            |     *    |      0|  0|  62|           9|          10|
    |mul_ln1192_9_fu_720_p2            |     *    |      0|  0|  49|           9|           9|
    |mul_ln1192_fu_207_p2              |     *    |      0|  0|  49|           9|           9|
    |r_V_13_fu_257_p2                  |     *    |      0|  0|  49|           9|           9|
    |r_V_15_fu_325_p2                  |     *    |      0|  0|  62|           9|          10|
    |r_V_4_fu_335_p2                   |     *    |      0|  0|  49|           9|           9|
    |r_V_8_fu_397_p2                   |     *    |      0|  0|  49|           9|           9|
    |add_ln1192_11_fu_851_p2           |     +    |      0|  0|  25|          21|          21|
    |add_ln1192_12_fu_868_p2           |     +    |      0|  0|  25|          21|          21|
    |add_ln1192_1_fu_511_p2            |     +    |      0|  0|  25|          21|          21|
    |add_ln1192_2_fu_540_p2            |     +    |      0|  0|  25|          21|          21|
    |add_ln1192_3_fu_570_p2            |     +    |      0|  0|  25|          21|          21|
    |add_ln1192_5_fu_640_p2            |     +    |      0|  0|  25|          25|          25|
    |add_ln1192_6_fu_653_p2            |     +    |      0|  0|  25|          25|          25|
    |add_ln1192_8_fu_749_p2            |     +    |      0|  0|  25|          21|          21|
    |add_ln1192_9_fu_785_p2            |     +    |      0|  0|  25|          21|          21|
    |ret_V_1_fu_703_p2                 |     +    |      0|  0|  25|          21|          25|
    |ret_V_2_fu_791_p2                 |     +    |      0|  0|  25|          16|          21|
    |ret_V_3_fu_908_p2                 |     +    |      0|  0|  25|          17|          21|
    |ret_V_5_fu_488_p2                 |     +    |      0|  0|  25|          20|          25|
    |ret_V_fu_593_p2                   |     +    |      0|  0|  25|          17|          21|
    |grp_fu_925_p2                     |     -    |      0|  0|  28|          21|          21|
    |r_V_16_fu_369_p2                  |     -    |      0|  0|  19|          12|          12|
    |r_V_17_fu_683_p2                  |     -    |      0|  0|  20|          13|          13|
    |r_V_20_fu_447_p2                  |     -    |      0|  0|  19|          12|          12|
    |ret_V_4_fu_469_p2                 |     -    |      0|  0|  32|          25|          25|
    |sub_ln1192_10_fu_833_p2           |     -    |      0|  0|  25|          21|          21|
    |sub_ln1192_11_fu_885_p2           |     -    |      0|  0|  25|          21|          21|
    |sub_ln1192_12_fu_902_p2           |     -    |      0|  0|  25|          21|          21|
    |sub_ln1192_13_fu_482_p2           |     -    |      0|  0|  25|          25|          25|
    |sub_ln1192_1_fu_523_p2            |     -    |      0|  0|  25|          21|          21|
    |sub_ln1192_2_fu_587_p2            |     -    |      0|  0|  25|          21|          21|
    |sub_ln1192_3_fu_627_p2            |     -    |      0|  0|  25|          25|          25|
    |sub_ln1192_4_fu_666_p2            |     -    |      0|  0|  25|          25|          25|
    |sub_ln1192_5_fu_697_p2            |     -    |      0|  0|  25|          25|          25|
    |sub_ln1192_7_fu_732_p2            |     -    |      0|  0|  28|          21|          21|
    |sub_ln1192_8_fu_765_p2            |     -    |      0|  0|  25|          21|          21|
    |sub_ln1192_9_fu_815_p2            |     -    |      0|  0|  28|           1|          21|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1345|         717|         766|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  144|        288|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  147|        294|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |add_ln1192_reg_1026      |   21|   0|   21|          0|
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |mul_ln1192_11_reg_1093   |   17|   0|   17|          0|
    |mul_ln1192_13_reg_1104   |   17|   0|   17|          0|
    |mul_ln1192_2_reg_1036    |   17|   0|   17|          0|
    |mul_ln1192_4_reg_1046    |   21|   0|   21|          0|
    |mul_ln1192_5_reg_1051    |   21|   0|   21|          0|
    |mul_ln1192_6_reg_1061    |   17|   0|   17|          0|
    |mul_ln1192_7_reg_1071    |   17|   0|   17|          0|
    |p_Val2_5_reg_1020        |    9|   0|    9|          0|
    |r_V_14_reg_1041          |    9|   0|   10|          1|
    |sext_ln1118_11_reg_1087  |   17|   0|   17|          0|
    |sext_ln1118_15_reg_1098  |   17|   0|   17|          0|
    |sext_ln1118_1_reg_1008   |   17|   0|   17|          0|
    |sext_ln1192_13_reg_1066  |   17|   0|   17|          0|
    |sext_ln1192_reg_1013     |   17|   0|   17|          0|
    |sub_ln1192_6_reg_1082    |   21|   0|   21|          0|
    |tmp_1_reg_996            |    9|   0|    9|          0|
    |tmp_2_reg_1002           |    9|   0|    9|          0|
    |tmp_5_reg_1076           |    9|   0|    9|          0|
    |trunc_ln1192_1_reg_1056  |   16|   0|   17|          1|
    |trunc_ln1192_reg_1031    |   17|   0|   17|          0|
    |trunc_ln708_4_reg_1109   |    9|   0|    9|          0|
    |x_V_ap_vld_preg          |    1|   0|    1|          0|
    |x_V_preg                 |  144|   0|  144|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  488|   0|  490|          2|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  144|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |    9|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |    9|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |    9|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |    9|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |    9|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

