# verilog-lfsr-trng


/src      → Verilog source files
/sim      → Testbench files
/docs     → Block diagrams, notes
README.md → Project description
