Classic Timing Analyzer report for MBR2
Tue Jun 20 10:50:35 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                   ;
+------------------------------+-------+---------------+-------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.128 ns    ; /EN           ; 74377:inst|28 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.142 ns   ; 74377:inst|31 ; Q6            ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.132 ns   ; D5            ; 74377:inst|30 ; --         ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;             ;               ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------------+---------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To            ; To Clock ;
+-------+--------------+------------+------+---------------+----------+
; N/A   ; None         ; 5.128 ns   ; /EN  ; 74377:inst|32 ; CLK      ;
; N/A   ; None         ; 5.128 ns   ; /EN  ; 74377:inst|33 ; CLK      ;
; N/A   ; None         ; 5.128 ns   ; /EN  ; 74377:inst|34 ; CLK      ;
; N/A   ; None         ; 5.128 ns   ; /EN  ; 74377:inst|35 ; CLK      ;
; N/A   ; None         ; 5.128 ns   ; /EN  ; 74377:inst|30 ; CLK      ;
; N/A   ; None         ; 5.128 ns   ; /EN  ; 74377:inst|31 ; CLK      ;
; N/A   ; None         ; 5.128 ns   ; /EN  ; 74377:inst|29 ; CLK      ;
; N/A   ; None         ; 5.128 ns   ; /EN  ; 74377:inst|28 ; CLK      ;
; N/A   ; None         ; 4.755 ns   ; D4   ; 74377:inst|35 ; CLK      ;
; N/A   ; None         ; 4.754 ns   ; D3   ; 74377:inst|34 ; CLK      ;
; N/A   ; None         ; 4.636 ns   ; D2   ; 74377:inst|33 ; CLK      ;
; N/A   ; None         ; 4.519 ns   ; D1   ; 74377:inst|32 ; CLK      ;
; N/A   ; None         ; 0.589 ns   ; D6   ; 74377:inst|31 ; CLK      ;
; N/A   ; None         ; 0.496 ns   ; D7   ; 74377:inst|29 ; CLK      ;
; N/A   ; None         ; 0.449 ns   ; D8   ; 74377:inst|28 ; CLK      ;
; N/A   ; None         ; 0.398 ns   ; D5   ; 74377:inst|30 ; CLK      ;
+-------+--------------+------------+------+---------------+----------+


+---------------------------------------------------------------------+
; tco                                                                 ;
+-------+--------------+------------+---------------+----+------------+
; Slack ; Required tco ; Actual tco ; From          ; To ; From Clock ;
+-------+--------------+------------+---------------+----+------------+
; N/A   ; None         ; 10.142 ns  ; 74377:inst|31 ; Q6 ; CLK        ;
; N/A   ; None         ; 9.716 ns   ; 74377:inst|28 ; Q8 ; CLK        ;
; N/A   ; None         ; 9.348 ns   ; 74377:inst|34 ; Q3 ; CLK        ;
; N/A   ; None         ; 9.308 ns   ; 74377:inst|35 ; Q4 ; CLK        ;
; N/A   ; None         ; 8.960 ns   ; 74377:inst|30 ; Q5 ; CLK        ;
; N/A   ; None         ; 8.400 ns   ; 74377:inst|29 ; Q7 ; CLK        ;
; N/A   ; None         ; 8.255 ns   ; 74377:inst|32 ; Q1 ; CLK        ;
; N/A   ; None         ; 8.123 ns   ; 74377:inst|33 ; Q2 ; CLK        ;
+-------+--------------+------------+---------------+----+------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To            ; To Clock ;
+---------------+-------------+-----------+------+---------------+----------+
; N/A           ; None        ; -0.132 ns ; D5   ; 74377:inst|30 ; CLK      ;
; N/A           ; None        ; -0.183 ns ; D8   ; 74377:inst|28 ; CLK      ;
; N/A           ; None        ; -0.230 ns ; D7   ; 74377:inst|29 ; CLK      ;
; N/A           ; None        ; -0.323 ns ; D6   ; 74377:inst|31 ; CLK      ;
; N/A           ; None        ; -4.253 ns ; D1   ; 74377:inst|32 ; CLK      ;
; N/A           ; None        ; -4.370 ns ; D2   ; 74377:inst|33 ; CLK      ;
; N/A           ; None        ; -4.488 ns ; D3   ; 74377:inst|34 ; CLK      ;
; N/A           ; None        ; -4.489 ns ; D4   ; 74377:inst|35 ; CLK      ;
; N/A           ; None        ; -4.862 ns ; /EN  ; 74377:inst|32 ; CLK      ;
; N/A           ; None        ; -4.862 ns ; /EN  ; 74377:inst|33 ; CLK      ;
; N/A           ; None        ; -4.862 ns ; /EN  ; 74377:inst|34 ; CLK      ;
; N/A           ; None        ; -4.862 ns ; /EN  ; 74377:inst|35 ; CLK      ;
; N/A           ; None        ; -4.862 ns ; /EN  ; 74377:inst|30 ; CLK      ;
; N/A           ; None        ; -4.862 ns ; /EN  ; 74377:inst|31 ; CLK      ;
; N/A           ; None        ; -4.862 ns ; /EN  ; 74377:inst|29 ; CLK      ;
; N/A           ; None        ; -4.862 ns ; /EN  ; 74377:inst|28 ; CLK      ;
+---------------+-------------+-----------+------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue Jun 20 10:50:33 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MBR2 -c MBR2 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: No valid register-to-register data paths exist for clock "CLK"
Info: tsu for register "74377:inst|32" (data pin = "/EN", clock pin = "CLK") is 5.128 ns
    Info: + Longest pin to register delay is 7.976 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_73; Fanout = 8; PIN Node = '/EN'
        Info: 2: + IC(6.176 ns) + CELL(0.855 ns) = 7.976 ns; Loc. = LCFF_X25_Y5_N17; Fanout = 1; REG Node = '74377:inst|32'
        Info: Total cell delay = 1.800 ns ( 22.57 % )
        Info: Total interconnect delay = 6.176 ns ( 77.43 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.808 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.913 ns) + CELL(0.666 ns) = 2.808 ns; Loc. = LCFF_X25_Y5_N17; Fanout = 1; REG Node = '74377:inst|32'
        Info: Total cell delay = 1.756 ns ( 62.54 % )
        Info: Total interconnect delay = 1.052 ns ( 37.46 % )
Info: tco from clock "CLK" to destination pin "Q6" through register "74377:inst|31" is 10.142 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.808 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.913 ns) + CELL(0.666 ns) = 2.808 ns; Loc. = LCFF_X25_Y5_N27; Fanout = 1; REG Node = '74377:inst|31'
        Info: Total cell delay = 1.756 ns ( 62.54 % )
        Info: Total interconnect delay = 1.052 ns ( 37.46 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 7.030 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y5_N27; Fanout = 1; REG Node = '74377:inst|31'
        Info: 2: + IC(3.810 ns) + CELL(3.220 ns) = 7.030 ns; Loc. = PIN_32; Fanout = 0; PIN Node = 'Q6'
        Info: Total cell delay = 3.220 ns ( 45.80 % )
        Info: Total interconnect delay = 3.810 ns ( 54.20 % )
Info: th for register "74377:inst|30" (data pin = "D5", clock pin = "CLK") is -0.132 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.808 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.913 ns) + CELL(0.666 ns) = 2.808 ns; Loc. = LCFF_X25_Y5_N25; Fanout = 1; REG Node = '74377:inst|30'
        Info: Total cell delay = 1.756 ns ( 62.54 % )
        Info: Total interconnect delay = 1.052 ns ( 37.46 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 3.246 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'D5'
        Info: 2: + IC(1.822 ns) + CELL(0.206 ns) = 3.138 ns; Loc. = LCCOMB_X25_Y5_N24; Fanout = 1; COMB Node = '74377:inst|30~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.246 ns; Loc. = LCFF_X25_Y5_N25; Fanout = 1; REG Node = '74377:inst|30'
        Info: Total cell delay = 1.424 ns ( 43.87 % )
        Info: Total interconnect delay = 1.822 ns ( 56.13 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 135 megabytes
    Info: Processing ended: Tue Jun 20 10:50:35 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


