/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  reg [3:0] _03_;
  reg [15:0] _04_;
  reg [18:0] _05_;
  wire [8:0] _06_;
  wire [8:0] _07_;
  wire [3:0] _08_;
  wire [6:0] _09_;
  reg [6:0] _10_;
  wire [2:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire [17:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_26z;
  wire [10:0] celloutsig_0_2z;
  wire [15:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [4:0] celloutsig_0_41z;
  wire celloutsig_0_47z;
  wire [14:0] celloutsig_0_48z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [17:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_6z;
  wire [21:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = celloutsig_0_7z | _00_;
  assign celloutsig_1_0z = in_data[170] | in_data[189];
  assign celloutsig_0_16z = celloutsig_0_6z[6] | _01_;
  reg [6:0] _14_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _14_ <= 7'h00;
    else _14_ <= in_data[80:74];
  assign { _09_[6], _06_[8:4], _09_[0] } = _14_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 4'h0;
    else _03_ <= celloutsig_0_2z[6:3];
  reg [8:0] _16_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _16_ <= 9'h000;
    else _16_ <= { _06_[8:4], _03_ };
  assign { _07_[8:6], _01_, _07_[4:0] } = _16_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _04_ <= 16'h0000;
    else _04_ <= { in_data[176:165], celloutsig_1_3z };
  always_ff @(posedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _05_ <= 19'h00000;
    else _05_ <= in_data[155:137];
  reg [3:0] _19_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _19_ <= 4'h0;
    else _19_ <= celloutsig_0_6z[5:2];
  assign { _08_[3:2], _00_, _08_[0] } = _19_;
  reg [2:0] _20_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _20_ <= 3'h0;
    else _20_ <= { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z };
  assign _02_[3:1] = _20_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _10_ <= 7'h00;
    else _10_ <= { _08_[0], _03_, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_18z = { celloutsig_1_14z[3:0], celloutsig_1_0z } == { celloutsig_1_10z[1], celloutsig_1_3z };
  assign celloutsig_0_12z = { _03_[2:0], celloutsig_0_7z, celloutsig_0_7z, _03_, celloutsig_0_5z } == { _03_[1:0], celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[84:76] == in_data[40:32];
  assign celloutsig_0_18z = celloutsig_0_6z == { _03_, celloutsig_0_10z };
  assign celloutsig_0_19z = { celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_7z } == { celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_14z[5:1], celloutsig_0_18z } == celloutsig_0_6z[5:0];
  assign celloutsig_0_47z = { in_data[57], celloutsig_0_33z, celloutsig_0_18z } <= { celloutsig_0_21z[14:10], celloutsig_0_7z, celloutsig_0_34z };
  assign celloutsig_1_4z = in_data[179:174] <= { celloutsig_1_3z[2:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_5z = { _03_, celloutsig_0_1z } <= { celloutsig_0_2z[8:6], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_41z = { _06_[7:4], _09_[0] } % { 1'h1, in_data[90:87] };
  assign celloutsig_1_9z = { celloutsig_1_8z[13:11], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, celloutsig_1_8z[17:14] };
  assign celloutsig_0_14z = { _09_[6], _06_[8:4], celloutsig_0_7z } % { 1'h1, celloutsig_0_6z[1:0], _08_[3:2], _00_, _08_[0] };
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_9z } * celloutsig_1_8z[11:1];
  assign celloutsig_0_20z = { celloutsig_0_2z[2:1], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_5z } * { _02_[3:1], celloutsig_0_17z, celloutsig_0_15z };
  assign celloutsig_1_3z = celloutsig_1_2z ? in_data[109:106] : { celloutsig_1_0z, celloutsig_1_0z, 2'h0 };
  assign celloutsig_1_8z = _05_[0] ? { in_data[121:101], celloutsig_1_0z } : { in_data[119:99], celloutsig_1_4z };
  assign celloutsig_1_14z = _05_[4] ? { celloutsig_1_10z[9:5], celloutsig_1_0z } : celloutsig_1_8z[8:3];
  assign celloutsig_0_10z = in_data[78] ? _07_[4:2] : _03_[2:0];
  assign celloutsig_0_21z = celloutsig_0_19z ? { celloutsig_0_2z[8:5], celloutsig_0_6z, _08_[3:2], _00_, _08_[0], celloutsig_0_10z } : { celloutsig_0_20z, celloutsig_0_14z };
  assign celloutsig_0_2z = in_data[20] ? { in_data[5:2], _09_[6], _06_[8:4], _09_[0] } : { in_data[21], 1'h0, in_data[19:11] };
  assign celloutsig_0_26z = celloutsig_0_10z[2] ? { celloutsig_0_11z[4:2], celloutsig_0_19z } : { _06_[6:4], _09_[0] };
  assign celloutsig_0_30z = ~ { celloutsig_0_17z[4:0], _09_[6], _06_[8:4], _09_[0], celloutsig_0_26z };
  assign celloutsig_1_2z = & { celloutsig_1_0z, in_data[154:148] };
  assign celloutsig_0_15z = & { celloutsig_0_11z[4:3], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_33z = celloutsig_0_11z[4:0] >> { celloutsig_0_2z[4:3], celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_15z };
  assign celloutsig_1_6z = { in_data[180:177], celloutsig_1_0z } >> { _04_[9:6], celloutsig_1_2z };
  assign celloutsig_1_19z = in_data[151:134] >> { celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_14z };
  assign celloutsig_0_17z = { _08_[3:2], _00_, _08_[0], celloutsig_0_10z } >> { celloutsig_0_2z[7:2], celloutsig_0_5z };
  assign celloutsig_0_48z = { celloutsig_0_17z[3:2], celloutsig_0_41z, celloutsig_0_5z, _10_ } ^ { celloutsig_0_30z[10:1], celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_10z };
  assign celloutsig_0_6z = in_data[41:35] ^ { _07_[7:6], _01_, _07_[4:1] };
  assign celloutsig_0_11z = { celloutsig_0_10z[2:1], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_8z } ^ { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z, _03_ };
  assign celloutsig_0_34z = ~((celloutsig_0_31z & celloutsig_0_6z[6]) | (celloutsig_0_26z[2] & celloutsig_0_17z[6]));
  assign celloutsig_0_7z = ~((_07_[7] & celloutsig_0_2z[9]) | (celloutsig_0_1z & celloutsig_0_6z[1]));
  assign celloutsig_0_8z = ~((in_data[2] & _06_[5]) | (celloutsig_0_1z & _01_));
  assign { _02_[5:4], _02_[0] } = { celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_7z };
  assign _06_[3:0] = _03_;
  assign _07_[5] = _01_;
  assign _08_[1] = _00_;
  assign _09_[5:1] = _06_[8:4];
  assign { out_data[128], out_data[113:96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
