\hypertarget{struct_h_r_t_i_m___master___type_def}{}\doxysection{HRTIM\+\_\+\+Master\+\_\+\+Type\+Def Struct Reference}
\label{struct_h_r_t_i_m___master___type_def}\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_a9998b0987b32d9a4357c908b844b5499}{MCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_ab6f74134bdf610c6d36be93f0ce8929d}{MISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_ad98d31011d5949f78bd7ed04eef4daf3}{MICR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_adb180fbfd563ae250f243b4c212b78e2}{MDIER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_a8757d4382d0b1e41fb980b96507f59b0}{MCNTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_a82126cf73ed90dfec65c8dbf7e00f876}{MPER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_afd93522e257706f438c3ac0b90bbdad9}{MREP}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_a665ab7f6359138e3ed90c2fef2c8d770}{MCMP1R}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_ac8164842c14abe920e74cdb3d5118f7d}{RESERVED0}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_ac8372aa15145dc78715585799d0d0e13}{MCMP2R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_a6ec37e45045f932ac961e6a1d7f164a9}{MCMP3R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_aba50b97de51e4600d06fe3e9360f5325}{MCMP4R}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_a143694aea9644b14ef27d32665846d48}{RESERVED1}} \mbox{[}20\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_a665ab7f6359138e3ed90c2fef2c8d770}\label{struct_h_r_t_i_m___master___type_def_a665ab7f6359138e3ed90c2fef2c8d770}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MCMP1R@{MCMP1R}}
\index{MCMP1R@{MCMP1R}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MCMP1R}{MCMP1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MCMP1R}

HRTIM Master Timer compare 1 register, Address offset\+: 0x1C \mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_ac8372aa15145dc78715585799d0d0e13}\label{struct_h_r_t_i_m___master___type_def_ac8372aa15145dc78715585799d0d0e13}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MCMP2R@{MCMP2R}}
\index{MCMP2R@{MCMP2R}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MCMP2R}{MCMP2R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MCMP2R}

HRTIM Master Timer compare 2 register, Address offset\+: 0x24 \mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_a6ec37e45045f932ac961e6a1d7f164a9}\label{struct_h_r_t_i_m___master___type_def_a6ec37e45045f932ac961e6a1d7f164a9}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MCMP3R@{MCMP3R}}
\index{MCMP3R@{MCMP3R}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MCMP3R}{MCMP3R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MCMP3R}

HRTIM Master Timer compare 3 register, Address offset\+: 0x28 \mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_aba50b97de51e4600d06fe3e9360f5325}\label{struct_h_r_t_i_m___master___type_def_aba50b97de51e4600d06fe3e9360f5325}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MCMP4R@{MCMP4R}}
\index{MCMP4R@{MCMP4R}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MCMP4R}{MCMP4R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MCMP4R}

HRTIM Master Timer compare 4 register, Address offset\+: 0x2C \mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_a8757d4382d0b1e41fb980b96507f59b0}\label{struct_h_r_t_i_m___master___type_def_a8757d4382d0b1e41fb980b96507f59b0}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MCNTR@{MCNTR}}
\index{MCNTR@{MCNTR}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MCNTR}{MCNTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MCNTR}

HRTIM Master Timer counter register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_a9998b0987b32d9a4357c908b844b5499}\label{struct_h_r_t_i_m___master___type_def_a9998b0987b32d9a4357c908b844b5499}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MCR@{MCR}}
\index{MCR@{MCR}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MCR}{MCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MCR}

HRTIM Master Timer control register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_adb180fbfd563ae250f243b4c212b78e2}\label{struct_h_r_t_i_m___master___type_def_adb180fbfd563ae250f243b4c212b78e2}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MDIER@{MDIER}}
\index{MDIER@{MDIER}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MDIER}{MDIER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MDIER}

HRTIM Master Timer DMA/interrupt enable register Address offset\+: 0x0C \mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_ad98d31011d5949f78bd7ed04eef4daf3}\label{struct_h_r_t_i_m___master___type_def_ad98d31011d5949f78bd7ed04eef4daf3}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MICR@{MICR}}
\index{MICR@{MICR}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MICR}{MICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MICR}

HRTIM Master Timer interupt clear register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_ab6f74134bdf610c6d36be93f0ce8929d}\label{struct_h_r_t_i_m___master___type_def_ab6f74134bdf610c6d36be93f0ce8929d}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MISR@{MISR}}
\index{MISR@{MISR}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MISR}{MISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MISR}

HRTIM Master Timer interrupt status register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_a82126cf73ed90dfec65c8dbf7e00f876}\label{struct_h_r_t_i_m___master___type_def_a82126cf73ed90dfec65c8dbf7e00f876}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MPER@{MPER}}
\index{MPER@{MPER}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MPER}{MPER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MPER}

HRTIM Master Timer period register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_afd93522e257706f438c3ac0b90bbdad9}\label{struct_h_r_t_i_m___master___type_def_afd93522e257706f438c3ac0b90bbdad9}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MREP@{MREP}}
\index{MREP@{MREP}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MREP}{MREP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MREP}

HRTIM Master Timer repetition register, Address offset\+: 0x18 \mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_ac8164842c14abe920e74cdb3d5118f7d}\label{struct_h_r_t_i_m___master___type_def_ac8164842c14abe920e74cdb3d5118f7d}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+RESERVED0}

Reserved, 0x20 \mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_a143694aea9644b14ef27d32665846d48}\label{struct_h_r_t_i_m___master___type_def_a143694aea9644b14ef27d32665846d48}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+RESERVED1\mbox{[}20\mbox{]}}

Reserved, 0x30..0x7C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g474xx_8h}{stm32g474xx.\+h}}\end{DoxyCompactItemize}
