<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
laplace.twr -v 30 -l 30 laplace_routed.ncd laplace.pcf

</twCmdLine><twDesign>laplace_routed.ncd</twDesign><twDesignPath>laplace_routed.ncd</twDesignPath><twPCF>laplace.pcf</twPCF><twPcfPath>laplace.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff1156"><twDevName>xc6vlx240t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.17 2013-06-08, STEPPING level 0</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.538</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/MGTREFCLKRX0" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/MGTREFCLKRX0" locationPin="GTXE1_X0Y15.MGTREFCLKRX0" clockNet="pcie/sys_clk_c"/><twPinLimit anchorID="8" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/MGTREFCLKTX0" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/MGTREFCLKTX0" locationPin="GTXE1_X0Y15.MGTREFCLKTX0" clockNet="pcie/sys_clk_c"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/MGTREFCLKRX0" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/MGTREFCLKRX0" locationPin="GTXE1_X0Y14.MGTREFCLKRX0" clockNet="pcie/sys_clk_c"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/MGTREFCLKTX0" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/MGTREFCLKTX0" locationPin="GTXE1_X0Y14.MGTREFCLKTX0" clockNet="pcie/sys_clk_c"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/MGTREFCLKRX0" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/MGTREFCLKRX0" locationPin="GTXE1_X0Y13.MGTREFCLKRX0" clockNet="pcie/sys_clk_c"/><twPinLimit anchorID="12" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/MGTREFCLKTX0" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/MGTREFCLKTX0" locationPin="GTXE1_X0Y13.MGTREFCLKTX0" clockNet="pcie/sys_clk_c"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/MGTREFCLKRX0" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/MGTREFCLKRX0" locationPin="GTXE1_X0Y12.MGTREFCLKRX0" clockNet="pcie/sys_clk_c"/><twPinLimit anchorID="14" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/MGTREFCLKTX0" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/MGTREFCLKTX0" locationPin="GTXE1_X0Y12.MGTREFCLKTX0" clockNet="pcie/sys_clk_c"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 0.5 HIGH 50% PRIORITY 100;</twConstName><twItemCnt>1861</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>728</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>17.900</twMinPer></twConstHead><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.420</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_3</twDest><twTotPathDel>3.456</twTotPathDel><twClkSkew dest = "2.563" src = "2.616">0.053</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X156Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">1.927</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X156Y176.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr[3]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_3</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>2.494</twRouteDel><twTotDel>3.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.420</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_2</twDest><twTotPathDel>3.456</twTotPathDel><twClkSkew dest = "2.563" src = "2.616">0.053</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X156Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">1.927</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X156Y176.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr[3]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_2</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>2.494</twRouteDel><twTotDel>3.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.539</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_5</twDest><twTotPathDel>3.338</twTotPathDel><twClkSkew dest = "2.564" src = "2.616">0.052</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X156Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">1.809</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X156Y175.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr[5]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_5</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>2.376</twRouteDel><twTotDel>3.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.539</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_4</twDest><twTotPathDel>3.338</twTotPathDel><twClkSkew dest = "2.564" src = "2.616">0.052</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X156Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">1.809</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X156Y175.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr[5]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_4</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>2.376</twRouteDel><twTotDel>3.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.662</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3</twDest><twTotPathDel>3.217</twTotPathDel><twClkSkew dest = "2.566" src = "2.616">0.050</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X156Y174.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">1.688</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X156Y174.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>2.255</twRouteDel><twTotDel>3.217</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.662</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2</twDest><twTotPathDel>3.217</twTotPathDel><twClkSkew dest = "2.566" src = "2.616">0.050</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X156Y174.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">1.688</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X156Y174.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>2.255</twRouteDel><twTotDel>3.217</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.793</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_7</twDest><twTotPathDel>3.087</twTotPathDel><twClkSkew dest = "2.567" src = "2.616">0.049</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X156Y172.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">1.558</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X156Y172.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr[7]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_7</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>2.125</twRouteDel><twTotDel>3.087</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.793</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_6</twDest><twTotPathDel>3.087</twTotPathDel><twClkSkew dest = "2.567" src = "2.616">0.049</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X156Y172.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">1.558</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X156Y172.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr[7]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_6</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>2.125</twRouteDel><twTotDel>3.087</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.912</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_1</twDest><twTotPathDel>2.969</twTotPathDel><twClkSkew dest = "2.568" src = "2.616">0.048</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X156Y171.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">1.440</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X156Y171.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_1</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>2.007</twRouteDel><twTotDel>2.969</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.912</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_0</twDest><twTotPathDel>2.969</twTotPathDel><twClkSkew dest = "2.568" src = "2.616">0.048</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X156Y171.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">1.440</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X156Y171.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_0</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>2.007</twRouteDel><twTotDel>2.969</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.982</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1</twDest><twTotPathDel>2.901</twTotPathDel><twClkSkew dest = "2.570" src = "2.616">0.046</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X156Y169.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X156Y169.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>1.939</twRouteDel><twTotDel>2.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.320</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_5</twDest><twTotPathDel>2.457</twTotPathDel><twClkSkew dest = "2.464" src = "2.616">0.152</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y159.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y159.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[5]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_5</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>1.495</twRouteDel><twTotDel>2.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.320</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_4</twDest><twTotPathDel>2.457</twTotPathDel><twClkSkew dest = "2.464" src = "2.616">0.152</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y159.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y159.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[5]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_4</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>1.495</twRouteDel><twTotDel>2.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.322</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1</twDest><twTotPathDel>2.452</twTotPathDel><twClkSkew dest = "2.461" src = "2.616">0.155</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X161Y148.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X161Y148.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>1.490</twRouteDel><twTotDel>2.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.368</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_1</twDest><twTotPathDel>2.407</twTotPathDel><twClkSkew dest = "2.462" src = "2.616">0.154</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X152Y158.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X152Y158.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_1</twBEL></twPathDel><twLogDel>0.904</twLogDel><twRouteDel>1.503</twRouteDel><twTotDel>2.407</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.368</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_0</twDest><twTotPathDel>2.407</twTotPathDel><twClkSkew dest = "2.462" src = "2.616">0.154</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X152Y158.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X152Y158.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_0</twBEL></twPathDel><twLogDel>0.904</twLogDel><twRouteDel>1.503</twRouteDel><twTotDel>2.407</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.408</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_3</twDest><twTotPathDel>2.355</twTotPathDel><twClkSkew dest = "2.450" src = "2.616">0.166</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y150.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y150.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr[3]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_3</twBEL></twPathDel><twLogDel>0.904</twLogDel><twRouteDel>1.451</twRouteDel><twTotDel>2.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.408</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_2</twDest><twTotPathDel>2.355</twTotPathDel><twClkSkew dest = "2.450" src = "2.616">0.166</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y150.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y150.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr[3]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_2</twBEL></twPathDel><twLogDel>0.904</twLogDel><twRouteDel>1.451</twRouteDel><twTotDel>2.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.438</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_7</twDest><twTotPathDel>2.339</twTotPathDel><twClkSkew dest = "2.464" src = "2.616">0.152</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y158.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y158.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[7]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_7</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>1.377</twRouteDel><twTotDel>2.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.438</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_6</twDest><twTotPathDel>2.339</twTotPathDel><twClkSkew dest = "2.464" src = "2.616">0.152</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y158.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y158.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[7]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_6</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>1.377</twRouteDel><twTotDel>2.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.443</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2</twDest><twTotPathDel>2.334</twTotPathDel><twClkSkew dest = "2.464" src = "2.616">0.152</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y157.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y157.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>1.372</twRouteDel><twTotDel>2.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.443</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_1</twDest><twTotPathDel>2.326</twTotPathDel><twClkSkew dest = "2.456" src = "2.616">0.160</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X149Y149.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X149Y149.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_1</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>1.364</twRouteDel><twTotDel>2.326</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.443</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1</twDest><twTotPathDel>2.334</twTotPathDel><twClkSkew dest = "2.464" src = "2.616">0.152</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y157.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y157.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>1.372</twRouteDel><twTotDel>2.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.443</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3</twDest><twTotPathDel>2.334</twTotPathDel><twClkSkew dest = "2.464" src = "2.616">0.152</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X155Y157.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X155Y157.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>1.372</twRouteDel><twTotDel>2.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.443</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_0</twDest><twTotPathDel>2.326</twTotPathDel><twClkSkew dest = "2.456" src = "2.616">0.160</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X149Y149.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X149Y149.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_0</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>1.364</twRouteDel><twTotDel>2.326</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.535</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_3</twDest><twTotPathDel>2.351</twTotPathDel><twClkSkew dest = "2.573" src = "2.616">0.043</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X156Y160.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X156Y160.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[3]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_3</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>1.389</twRouteDel><twTotDel>2.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.535</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_2</twDest><twTotPathDel>2.351</twTotPathDel><twClkSkew dest = "2.573" src = "2.616">0.043</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X156Y160.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X156Y160.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[3]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_2</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>1.389</twRouteDel><twTotDel>2.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.542</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_5</twDest><twTotPathDel>2.223</twTotPathDel><twClkSkew dest = "2.452" src = "2.616">0.164</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y149.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y149.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr[5]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_5</twBEL></twPathDel><twLogDel>0.904</twLogDel><twRouteDel>1.319</twRouteDel><twTotDel>2.223</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.542</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_4</twDest><twTotPathDel>2.223</twTotPathDel><twClkSkew dest = "2.452" src = "2.616">0.164</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y149.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y149.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr[5]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_4</twBEL></twPathDel><twLogDel>0.904</twLogDel><twRouteDel>1.319</twRouteDel><twTotDel>2.223</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.560</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3</twDest><twTotPathDel>2.208</twTotPathDel><twClkSkew dest = "2.455" src = "2.616">0.161</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X158Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X158Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y152.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X149Y148.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X149Y148.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>1.246</twRouteDel><twTotDel>2.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pcie/icap_clk</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="76"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 0.5 HIGH 50% PRIORITY 100;</twPinLimitBanner><twPinLimit anchorID="77" type="MINPERIOD" name="Tcapper" slack="10.000" period="20.000" constraintValue="20.000" deviceLimit="10.000" freqLimit="100.000" physResource="pcie/app/config_ctrl/ICAP_VIRTEX6_inst/CLK" logResource="pcie/app/config_ctrl/ICAP_VIRTEX6_inst/CLK" locationPin="ICAP_X0Y1.CLK" clockNet="pcie/icap_clk"/><twPinLimit anchorID="78" type="MINPERIOD" name="Tgtxper_DCLK" slack="12.308" period="20.000" constraintValue="20.000" deviceLimit="7.692" freqLimit="130.005" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/DCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/DCLK" locationPin="GTXE1_X0Y15.DCLK" clockNet="pcie/icap_clk"/><twPinLimit anchorID="79" type="MINPERIOD" name="Tgtxper_DCLK" slack="12.308" period="20.000" constraintValue="20.000" deviceLimit="7.692" freqLimit="130.005" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/DCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/DCLK" locationPin="GTXE1_X0Y14.DCLK" clockNet="pcie/icap_clk"/><twPinLimit anchorID="80" type="MINPERIOD" name="Tgtxper_DCLK" slack="12.308" period="20.000" constraintValue="20.000" deviceLimit="7.692" freqLimit="130.005" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/DCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/DCLK" locationPin="GTXE1_X0Y13.DCLK" clockNet="pcie/icap_clk"/><twPinLimit anchorID="81" type="MINPERIOD" name="Tgtxper_DCLK" slack="12.308" period="20.000" constraintValue="20.000" deviceLimit="7.692" freqLimit="130.005" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/DCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/DCLK" locationPin="GTXE1_X0Y12.DCLK" clockNet="pcie/icap_clk"/><twPinLimit anchorID="82" type="MINPERIOD" name="Tgtxper_USRCLK" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK" locationPin="GTXE1_X0Y15.RXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tgtxper_USRCLK" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK2" locationPin="GTXE1_X0Y15.RXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tgtxper_USRCLK" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK" locationPin="GTXE1_X0Y15.TXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="85" type="MINPERIOD" name="Tgtxper_USRCLK" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK2" locationPin="GTXE1_X0Y15.TXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="86" type="MINPERIOD" name="Tgtxper_USRCLK" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK" locationPin="GTXE1_X0Y14.RXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tgtxper_USRCLK" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK2" locationPin="GTXE1_X0Y14.RXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tgtxper_USRCLK" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK" locationPin="GTXE1_X0Y14.TXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tgtxper_USRCLK" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK2" locationPin="GTXE1_X0Y14.TXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tgtxper_USRCLK" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK" locationPin="GTXE1_X0Y13.RXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tgtxper_USRCLK" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK2" locationPin="GTXE1_X0Y13.RXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="92" type="MINPERIOD" name="Tgtxper_USRCLK" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK" locationPin="GTXE1_X0Y13.TXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tgtxper_USRCLK" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK2" locationPin="GTXE1_X0Y13.TXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tgtxper_USRCLK" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK" locationPin="GTXE1_X0Y12.RXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tgtxper_USRCLK" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK2" locationPin="GTXE1_X0Y12.RXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tgtxper_USRCLK" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK" locationPin="GTXE1_X0Y12.TXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="97" type="MINPERIOD" name="Tgtxper_USRCLK" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK2" locationPin="GTXE1_X0Y12.TXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="98" type="MINPERIOD" name="Tpciper_PIPECLK" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_block_i/PIPECLK" logResource="pcie/core/pcie_2_0_i/pcie_block_i/PIPECLK" locationPin="PCIE_X0Y1.PIPECLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="99" type="MINPERIOD" name="Trper_CLKB" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X7Y30.CLKBWRCLKL" clockNet="pcie/icap_clk"/><twPinLimit anchorID="100" type="MINPERIOD" name="Trper_CLKB" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X7Y29.CLKBWRCLKL" clockNet="pcie/icap_clk"/><twPinLimit anchorID="101" type="MINLOWPULSE" name="Tmpw" slack="18.300" period="20.000" constraintValue="10.000" deviceLimit="0.850" physResource="pcie/core/pcie_clocking_i/sel_lnk_rate_d/CLK" logResource="pcie/core/pcie_clocking_i/GEN2_LINK.sel_lnk_rate_delay/CLK" locationPin="SLICE_X146Y128.CLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="102" type="MINHIGHPULSE" name="Tmpw" slack="18.300" period="20.000" constraintValue="10.000" deviceLimit="0.850" physResource="pcie/core/pcie_clocking_i/sel_lnk_rate_d/CLK" logResource="pcie/core/pcie_clocking_i/GEN2_LINK.sel_lnk_rate_delay/CLK" locationPin="SLICE_X146Y128.CLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="103" type="MINLOWPULSE" name="Tmpw" slack="18.300" period="20.000" constraintValue="10.000" deviceLimit="0.850" physResource="pcie/core/pcie_2_0_i/PIPERX0ELECIDLEGT/CLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_RX_VALID_FILTER/rx_elec_idle_delay/CLK" locationPin="SLICE_X152Y140.CLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="104" type="MINHIGHPULSE" name="Tmpw" slack="18.300" period="20.000" constraintValue="10.000" deviceLimit="0.850" physResource="pcie/core/pcie_2_0_i/PIPERX0ELECIDLEGT/CLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_RX_VALID_FILTER/rx_elec_idle_delay/CLK" locationPin="SLICE_X152Y140.CLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="105" type="MINLOWPULSE" name="Tmpw" slack="18.300" period="20.000" constraintValue="10.000" deviceLimit="0.850" physResource="pcie/core/pcie_2_0_i/PIPERX0ELECIDLEGT/CLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/rx_elec_idle_delay/CLK" locationPin="SLICE_X152Y140.CLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="106" type="MINHIGHPULSE" name="Tmpw" slack="18.300" period="20.000" constraintValue="10.000" deviceLimit="0.850" physResource="pcie/core/pcie_2_0_i/PIPERX0ELECIDLEGT/CLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/rx_elec_idle_delay/CLK" locationPin="SLICE_X152Y140.CLK" clockNet="pcie/core/pipe_clk"/></twPinLimitRpt></twConst><twConst anchorID="107" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_TXOUTCLKBUFG = PERIOD TIMEGRP &quot;TXOUTCLKBUFG&quot; 100 MHz HIGH 50% PRIORITY 100;</twConstName><twItemCnt>252</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>81</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.537</twMinPer></twConstHead><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.463</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_3</twDest><twTotPathDel>3.482</twTotPathDel><twClkSkew dest = "0.094" src = "0.114">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X140Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y167.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pcie/core/N159</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y164.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y164.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_3</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>2.545</twRouteDel><twTotDel>3.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.463</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_2</twDest><twTotPathDel>3.482</twTotPathDel><twClkSkew dest = "0.094" src = "0.114">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X140Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y167.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pcie/core/N159</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y164.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y164.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_2</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>2.545</twRouteDel><twTotDel>3.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.463</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_1</twDest><twTotPathDel>3.482</twTotPathDel><twClkSkew dest = "0.094" src = "0.114">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X140Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y167.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pcie/core/N159</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y164.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y164.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_1</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>2.545</twRouteDel><twTotDel>3.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.463</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_0</twDest><twTotPathDel>3.482</twTotPathDel><twClkSkew dest = "0.094" src = "0.114">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X140Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y167.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pcie/core/N159</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y164.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y164.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_0</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>2.545</twRouteDel><twTotDel>3.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.578</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twDest><twTotPathDel>3.367</twTotPathDel><twClkSkew dest = "0.094" src = "0.114">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X140Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y167.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pcie/core/N159</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y165.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y165.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>2.430</twRouteDel><twTotDel>3.367</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.868</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_2</twDest><twTotPathDel>3.076</twTotPathDel><twClkSkew dest = "0.094" src = "0.115">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y165.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y164.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y164.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_2</twBEL></twPathDel><twLogDel>0.869</twLogDel><twRouteDel>2.207</twRouteDel><twTotDel>3.076</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.868</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_0</twDest><twTotPathDel>3.076</twTotPathDel><twClkSkew dest = "0.094" src = "0.115">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y165.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y164.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y164.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_0</twBEL></twPathDel><twLogDel>0.869</twLogDel><twRouteDel>2.207</twRouteDel><twTotDel>3.076</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.868</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_3</twDest><twTotPathDel>3.076</twTotPathDel><twClkSkew dest = "0.094" src = "0.115">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y165.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y164.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y164.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_3</twBEL></twPathDel><twLogDel>0.869</twLogDel><twRouteDel>2.207</twRouteDel><twTotDel>3.076</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.868</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_1</twDest><twTotPathDel>3.076</twTotPathDel><twClkSkew dest = "0.094" src = "0.115">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y165.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y164.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y164.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_1</twBEL></twPathDel><twLogDel>0.869</twLogDel><twRouteDel>2.207</twRouteDel><twTotDel>3.076</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.928</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_2</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_3</twDest><twTotPathDel>3.017</twTotPathDel><twClkSkew dest = "0.094" src = "0.114">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_2</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X140Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y167.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pcie/core/N159</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y164.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y164.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_3</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>2.080</twRouteDel><twTotDel>3.017</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.928</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_2</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_2</twDest><twTotPathDel>3.017</twTotPathDel><twClkSkew dest = "0.094" src = "0.114">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_2</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X140Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y167.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pcie/core/N159</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y164.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y164.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_2</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>2.080</twRouteDel><twTotDel>3.017</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.928</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_2</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_1</twDest><twTotPathDel>3.017</twTotPathDel><twClkSkew dest = "0.094" src = "0.114">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_2</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X140Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y167.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pcie/core/N159</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y164.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y164.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_1</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>2.080</twRouteDel><twTotDel>3.017</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.928</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_2</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_0</twDest><twTotPathDel>3.017</twTotPathDel><twClkSkew dest = "0.094" src = "0.114">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_2</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X140Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y167.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pcie/core/N159</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y164.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y164.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_0</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>2.080</twRouteDel><twTotDel>3.017</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.943</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_1</twDest><twTotPathDel>3.003</twTotPathDel><twClkSkew dest = "0.094" src = "0.113">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X140Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y168.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pcie/core/N159</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y164.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y164.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_1</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>2.066</twRouteDel><twTotDel>3.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.943</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_3</twDest><twTotPathDel>3.003</twTotPathDel><twClkSkew dest = "0.094" src = "0.113">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X140Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y168.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pcie/core/N159</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y164.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y164.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_3</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>2.066</twRouteDel><twTotDel>3.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.943</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_0</twDest><twTotPathDel>3.003</twTotPathDel><twClkSkew dest = "0.094" src = "0.113">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X140Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y168.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pcie/core/N159</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y164.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y164.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_0</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>2.066</twRouteDel><twTotDel>3.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.943</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_2</twDest><twTotPathDel>3.003</twTotPathDel><twClkSkew dest = "0.094" src = "0.113">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X140Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y168.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pcie/core/N159</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y164.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y164.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_2</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>2.066</twRouteDel><twTotDel>3.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.991</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_3</twDest><twTotPathDel>2.954</twTotPathDel><twClkSkew dest = "0.094" src = "0.114">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X140Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y167.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pcie/core/N159</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y164.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y164.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_3</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>2.017</twRouteDel><twTotDel>2.954</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.991</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_2</twDest><twTotPathDel>2.954</twTotPathDel><twClkSkew dest = "0.094" src = "0.114">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X140Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y167.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pcie/core/N159</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y164.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y164.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_2</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>2.017</twRouteDel><twTotDel>2.954</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.991</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_1</twDest><twTotPathDel>2.954</twTotPathDel><twClkSkew dest = "0.094" src = "0.114">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X140Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y167.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pcie/core/N159</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y164.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y164.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_1</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>2.017</twRouteDel><twTotDel>2.954</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.991</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_0</twDest><twTotPathDel>2.954</twTotPathDel><twClkSkew dest = "0.094" src = "0.114">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X140Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y167.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pcie/core/N159</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y164.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y164.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_0</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>2.017</twRouteDel><twTotDel>2.954</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.004</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twDest><twTotPathDel>2.961</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y165.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y165.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y165.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twBEL></twPathDel><twLogDel>0.869</twLogDel><twRouteDel>2.092</twRouteDel><twTotDel>2.961</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.027</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_4</twDest><twTotPathDel>2.915</twTotPathDel><twClkSkew dest = "0.092" src = "0.115">0.023</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X140Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y165.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X153Y157.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X153Y157.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;_inv</twComp><twBEL>pcie/core/sys_reset_n_d_INV_35_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y168.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y168.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_4</twBEL></twPathDel><twLogDel>0.733</twLogDel><twRouteDel>2.182</twRouteDel><twTotDel>2.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.027</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_5</twDest><twTotPathDel>2.915</twTotPathDel><twClkSkew dest = "0.092" src = "0.115">0.023</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X140Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y165.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X153Y157.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X153Y157.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;_inv</twComp><twBEL>pcie/core/sys_reset_n_d_INV_35_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y168.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y168.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_5</twBEL></twPathDel><twLogDel>0.733</twLogDel><twRouteDel>2.182</twRouteDel><twTotDel>2.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.027</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twDest><twTotPathDel>2.915</twTotPathDel><twClkSkew dest = "0.092" src = "0.115">0.023</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X140Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y165.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X153Y157.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X153Y157.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;_inv</twComp><twBEL>pcie/core/sys_reset_n_d_INV_35_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y168.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y168.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twBEL></twPathDel><twLogDel>0.733</twLogDel><twRouteDel>2.182</twRouteDel><twTotDel>2.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.027</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_6</twDest><twTotPathDel>2.915</twTotPathDel><twClkSkew dest = "0.092" src = "0.115">0.023</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X140Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y165.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X153Y157.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X153Y157.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;_inv</twComp><twBEL>pcie/core/sys_reset_n_d_INV_35_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y168.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y168.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_6</twBEL></twPathDel><twLogDel>0.733</twLogDel><twRouteDel>2.182</twRouteDel><twTotDel>2.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.032</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_6</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_0</twDest><twTotPathDel>2.914</twTotPathDel><twClkSkew dest = "0.094" src = "0.113">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_6</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y168.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y164.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y164.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_0</twBEL></twPathDel><twLogDel>0.869</twLogDel><twRouteDel>2.045</twRouteDel><twTotDel>2.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.032</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_6</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_3</twDest><twTotPathDel>2.914</twTotPathDel><twClkSkew dest = "0.094" src = "0.113">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_6</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y168.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y164.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y164.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_3</twBEL></twPathDel><twLogDel>0.869</twLogDel><twRouteDel>2.045</twRouteDel><twTotDel>2.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.032</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_6</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_1</twDest><twTotPathDel>2.914</twTotPathDel><twClkSkew dest = "0.094" src = "0.113">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_6</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y168.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y164.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y164.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_1</twBEL></twPathDel><twLogDel>0.869</twLogDel><twRouteDel>2.045</twRouteDel><twTotDel>2.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.032</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_6</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_2</twDest><twTotPathDel>2.914</twTotPathDel><twClkSkew dest = "0.094" src = "0.113">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_6</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X140Y168.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>pcie/core/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT&lt;13&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y164.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y164.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_2</twBEL></twPathDel><twLogDel>0.869</twLogDel><twRouteDel>2.045</twRouteDel><twTotDel>2.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="168"><twPinLimitBanner>Component Switching Limit Checks: TS_TXOUTCLKBUFG = PERIOD TIMEGRP &quot;TXOUTCLKBUFG&quot; 100 MHz HIGH 50% PRIORITY 100;</twPinLimitBanner><twPinLimit anchorID="169" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_0/SR" locationPin="SLICE_X140Y167.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="170" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_1/SR" locationPin="SLICE_X140Y167.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="171" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_2/SR" locationPin="SLICE_X140Y167.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="172" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_3/SR" locationPin="SLICE_X140Y167.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="173" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[7]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_4/SR" locationPin="SLICE_X140Y168.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="174" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[7]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_5/SR" locationPin="SLICE_X140Y168.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="175" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[7]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_6/SR" locationPin="SLICE_X140Y168.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="176" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[7]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_7/SR" locationPin="SLICE_X140Y168.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="177" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_23_16[3]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_23_16_0/SR" locationPin="SLICE_X140Y164.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="178" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_23_16[3]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_23_16_1/SR" locationPin="SLICE_X140Y164.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="179" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_23_16[3]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_23_16_2/SR" locationPin="SLICE_X140Y164.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="180" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_23_16[3]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_23_16_3/SR" locationPin="SLICE_X140Y164.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="181" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_23_16[4]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_23_16_4/SR" locationPin="SLICE_X140Y165.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="182" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_15_8[3]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_15_8_0/SR" locationPin="SLICE_X140Y171.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="183" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_15_8[3]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_15_8_1/SR" locationPin="SLICE_X140Y171.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="184" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_15_8[3]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_15_8_2/SR" locationPin="SLICE_X140Y171.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="185" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_15_8[3]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_15_8_3/SR" locationPin="SLICE_X140Y171.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="186" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_15_8[7]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_15_8_4/SR" locationPin="SLICE_X140Y172.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="187" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_15_8[7]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_15_8_5/SR" locationPin="SLICE_X140Y172.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="188" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_15_8[7]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_15_8_6/SR" locationPin="SLICE_X140Y172.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="189" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_15_8[7]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_15_8_7/SR" locationPin="SLICE_X140Y172.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="190" type="MINLOWPULSE" name="Tcl" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_0/CK" locationPin="SLICE_X140Y167.CLK" clockNet="pcie/core/TxOutClk_bufg"/><twPinLimit anchorID="191" type="MINHIGHPULSE" name="Tch" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_0/CK" locationPin="SLICE_X140Y167.CLK" clockNet="pcie/core/TxOutClk_bufg"/><twPinLimit anchorID="192" type="MINPERIOD" name="Tcp" slack="9.272" period="10.000" constraintValue="10.000" deviceLimit="0.728" freqLimit="1373.626" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_0/CK" locationPin="SLICE_X140Y167.CLK" clockNet="pcie/core/TxOutClk_bufg"/><twPinLimit anchorID="193" type="MINLOWPULSE" name="Tcl" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_1/CK" locationPin="SLICE_X140Y167.CLK" clockNet="pcie/core/TxOutClk_bufg"/><twPinLimit anchorID="194" type="MINHIGHPULSE" name="Tch" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_1/CK" locationPin="SLICE_X140Y167.CLK" clockNet="pcie/core/TxOutClk_bufg"/><twPinLimit anchorID="195" type="MINPERIOD" name="Tcp" slack="9.272" period="10.000" constraintValue="10.000" deviceLimit="0.728" freqLimit="1373.626" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_1/CK" locationPin="SLICE_X140Y167.CLK" clockNet="pcie/core/TxOutClk_bufg"/><twPinLimit anchorID="196" type="MINLOWPULSE" name="Tcl" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_2/CK" locationPin="SLICE_X140Y167.CLK" clockNet="pcie/core/TxOutClk_bufg"/><twPinLimit anchorID="197" type="MINHIGHPULSE" name="Tch" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_2/CK" locationPin="SLICE_X140Y167.CLK" clockNet="pcie/core/TxOutClk_bufg"/><twPinLimit anchorID="198" type="MINPERIOD" name="Tcp" slack="9.272" period="10.000" constraintValue="10.000" deviceLimit="0.728" freqLimit="1373.626" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_2/CK" locationPin="SLICE_X140Y167.CLK" clockNet="pcie/core/TxOutClk_bufg"/></twPinLimitRpt></twConst><twConst anchorID="199" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;</twConstName><twItemCnt>165212</twItemCnt><twErrCntSetup>33</twErrCntSetup><twErrCntEndPt>33</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>25496</twEndPtCnt><twPathErrCnt>1563</twPathErrCnt><twMinPer>4.486</twMinPer></twConstHead><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.486</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line2_0</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_9</twDest><twTotPathDel>4.362</twTotPathDel><twClkSkew dest = "0.974" src = "1.033">0.059</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line2_0</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X113Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y143.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>ult/ul/st/filtx/line3[3]</twComp><twBEL>ult/ul/st/filtx/line2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y144.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>ult/ul/st/filtx/line2[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y144.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y144.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y144.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;4</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;5&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_9</twBEL></twPathDel><twLogDel>2.460</twLogDel><twRouteDel>1.902</twRouteDel><twTotDel>4.362</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.463</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line2_0</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_9</twDest><twTotPathDel>4.339</twTotPathDel><twClkSkew dest = "0.974" src = "1.033">0.059</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line2_0</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X113Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y143.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>ult/ul/st/filtx/line3[3]</twComp><twBEL>ult/ul/st/filtx/line2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y144.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>ult/ul/st/filtx/line2[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y144.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y144.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y144.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;4</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;6&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_9</twBEL></twPathDel><twLogDel>2.486</twLogDel><twRouteDel>1.853</twRouteDel><twTotDel>4.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>57.3</twPctLog><twPctRoute>42.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.461</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line2_0</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_10</twDest><twTotPathDel>4.337</twTotPathDel><twClkSkew dest = "0.974" src = "1.033">0.059</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line2_0</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X113Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y143.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>ult/ul/st/filtx/line3[3]</twComp><twBEL>ult/ul/st/filtx/line2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y144.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>ult/ul/st/filtx/line2[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y144.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y144.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y144.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;4</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;5&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_10</twBEL></twPathDel><twLogDel>2.435</twLogDel><twRouteDel>1.902</twRouteDel><twTotDel>4.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>56.1</twPctLog><twPctRoute>43.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.459</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line2_16</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_9</twDest><twTotPathDel>4.335</twTotPathDel><twClkSkew dest = "0.974" src = "1.033">0.059</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line2_16</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X113Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y143.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>ult/ul/st/filtx/line3[3]</twComp><twBEL>ult/ul/st/filtx/line2_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y144.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>ult/ul/st/filtx/line2[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y144.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y144.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y144.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;4</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;5&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_9</twBEL></twPathDel><twLogDel>2.458</twLogDel><twRouteDel>1.877</twRouteDel><twTotDel>4.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>56.7</twPctLog><twPctRoute>43.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.438</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line2_0</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_10</twDest><twTotPathDel>4.314</twTotPathDel><twClkSkew dest = "0.974" src = "1.033">0.059</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line2_0</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X113Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y143.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>ult/ul/st/filtx/line3[3]</twComp><twBEL>ult/ul/st/filtx/line2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y144.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>ult/ul/st/filtx/line2[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y144.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y144.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y144.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;4</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;6&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_10</twBEL></twPathDel><twLogDel>2.461</twLogDel><twRouteDel>1.853</twRouteDel><twTotDel>4.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>57.0</twPctLog><twPctRoute>43.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.436</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line2_16</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_9</twDest><twTotPathDel>4.312</twTotPathDel><twClkSkew dest = "0.974" src = "1.033">0.059</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line2_16</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X113Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y143.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>ult/ul/st/filtx/line3[3]</twComp><twBEL>ult/ul/st/filtx/line2_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y144.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>ult/ul/st/filtx/line2[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y144.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y144.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y144.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;4</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;6&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_9</twBEL></twPathDel><twLogDel>2.484</twLogDel><twRouteDel>1.828</twRouteDel><twTotDel>4.312</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.434</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line2_16</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_10</twDest><twTotPathDel>4.310</twTotPathDel><twClkSkew dest = "0.974" src = "1.033">0.059</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line2_16</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X113Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y143.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>ult/ul/st/filtx/line3[3]</twComp><twBEL>ult/ul/st/filtx/line2_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y144.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>ult/ul/st/filtx/line2[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y144.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y144.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y144.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;4</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;5&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_10</twBEL></twPathDel><twLogDel>2.433</twLogDel><twRouteDel>1.877</twRouteDel><twTotDel>4.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>56.5</twPctLog><twPctRoute>43.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.427</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line2_0</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_8</twDest><twTotPathDel>4.303</twTotPathDel><twClkSkew dest = "0.974" src = "1.033">0.059</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line2_0</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X113Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y143.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>ult/ul/st/filtx/line3[3]</twComp><twBEL>ult/ul/st/filtx/line2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y144.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>ult/ul/st/filtx/line2[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y144.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y144.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y144.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;4</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;5&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_8</twBEL></twPathDel><twLogDel>2.401</twLogDel><twRouteDel>1.902</twRouteDel><twTotDel>4.303</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.414</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line1_3</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_9</twDest><twTotPathDel>4.311</twTotPathDel><twClkSkew dest = "0.974" src = "1.012">0.038</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line1_3</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_9</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X116Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X116Y144.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>ult/ul/st/filtx/line1[0]</twComp><twBEL>ult/ul/st/filtx/line1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y144.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>ult/ul/st/filtx/line1[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y144.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>ult/ul/st/filtx/line1[0]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_lut&lt;3&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y145.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y145.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_7</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y145.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_4</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y145.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd24</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y145.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd24</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y145.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;5</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;6&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_9</twBEL></twPathDel><twLogDel>2.363</twLogDel><twRouteDel>1.948</twRouteDel><twTotDel>4.311</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>54.8</twPctLog><twPctRoute>45.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.413</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line2_0</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_7</twDest><twTotPathDel>4.288</twTotPathDel><twClkSkew dest = "0.973" src = "1.033">0.060</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line2_0</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X113Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y143.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>ult/ul/st/filtx/line3[3]</twComp><twBEL>ult/ul/st/filtx/line2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y144.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>ult/ul/st/filtx/line2[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y144.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y144.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y144.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;4</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;5&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_7</twBEL></twPathDel><twLogDel>2.386</twLogDel><twRouteDel>1.902</twRouteDel><twTotDel>4.288</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.411</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line2_16</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_10</twDest><twTotPathDel>4.287</twTotPathDel><twClkSkew dest = "0.974" src = "1.033">0.059</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line2_16</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X113Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y143.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>ult/ul/st/filtx/line3[3]</twComp><twBEL>ult/ul/st/filtx/line2_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y144.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>ult/ul/st/filtx/line2[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y144.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y144.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y144.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;4</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;6&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_10</twBEL></twPathDel><twLogDel>2.459</twLogDel><twRouteDel>1.828</twRouteDel><twTotDel>4.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>57.4</twPctLog><twPctRoute>42.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.406</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line2_0</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_9</twDest><twTotPathDel>4.282</twTotPathDel><twClkSkew dest = "0.974" src = "1.033">0.059</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line2_0</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_9</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X113Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y143.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>ult/ul/st/filtx/line3[3]</twComp><twBEL>ult/ul/st/filtx/line2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y144.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>ult/ul/st/filtx/line2[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y144.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y145.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y145.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_73</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_43</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd54</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd54</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;5</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;6&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_9</twBEL></twPathDel><twLogDel>2.500</twLogDel><twRouteDel>1.782</twRouteDel><twTotDel>4.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>58.4</twPctLog><twPctRoute>41.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.404</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line2_0</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_8</twDest><twTotPathDel>4.280</twTotPathDel><twClkSkew dest = "0.974" src = "1.033">0.059</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line2_0</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X113Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y143.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>ult/ul/st/filtx/line3[3]</twComp><twBEL>ult/ul/st/filtx/line2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y144.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>ult/ul/st/filtx/line2[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y144.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y144.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y144.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;4</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;6&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_8</twBEL></twPathDel><twLogDel>2.427</twLogDel><twRouteDel>1.853</twRouteDel><twTotDel>4.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>56.7</twPctLog><twPctRoute>43.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.400</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line2_16</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_8</twDest><twTotPathDel>4.276</twTotPathDel><twClkSkew dest = "0.974" src = "1.033">0.059</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line2_16</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X113Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y143.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>ult/ul/st/filtx/line3[3]</twComp><twBEL>ult/ul/st/filtx/line2_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y144.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>ult/ul/st/filtx/line2[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y144.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y144.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y144.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;4</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;5&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_8</twBEL></twPathDel><twLogDel>2.399</twLogDel><twRouteDel>1.877</twRouteDel><twTotDel>4.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>56.1</twPctLog><twPctRoute>43.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.396</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line2_17</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_9</twDest><twTotPathDel>4.271</twTotPathDel><twClkSkew dest = "0.974" src = "1.034">0.060</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line2_17</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X113Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y144.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/line2_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y144.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>ult/ul/st/filtx/line2[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y144.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut&lt;1&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y144.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y144.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;4</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;5&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_9</twBEL></twPathDel><twLogDel>2.368</twLogDel><twRouteDel>1.903</twRouteDel><twTotDel>4.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.392</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line1_8</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_9</twDest><twTotPathDel>4.289</twTotPathDel><twClkSkew dest = "0.974" src = "1.012">0.038</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line1_8</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X117Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X117Y144.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ult/ul/st/filtx/line1[10]</twComp><twBEL>ult/ul/st/filtx/line1_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y144.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>ult/ul/st/filtx/line1[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y144.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>ult/ul/st/filtx/line1[0]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_lut&lt;0&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y144.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_3</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y144.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd23</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y145.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd23</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y145.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;4</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;6&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_9</twBEL></twPathDel><twLogDel>2.403</twLogDel><twRouteDel>1.886</twRouteDel><twTotDel>4.289</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>56.0</twPctLog><twPctRoute>44.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.389</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line1_3</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_10</twDest><twTotPathDel>4.286</twTotPathDel><twClkSkew dest = "0.974" src = "1.012">0.038</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line1_3</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_10</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X116Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X116Y144.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>ult/ul/st/filtx/line1[0]</twComp><twBEL>ult/ul/st/filtx/line1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y144.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>ult/ul/st/filtx/line1[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y144.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>ult/ul/st/filtx/line1[0]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_lut&lt;3&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y145.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y145.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_7</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y145.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_4</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y145.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd24</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y145.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd24</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y145.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;5</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;6&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_10</twBEL></twPathDel><twLogDel>2.338</twLogDel><twRouteDel>1.948</twRouteDel><twTotDel>4.286</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>54.5</twPctLog><twPctRoute>45.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.386</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line2_16</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_7</twDest><twTotPathDel>4.261</twTotPathDel><twClkSkew dest = "0.973" src = "1.033">0.060</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line2_16</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X113Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y143.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>ult/ul/st/filtx/line3[3]</twComp><twBEL>ult/ul/st/filtx/line2_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y144.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>ult/ul/st/filtx/line2[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y144.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y144.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y144.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;4</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;5&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_7</twBEL></twPathDel><twLogDel>2.384</twLogDel><twRouteDel>1.877</twRouteDel><twTotDel>4.261</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>55.9</twPctLog><twPctRoute>44.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.381</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line2_0</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_10</twDest><twTotPathDel>4.257</twTotPathDel><twClkSkew dest = "0.974" src = "1.033">0.059</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line2_0</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_10</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X113Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y143.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>ult/ul/st/filtx/line3[3]</twComp><twBEL>ult/ul/st/filtx/line2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y144.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>ult/ul/st/filtx/line2[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y144.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y145.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y145.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_73</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_43</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd54</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd54</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;5</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;6&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_10</twBEL></twPathDel><twLogDel>2.475</twLogDel><twRouteDel>1.782</twRouteDel><twTotDel>4.257</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>58.1</twPctLog><twPctRoute>41.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="238"><twConstPath anchorID="239" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.379</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line2_16</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_9</twDest><twTotPathDel>4.255</twTotPathDel><twClkSkew dest = "0.974" src = "1.033">0.059</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line2_16</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_9</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X113Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y143.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>ult/ul/st/filtx/line3[3]</twComp><twBEL>ult/ul/st/filtx/line2_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y144.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>ult/ul/st/filtx/line2[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y144.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y145.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y145.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_73</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_43</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd54</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd54</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;5</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;6&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_9</twBEL></twPathDel><twLogDel>2.498</twLogDel><twRouteDel>1.757</twRouteDel><twTotDel>4.255</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="240"><twConstPath anchorID="241" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.377</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line2_16</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_8</twDest><twTotPathDel>4.253</twTotPathDel><twClkSkew dest = "0.974" src = "1.033">0.059</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line2_16</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X113Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y143.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>ult/ul/st/filtx/line3[3]</twComp><twBEL>ult/ul/st/filtx/line2_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y144.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>ult/ul/st/filtx/line2[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y144.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y144.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y144.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;4</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;6&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_8</twBEL></twPathDel><twLogDel>2.425</twLogDel><twRouteDel>1.828</twRouteDel><twTotDel>4.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>57.0</twPctLog><twPctRoute>43.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="242"><twConstPath anchorID="243" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.376</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line2_1</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_9</twDest><twTotPathDel>4.251</twTotPathDel><twClkSkew dest = "0.974" src = "1.034">0.060</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line2_1</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X113Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y144.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/line2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y144.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y144.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut&lt;1&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y144.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y144.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;4</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;5&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_9</twBEL></twPathDel><twLogDel>2.368</twLogDel><twRouteDel>1.883</twRouteDel><twTotDel>4.251</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="244"><twConstPath anchorID="245" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.373</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line2_17</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_9</twDest><twTotPathDel>4.248</twTotPathDel><twClkSkew dest = "0.974" src = "1.034">0.060</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line2_17</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X113Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y144.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/line2_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y144.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>ult/ul/st/filtx/line2[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y144.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut&lt;1&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y144.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y144.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;4</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;6&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_9</twBEL></twPathDel><twLogDel>2.394</twLogDel><twRouteDel>1.854</twRouteDel><twTotDel>4.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="246"><twConstPath anchorID="247" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.371</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line2_17</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_10</twDest><twTotPathDel>4.246</twTotPathDel><twClkSkew dest = "0.974" src = "1.034">0.060</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line2_17</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X113Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y144.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/line2_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y144.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>ult/ul/st/filtx/line2[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y144.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut&lt;1&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y144.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y144.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;4</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;5&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_10</twBEL></twPathDel><twLogDel>2.343</twLogDel><twRouteDel>1.903</twRouteDel><twTotDel>4.246</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="248"><twConstPath anchorID="249" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.367</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line1_8</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_10</twDest><twTotPathDel>4.264</twTotPathDel><twClkSkew dest = "0.974" src = "1.012">0.038</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line1_8</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X117Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X117Y144.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ult/ul/st/filtx/line1[10]</twComp><twBEL>ult/ul/st/filtx/line1_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y144.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>ult/ul/st/filtx/line1[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y144.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>ult/ul/st/filtx/line1[0]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_lut&lt;0&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y144.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_3</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y144.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd23</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y145.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd23</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y145.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;4</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;6&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_10</twBEL></twPathDel><twLogDel>2.378</twLogDel><twRouteDel>1.886</twRouteDel><twTotDel>4.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="250"><twConstPath anchorID="251" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.364</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line2_19</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_9</twDest><twTotPathDel>4.240</twTotPathDel><twClkSkew dest = "0.974" src = "1.033">0.059</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line2_19</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_9</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X112Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X112Y143.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>ult/ul/st/filtx/line2[19]</twComp><twBEL>ult/ul/st/filtx/line2_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y144.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>ult/ul/st/filtx/line2[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y144.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut&lt;3&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y145.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y145.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_73</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_43</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd54</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd54</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;5</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;6&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_9</twBEL></twPathDel><twLogDel>2.369</twLogDel><twRouteDel>1.871</twRouteDel><twTotDel>4.240</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>55.9</twPctLog><twPctRoute>44.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.360</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line2_0</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_9</twDest><twTotPathDel>4.236</twTotPathDel><twClkSkew dest = "0.974" src = "1.033">0.059</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line2_0</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X113Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y143.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>ult/ul/st/filtx/line3[3]</twComp><twBEL>ult/ul/st/filtx/line2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y144.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>ult/ul/st/filtx/line2[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y144.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y144.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y144.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.AQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;4</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_45_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_45</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;4&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_9</twBEL></twPathDel><twLogDel>2.346</twLogDel><twRouteDel>1.890</twRouteDel><twTotDel>4.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.355</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line1_3</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_8</twDest><twTotPathDel>4.252</twTotPathDel><twClkSkew dest = "0.974" src = "1.012">0.038</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line1_3</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_8</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X116Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X116Y144.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>ult/ul/st/filtx/line1[0]</twComp><twBEL>ult/ul/st/filtx/line1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y144.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>ult/ul/st/filtx/line1[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y144.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>ult/ul/st/filtx/line1[0]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_lut&lt;3&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y145.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y145.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_7</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y145.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_4</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y145.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd24</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y145.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd24</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y145.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;5</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;6&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_8</twBEL></twPathDel><twLogDel>2.304</twLogDel><twRouteDel>1.948</twRouteDel><twTotDel>4.252</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>54.2</twPctLog><twPctRoute>45.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.354</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line2_16</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_10</twDest><twTotPathDel>4.230</twTotPathDel><twClkSkew dest = "0.974" src = "1.033">0.059</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line2_16</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_10</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X113Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y143.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>ult/ul/st/filtx/line3[3]</twComp><twBEL>ult/ul/st/filtx/line2_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y144.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>ult/ul/st/filtx/line2[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y144.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y145.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y145.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_73</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_43</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd54</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd54</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;5</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;6&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y146.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[10]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor&lt;10&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_10</twBEL></twPathDel><twLogDel>2.473</twLogDel><twRouteDel>1.757</twRouteDel><twTotDel>4.230</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.354</twSlack><twSrc BELType="FF">ult/ul/st/filtx/line2_0</twSrc><twDest BELType="FF">ult/ul/st/filtx/line1_filt_6</twDest><twTotPathDel>4.229</twTotPathDel><twClkSkew dest = "0.973" src = "1.033">0.060</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/st/filtx/line2_0</twSrc><twDest BELType='FF'>ult/ul/st/filtx/line1_filt_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X113Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y143.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>ult/ul/st/filtx/line3[3]</twComp><twBEL>ult/ul/st/filtx/line2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y144.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>ult/ul/st/filtx/line2[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y144.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>ult/ul/st/filtx/line2[1]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut&lt;0&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y144.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y144.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y145.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y145.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;4</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy&lt;0&gt;_6</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y145.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y145.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>ult/ul/st/filtx/line1_filt[7]</twComp><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut&lt;5&gt;</twBEL><twBEL>ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy&lt;7&gt;</twBEL><twBEL>ult/ul/st/filtx/line1_filt_6</twBEL></twPathDel><twLogDel>2.327</twLogDel><twRouteDel>1.902</twRouteDel><twTotDel>4.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>55.0</twPctLog><twPctRoute>45.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="260"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;</twPinLimitBanner><twPinLimit anchorID="261" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK" locationPin="GTXE1_X0Y15.RXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="262" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK2" locationPin="GTXE1_X0Y15.RXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="263" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK" locationPin="GTXE1_X0Y15.TXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="264" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK2" locationPin="GTXE1_X0Y15.TXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="265" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK" locationPin="GTXE1_X0Y14.RXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="266" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK2" locationPin="GTXE1_X0Y14.RXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="267" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK" locationPin="GTXE1_X0Y14.TXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="268" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK2" locationPin="GTXE1_X0Y14.TXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="269" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK" locationPin="GTXE1_X0Y13.RXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="270" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK2" locationPin="GTXE1_X0Y13.RXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="271" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK" locationPin="GTXE1_X0Y13.TXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="272" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK2" locationPin="GTXE1_X0Y13.TXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="273" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK" locationPin="GTXE1_X0Y12.RXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="274" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK2" locationPin="GTXE1_X0Y12.RXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="275" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK" locationPin="GTXE1_X0Y12.TXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="276" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK2" locationPin="GTXE1_X0Y12.TXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="277" type="MINPERIOD" name="Tpciper_PIPECLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_block_i/PIPECLK" logResource="pcie/core/pcie_2_0_i/pcie_block_i/PIPECLK" locationPin="PCIE_X0Y1.PIPECLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="278" type="MINPERIOD" name="Trper_CLKA" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X6Y23.CLKARDCLKL" clockNet="user_clk"/><twPinLimit anchorID="279" type="MINPERIOD" name="Trper_CLKB" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X6Y23.CLKBWRCLKL" clockNet="user_clk"/><twPinLimit anchorID="280" type="MINPERIOD" name="Trper_CLKA" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X6Y31.CLKARDCLKL" clockNet="user_clk"/><twPinLimit anchorID="281" type="MINPERIOD" name="Trper_CLKB" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X6Y31.CLKBWRCLKL" clockNet="user_clk"/><twPinLimit anchorID="282" type="MINPERIOD" name="Trper_CLKA" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X6Y33.CLKARDCLKL" clockNet="user_clk"/><twPinLimit anchorID="283" type="MINPERIOD" name="Trper_CLKB" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X6Y33.CLKBWRCLKL" clockNet="user_clk"/><twPinLimit anchorID="284" type="MINPERIOD" name="Trper_CLKA" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X6Y17.CLKARDCLKL" clockNet="user_clk"/><twPinLimit anchorID="285" type="MINPERIOD" name="Trper_CLKB" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X6Y17.CLKBWRCLKL" clockNet="user_clk"/><twPinLimit anchorID="286" type="MINPERIOD" name="Trper_CLKA" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X6Y18.CLKARDCLKL" clockNet="user_clk"/><twPinLimit anchorID="287" type="MINPERIOD" name="Trper_CLKB" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X6Y18.CLKBWRCLKL" clockNet="user_clk"/><twPinLimit anchorID="288" type="MINPERIOD" name="Trper_CLKA" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X6Y19.CLKARDCLKL" clockNet="user_clk"/><twPinLimit anchorID="289" type="MINPERIOD" name="Trper_CLKB" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X6Y19.CLKBWRCLKL" clockNet="user_clk"/><twPinLimit anchorID="290" type="MINPERIOD" name="Trper_CLKA" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X6Y20.CLKARDCLKL" clockNet="user_clk"/></twPinLimitRpt></twConst><twConst anchorID="291" twConstType="CLOCK_SKEW_LIMITS" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">Pin to Pin Skew Constraint;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twClkSkewLimit anchorID="292" slack="0.106" skew="0.450" arrv1name="pcie/core/pcie_2_0_i/pcie_block_i/PIPECLK" arrv1="2.658" arrv2name="pcie/core/pcie_2_0_i/pcie_block_i/USERCLK" arrv2="2.505" uncert="0.191"/></twConst><twConstRollupTable uID="1" anchorID="293"><twConstRollup name="TS_SYSCLK" fullName="TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="1.538" actualRollup="11.215" errors="0" errorRollup="33" items="0" itemsRollup="167073"/><twConstRollup name="TS_CLK_125" fullName="TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 0.5 HIGH 50% PRIORITY 100;" type="child" depth="1" requirement="20.000" prefType="period" actual="17.900" actualRollup="N/A" errors="0" errorRollup="0" items="1861" itemsRollup="0"/><twConstRollup name="TS_CLK_250" fullName="TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;" type="child" depth="1" requirement="4.000" prefType="period" actual="4.486" actualRollup="N/A" errors="33" errorRollup="0" items="165212" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="294">1</twUnmetConstCnt><twDataSheet anchorID="295" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="296"><twErrCnt>33</twErrCnt><twScore>5509</twScore><twSetupScore>5509</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>167325</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>28259</twConnCnt></twConstCov><twStats anchorID="297"><twMinPer>17.900</twMinPer><twFootnote number="1" /><twMaxFreq>55.866</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Jan 17 14:21:53 2014 </twTimestamp></twFoot><twClientInfo anchorID="298"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 759 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
