INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ramdas/Vidyaleap/SystemVerilog/DualPortMemory/DualPortMemory.srcs/sources_1/new/bidir_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ramdas/Vidyaleap/SystemVerilog/DualPortMemory/DualPortMemory.srcs/sources_1/new/memory.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'bidir_if' [/home/ramdas/Vidyaleap/SystemVerilog/DualPortMemory/DualPortMemory.srcs/sources_1/new/bidir_if.sv:3]
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ramdas/Vidyaleap/SystemVerilog/DualPortMemory/DualPortMemory.srcs/sources_1/new/test_program.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/ramdas/Vidyaleap/SystemVerilog/DualPortMemory/DualPortMemory.srcs/sources_1/new/test_program.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ramdas/Vidyaleap/SystemVerilog/DualPortMemory/DualPortMemory.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
