-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             ls5382@newnano.poly.edu                             
-- Generated date:           Wed Sep 15 15:45:36 EDT 2021                        

Solution Settings: ntt_flat.v2
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/flat_md/src/utils.cpp
    $PROJECT_HOME/flat_md/src/ntt.cpp
      $PROJECT_HOME/flat_md/include/ntt.h
        $PROJECT_HOME/flat_md/include/config.h
          $MGC_HOME/shared/include/ac_math.h
            $MGC_HOME/shared/include/ac_math/ac_abs.h
              $MGC_HOME/shared/include/ac_int.h
              $MGC_HOME/shared/include/ac_fixed.h
              $MGC_HOME/shared/include/ac_float.h
              $MGC_HOME/shared/include/ac_complex.h
              $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
                $MGC_HOME/shared/include/ac_math/ac_shift.h
                $MGC_HOME/shared/include/ac_math/ac_normalize.h
            $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
              $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
              $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
            $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_div.h
            $MGC_HOME/shared/include/ac_math/ac_hcordic.h
            $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
            $MGC_HOME/shared/include/ac_math/ac_sqrt.h
            $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
        $PROJECT_HOME/flat_md/include/utils.h
    $PROJECT_HOME/flat_md/src/main.cpp
    $PROJECT_HOME/flat_md/include/utils.h
    $PROJECT_HOME/flat_md/include/ntt.h
    $PROJECT_HOME/flat_md/include/config.h
      $MGC_HOME/shared/include/ac_math.h
        $MGC_HOME/shared/include/ac_math/ac_abs.h
          $MGC_HOME/shared/include/ac_int.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_shift.h
            $MGC_HOME/shared/include/ac_math/ac_normalize.h
        $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
        $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_div.h
        $MGC_HOME/shared/include/ac_math/ac_hcordic.h
        $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt.h
        $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
  
  Processes/Blocks in Design
    Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------- ----------------------- ------- ---------- ------------ -- --------
    /ntt_flat/core                      58 1556505    1556510            0  0          
    Design Total:                       58 1556505    1556510            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                       Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ---------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                 
    BLOCK_1R1W_RBW_rport(1,14,32,16384,16384,32,1)            0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_1R1W_RBW_rport(4,14,32,16384,16384,32,1)            0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_1R1W_RBW_rport(5,14,32,16384,16384,32,1)            0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_1R1W_RBW_rwport(1,14,32,16384,16384,32,1)           0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport(4,14,32,16384,16384,32,1)           0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport(5,14,32,16384,16384,32,1)           0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport(6,18,32,245760,245760,32,1)         0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(1,14,32,16384,16384,32,1)        0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(4,14,32,16384,16384,32,1)        0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(5,14,32,16384,16384,32,1)        0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(6,18,32,245760,245760,32,1)      0.000     0.000      0.000            0.000 0.100          1           0 
    [Lib: ccs_ioport]                                                                                                                  
    ccs_in(2,32)                                              0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_in(3,32)                                              0.000     0.000      0.000            0.000 0.000          1           0 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                   
    mgc_add(13,0,2,1,14)                                     13.000     0.000     13.000           12.000 1.080          1           1 
    mgc_add(14,0,2,1,15)                                     14.000     0.000     14.000           13.000 1.095          1           0 
    mgc_add(17,0,17,0,17)                                    17.000     0.000     17.000           16.000 1.140          1           1 
    mgc_add(18,0,13,0,18)                                    18.000     0.000     18.000           17.000 1.155          1           1 
    mgc_add(18,0,14,0,18)                                    18.000     0.000     18.000           17.000 1.155          1           1 
    mgc_add(32,0,32,0,32)                                    32.000     0.000     32.000           31.000 1.365          6           4 
    mgc_add(33,0,32,0,33)                                    33.000     0.000     33.000           32.000 1.380          2           2 
    mgc_add(4,0,1,1,4)                                        4.000     0.000      4.000            3.000 0.945          2           2 
    mgc_add(4,0,2,1,4)                                        4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(4,0,4,0,4)                                        4.000     0.000      4.000            3.000 0.945          4           4 
    mgc_add(5,0,5,0,5)                                        5.000     0.000      5.000            4.000 0.960          1           1 
    mgc_and(1,2)                                              1.000     0.000      1.000            0.000 0.550          0           5 
    mgc_and(13,2)                                            13.000     0.000     13.000            0.000 0.550          0           2 
    mgc_and(14,2)                                            14.000     0.000     14.000            0.000 0.550          0           1 
    mgc_and(4,2)                                              4.000     0.000      4.000            0.000 0.550          0           1 
    mgc_mul(13,0,14,0,17)                                   608.000     1.000      0.000            0.000 3.987          1           0 
    mgc_mul(14,0,14,0,14)                                   608.000     1.000      0.000            0.000 3.871          1           0 
    mgc_mul(14,0,14,0,17)                                   608.000     1.000      0.000            0.000 3.987          0           1 
    mgc_mul(32,0,32,0,32)                                  1840.000     3.000     16.000            0.000 4.768          1           1 
    mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2)                 2604.000     4.000      0.000            0.000 1.440          1           1 
    mgc_mux(1,1,2)                                            1.000     0.000      1.000            0.000 0.080          0           1 
    mgc_mux(13,1,2)                                          13.000     0.000     13.000            0.000 0.080          0           4 
    mgc_mux(14,1,2)                                          14.000     0.000     14.000            0.000 0.080          0           3 
    mgc_mux(18,1,2)                                          18.000     0.000     18.000            0.000 0.080          0           2 
    mgc_mux(32,1,2)                                          32.000     0.000     32.000            0.000 0.080          3           4 
    mgc_mux(4,1,2)                                            4.000     0.000      4.000            0.000 0.080          0           5 
    mgc_mux1hot(14,3)                                        20.249     0.000     20.249            0.000 0.550          0           1 
    mgc_mux1hot(32,3)                                        46.282     0.000     46.282            0.000 0.550          0           2 
    mgc_mux1hot(32,5)                                        70.860     0.000     70.860            0.000 1.500          0           1 
    mgc_nor(1,8)                                              2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_not(1)                                                0.000     0.000      0.000            0.000 0.000          0           9 
    mgc_not(18)                                               0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(32)                                               0.000     0.000      0.000            0.000 0.000          0           5 
    mgc_not(4)                                                0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_or(1,2)                                               1.000     0.000      1.000            0.000 0.550          0           9 
    mgc_or(1,3)                                               1.000     0.000      1.000            0.000 0.550          0           5 
    mgc_or(1,4)                                               1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_or(1,5)                                               1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                                0.000     0.000      0.000            0.000 0.320          0           3 
    mgc_reg_pos(13,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(14,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           3 
    mgc_reg_pos(14,0,0,1,1,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(15,0,0,1,1,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(17,0,0,0,0,0,0)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(18,0,0,0,0,0,0)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(32,0,0,0,0,0,0)                               0.000     0.000      0.000            0.000 0.320          0           6 
    mgc_reg_pos(32,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(32,0,0,1,1,0,0)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(4,0,0,0,0,0,0)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(4,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           4 
    mgc_reg_pos(5,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_shift_l(1,0,4,14)                                    12.109     0.000     12.109            0.000 0.550          1           0 
    mgc_shift_l(13,0,4,18)                                   29.963     0.000     29.963            0.000 1.500          1           1 
    mgc_shift_r(13,0,4,13)                                   26.281     0.000     26.281            0.000 1.500          1           0 
    mgc_shift_r(15,0,4,14)                                   29.652     0.000     29.652            0.000 1.500          1           1 
    [Lib: mgc_ioport]                                                                                                                  
    mgc_io_sync(0)                                            0.000     0.000      0.000            0.000 0.000          6           6 
                                                                                                                                       
    TOTAL AREA (After Assignment):                         5934.288     8.000    898.000          275.000                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   6225.0          6625.2          5938.3        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           6225.0 (100%)   6621.2 (100%)   5934.3 (100%) 
      MUX:                96.0   (2%)    466.2   (7%)    462.7   (8%) 
      FUNC:             6129.0  (98%)   6097.0  (92%)   5404.6  (91%) 
      LOGIC:               0.0            58.0   (1%)     67.0   (1%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             4.0   (0%)      4.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             4.0 (100%)      4.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                             Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------------ ---------- -------------- ----------- -----------------------------------------------------
    INNER_LOOP:tf:asn.itm                        32                            INNER_LOOP:tf:asn.itm                                 
    INNER_LOOP:tf_h:asn.itm                      32                            INNER_LOOP:tf_h:asn.itm                               
    modulo_add:base.sva                          32         Y           Y      modulo_add:base.sva                                   
                                                                               mult:res.sva                                          
                                                                               butterFly:f1.sva                                      
                                                                               mult:z:asn.itm                                        
                                                                               for:asn.itm                                           
    modulo_add:mux.itm                           32                            modulo_add:mux.itm                                    
    modulo_sub:base.sva                          32                            modulo_sub:base.sva                                   
    mult:z:mul:cmp.a                             32                            mult:z:mul:cmp.a                                      
    mult:z:mul:cmp.b                             32                            mult:z:mul:cmp.b                                      
    mult:z:mul:cmp.z.oreg                        32                            mult:z:mul:cmp.z.oreg                                 
    p.sva                                        32         Y           Y      p.sva                                                 
    INNER_LOOP:k:lshift.itm                      18                            INNER_LOOP:k:lshift.itm                               
    INNER_LOOP:idx1:mul.itm                      17                            INNER_LOOP:idx1:mul.itm                               
    for:i(14:0).sva#1                            15         Y           Y      for:i(14:0).sva#1                                     
    INNER_LOOP:j(13:0).sva#1                     14         Y           Y      INNER_LOOP:j(13:0).sva#1                              
                                                                               for:i(14:0).sva(13:0)                                 
    operator<<<33,true>:return(13:0).sva         14         Y           Y      operator<<<33,true>:return(13:0).sva                  
    operator>><20,false>:rshift.psp.sva          14         Y           Y      operator>><20,false>:rshift.psp.sva                   
    reg(butterFly:idx2(17:0)).ftd                14         Y           Y      reg(butterFly:idx2(17:0)).ftd                         
    INNER_LOOP:idx1:acc.psp.sva(12:0)            13         Y           Y      INNER_LOOP:idx1:acc.psp.sva                           
                                                                               INNER_LOOP:g:rshift.psp.sva                           
    INNER_LOOP:k(17:0).sva(12:0)                 13         Y           Y      INNER_LOOP:k(17:0).sva                                
                                                                               INNER_LOOP:j(13:0).sva(12:0)                          
    INNER_LOOP:k(17:0).sva(17:13)                 5         Y           Y      INNER_LOOP:k(17:0).sva                                
                                                                               INNER_LOOP:j(13:0).sva(12:0)                          
    STAGE_LOOP:i(3:0).sva                         4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    butterFly:f2:acc.itm                          4                            butterFly:f2:acc.itm                                  
    operator+<20,false>#1:acc.itm                 4         Y           Y      operator+<20,false>#1:acc.itm                         
    operator+<20,false>:acc.itm                   4         Y           Y      operator+<20,false>:acc.itm                           
    operator-<20,false>:acc.psp.sva               4         Y           Y      operator-<20,false>:acc.psp.sva                       
    mult:slc()(32).svs                            1                            mult:slc()(32).svs                                    
    reg(ensig.cgo).cse                            1                            reg(ensig.cgo).cse                                    
    reg(vec:rsc.triosy:obj.ld).cse                1                            reg(vec:rsc.triosy:obj.ld).cse                        
                                                                                                                                     
    Total:                                      448            182         182 (Total Gating Ratio: 0.41, CG Opt Gating Ratio: 0.41) 
    
  Timing Report
    Critical Path
      Max Delay:  5.265
      Slack:      -0.16500000000000004
      
      Path                                                                                           Startpoint                                          Endpoint                                         Delay  Slack   
      ---------------------------------------------------------------------------------------------- --------------------------------------------------- ------------------------------------------------ ------ -------
      1                                                                                              ntt_flat/result:rsc.q                               ntt_flat:core/reg(modulo_add:base)               5.2650 -0.1650 
                                                                                                                                                                                                                         
        Instance                                                                                     Component                                                                                            Delta  Delay   
        --------                                                                                     ---------                                                                                            -----  -----   
        ntt_flat/result:rsc.q                                                                                                                                                                             2.4000 2.4000  
        ntt_flat:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(6,18,32,245760,245760,32,1)gen/q                                                                                                                       0.0000 2.4000  
        ntt_flat:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(6,18,32,245760,245760,32,1)gen/for:wrs(q_d)(31-0)                                                                                                      0.0000 2.4000  
        ntt_flat:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(6,18,32,245760,245760,32,1)gen/q_d                                                                                                                     0.0000 2.4000  
        ntt_flat/result:rsci.q_d                                                                                                                                                                          0.0000 2.4000  
        ntt_flat:core/result:rsci.q_d                                                                                                                                                                     0.0000 2.4000  
        ntt_flat:core/butterFly:acc#1                                                                mgc_addc_32_0_32_0_32                                                                                1.3650 3.7650  
        ntt_flat:core/butterFly:acc#1.itm                                                                                                                                                                 0.0000 3.7650  
        ntt_flat:core/for:mux1h#1                                                                    mgc_mux1hot_32_5                                                                                     1.5000 5.2650  
        ntt_flat:core/for:mux1h#1.itm                                                                                                                                                                     0.0000 5.2650  
        ntt_flat:core/reg(modulo_add:base)                                                           mgc_reg_pos_32_0_0_0_0_1_1                                                                           0.0000 5.2650  
                                                                                                                                                                                                                         
      2                                                                                              ntt_flat:core/reg(mult:z:mul:cmp.a)                 ntt_flat:core:wait_dp/reg(mult:z:mul:cmp.z.oreg) 5.0875 0.0125  
                                                                                                                                                                                                                         
        Instance                                                                                     Component                                                                                            Delta  Delay   
        --------                                                                                     ---------                                                                                            -----  -----   
        ntt_flat:core/reg(mult:z:mul:cmp.a)                                                          mgc_reg_pos_32_0_0_0_0_0_0                                                                           0.3200 0.3200  
        ntt_flat:core/mult:z:mul:cmp.a                                                                                                                                                                    0.0000 0.3200  
        ntt_flat/mult:z:mul:cmp.a                                                                                                                                                                         0.0000 0.3200  
        ntt_flat/mult:z:mul:cmp                                                                      mgc_mul_32_0_32_0_32                                                                                 4.7675 5.0875  
        ntt_flat/mult:z:mul:cmp.z                                                                                                                                                                         0.0000 5.0875  
        ntt_flat:core/mult:z:mul:cmp.z                                                                                                                                                                    0.0000 5.0875  
        ntt_flat:core:wait_dp/mult:z:mul:cmp.z                                                                                                                                                            0.0000 5.0875  
        ntt_flat:core:wait_dp/reg(mult:z:mul:cmp.z.oreg)                                             mgc_reg_pos_32_0_0_0_0_0_0                                                                           0.0000 5.0875  
                                                                                                                                                                                                                         
      3                                                                                              ntt_flat:core/reg(mult:z:mul:cmp.b)                 ntt_flat:core:wait_dp/reg(mult:z:mul:cmp.z.oreg) 5.0875 0.0125  
                                                                                                                                                                                                                         
        Instance                                                                                     Component                                                                                            Delta  Delay   
        --------                                                                                     ---------                                                                                            -----  -----   
        ntt_flat:core/reg(mult:z:mul:cmp.b)                                                          mgc_reg_pos_32_0_0_0_0_0_0                                                                           0.3200 0.3200  
        ntt_flat:core/mult:z:mul:cmp.b                                                                                                                                                                    0.0000 0.3200  
        ntt_flat/mult:z:mul:cmp.b                                                                                                                                                                         0.0000 0.3200  
        ntt_flat/mult:z:mul:cmp                                                                      mgc_mul_32_0_32_0_32                                                                                 4.7675 5.0875  
        ntt_flat/mult:z:mul:cmp.z                                                                                                                                                                         0.0000 5.0875  
        ntt_flat:core/mult:z:mul:cmp.z                                                                                                                                                                    0.0000 5.0875  
        ntt_flat:core:wait_dp/mult:z:mul:cmp.z                                                                                                                                                            0.0000 5.0875  
        ntt_flat:core:wait_dp/reg(mult:z:mul:cmp.z.oreg)                                             mgc_reg_pos_32_0_0_0_0_0_0                                                                           0.0000 5.0875  
                                                                                                                                                                                                                         
      4                                                                                              ntt_flat:core/reg(INNER_LOOP:idx1:acc.psp)          ntt_flat:core/reg(INNER_LOOP:idx1:mul)           4.3866 0.7134  
                                                                                                                                                                                                                         
        Instance                                                                                     Component                                                                                            Delta  Delay   
        --------                                                                                     ---------                                                                                            -----  -----   
        ntt_flat:core/reg(INNER_LOOP:idx1:acc.psp)                                                   mgc_reg_pos_13_0_0_0_0_1_1                                                                           0.3200 0.3200  
        ntt_flat:core/INNER_LOOP:idx1:acc.psp.sva(12:0)                                                                                                                                                   0.0000 0.3200  
        ntt_flat:core/conc#2                                                                                                                                                                              0.0000 0.3200  
        ntt_flat:core/conc#2.itm                                                                                                                                                                          0.0000 0.3200  
        ntt_flat:core/INNER_LOOP:idx1:mux                                                            mgc_mux_14_1_2                                                                                       0.0800 0.4000  
        ntt_flat:core/INNER_LOOP:idx1:mux.itm                                                                                                                                                             0.0000 0.4000  
        ntt_flat:core/INNER_LOOP:idx1:mul:rg                                                         mgc_mul_14_0_14_0_17                                                                                 3.9866 4.3866  
        ntt_flat:core/z.out#4                                                                                                                                                                             0.0000 4.3866  
        ntt_flat:core/reg(INNER_LOOP:idx1:mul)                                                       mgc_reg_pos_17_0_0_0_0_0_0                                                                           0.0000 4.3866  
                                                                                                                                                                                                                         
      5                                                                                              ntt_flat:core/reg(operator>><20,false>:rshift.psp)  ntt_flat:core/reg(INNER_LOOP:idx1:mul)           4.3866 0.7134  
                                                                                                                                                                                                                         
        Instance                                                                                     Component                                                                                            Delta  Delay   
        --------                                                                                     ---------                                                                                            -----  -----   
        ntt_flat:core/reg(operator>><20,false>:rshift.psp)                                           mgc_reg_pos_14_0_0_0_0_1_1                                                                           0.3200 0.3200  
        ntt_flat:core/operator>><20,false>:rshift.psp.sva                                                                                                                                                 0.0000 0.3200  
        ntt_flat:core/INNER_LOOP:idx1:mux#1                                                          mgc_mux_14_1_2                                                                                       0.0800 0.4000  
        ntt_flat:core/INNER_LOOP:idx1:mux#1.itm                                                                                                                                                           0.0000 0.4000  
        ntt_flat:core/INNER_LOOP:idx1:mul:rg                                                         mgc_mul_14_0_14_0_17                                                                                 3.9866 4.3866  
        ntt_flat:core/z.out#4                                                                                                                                                                             0.0000 4.3866  
        ntt_flat:core/reg(INNER_LOOP:idx1:mul)                                                       mgc_reg_pos_17_0_0_0_0_0_0                                                                           0.0000 4.3866  
                                                                                                                                                                                                                         
      6                                                                                              ntt_flat:core/reg(operator<<<33,true>:return(13:0)) ntt_flat:core/reg(INNER_LOOP:idx1:mul)           4.3866 0.7134  
                                                                                                                                                                                                                         
        Instance                                                                                     Component                                                                                            Delta  Delay   
        --------                                                                                     ---------                                                                                            -----  -----   
        ntt_flat:core/reg(operator<<<33,true>:return(13:0))                                          mgc_reg_pos_14_0_0_0_0_1_1                                                                           0.3200 0.3200  
        ntt_flat:core/operator<<<33,true>:return(13:0).sva                                                                                                                                                0.0000 0.3200  
        ntt_flat:core/INNER_LOOP:idx1:mux                                                            mgc_mux_14_1_2                                                                                       0.0800 0.4000  
        ntt_flat:core/INNER_LOOP:idx1:mux.itm                                                                                                                                                             0.0000 0.4000  
        ntt_flat:core/INNER_LOOP:idx1:mul:rg                                                         mgc_mul_14_0_14_0_17                                                                                 3.9866 4.3866  
        ntt_flat:core/z.out#4                                                                                                                                                                             0.0000 4.3866  
        ntt_flat:core/reg(INNER_LOOP:idx1:mul)                                                       mgc_reg_pos_17_0_0_0_0_0_0                                                                           0.0000 4.3866  
                                                                                                                                                                                                                         
      7                                                                                              ntt_flat:core/reg(INNER_LOOP:k(17:0))               ntt_flat:core/reg(INNER_LOOP:idx1:mul)           4.3866 0.7134  
                                                                                                                                                                                                                         
        Instance                                                                                     Component                                                                                            Delta  Delay   
        --------                                                                                     ---------                                                                                            -----  -----   
        ntt_flat:core/reg(INNER_LOOP:k(17:0))                                                        mgc_reg_pos_5_0_0_0_0_1_1                                                                            0.3200 0.3200  
        ntt_flat:core/INNER_LOOP:k(17:0).sva(17:13)                                                                                                                                                       0.0000 0.3200  
        ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(17:0).sva(17:13))(0)                                                                                                                                  0.0000 0.3200  
        ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(17:0).sva(17:13))(0).itm                                                                                                                              0.0000 0.3200  
        ntt_flat:core/INNER_LOOP:k:conc#5                                                                                                                                                                 0.0000 0.3200  
        ntt_flat:core/INNER_LOOP:k:conc#5.itm                                                                                                                                                             0.0000 0.3200  
        ntt_flat:core/INNER_LOOP:idx1:mux#1                                                          mgc_mux_14_1_2                                                                                       0.0800 0.4000  
        ntt_flat:core/INNER_LOOP:idx1:mux#1.itm                                                                                                                                                           0.0000 0.4000  
        ntt_flat:core/INNER_LOOP:idx1:mul:rg                                                         mgc_mul_14_0_14_0_17                                                                                 3.9866 4.3866  
        ntt_flat:core/z.out#4                                                                                                                                                                             0.0000 4.3866  
        ntt_flat:core/reg(INNER_LOOP:idx1:mul)                                                       mgc_reg_pos_17_0_0_0_0_0_0                                                                           0.0000 4.3866  
                                                                                                                                                                                                                         
      8                                                                                              ntt_flat:core/reg(INNER_LOOP:k(17:0))#1             ntt_flat:core/reg(INNER_LOOP:idx1:mul)           4.3866 0.7134  
                                                                                                                                                                                                                         
        Instance                                                                                     Component                                                                                            Delta  Delay   
        --------                                                                                     ---------                                                                                            -----  -----   
        ntt_flat:core/reg(INNER_LOOP:k(17:0))#1                                                      mgc_reg_pos_13_0_0_0_0_1_1                                                                           0.3200 0.3200  
        ntt_flat:core/INNER_LOOP:k(17:0).sva(12:0)                                                                                                                                                        0.0000 0.3200  
        ntt_flat:core/INNER_LOOP:k:conc#5                                                                                                                                                                 0.0000 0.3200  
        ntt_flat:core/INNER_LOOP:k:conc#5.itm                                                                                                                                                             0.0000 0.3200  
        ntt_flat:core/INNER_LOOP:idx1:mux#1                                                          mgc_mux_14_1_2                                                                                       0.0800 0.4000  
        ntt_flat:core/INNER_LOOP:idx1:mux#1.itm                                                                                                                                                           0.0000 0.4000  
        ntt_flat:core/INNER_LOOP:idx1:mul:rg                                                         mgc_mul_14_0_14_0_17                                                                                 3.9866 4.3866  
        ntt_flat:core/z.out#4                                                                                                                                                                             0.0000 4.3866  
        ntt_flat:core/reg(INNER_LOOP:idx1:mul)                                                       mgc_reg_pos_17_0_0_0_0_0_0                                                                           0.0000 4.3866  
                                                                                                                                                                                                                         
      9                                                                                              ntt_flat:core/ntt_flat:core_core:fsm:inst           ntt_flat:core/reg(INNER_LOOP:idx1:mul)           4.0666 1.0334  
                                                                                                                                                                                                                         
        Instance                                                                                     Component                                                                                            Delta  Delay   
        --------                                                                                     ---------                                                                                            -----  -----   
        ntt_flat:core/ntt_flat:core_core:fsm:inst                                                    ntt_flat:core_core:fsm                                                                               0.0000 0.0000  
        ntt_flat:core/fsm_output                                                                                                                                                                          0.0000 0.0000  
        ntt_flat:core/slc(fsm_output)(8)#8                                                                                                                                                                0.0000 0.0000  
        ntt_flat:core/slc(fsm_output)(8)#8.itm                                                                                                                                                            0.0000 0.0000  
        ntt_flat:core/INNER_LOOP:idx1:mux                                                            mgc_mux_14_1_2                                                                                       0.0800 0.0800  
        ntt_flat:core/INNER_LOOP:idx1:mux.itm                                                                                                                                                             0.0000 0.0800  
        ntt_flat:core/INNER_LOOP:idx1:mul:rg                                                         mgc_mul_14_0_14_0_17                                                                                 3.9866 4.0666  
        ntt_flat:core/z.out#4                                                                                                                                                                             0.0000 4.0666  
        ntt_flat:core/reg(INNER_LOOP:idx1:mul)                                                       mgc_reg_pos_17_0_0_0_0_0_0                                                                           0.0000 4.0666  
                                                                                                                                                                                                                         
      10                                                                                             ntt_flat:core/ntt_flat:core_core:fsm:inst           ntt_flat:core/reg(INNER_LOOP:idx1:mul)           4.0666 1.0334  
                                                                                                                                                                                                                         
        Instance                                                                                     Component                                                                                            Delta  Delay   
        --------                                                                                     ---------                                                                                            -----  -----   
        ntt_flat:core/ntt_flat:core_core:fsm:inst                                                    ntt_flat:core_core:fsm                                                                               0.0000 0.0000  
        ntt_flat:core/fsm_output                                                                                                                                                                          0.0000 0.0000  
        ntt_flat:core/slc(fsm_output)(8)#7                                                                                                                                                                0.0000 0.0000  
        ntt_flat:core/slc(fsm_output)(8)#7.itm                                                                                                                                                            0.0000 0.0000  
        ntt_flat:core/INNER_LOOP:idx1:mux#1                                                          mgc_mux_14_1_2                                                                                       0.0800 0.0800  
        ntt_flat:core/INNER_LOOP:idx1:mux#1.itm                                                                                                                                                           0.0000 0.0800  
        ntt_flat:core/INNER_LOOP:idx1:mul:rg                                                         mgc_mul_14_0_14_0_17                                                                                 3.9866 4.0666  
        ntt_flat:core/z.out#4                                                                                                                                                                             0.0000 4.0666  
        ntt_flat:core/reg(INNER_LOOP:idx1:mul)                                                       mgc_reg_pos_17_0_0_0_0_0_0                                                                           0.0000 4.0666  
                                                                                                                                                                                                                         
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 5.1
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                            Port                                                       Slack (Delay) Messages                
      --------------------------------------------------- -------------------------------------------------------- ------- ------- -----------------------
      ntt_flat:core/reg(p)                                p:rsci.idat                                               5.1000  0.0000                         
      ntt_flat:core/reg(vec:rsc.triosy:obj.ld)            and#59.itm                                                2.3250  2.7750                         
      ntt_flat:core/reg(ensig.cgo)                        or#28.rmff                                                3.4630  1.6370                         
      ntt_flat:core/reg(mult:z:mul:cmp.a)                 modulo_sub:qelse:mux1h.itm                                2.8650  2.2350                         
      ntt_flat:core/reg(mult:z:mul:cmp.b)                 INNER_LOOP:tf:mux.itm                                     4.7000  0.4000                         
      ntt_flat:core/reg(INNER_LOOP:j(13:0))               for:i:for:i:and.itm                                       3.0700  2.0300                         
      ntt_flat:core/reg(for:i(14:0))                      for:slc(z.out)(14-0).itm                                  3.3950  1.7050                         
      ntt_flat:core/reg(modulo_add:base)                  for:mux1h#1.itm                                          -0.1650  5.2650 (clock period exceeded) 
      ntt_flat:core/reg(STAGE_LOOP:i(3:0))                STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                         3.7550  1.3450                         
      ntt_flat:core/reg(operator<<<33,true>:return(13:0)) operator<<<33,true>:slc(z.out#2)(13-0).itm                1.1500  3.9500                         
      ntt_flat:core/reg(operator>><20,false>:rshift.psp)  z.out#3                                                   1.1500  3.9500                         
      ntt_flat:core/reg(operator-<20,false>:acc.psp)      operator-<20,false>:acc.itm                               3.8350  1.2650                         
      ntt_flat:core/reg(INNER_LOOP:k(17:0))               slc(INNER_LOOP:k:INNER_LOOP:k:mux.rgt)(17-13).itm         3.3150  1.7850                         
      ntt_flat:core/reg(INNER_LOOP:k(17:0))#1             slc(INNER_LOOP:k:INNER_LOOP:k:mux.rgt)(12-0).itm          3.3150  1.7850                         
      ntt_flat:core/reg(INNER_LOOP:k:lshift)              z.out#2                                                   1.1500  3.9500                         
      ntt_flat:core/reg(INNER_LOOP:idx1:acc.psp)          INNER_LOOP:idx1:INNER_LOOP:idx1:mux.itm                   2.6500  2.4500                         
      ntt_flat:core/reg(INNER_LOOP:idx1:mul)              z.out#4                                                   0.7134  4.3866                         
      ntt_flat:core/reg(operator+<20,false>#1:acc)        operator+<20,false>#1:acc.itm#2                           1.5400  3.5600                         
      ntt_flat:core/reg(butterFly:idx2(17:0))             INNER_LOOP:slc(butterFly:idx2(17:0).sva:mx0w0)(13-0).itm  2.4850  2.6150                         
      ntt_flat:core/reg(operator+<20,false>:acc)          operator+<20,false>:acc.itm#2                             2.6950  2.4050                         
      ntt_flat:core/reg(butterFly:f2:acc)                 butterFly:f2:acc.itm#3                                    1.5400  3.5600                         
      ntt_flat:core/reg(modulo_sub:base)                  butterFly:acc#3.itm                                       1.3350  3.7650                         
      ntt_flat:core/reg(INNER_LOOP:tf_h:asn)              twiddle_h:rsci.q_d                                        2.7000  2.4000                         
      ntt_flat:core/reg(INNER_LOOP:tf:asn)                twiddle:rsci.q_d                                          2.7000  2.4000                         
      ntt_flat:core/reg(modulo_add:mux)                   modulo_add:mux.itm#2                                      3.0250  2.0750                         
      ntt_flat:core/reg(mult:slc()(32).svs)               mult:if:slc(mult:if:acc#1)(32).itm                        1.7250  3.3750                         
      ntt_flat:core:wait_dp/reg(mult:z:mul:cmp.z.oreg)    mult:z:mul:cmp.z                                          0.0125  5.0875                         
      ntt_flat                                            vec:rsc.radr                                              4.2800  0.8200                         
      ntt_flat                                            vec:rsc.triosy.lz                                         4.7800  0.3200                         
      ntt_flat                                            p:rsc.triosy.lz                                           4.7800  0.3200                         
      ntt_flat                                            r:rsc.triosy.lz                                           4.7800  0.3200                         
      ntt_flat                                            twiddle:rsc.radr                                          4.2800  0.8200                         
      ntt_flat                                            twiddle:rsc.triosy.lz                                     4.7800  0.3200                         
      ntt_flat                                            twiddle_h:rsc.radr                                        4.2800  0.8200                         
      ntt_flat                                            twiddle_h:rsc.triosy.lz                                   4.7800  0.3200                         
      ntt_flat                                            result:rsc.wadr                                           3.6500  1.4500                         
      ntt_flat                                            result:rsc.d                                              2.0550  3.0450                         
      ntt_flat                                            result:rsc.we                                             4.0500  1.0500                         
      ntt_flat                                            result:rsc.radr                                           2.1150  2.9850                         
      ntt_flat                                            result:rsc.triosy.lz                                      4.7800  0.3200                         
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                   5     1 
    -                   4     7 
    -                  33     2 
    -                  32     4 
    -                  18     2 
    -                  17     1 
    -                  14     1 
    and                         
    -                   4     1 
    -                  14     1 
    -                  13     2 
    -                   1     5 
    lshift                      
    -                  18     1 
    mul                         
    -                  52     1 
    -                  32     1 
    -                  17     1 
    mux                         
    -                   4     5 
    -                  32     4 
    -                  18     2 
    -                  14     3 
    -                  13     4 
    -                   1     1 
    mux1h                       
    -                  32     3 
    -                  14     1 
    nor                         
    -                   1     1 
    not                         
    -                   4     2 
    -                  32     5 
    -                  18     1 
    -                   1     9 
    or                          
    -                   1    16 
    read_port                   
    -                  32     1 
    read_sync                   
    -                   0     6 
    reg                         
    -                   5     1 
    -                   4     5 
    -                  32     9 
    -                  18     1 
    -                  17     1 
    -                  15     1 
    -                  14     4 
    -                  13     2 
    -                   1     3 
    rshift                      
    -                  14     1 
    
  End of Report
