//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	multiplyScalarKernel

.visible .entry multiplyScalarKernel(
	.param .u32 multiplyScalarKernel_param_0,
	.param .u64 multiplyScalarKernel_param_1,
	.param .u64 multiplyScalarKernel_param_2,
	.param .u32 multiplyScalarKernel_param_3,
	.param .u32 multiplyScalarKernel_param_4,
	.param .u64 multiplyScalarKernel_param_5,
	.param .f32 multiplyScalarKernel_param_6
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<15>;


	ld.param.u32 	%r4, [multiplyScalarKernel_param_0];
	ld.param.u64 	%rd1, [multiplyScalarKernel_param_1];
	ld.param.u64 	%rd2, [multiplyScalarKernel_param_2];
	ld.param.u32 	%r2, [multiplyScalarKernel_param_3];
	ld.param.u32 	%r3, [multiplyScalarKernel_param_4];
	ld.param.u64 	%rd3, [multiplyScalarKernel_param_5];
	ld.param.f32 	%f1, [multiplyScalarKernel_param_6];
	mov.u32 	%r5, %ntid.x;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r6, %r5, %r7;
	setp.ge.s32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd4, %rd1;
	cvta.to.global.u64 	%rd5, %rd3;
	ld.global.u32 	%r8, [%rd5+16];
	div.s32 	%r9, %r1, %r8;
	ld.global.u32 	%r10, [%rd5+8];
	rem.s32 	%r11, %r9, %r10;
	ld.global.u32 	%r12, [%rd5+20];
	div.s32 	%r13, %r1, %r12;
	ld.global.u32 	%r14, [%rd5];
	rem.s32 	%r15, %r1, %r14;
	mul.lo.s32 	%r16, %r9, %r8;
	sub.s32 	%r17, %r1, %r16;
	div.s32 	%r18, %r17, %r14;
	mad.lo.s32 	%r19, %r13, %r3, %r11;
	mul.wide.s32 	%rd6, %r19, 8;
	add.s64 	%rd7, %rd4, %rd6;
	ld.global.u64 	%rd8, [%rd7];
	cvta.to.global.u64 	%rd9, %rd8;
	mad.lo.s32 	%r20, %r13, %r2, %r11;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r20, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.u32 	%r21, [%rd12];
	mad.lo.s32 	%r22, %r21, %r18, %r15;
	mul.wide.s32 	%rd13, %r22, 4;
	add.s64 	%rd14, %rd9, %rd13;
	ld.global.f32 	%f2, [%rd14];
	mul.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd14], %f3;

$L__BB0_2:
	ret;

}

