Drill report for panel_5_1.kicad_pcb
Created on Mon Jul  3 20:32:52 2023

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'panel_5_1.drl' contains
    plated through holes:
    =============================================================
    T1  0.200mm  0.0079"  (40 holes)
    T2  0.200mm  0.0079"  (30 holes)

    Total plated holes count 70


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T3  1.152mm  0.0454"  (3 holes)

    Total unplated holes count 3
