Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec 13 11:49:32 2022
| Host         : DESKTOP-L7GJSHI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              68 |           32 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              74 |           34 |
| Yes          | No                    | No                     |              32 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              58 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------------------+---------------------------+------------------+----------------+--------------+
|    Clock Signal    |       Enable Signal       |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+---------------------------+---------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG     |                           |                           |                2 |              3 |         1.50 |
|  clk_d_BUFG        |                           | hc/h_count_reg[9]_4       |                1 |              4 |         4.00 |
|  vc/animate        |                           |                           |                2 |              6 |         3.00 |
|  p_1_in            | pm/collision0             |                           |                5 |              6 |         1.20 |
|  clk_d_BUFG        |                           | hc/v_count_reg[9]         |                3 |              8 |         2.67 |
|  p_1_in            | pm/x_pos[9]_i_1_n_14776   |                           |                5 |             13 |         2.60 |
|  p_1_in            | pm/y_pos[9]_i_1_n_14776   |                           |                4 |             13 |         3.25 |
|  g/div_reg[3]_0[0] |                           |                           |                6 |             18 |         3.00 |
|  clk_d_BUFG        |                           |                           |               22 |             41 |         1.86 |
|  clk_d_BUFG        | vc/v_count[9]_i_2_n_14776 | vc/v_count[9]_i_1_n_14776 |               32 |             58 |         1.81 |
|  clk_d_BUFG        |                           | hc/h_count[9]_i_1_n_14776 |               30 |             62 |         2.07 |
+--------------------+---------------------------+---------------------------+------------------+----------------+--------------+


