0.6
2018.1
Apr  4 2018
19:30:32
D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver/Led_Panel_Driver/Led_Panel_Driver.sim/sim_1/impl/timing/xsim/logic_tb_time_impl.v,1527841138,verilog,,,,LDCP_UNIQ_BASE_;counter_5_bit;counter_8_bit;glbl;logic;state_machine,,,,,,,,
D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver/Led_Panel_Driver/Led_Panel_Driver.srcs/sim_1/new/logic_tb.vhd,1527840429,vhdl,,,,logic_tb,,,,,,,,
D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver/Led_Panel_Driver/Led_Panel_Driver.srcs/sim_1/new/state_machine_tb.vhd,1525782817,vhdl,,,,state_machine_tb,,,,,,,,
