
---------- Begin Simulation Statistics ----------
final_tick                                  457987000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1226629                       # Simulator instruction rate (inst/s)
host_mem_usage                                 732632                       # Number of bytes of host memory used
host_op_rate                                  2281997                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.16                       # Real time elapsed on the host
host_tick_rate                              138641227                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      191745                       # Number of instructions simulated
sim_ops                                        356872                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000022                       # Number of seconds simulated
sim_ticks                                    21683250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           213                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect          614                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted         8773                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits         2590                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups         4690                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses         2100                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups          9312                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS            97                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted          334                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads           31439                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes          24590                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts          616                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches             4262                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events         2732                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts        26766                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts        24322                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps        42283                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples        39026                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.083457                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.286249                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0        28896     74.04%     74.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1         2187      5.60%     79.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2         1056      2.71%     82.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3         2407      6.17%     88.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4          474      1.21%     89.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5          826      2.12%     91.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6          255      0.65%     92.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7          193      0.49%     93.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8         2732      7.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total        39026                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts              535                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls           62                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts           41764                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads                5838                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass          253      0.60%      0.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu        33772     79.87%     80.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult            0      0.00%     80.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          283      0.67%     81.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd           23      0.05%     81.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     81.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     81.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     81.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     81.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     81.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     81.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     81.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd           48      0.11%     81.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     81.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           91      0.22%     81.52% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     81.52% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt           96      0.23%     81.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc           48      0.11%     81.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     81.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     81.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            5      0.01%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     81.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead         5698     13.48%     95.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite         1744      4.12%     99.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead          140      0.33%     99.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite           82      0.19%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total        42283                       # Class of committed instruction
system.switch_cpus_1.commit.refs                 7664                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts             24322                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps               42283                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.782995                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.782995                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles        29354                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts        79332                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles           2463                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles            7994                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles          639                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles         2550                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses              8322                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                 119                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses              3020                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                   6                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches              9312                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines            5053                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles               41523                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes           54                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts                52323                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           27                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles          1278                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.214730                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles          790                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches         2687                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.206544                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples        43011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.124154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.271064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0          28697     66.72%     66.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1            536      1.25%     67.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2            639      1.49%     69.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3            888      2.06%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4           1604      3.73%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5            950      2.21%     77.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6            516      1.20%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7            826      1.92%     80.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8           8355     19.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total        43011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads            1324                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes            708                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                   355                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts          759                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches           5284                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.342181                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs              11336                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores             3020                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles         19940                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts         9511                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts           31                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts         3596                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts        69187                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts         8316                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts         1592                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts        58205                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          124                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles          639                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles          168                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads          643                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads         3663                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores         1768                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect          721                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect           38                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers           76500                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count               57612                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.590458                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers           45170                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.328506                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent                58017                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads          83161                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes         49092                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.560854                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.560854                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass          576      0.96%      0.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu        46495     77.75%     78.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult            0      0.00%     78.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          289      0.48%     79.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd           48      0.08%     79.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd           54      0.09%     79.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          259      0.43%     79.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     79.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt          111      0.19%     79.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc           53      0.09%     80.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     80.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     80.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift           19      0.03%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     80.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead         8467     14.16%     94.26% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite         2943      4.92%     99.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead          270      0.45%     99.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          217      0.36%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total        59801                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses          1052                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads         2106                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses          952                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes         2189                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt              1803                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.030150                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu          1471     81.59%     81.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     81.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     81.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     81.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     81.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     81.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     81.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     81.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     81.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     81.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     81.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     81.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     81.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            1      0.06%     81.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     81.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            1      0.06%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead          227     12.59%     94.29% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite           88      4.88%     99.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            9      0.50%     99.67% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            6      0.33%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses        59976                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads       162702                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses        56660                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes        93851                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded            69187                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued           59801                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined        26844                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          396                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined        39846                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples        43011                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.390365                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.345440                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0        28793     66.94%     66.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1         1737      4.04%     70.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2         2373      5.52%     76.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3         2017      4.69%     81.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4         1641      3.82%     85.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5         1781      4.14%     89.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6         2039      4.74%     93.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7         1476      3.43%     97.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8         1154      2.68%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total        43011                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.378984                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses              5057                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  12                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads          119                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores           35                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads         9511                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores         3596                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads         23457                       # number of misc regfile reads
system.switch_cpus_1.numCycles                  43366                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles         25968                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps        57577                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents         2370                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles           3499                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents          447                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents          195                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups       195542                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts        75804                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands        98735                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles            9346                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents           57                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles          639                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles         3549                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps          41061                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups         2235                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups       114740                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts            9155                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads             105122                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes            142230                       # The number of ROB writes
system.switch_cpus_1.timesIdled                     4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          244                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           27                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          500                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             27                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests           35                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests          250                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                196                       # Transaction distribution
system.membus.trans_dist::ReadExReq                17                       # Transaction distribution
system.membus.trans_dist::ReadExResp               17                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           196                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port          426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total          426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port        13632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total        13632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   13632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               213                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     213    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 213                       # Request fanout histogram
system.membus.reqLayer2.occupancy              267000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1155250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    457987000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    457987000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    457987000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF    457987000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    457987000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    457987000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    457987000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               231                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           99                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           20                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             187                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               24                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              24                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            31                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          201                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           82                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        20096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  23360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              62                       # Total snoops (count)
system.tol2bus.snoopTraffic                       576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              318                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.084906                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.279181                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    291     91.51%     91.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     27      8.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                318                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             360000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            336000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             46500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    457987000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data           40                       # number of demand (read+write) hits
system.l2.demand_hits::total                       40                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data           40                       # number of overall hits
system.l2.overall_hits::total                      40                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data          185                       # number of demand (read+write) misses
system.l2.demand_misses::total                    216                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           31                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data          185                       # number of overall misses
system.l2.overall_misses::total                   216                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      2895000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data     17308500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         20203500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      2895000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data     17308500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        20203500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data          225                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  256                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data          225                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 256                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.822222                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.843750                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.822222                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.843750                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 93387.096774                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 93559.459459                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93534.722222                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 93387.096774                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 93559.459459                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93534.722222                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   9                       # number of writebacks
system.l2.writebacks::total                         9                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data          185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               216                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data          185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              216                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      2740000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data     16388500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     19128500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      2740000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data     16388500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     19128500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.822222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.843750                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.822222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.843750                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 88387.096774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 88586.486486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88557.870370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 88387.096774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 88586.486486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88557.870370                       # average overall mshr miss latency
system.l2.replacements                             62                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           90                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               90                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           90                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           90                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           20                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               20                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           20                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           20                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data            7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data           17                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  17                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data      1523000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1523000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.708333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.708333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 89588.235294                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89588.235294                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data           17                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             17                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data      1438000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1438000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.708333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.708333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 84588.235294                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84588.235294                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      2895000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2895000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           31                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             31                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 93387.096774                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93387.096774                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      2740000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2740000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 88387.096774                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88387.096774                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data           33                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                33                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data          168                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             168                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data     15785500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     15785500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data          201                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           201                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.835821                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.835821                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 93961.309524                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93961.309524                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data          168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data     14950500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     14950500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.835821                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.835821                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 88991.071429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88991.071429                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    457987000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3268.578410                       # Cycle average of tags in use
system.l2.tags.total_refs                        6534                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3400                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.921765                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.917125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   570.197687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2574.547438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    26.267303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data    87.648858                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.139208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.628552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.006413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.021399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.797993                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3338                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          684                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2560                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.814941                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      4219                       # Number of tag accesses
system.l2.tags.data_accesses                     4219                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                       499                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims               219                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                            500                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    457987000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data            2                       # number of demand (read+write) hits
system.l3.demand_hits::total                        2                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data            2                       # number of overall hits
system.l3.overall_hits::total                       2                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           31                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data          182                       # number of demand (read+write) misses
system.l3.demand_misses::total                    213                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           31                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data          182                       # number of overall misses
system.l3.overall_misses::total                   213                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      2554000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data     15263500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total         17817500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      2554000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data     15263500                       # number of overall miss cycles
system.l3.overall_miss_latency::total        17817500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           31                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data          184                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                  215                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           31                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data          184                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                 215                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.989130                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.990698                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.989130                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.990698                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 82387.096774                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 83865.384615                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 83650.234742                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 82387.096774                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 83865.384615                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 83650.234742                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.demand_mshr_misses::.switch_cpus_1.inst           31                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data          182                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total               213                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           31                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data          182                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total              213                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      2244000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data     13443500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total     15687500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      2244000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data     13443500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total     15687500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.989130                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.990698                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.989130                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.990698                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 72387.096774                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 73865.384615                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 73650.234742                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 72387.096774                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 73865.384615                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 73650.234742                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks            9                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total                9                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks            9                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total            9                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_misses::.switch_cpus_1.data           17                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                  17                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data      1336000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total       1336000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data           17                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total                17                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 78588.235294                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 78588.235294                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data           17                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total             17                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data      1166000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total      1166000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 68588.235294                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 68588.235294                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.data            2                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total                 2                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst           31                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data          165                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             196                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst      2554000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data     13927500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     16481500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst           31                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data          167                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total           198                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.988024                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.989899                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 82387.096774                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 84409.090909                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 84089.285714                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst           31                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data          165                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          196                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst      2244000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data     12277500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     14521500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.988024                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.989899                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 72387.096774                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 74409.090909                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 74089.285714                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED    457987000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  3368.304883                       # Cycle average of tags in use
system.l3.tags.total_refs                        3543                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      3468                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.021626                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.switch_cpus.inst          636                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data         2619                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    26.282315                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data    87.022568                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.switch_cpus.inst     0.019409                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.079926                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000802                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.002656                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.102793                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          3468                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          677                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         2698                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.105835                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                      4213                       # Number of tag accesses
system.l3.tags.data_accesses                     4213                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                       250                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims               213                       # Number of cache averse victims
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                            250                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED    457987000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp               198                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict              26                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq               17                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp              17                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq          198                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side          465                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side        14336                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples              215                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                    215    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total                215                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy             134000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy            322500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED    457987000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data        11648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              13632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         1984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1984                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data          182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 213                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst     91499199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    537188844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             628688043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst     91499199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91499199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst     91499199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    537188844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            628688043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        31.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples       182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000210500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 424                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         213                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       213                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      2915500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 6909250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13687.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32437.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      113                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   213                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           88                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.123102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   165.478616                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           54     61.36%     61.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           27     30.68%     92.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            1      1.14%     93.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            1      1.14%     94.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            2      2.27%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      1.14%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      1.14%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1      1.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           88                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  13632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   13632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       628.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    628.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      25036500                       # Total gap between requests
system.mem_ctrls.avgGap                     117542.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         1984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data        11648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 91499198.690233245492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 537188843.923304915428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           31                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data          182                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       966000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data      5943250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     31161.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     32655.22                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    53.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               192780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                79695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              478380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          9619320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           226080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           11825535                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.376500                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       547000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     20630000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               521220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               254265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1042440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          9748140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           117600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           12912945                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        595.526270                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       209000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     20954250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    457987000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.switch_cpus.inst       222960                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst         4999                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           227959                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst       222960                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst         4999                       # number of overall hits
system.cpu.icache.overall_hits::total          227959                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          639                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           54                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            694                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          639                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           54                       # number of overall misses
system.cpu.icache.overall_misses::total           694                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     56826000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      4812000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     61638000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     56826000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      4812000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     61638000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            1                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       223599                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst         5053                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       228653                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            1                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       223599                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst         5053                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       228653                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002858                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.010687                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003035                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002858                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.010687                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003035                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 88929.577465                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 89111.111111                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88815.561960                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 88929.577465                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 89111.111111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88815.561960                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          214                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          107                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          188                       # number of writebacks
system.cpu.icache.writebacks::total               188                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           23                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           23                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          639                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           31                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          670                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          639                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           31                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          670                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     56506500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      2926000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     59432500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     56506500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      2926000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     59432500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002858                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.006135                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002930                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002858                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.006135                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002930                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 88429.577465                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 94387.096774                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88705.223881                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 88429.577465                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 94387.096774                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88705.223881                       # average overall mshr miss latency
system.cpu.icache.replacements                    188                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       222960                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst         4999                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          227959                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          639                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           54                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           694                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     56826000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      4812000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     61638000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       223599                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst         5053                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       228653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002858                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.010687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003035                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 88929.577465                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 89111.111111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88815.561960                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           23                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          639                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           31                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          670                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     56506500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      2926000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     59432500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002858                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.006135                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002930                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 88429.577465                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 94387.096774                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88705.223881                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    457987000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           399.733351                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              228630                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               671                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            340.730253                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.742135                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   397.747971                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     1.243245                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.001449                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.776852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.002428                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.780729                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          449                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            915283                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           915283                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse            228630                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims          671                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan                 228653                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    457987000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    457987000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    457987000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    457987000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    457987000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    457987000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    457987000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data        56067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data         8959                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            65026                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data        56067                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data         8959                       # number of overall hits
system.cpu.dcache.overall_hits::total           65026                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data         2932                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data          473                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3405                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data         2932                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data          473                       # number of overall misses
system.cpu.dcache.overall_misses::total          3405                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    236340000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data     39607500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    275947500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    236340000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data     39607500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    275947500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data        58999                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data         9432                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        68431                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data        58999                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data         9432                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        68431                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.049696                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.050148                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049758                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.049696                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.050148                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049758                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 80607.094134                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 83736.786469                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81041.850220                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 80607.094134                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 83736.786469                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81041.850220                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1007                       # number of writebacks
system.cpu.dcache.writebacks::total              1007                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data          248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data          248                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          248                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         2932                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data          225                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3157                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         2932                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data          225                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3157                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    234874000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data     17760500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    252634500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    234874000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data     17760500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    252634500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.049696                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.023855                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.046134                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.049696                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.023855                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.046134                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80107.094134                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 78935.555556                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80023.598353                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80107.094134                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 78935.555556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80023.598353                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2644                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data        41851                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data         7157                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           49008                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         2015                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data          449                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2464                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    158841000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data     38009500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    196850500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data        43866                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data         7606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        51472                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.045935                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.059032                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.047871                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 78829.280397                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 84653.674833                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79890.625000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data          248                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          248                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         2015                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data          201                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    157833500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data     16174500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    174008000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.045935                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.026427                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.043053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78329.280397                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 80470.149254                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78523.465704                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        14216                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data         1802                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          16018                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          917                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data           24                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          941                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     77499000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data      1598000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     79097000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        15133                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data         1826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        16959                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.060596                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.013143                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.055487                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 84513.631407                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 66583.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84056.323061                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          917                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data           24                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          941                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     77040500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data      1586000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     78626500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.060596                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.013143                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.055487                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 84013.631407                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 66083.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83556.323061                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    457987000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           444.005234                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               68182                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3156                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.603929                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            153000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   438.999915                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data     5.005319                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.857422                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.009776                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.867198                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          397                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            276880                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           276880                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse             68182                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims         3156                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan                  68431                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    457987000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::OFF    457987000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
