Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/0_MAIN/altele/xilinx_2021_2/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/0_MAIN/00_pr/001-ore_tinute/000-per_materii/CID/restructurare_platforme/w3/cod/w3_exemplu_decodor/w3_exemplu_decodor.srcs/sources_1/new/top.v" Line 6. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/0_MAIN/00_pr/001-ore_tinute/000-per_materii/CID/restructurare_platforme/w3/cod/w3_exemplu_decodor/w3_exemplu_decodor.srcs/sources_1/new/decodor_v1.v" Line 4. Module decodor_v1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/0_MAIN/00_pr/001-ore_tinute/000-per_materii/CID/restructurare_platforme/w3/cod/w3_exemplu_decodor/w3_exemplu_decodor.srcs/sources_1/new/decodor_v2.v" Line 4. Module decodor_v2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/0_MAIN/00_pr/001-ore_tinute/000-per_materii/CID/restructurare_platforme/w3/cod/w3_exemplu_decodor/w3_exemplu_decodor.srcs/sources_1/new/decodor_v3.v" Line 4. Module decodor_v3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/0_MAIN/00_pr/001-ore_tinute/000-per_materii/CID/restructurare_platforme/w3/cod/w3_exemplu_decodor/w3_exemplu_decodor.srcs/sources_1/new/decodor_v4.v" Line 4. Module decodor_v4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/0_MAIN/00_pr/001-ore_tinute/000-per_materii/CID/restructurare_platforme/w3/cod/w3_exemplu_decodor/w3_exemplu_decodor.srcs/sources_1/new/decodor_v5.v" Line 4. Module decodor_v5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/0_MAIN/00_pr/001-ore_tinute/000-per_materii/CID/restructurare_platforme/w3/cod/w3_exemplu_decodor/w3_exemplu_decodor.srcs/sources_1/new/decodor_v6.v" Line 4. Module decodor_v6 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/0_MAIN/00_pr/001-ore_tinute/000-per_materii/CID/restructurare_platforme/w3/cod/w3_exemplu_decodor/w3_exemplu_decodor.srcs/sources_1/new/top.v" Line 6. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/0_MAIN/00_pr/001-ore_tinute/000-per_materii/CID/restructurare_platforme/w3/cod/w3_exemplu_decodor/w3_exemplu_decodor.srcs/sources_1/new/decodor_v1.v" Line 4. Module decodor_v1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/0_MAIN/00_pr/001-ore_tinute/000-per_materii/CID/restructurare_platforme/w3/cod/w3_exemplu_decodor/w3_exemplu_decodor.srcs/sources_1/new/decodor_v2.v" Line 4. Module decodor_v2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/0_MAIN/00_pr/001-ore_tinute/000-per_materii/CID/restructurare_platforme/w3/cod/w3_exemplu_decodor/w3_exemplu_decodor.srcs/sources_1/new/decodor_v3.v" Line 4. Module decodor_v3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/0_MAIN/00_pr/001-ore_tinute/000-per_materii/CID/restructurare_platforme/w3/cod/w3_exemplu_decodor/w3_exemplu_decodor.srcs/sources_1/new/decodor_v4.v" Line 4. Module decodor_v4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/0_MAIN/00_pr/001-ore_tinute/000-per_materii/CID/restructurare_platforme/w3/cod/w3_exemplu_decodor/w3_exemplu_decodor.srcs/sources_1/new/decodor_v5.v" Line 4. Module decodor_v5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/0_MAIN/00_pr/001-ore_tinute/000-per_materii/CID/restructurare_platforme/w3/cod/w3_exemplu_decodor/w3_exemplu_decodor.srcs/sources_1/new/decodor_v6.v" Line 4. Module decodor_v6 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decodor_v1
Compiling module xil_defaultlib.decodor_v2
Compiling module xil_defaultlib.decodor_v3
Compiling module xil_defaultlib.decodor_v4
Compiling module xil_defaultlib.decodor_v5
Compiling module xil_defaultlib.decodor_v6
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
