From ac3fe15f64c92533be8321bd17e47e1a99092ea9 Mon Sep 17 00:00:00 2001
From: Hu Kejun <william.hu@rock-chips.com>
Date: Wed, 25 Jul 2018 10:30:38 +0800
Subject: [PATCH] media: rk-isp10: fix the issue that setting of isp0 mipi
 affect txrx dphy.

Change-Id: I0c4a859caa42f1c5f9fd2ed51b2b8f92e84badd6
Signed-off-by: Hu Kejun <william.hu@rock-chips.com>
---
 .../platform/rk-isp10/cif_isp10_rk3399.c      | 19 +++++++++++++++----
 1 file changed, 15 insertions(+), 4 deletions(-)

diff --git a/drivers/media/platform/rk-isp10/cif_isp10_rk3399.c b/drivers/media/platform/rk-isp10/cif_isp10_rk3399.c
index c19e68875fda..1817f423a4d4 100644
--- a/drivers/media/platform/rk-isp10/cif_isp10_rk3399.c
+++ b/drivers/media/platform/rk-isp10/cif_isp10_rk3399.c
@@ -292,11 +292,22 @@ static int mipi_dphy_cfg(struct cif_isp10_rk3399 *isp_cfg, struct pltfrm_cam_mip
 		datalane_en |= (1 << i);
 
 	if (input_sel == 0) {
+		/*
+		 * According to the sequence of RK3399_TXRX_DPHY, the setting of isp0 mipi
+		 * will affect txrx dphy in default state of grf_soc_con24.
+		 */
+		write_grf_reg(GRF_SOC_CON24_OFFSET,
+			DPHY_TX1RX1_MASTERSLAVEZ_MASK |
+			(0x0 << DPHY_TX1RX1_MASTERSLAVEZ_BIT) |
+			DPHY_TX1RX1_BASEDIR_MASK |
+			(0x1 << DPHY_TX1RX1_BASEDIR_BIT) |
+			DPHY_RX1_MASK | 0x0 << DPHY_RX1_SEL_BIT);
+
 		write_grf_reg(GRF_SOC_CON21_OFFSET,
-					DPHY_RX0_FORCERXMODE_MASK |
-					(0x0 << DPHY_RX0_FORCERXMODE_BIT) |
-					DPHY_RX0_FORCETXSTOPMODE_MASK |
-					(0x0 << DPHY_RX0_FORCETXSTOPMODE_BIT));
+			DPHY_RX0_FORCERXMODE_MASK |
+			(0x0 << DPHY_RX0_FORCERXMODE_BIT) |
+			DPHY_RX0_FORCETXSTOPMODE_MASK |
+			(0x0 << DPHY_RX0_FORCETXSTOPMODE_BIT));
 
 		/* set lane num */
 		write_grf_reg(GRF_SOC_CON21_OFFSET,
-- 
2.35.3

