SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode yes
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a100t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package fgg484
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory f:/Academic/PCIe_Dev/TTE_Card/TTE_Test/TTE_Card/TTE_Card.srcs/sources_1/bd/PCIe_DDR3_Block/ip/PCIe_DDR3_Block_mig_7series_0_0/_tmp/
SET_PREFERENCE subworkingdirectory f:/Academic/PCIe_Dev/TTE_Card/TTE_Test/TTE_Card/TTE_Card.srcs/sources_1/bd/PCIe_DDR3_Block/ip/PCIe_DDR3_Block_mig_7series_0_0/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name PCIe_DDR3_Block_mig_7series_0_0
SET_PARAMETER xml_input_file F:/Academic/PCIe_Dev/TTE_Card/TTE_Test/TTE_Card/TTE_Card.srcs/sources_1/bd/PCIe_DDR3_Block/ip/PCIe_DDR3_Block_mig_7series_0_0/mig_a.prj
SET_PARAMETER data_dir_path d:/Vivavdo2018/Vivado/2018.3/data/ip/xilinx/mig_7series_v4_2
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 4.2
SET_CORE_VLNV xilinx.com:ip:mig_7series:4.2
SET_CORE_PATH d:/Vivavdo2018/Vivado/2018.3/data/ip/xilinx/mig_7series_v4_2
SET_CORE_DATASHEET d:/Vivavdo2018/Vivado/2018.3/data/ip/xilinx/mig_7series_v4_2/data/docs/ds176_7series_MIS.pdf
