/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_int_id_mcif_intr2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 8:38p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:03:02 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          unknown
 *                 RDB Parser           3.0
 *                 generate_int_id.pl   1.0
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_int_id_mcif_intr2.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 8:38p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#include "bchp.h"
#include "bchp_mcif_intr2.h"

#ifndef BCHP_INT_ID_MCIF_INTR2_H__
#define BCHP_INT_ID_MCIF_INTR2_H__

#define BCHP_INT_ID_BICAP1_FIFO_INACT_INTR    BCHP_INT_ID_CREATE(BCHP_MCIF_INTR2_CPU_STATUS, BCHP_MCIF_INTR2_CPU_STATUS_BICAP1_FIFO_INACT_INTR_SHIFT)
#define BCHP_INT_ID_BICAP1_FIFO_LVL_INTR      BCHP_INT_ID_CREATE(BCHP_MCIF_INTR2_CPU_STATUS, BCHP_MCIF_INTR2_CPU_STATUS_BICAP1_FIFO_LVL_INTR_SHIFT)
#define BCHP_INT_ID_BICAP1_FIFO_OF_INTR       BCHP_INT_ID_CREATE(BCHP_MCIF_INTR2_CPU_STATUS, BCHP_MCIF_INTR2_CPU_STATUS_BICAP1_FIFO_OF_INTR_SHIFT)
#define BCHP_INT_ID_BICAP1_TIMEOUT0_INTR      BCHP_INT_ID_CREATE(BCHP_MCIF_INTR2_CPU_STATUS, BCHP_MCIF_INTR2_CPU_STATUS_BICAP1_TIMEOUT0_INTR_SHIFT)
#define BCHP_INT_ID_BICAP1_TIMEOUT1_INTR      BCHP_INT_ID_CREATE(BCHP_MCIF_INTR2_CPU_STATUS, BCHP_MCIF_INTR2_CPU_STATUS_BICAP1_TIMEOUT1_INTR_SHIFT)
#define BCHP_INT_ID_BICAP1_TIMEOUT2_INTR      BCHP_INT_ID_CREATE(BCHP_MCIF_INTR2_CPU_STATUS, BCHP_MCIF_INTR2_CPU_STATUS_BICAP1_TIMEOUT2_INTR_SHIFT)
#define BCHP_INT_ID_BICAP1_TIMEOUT3_INTR      BCHP_INT_ID_CREATE(BCHP_MCIF_INTR2_CPU_STATUS, BCHP_MCIF_INTR2_CPU_STATUS_BICAP1_TIMEOUT3_INTR_SHIFT)
#define BCHP_INT_ID_CARD_ER_INTR              BCHP_INT_ID_CREATE(BCHP_MCIF_INTR2_CPU_STATUS, BCHP_MCIF_INTR2_CPU_STATUS_CARD_ER_INTR_SHIFT)
#define BCHP_INT_ID_HOST_ER_INTR              BCHP_INT_ID_CREATE(BCHP_MCIF_INTR2_CPU_STATUS, BCHP_MCIF_INTR2_CPU_STATUS_HOST_ER_INTR_SHIFT)
#define BCHP_INT_ID_HOST_HW_ER_INTR           BCHP_INT_ID_CREATE(BCHP_MCIF_INTR2_CPU_STATUS, BCHP_MCIF_INTR2_CPU_STATUS_HOST_HW_ER_INTR_SHIFT)
#define BCHP_INT_ID_RX_ALL_DONE               BCHP_INT_ID_CREATE(BCHP_MCIF_INTR2_CPU_STATUS, BCHP_MCIF_INTR2_CPU_STATUS_RX_ALL_DONE_SHIFT)
#define BCHP_INT_ID_RX_DONE_INTR              BCHP_INT_ID_CREATE(BCHP_MCIF_INTR2_CPU_STATUS, BCHP_MCIF_INTR2_CPU_STATUS_RX_DONE_INTR_SHIFT)
#define BCHP_INT_ID_RX_FIFO_OF_INTR           BCHP_INT_ID_CREATE(BCHP_MCIF_INTR2_CPU_STATUS, BCHP_MCIF_INTR2_CPU_STATUS_RX_FIFO_OF_INTR_SHIFT)
#define BCHP_INT_ID_RX_MWPKT_INTR             BCHP_INT_ID_CREATE(BCHP_MCIF_INTR2_CPU_STATUS, BCHP_MCIF_INTR2_CPU_STATUS_RX_MWPKT_INTR_SHIFT)
#define BCHP_INT_ID_TX_DONE_INTR              BCHP_INT_ID_CREATE(BCHP_MCIF_INTR2_CPU_STATUS, BCHP_MCIF_INTR2_CPU_STATUS_TX_DONE_INTR_SHIFT)
#define BCHP_INT_ID_TX_FIFO_UF_INTR           BCHP_INT_ID_CREATE(BCHP_MCIF_INTR2_CPU_STATUS, BCHP_MCIF_INTR2_CPU_STATUS_TX_FIFO_UF_INTR_SHIFT)
#define BCHP_INT_ID_TX_MEM_RDY_INTR           BCHP_INT_ID_CREATE(BCHP_MCIF_INTR2_CPU_STATUS, BCHP_MCIF_INTR2_CPU_STATUS_TX_MEM_RDY_INTR_SHIFT)
#define BCHP_INT_ID_TX_MRPKT_INTR             BCHP_INT_ID_CREATE(BCHP_MCIF_INTR2_CPU_STATUS, BCHP_MCIF_INTR2_CPU_STATUS_TX_MRPKT_INTR_SHIFT)
#define BCHP_INT_ID_UART_DMA_RX_ABORT         BCHP_INT_ID_CREATE(BCHP_MCIF_INTR2_CPU_STATUS, BCHP_MCIF_INTR2_CPU_STATUS_UART_DMA_RX_ABORT_SHIFT)
#define BCHP_INT_ID_UART_DMA_RX_DONE          BCHP_INT_ID_CREATE(BCHP_MCIF_INTR2_CPU_STATUS, BCHP_MCIF_INTR2_CPU_STATUS_UART_DMA_RX_DONE_SHIFT)
#define BCHP_INT_ID_UART_DMA_TX_ABORT         BCHP_INT_ID_CREATE(BCHP_MCIF_INTR2_CPU_STATUS, BCHP_MCIF_INTR2_CPU_STATUS_UART_DMA_TX_ABORT_SHIFT)
#define BCHP_INT_ID_UART_DMA_TX_DONE          BCHP_INT_ID_CREATE(BCHP_MCIF_INTR2_CPU_STATUS, BCHP_MCIF_INTR2_CPU_STATUS_UART_DMA_TX_DONE_SHIFT)
#define BCHP_INT_ID_WKTMR_ALARM_INTR          BCHP_INT_ID_CREATE(BCHP_MCIF_INTR2_CPU_STATUS, BCHP_MCIF_INTR2_CPU_STATUS_WKTMR_ALARM_INTR_SHIFT)

#endif /* #ifndef BCHP_INT_ID_MCIF_INTR2_H__ */

/* End of File */
