// Seed: 1917021569
module module_0 (
    id_1,
    id_2,
    id_3#(
        .id_4(1),
        .id_5(1)
    ),
    id_6,
    id_7,
    id_8
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_8 = 1'b0;
  assign id_2 = 1;
endmodule
macromodule module_1 (
    input wand id_0
    , id_3,
    input wand id_1
);
  wire id_4;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_4
  );
endmodule
module module_2 (
    input wand id_0,
    output tri0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    output wand id_6
);
  wire id_8, id_9;
  module_0(
      id_8, id_9, id_8, id_9, id_9, id_9
  );
endmodule
