#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Oct  8 17:53:00 2025
# Process ID: 7780
# Current directory: C:/Users/joshu/Desktop/test/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27076 C:\Users\joshu\Desktop\test\project_1\project_1.xpr
# Log file: C:/Users/joshu/Desktop/test/project_1/vivado.log
# Journal file: C:/Users/joshu/Desktop/test/project_1\vivado.jou
# Running On        :LAPTOP-TSMU9UUL
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency     :2803 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16856 MB
# Swap memory       :16856 MB
# Total Virtual     :33712 MB
# Available Virtual :7998 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/joshu/Desktop/test/project_1/project_1.xpr
update_compile_order -fileset sources_1
launch_simulation
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Users/joshu/Desktop/test/project_1/project_1.srcs/sim_1/imports/Ex1/tally_testbench_behav.wcfg
source tally_testbench.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_sim
launch_simulation
open_wave_config C:/Users/joshu/Desktop/test/project_1/project_1.srcs/sim_1/imports/Ex1/tally_testbench_behav.wcfg
source tally_testbench.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_sim
launch_simulation
open_wave_config C:/Users/joshu/Desktop/test/project_1/project_1.srcs/sim_1/imports/Ex1/tally_testbench_behav.wcfg
source tally_testbench.tcl
synth_design -top top_tally -part xc7z020clg484-1 -lint 
close_sim
launch_simulation
open_wave_config C:/Users/joshu/Desktop/test/project_1/project_1.srcs/sim_1/imports/Ex1/tally_testbench_behav.wcfg
source tally_testbench.tcl
synth_design -top top_tally -part xc7z020clg484-1 -lint 
close_sim
launch_simulation
open_wave_config C:/Users/joshu/Desktop/test/project_1/project_1.srcs/sim_1/imports/Ex1/tally_testbench_behav.wcfg
source tally_testbench.tcl
synth_design -top top_tally -part xc7z020clg484-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tally [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config C:/Users/joshu/Desktop/test/project_1/project_1.srcs/sim_1/imports/Ex1/tally_testbench_behav.wcfg
source tally_testbench.tcl
close_sim
launch_simulation
open_wave_config C:/Users/joshu/Desktop/test/project_1/project_1.srcs/sim_1/imports/Ex1/tally_testbench_behav.wcfg
source tally_testbench.tcl
close_sim
launch_simulation
open_wave_config C:/Users/joshu/Desktop/test/project_1/project_1.srcs/sim_1/imports/Ex1/tally_testbench_behav.wcfg
source tally_testbench.tcl
synth_design -top tally -part xc7z020clg484-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_sim
launch_simulation
open_wave_config C:/Users/joshu/Desktop/test/project_1/project_1.srcs/sim_1/imports/Ex1/tally_testbench_behav.wcfg
source tally_testbench.tcl
synth_design -top tally -part xc7z020clg484-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_sim
launch_simulation
open_wave_config C:/Users/joshu/Desktop/test/project_1/project_1.srcs/sim_1/imports/Ex1/tally_testbench_behav.wcfg
source tally_testbench.tcl
synth_design -top tally -part xc7z020clg484-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_sim
launch_simulation
open_wave_config C:/Users/joshu/Desktop/test/project_1/project_1.srcs/sim_1/imports/Ex1/tally_testbench_behav.wcfg
source tally_testbench.tcl
close_sim
launch_simulation
open_wave_config C:/Users/joshu/Desktop/test/project_1/project_1.srcs/sim_1/imports/Ex1/tally_testbench_behav.wcfg
source tally_testbench.tcl
synth_design -top tally -part xc7z020clg484-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config C:/Users/joshu/Desktop/test/project_1/project_1.srcs/sim_1/imports/Ex1/tally_testbench_behav.wcfg
source tally_testbench.tcl
synth_design -top tally -part xc7z020clg484-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_sim
launch_simulation
open_wave_config C:/Users/joshu/Desktop/test/project_1/project_1.srcs/sim_1/imports/Ex1/tally_testbench_behav.wcfg
source tally_testbench.tcl
synth_design -top tally -part xc7z020clg484-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_sim
launch_simulation
open_wave_config C:/Users/joshu/Desktop/test/project_1/project_1.srcs/sim_1/imports/Ex1/tally_testbench_behav.wcfg
source tally_testbench.tcl
close_sim
launch_simulation
open_wave_config C:/Users/joshu/Desktop/test/project_1/project_1.srcs/sim_1/imports/Ex1/tally_testbench_behav.wcfg
source tally_testbench.tcl
close_sim
launch_simulation
open_wave_config C:/Users/joshu/Desktop/test/project_1/project_1.srcs/sim_1/imports/Ex1/tally_testbench_behav.wcfg
source tally_testbench.tcl
synth_design -top tally -part xc7z020clg484-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_sim
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Users/joshu/Desktop/test/project_1/project_1.srcs/sim_1/imports/Ex1/tally_testbench_behav.wcfg
source tally_testbench.tcl
synth_design -top tally -part xc7z020clg484-1 -lint 
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Users/joshu/Desktop/test/project_1/project_1.srcs/sim_1/imports/Ex1/tally_testbench_behav.wcfg
source tally_testbench.tcl
synth_design -top tally -part xc7z020clg484-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config C:/Users/joshu/Desktop/test/project_1/project_1.srcs/sim_1/imports/Ex1/tally_testbench_behav.wcfg
source tally_testbench.tcl
synth_design -top tally -part xc7z020clg484-1 -lint 
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_sim
