Implement_4_bit_adder_IP.v,verilog,xil_defaultlib,../../../bd/Implement_4_bit_adder_IP/sim/Implement_4_bit_adder_IP.v,incdir="D:/Vivado/2025.1/Vivado/data/rsb/busdef"
Full_adder.vhd,vhdl,xil_defaultlib,../../../bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_Full_adder_0_0/1_bit_Full_Adder.srcs/sources_1/new/Full_adder.vhd,incdir="D:/Vivado/2025.1/Vivado/data/rsb/busdef"
four_bit_Adder_Full_adder_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_Full_adder_0_0/sim/four_bit_Adder_Full_adder_0_0.vhd,incdir="D:/Vivado/2025.1/Vivado/data/rsb/busdef"
four_bit_Adder_Full_adder_0_1.vhd,vhdl,xil_defaultlib,../../../bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_Full_adder_0_1/sim/four_bit_Adder_Full_adder_0_1.vhd,incdir="D:/Vivado/2025.1/Vivado/data/rsb/busdef"
four_bit_Adder_Full_adder_0_2.vhd,vhdl,xil_defaultlib,../../../bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_Full_adder_0_2/sim/four_bit_Adder_Full_adder_0_2.vhd,incdir="D:/Vivado/2025.1/Vivado/data/rsb/busdef"
four_bit_Adder_Full_adder_0_3.vhd,vhdl,xil_defaultlib,../../../bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_Full_adder_0_3/sim/four_bit_Adder_Full_adder_0_3.vhd,incdir="D:/Vivado/2025.1/Vivado/data/rsb/busdef"
four_bit_Adder_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlconstant_0_0/sim/four_bit_Adder_xlconstant_0_0.v,incdir="D:/Vivado/2025.1/Vivado/data/rsb/busdef"
four_bit_Adder_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlconcat_0_0/sim/four_bit_Adder_xlconcat_0_0.v,incdir="D:/Vivado/2025.1/Vivado/data/rsb/busdef"
four_bit_Adder_xlslice_0_2.v,verilog,xil_defaultlib,../../../bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_2/sim/four_bit_Adder_xlslice_0_2.v,incdir="D:/Vivado/2025.1/Vivado/data/rsb/busdef"
four_bit_Adder_xlslice_0_3.v,verilog,xil_defaultlib,../../../bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_3/sim/four_bit_Adder_xlslice_0_3.v,incdir="D:/Vivado/2025.1/Vivado/data/rsb/busdef"
four_bit_Adder_xlslice_0_4.v,verilog,xil_defaultlib,../../../bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_4/sim/four_bit_Adder_xlslice_0_4.v,incdir="D:/Vivado/2025.1/Vivado/data/rsb/busdef"
four_bit_Adder_xlslice_0_5.v,verilog,xil_defaultlib,../../../bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_5/sim/four_bit_Adder_xlslice_0_5.v,incdir="D:/Vivado/2025.1/Vivado/data/rsb/busdef"
four_bit_Adder_xlslice_0_6.v,verilog,xil_defaultlib,../../../bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_6/sim/four_bit_Adder_xlslice_0_6.v,incdir="D:/Vivado/2025.1/Vivado/data/rsb/busdef"
four_bit_Adder_xlslice_0_7.v,verilog,xil_defaultlib,../../../bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_7/sim/four_bit_Adder_xlslice_0_7.v,incdir="D:/Vivado/2025.1/Vivado/data/rsb/busdef"
four_bit_Adder_xlslice_0_8.v,verilog,xil_defaultlib,../../../bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_8/sim/four_bit_Adder_xlslice_0_8.v,incdir="D:/Vivado/2025.1/Vivado/data/rsb/busdef"
four_bit_Adder_xlslice_0_9.v,verilog,xil_defaultlib,../../../bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_9/sim/four_bit_Adder_xlslice_0_9.v,incdir="D:/Vivado/2025.1/Vivado/data/rsb/busdef"
four_bit_Adder.v,verilog,xil_defaultlib,../../../bd/Implement_4_bit_adder_IP/ipshared/b041/4_Bit_Adder.gen/sources_1/bd/four_bit_Adder/sim/four_bit_Adder.v,incdir="D:/Vivado/2025.1/Vivado/data/rsb/busdef"
four_bit_Adder_wrapper.v,verilog,xil_defaultlib,../../../bd/Implement_4_bit_adder_IP/ipshared/b041/4_Bit_Adder.gen/sources_1/bd/four_bit_Adder/hdl/four_bit_Adder_wrapper.v,incdir="D:/Vivado/2025.1/Vivado/data/rsb/busdef"
Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1.v,verilog,xil_defaultlib,../../../bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/sim/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1.v,incdir="D:/Vivado/2025.1/Vivado/data/rsb/busdef"
glbl.v,Verilog,xil_defaultlib,glbl.v
