

================================================================
== Vitis HLS Report for 'yolo_upsamp_top'
================================================================
* Date:           Mon Nov 18 23:59:25 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_upsamp_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.260 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5416|     5416|  54.160 us|  54.160 us|  5417|  5417|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                             Loop Name                             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1_VITIS_LOOP_19_3_VITIS_LOOP_21_4_VITIS_LOOP_23_5  |     5414|     5414|         8|          1|          1|  5408|       yes|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_ch_idx = alloca i32 1"   --->   Operation 11 'alloca' 'input_ch_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%col_stride = alloca i32 1"   --->   Operation 12 'alloca' 'col_stride' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%col_idx = alloca i32 1"   --->   Operation 14 'alloca' 'col_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten33 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%row_stride = alloca i32 1"   --->   Operation 16 'alloca' 'row_stride' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten84 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%row_idx = alloca i32 1"   --->   Operation 18 'alloca' 'row_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten154 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%curr_input_dest_V = alloca i32 1"   --->   Operation 20 'alloca' 'curr_input_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%curr_input_id_V = alloca i32 1"   --->   Operation 21 'alloca' 'curr_input_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%curr_input_user_V = alloca i32 1"   --->   Operation 22 'alloca' 'curr_input_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%curr_input_strb_V = alloca i32 1"   --->   Operation 23 'alloca' 'curr_input_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%curr_input_keep_V = alloca i32 1"   --->   Operation 24 'alloca' 'curr_input_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [src/yolo_upsamp.cpp:3]   --->   Operation 25 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i112 %inStream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i112 %inStream"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i112 %outStream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i112 %outStream"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%line_buff_group_0_val_V = alloca i64 1" [src/yolo_upsamp.cpp:9]   --->   Operation 31 'alloca' 'line_buff_group_0_val_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 13" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 32 'getelementptr' 'line_buff_group_0_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_1 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 26" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 33 'getelementptr' 'line_buff_group_0_val_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_2 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 39" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 34 'getelementptr' 'line_buff_group_0_val_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_3 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 52" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 35 'getelementptr' 'line_buff_group_0_val_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_4 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 65" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 36 'getelementptr' 'line_buff_group_0_val_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_5 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 78" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 37 'getelementptr' 'line_buff_group_0_val_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_6 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 91" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 38 'getelementptr' 'line_buff_group_0_val_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%line_buff_group_1_val_V = alloca i64 1" [src/yolo_upsamp.cpp:10]   --->   Operation 39 'alloca' 'line_buff_group_1_val_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 13" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 40 'getelementptr' 'line_buff_group_1_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_1 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 26" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 41 'getelementptr' 'line_buff_group_1_val_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_2 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 39" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 42 'getelementptr' 'line_buff_group_1_val_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_3 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 52" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 43 'getelementptr' 'line_buff_group_1_val_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_4 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 65" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 44 'getelementptr' 'line_buff_group_1_val_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_5 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 78" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 45 'getelementptr' 'line_buff_group_1_val_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_6 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 91" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 46 'getelementptr' 'line_buff_group_1_val_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%line_buff_group_2_val_V = alloca i64 1" [src/yolo_upsamp.cpp:11]   --->   Operation 47 'alloca' 'line_buff_group_2_val_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 13" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 48 'getelementptr' 'line_buff_group_2_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_1 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 26" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 49 'getelementptr' 'line_buff_group_2_val_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_2 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 39" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 50 'getelementptr' 'line_buff_group_2_val_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_3 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 52" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 51 'getelementptr' 'line_buff_group_2_val_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_4 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 65" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 52 'getelementptr' 'line_buff_group_2_val_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_5 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 78" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 53 'getelementptr' 'line_buff_group_2_val_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_6 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 91" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 54 'getelementptr' 'line_buff_group_2_val_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (3.25ns)   --->   "%line_buff_group_3_val_V = alloca i64 1" [src/yolo_upsamp.cpp:12]   --->   Operation 55 'alloca' 'line_buff_group_3_val_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 13" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 56 'getelementptr' 'line_buff_group_3_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_1 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 26" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 57 'getelementptr' 'line_buff_group_3_val_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_2 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 39" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 58 'getelementptr' 'line_buff_group_3_val_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_3 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 52" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 59 'getelementptr' 'line_buff_group_3_val_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_4 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 65" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 60 'getelementptr' 'line_buff_group_3_val_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_5 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 78" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 61 'getelementptr' 'line_buff_group_3_val_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_6 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 91" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 62 'getelementptr' 'line_buff_group_3_val_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_0_val_V, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 63 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 64 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 65 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 66 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 67 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 68 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 69 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 70 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_1_val_V, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 71 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 72 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 73 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 74 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 75 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 76 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 77 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 78 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_2_val_V, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 79 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 80 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 81 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 82 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 83 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 84 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 85 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 86 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_3_val_V, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 87 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 88 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 89 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 90 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 91 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 92 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 93 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 94 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln15 = store i13 0, i13 %indvar_flatten154" [src/yolo_upsamp.cpp:15]   --->   Operation 95 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln15 = store i4 0, i4 %row_idx" [src/yolo_upsamp.cpp:15]   --->   Operation 96 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln15 = store i10 0, i10 %indvar_flatten84" [src/yolo_upsamp.cpp:15]   --->   Operation 97 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln15 = store i2 0, i2 %row_stride" [src/yolo_upsamp.cpp:15]   --->   Operation 98 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln15 = store i9 0, i9 %indvar_flatten33" [src/yolo_upsamp.cpp:15]   --->   Operation 99 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln15 = store i4 0, i4 %col_idx" [src/yolo_upsamp.cpp:15]   --->   Operation 100 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln15 = store i6 0, i6 %indvar_flatten" [src/yolo_upsamp.cpp:15]   --->   Operation 101 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln15 = store i2 0, i2 %col_stride" [src/yolo_upsamp.cpp:15]   --->   Operation 102 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln15 = store i4 0, i4 %input_ch_idx" [src/yolo_upsamp.cpp:15]   --->   Operation 103 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.body39" [src/yolo_upsamp.cpp:15]   --->   Operation 104 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%indvar_flatten33_load = load i9 %indvar_flatten33" [src/yolo_upsamp.cpp:19]   --->   Operation 105 'load' 'indvar_flatten33_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%indvar_flatten84_load = load i10 %indvar_flatten84" [src/yolo_upsamp.cpp:17]   --->   Operation 106 'load' 'indvar_flatten84_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%indvar_flatten154_load = load i13 %indvar_flatten154" [src/yolo_upsamp.cpp:15]   --->   Operation 107 'load' 'indvar_flatten154_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (2.09ns)   --->   "%icmp_ln15 = icmp_eq  i13 %indvar_flatten154_load, i13 5408" [src/yolo_upsamp.cpp:15]   --->   Operation 108 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (1.67ns)   --->   "%add_ln15 = add i13 %indvar_flatten154_load, i13 1" [src/yolo_upsamp.cpp:15]   --->   Operation 109 'add' 'add_ln15' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc118, void %for.end120" [src/yolo_upsamp.cpp:15]   --->   Operation 110 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.77ns)   --->   "%icmp_ln17 = icmp_eq  i10 %indvar_flatten84_load, i10 416" [src/yolo_upsamp.cpp:17]   --->   Operation 111 'icmp' 'icmp_ln17' <Predicate = (!icmp_ln15)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.97ns)   --->   "%xor_ln14 = xor i1 %icmp_ln17, i1 1" [src/yolo_upsamp.cpp:14]   --->   Operation 112 'xor' 'xor_ln14' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (1.66ns)   --->   "%icmp_ln19 = icmp_eq  i9 %indvar_flatten33_load, i9 208" [src/yolo_upsamp.cpp:19]   --->   Operation 113 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln15)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.97ns)   --->   "%and_ln14_4 = and i1 %icmp_ln19, i1 %xor_ln14" [src/yolo_upsamp.cpp:14]   --->   Operation 114 'and' 'and_ln14_4' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.97ns)   --->   "%or_ln17 = or i1 %and_ln14_4, i1 %icmp_ln17" [src/yolo_upsamp.cpp:17]   --->   Operation 115 'or' 'or_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (1.82ns)   --->   "%add_ln19_1 = add i9 %indvar_flatten33_load, i9 1" [src/yolo_upsamp.cpp:19]   --->   Operation 116 'add' 'add_ln19_1' <Predicate = (!icmp_ln15)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.96ns)   --->   "%select_ln19_4 = select i1 %or_ln17, i9 1, i9 %add_ln19_1" [src/yolo_upsamp.cpp:19]   --->   Operation 117 'select' 'select_ln19_4' <Predicate = (!icmp_ln15)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (1.73ns)   --->   "%add_ln17_1 = add i10 %indvar_flatten84_load, i10 1" [src/yolo_upsamp.cpp:17]   --->   Operation 118 'add' 'add_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.68ns)   --->   "%select_ln17_5 = select i1 %icmp_ln17, i10 1, i10 %add_ln17_1" [src/yolo_upsamp.cpp:17]   --->   Operation 119 'select' 'select_ln17_5' <Predicate = (!icmp_ln15)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln23 = store i13 %add_ln15, i13 %indvar_flatten154" [src/yolo_upsamp.cpp:23]   --->   Operation 120 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_1 : Operation 121 [1/1] (1.58ns)   --->   "%store_ln23 = store i10 %select_ln17_5, i10 %indvar_flatten84" [src/yolo_upsamp.cpp:23]   --->   Operation 121 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_1 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln23 = store i9 %select_ln19_4, i9 %indvar_flatten33" [src/yolo_upsamp.cpp:23]   --->   Operation 122 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.15>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [src/yolo_upsamp.cpp:21]   --->   Operation 123 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%col_idx_1 = load i4 %col_idx" [src/yolo_upsamp.cpp:17]   --->   Operation 124 'load' 'col_idx_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (1.30ns)   --->   "%cmp96_not = icmp_ne  i4 %col_idx_1, i4 12" [src/yolo_upsamp.cpp:17]   --->   Operation 125 'icmp' 'cmp96_not' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (1.42ns)   --->   "%icmp_ln21 = icmp_eq  i6 %indvar_flatten_load, i6 16" [src/yolo_upsamp.cpp:21]   --->   Operation 126 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln15)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (1.02ns)   --->   "%select_ln17 = select i1 %or_ln17, i4 0, i4 %col_idx_1" [src/yolo_upsamp.cpp:17]   --->   Operation 127 'select' 'select_ln17' <Predicate = (!icmp_ln15)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln17_3)   --->   "%xor_ln17 = xor i1 %icmp_ln19, i1 1" [src/yolo_upsamp.cpp:17]   --->   Operation 128 'xor' 'xor_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln17_3 = or i1 %icmp_ln17, i1 %xor_ln17" [src/yolo_upsamp.cpp:17]   --->   Operation 129 'or' 'or_ln17_3' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln17_1)   --->   "%and_ln14_3 = and i1 %xor_ln14, i1 %icmp_ln21" [src/yolo_upsamp.cpp:14]   --->   Operation 130 'and' 'and_ln14_3' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln17_1 = and i1 %and_ln14_3, i1 %or_ln17_3" [src/yolo_upsamp.cpp:17]   --->   Operation 131 'and' 'and_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (1.73ns)   --->   "%add_ln19 = add i4 %select_ln17, i4 1" [src/yolo_upsamp.cpp:19]   --->   Operation 132 'add' 'add_ln19' <Predicate = (!icmp_ln15)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_2)   --->   "%or_ln19 = or i1 %and_ln17_1, i1 %and_ln14_4" [src/yolo_upsamp.cpp:19]   --->   Operation 133 'or' 'or_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln19_2 = or i1 %or_ln19, i1 %icmp_ln17" [src/yolo_upsamp.cpp:19]   --->   Operation 134 'or' 'or_ln19_2' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (1.02ns)   --->   "%select_ln19_1 = select i1 %and_ln17_1, i4 %add_ln19, i4 %select_ln17" [src/yolo_upsamp.cpp:19]   --->   Operation 135 'select' 'select_ln19_1' <Predicate = (!icmp_ln15)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (1.82ns)   --->   "%add_ln21_1 = add i6 %indvar_flatten_load, i6 1" [src/yolo_upsamp.cpp:21]   --->   Operation 136 'add' 'add_ln21_1' <Predicate = (!icmp_ln15)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (1.18ns)   --->   "%select_ln21_4 = select i1 %or_ln19_2, i6 1, i6 %add_ln21_1" [src/yolo_upsamp.cpp:21]   --->   Operation 137 'select' 'select_ln21_4' <Predicate = (!icmp_ln15)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (1.58ns)   --->   "%store_ln23 = store i4 %select_ln19_1, i4 %col_idx" [src/yolo_upsamp.cpp:23]   --->   Operation 138 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_2 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln23 = store i6 %select_ln21_4, i6 %indvar_flatten" [src/yolo_upsamp.cpp:23]   --->   Operation 139 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.99>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%col_stride_1 = load i2 %col_stride" [src/yolo_upsamp.cpp:21]   --->   Operation 140 'load' 'col_stride_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%row_stride_1 = load i2 %row_stride" [src/yolo_upsamp.cpp:17]   --->   Operation 141 'load' 'row_stride_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%row_idx_1 = load i4 %row_idx" [src/yolo_upsamp.cpp:15]   --->   Operation 142 'load' 'row_idx_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (1.30ns)   --->   "%cmp92_not = icmp_ne  i4 %row_idx_1, i4 12" [src/yolo_upsamp.cpp:15]   --->   Operation 143 'icmp' 'cmp92_not' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i2 %row_stride_1" [src/yolo_upsamp.cpp:17]   --->   Operation 144 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.95ns)   --->   "%cmp94_not = icmp_ne  i2 %row_stride_1, i2 1" [src/yolo_upsamp.cpp:17]   --->   Operation 145 'icmp' 'cmp94_not' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.97ns)   --->   "%tmp1 = or i1 %cmp92_not, i1 %cmp94_not" [src/yolo_upsamp.cpp:15]   --->   Operation 146 'or' 'tmp1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i2 %col_stride_1" [src/yolo_upsamp.cpp:21]   --->   Operation 147 'trunc' 'trunc_ln21' <Predicate = (!and_ln14_4 & !and_ln17_1)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.97ns)   --->   "%empty = or i1 %trunc_ln21, i1 %trunc_ln17" [src/yolo_upsamp.cpp:21]   --->   Operation 148 'or' 'empty' <Predicate = (!and_ln14_4 & !and_ln17_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.95ns)   --->   "%cmp98_not = icmp_ne  i2 %col_stride_1, i2 1" [src/yolo_upsamp.cpp:21]   --->   Operation 149 'icmp' 'cmp98_not' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node brmerge456)   --->   "%tmp2 = or i1 %cmp96_not, i1 %cmp98_not" [src/yolo_upsamp.cpp:17]   --->   Operation 150 'or' 'tmp2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.97ns) (out node of the LUT)   --->   "%brmerge456 = or i1 %tmp2, i1 %tmp1" [src/yolo_upsamp.cpp:17]   --->   Operation 151 'or' 'brmerge456' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%input_ch_idx_load = load i4 %input_ch_idx" [src/yolo_upsamp.cpp:21]   --->   Operation 152 'load' 'input_ch_idx_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (1.73ns)   --->   "%row_idx_3 = add i4 %row_idx_1, i4 1" [src/yolo_upsamp.cpp:15]   --->   Operation 153 'add' 'row_idx_3' <Predicate = (!icmp_ln15)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.99ns)   --->   "%select_ln14 = select i1 %icmp_ln17, i2 0, i2 %row_stride_1" [src/yolo_upsamp.cpp:14]   --->   Operation 154 'select' 'select_ln14' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (1.30ns)   --->   "%cmp92_not_mid1 = icmp_ne  i4 %row_idx_3, i4 12" [src/yolo_upsamp.cpp:15]   --->   Operation 155 'icmp' 'cmp92_not_mid1' <Predicate = (!icmp_ln15 & icmp_ln17 & and_ln14_4)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node tmp1_mid1)   --->   "%select_ln14_1 = select i1 %icmp_ln17, i1 %cmp92_not_mid1, i1 %cmp92_not" [src/yolo_upsamp.cpp:14]   --->   Operation 156 'select' 'select_ln14_1' <Predicate = (!icmp_ln15 & and_ln14_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln17_1)   --->   "%and_ln14 = and i1 %trunc_ln17, i1 %xor_ln14" [src/yolo_upsamp.cpp:14]   --->   Operation 157 'and' 'and_ln14' <Predicate = (!icmp_ln15 & !and_ln14_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node brmerge456_mid1)   --->   "%or_ln14 = or i1 %icmp_ln17, i1 %tmp1" [src/yolo_upsamp.cpp:14]   --->   Operation 158 'or' 'or_ln14' <Predicate = (!icmp_ln15 & !and_ln14_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%or_ln14_1 = or i1 %icmp_ln17, i1 %cmp96_not" [src/yolo_upsamp.cpp:14]   --->   Operation 159 'or' 'or_ln14_1' <Predicate = (!icmp_ln15 & !and_ln17_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_3)   --->   "%and_ln14_1 = and i1 %empty, i1 %xor_ln14" [src/yolo_upsamp.cpp:14]   --->   Operation 160 'and' 'and_ln14_1' <Predicate = (!icmp_ln15 & !and_ln14_4 & !and_ln17_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_1)   --->   "%or_ln14_2 = or i1 %icmp_ln17, i1 %brmerge456" [src/yolo_upsamp.cpp:14]   --->   Operation 161 'or' 'or_ln14_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp_eq  i4 %input_ch_idx_load, i4 8" [src/yolo_upsamp.cpp:23]   --->   Operation 162 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln19)   --->   "%and_ln14_2 = and i1 %icmp_ln23, i1 %xor_ln14" [src/yolo_upsamp.cpp:14]   --->   Operation 163 'and' 'and_ln14_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (1.02ns)   --->   "%select_ln15 = select i1 %icmp_ln17, i4 %row_idx_3, i4 %row_idx_1" [src/yolo_upsamp.cpp:15]   --->   Operation 164 'select' 'select_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (1.56ns)   --->   "%row_stride_3 = add i2 %select_ln14, i2 1" [src/yolo_upsamp.cpp:17]   --->   Operation 165 'add' 'row_stride_3' <Predicate = (!icmp_ln15)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = trunc i2 %row_stride_3" [src/yolo_upsamp.cpp:17]   --->   Operation 166 'trunc' 'trunc_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln17_1 = select i1 %and_ln14_4, i1 %trunc_ln17_1, i1 %and_ln14" [src/yolo_upsamp.cpp:17]   --->   Operation 167 'select' 'select_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.95ns)   --->   "%cmp94_not_mid1 = icmp_ne  i2 %select_ln14, i2 0" [src/yolo_upsamp.cpp:14]   --->   Operation 168 'icmp' 'cmp94_not_mid1' <Predicate = (!icmp_ln15 & and_ln14_4)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp1_mid1 = or i1 %select_ln14_1, i1 %cmp94_not_mid1" [src/yolo_upsamp.cpp:14]   --->   Operation 169 'or' 'tmp1_mid1' <Predicate = (!icmp_ln15 & and_ln14_4)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node brmerge456_mid1)   --->   "%select_ln17_2 = select i1 %and_ln14_4, i1 %tmp1_mid1, i1 %or_ln14" [src/yolo_upsamp.cpp:17]   --->   Operation 170 'select' 'select_ln17_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%or_ln17_1 = or i1 %and_ln14_4, i1 %or_ln14_1" [src/yolo_upsamp.cpp:17]   --->   Operation 171 'or' 'or_ln17_1' <Predicate = (!icmp_ln15 & !and_ln17_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_3)   --->   "%select_ln17_3 = select i1 %and_ln14_4, i1 %trunc_ln17_1, i1 %and_ln14_1" [src/yolo_upsamp.cpp:17]   --->   Operation 172 'select' 'select_ln17_3' <Predicate = (!icmp_ln15 & !and_ln17_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_1)   --->   "%or_ln17_2 = or i1 %and_ln14_4, i1 %or_ln14_2" [src/yolo_upsamp.cpp:17]   --->   Operation 173 'or' 'or_ln17_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node and_ln19)   --->   "%and_ln17 = and i1 %and_ln14_2, i1 %or_ln17_3" [src/yolo_upsamp.cpp:17]   --->   Operation 174 'and' 'and_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.99ns)   --->   "%select_ln17_4 = select i1 %and_ln14_4, i2 %row_stride_3, i2 %select_ln14" [src/yolo_upsamp.cpp:17]   --->   Operation 175 'select' 'select_ln17_4' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.99ns)   --->   "%select_ln19 = select i1 %or_ln19_2, i2 0, i2 %col_stride_1" [src/yolo_upsamp.cpp:19]   --->   Operation 176 'select' 'select_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (1.30ns)   --->   "%cmp96_not_mid1 = icmp_ne  i4 %add_ln19, i4 12" [src/yolo_upsamp.cpp:19]   --->   Operation 177 'icmp' 'cmp96_not_mid1' <Predicate = (!icmp_ln15 & and_ln17_1)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%select_ln19_2 = select i1 %and_ln17_1, i1 %cmp96_not_mid1, i1 %or_ln17_1" [src/yolo_upsamp.cpp:19]   --->   Operation 178 'select' 'select_ln19_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln19_3 = select i1 %and_ln17_1, i1 %select_ln17_1, i1 %select_ln17_3" [src/yolo_upsamp.cpp:19]   --->   Operation 179 'select' 'select_ln19_3' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln19_1 = or i1 %and_ln17_1, i1 %or_ln17_2" [src/yolo_upsamp.cpp:19]   --->   Operation 180 'or' 'or_ln19_1' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln19)   --->   "%xor_ln19 = xor i1 %and_ln17_1, i1 1" [src/yolo_upsamp.cpp:19]   --->   Operation 181 'xor' 'xor_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln19 = and i1 %and_ln17, i1 %xor_ln19" [src/yolo_upsamp.cpp:19]   --->   Operation 182 'and' 'and_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (1.56ns)   --->   "%col_stride_3 = add i2 %select_ln19, i2 1" [src/yolo_upsamp.cpp:21]   --->   Operation 183 'add' 'col_stride_3' <Predicate = (!icmp_ln15)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%or_ln21 = or i1 %and_ln19, i1 %and_ln17_1" [src/yolo_upsamp.cpp:21]   --->   Operation 184 'or' 'or_ln21' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%or_ln21_1 = or i1 %or_ln21, i1 %or_ln17" [src/yolo_upsamp.cpp:21]   --->   Operation 185 'or' 'or_ln21_1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln21 = select i1 %or_ln21_1, i4 0, i4 %input_ch_idx_load" [src/yolo_upsamp.cpp:21]   --->   Operation 186 'select' 'select_ln21' <Predicate = (!icmp_ln15)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%trunc_ln21_1 = trunc i2 %col_stride_3" [src/yolo_upsamp.cpp:21]   --->   Operation 187 'trunc' 'trunc_ln21_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%p_mid1 = or i1 %trunc_ln21_1, i1 %select_ln17_1" [src/yolo_upsamp.cpp:21]   --->   Operation 188 'or' 'p_mid1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln21_1 = select i1 %and_ln19, i1 %p_mid1, i1 %select_ln19_3" [src/yolo_upsamp.cpp:21]   --->   Operation 189 'select' 'select_ln21_1' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.95ns)   --->   "%cmp98_not_mid1 = icmp_ne  i2 %select_ln19, i2 0" [src/yolo_upsamp.cpp:19]   --->   Operation 190 'icmp' 'cmp98_not_mid1' <Predicate = (!icmp_ln15)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp2_mid1 = or i1 %select_ln19_2, i1 %cmp98_not_mid1" [src/yolo_upsamp.cpp:19]   --->   Operation 191 'or' 'tmp2_mid1' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.99ns) (out node of the LUT)   --->   "%brmerge456_mid1 = or i1 %tmp2_mid1, i1 %select_ln17_2" [src/yolo_upsamp.cpp:19]   --->   Operation 192 'or' 'brmerge456_mid1' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node xor_ln21)   --->   "%select_ln21_2 = select i1 %and_ln19, i1 %brmerge456_mid1, i1 %or_ln19_1" [src/yolo_upsamp.cpp:21]   --->   Operation 193 'select' 'select_ln21_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln21 = xor i1 %select_ln21_2, i1 1" [src/yolo_upsamp.cpp:21]   --->   Operation 194 'xor' 'xor_ln21' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.99ns)   --->   "%select_ln21_3 = select i1 %and_ln19, i2 %col_stride_3, i2 %select_ln19" [src/yolo_upsamp.cpp:21]   --->   Operation 195 'select' 'select_ln21_3' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln908 = zext i4 %select_ln21" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 196 'zext' 'zext_ln908' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 197 [3/3] (1.05ns) (grouped into DSP with root node add_ln908)   --->   "%mul_ln908 = mul i7 %zext_ln908, i7 13" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 197 'mul' 'mul_ln908' <Predicate = (!icmp_ln15)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %select_ln21_1, void %if.then, void %if.else" [src/yolo_upsamp.cpp:26]   --->   Operation 198 'br' 'br_ln26' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (1.30ns)   --->   "%icmp_ln52 = icmp_eq  i4 %select_ln21, i4 7" [src/yolo_upsamp.cpp:52]   --->   Operation 199 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln15)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.97ns)   --->   "%curr_output_last_V = and i1 %icmp_ln52, i1 %xor_ln21" [src/yolo_upsamp.cpp:52]   --->   Operation 200 'and' 'curr_output_last_V' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (1.73ns)   --->   "%add_ln23 = add i4 %select_ln21, i4 1" [src/yolo_upsamp.cpp:23]   --->   Operation 201 'add' 'add_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (1.58ns)   --->   "%store_ln23 = store i4 %select_ln15, i4 %row_idx" [src/yolo_upsamp.cpp:23]   --->   Operation 202 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_3 : Operation 203 [1/1] (1.58ns)   --->   "%store_ln23 = store i2 %select_ln17_4, i2 %row_stride" [src/yolo_upsamp.cpp:23]   --->   Operation 203 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_3 : Operation 204 [1/1] (1.58ns)   --->   "%store_ln23 = store i2 %select_ln21_3, i2 %col_stride" [src/yolo_upsamp.cpp:23]   --->   Operation 204 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_3 : Operation 205 [1/1] (1.58ns)   --->   "%store_ln23 = store i4 %add_ln23, i4 %input_ch_idx" [src/yolo_upsamp.cpp:23]   --->   Operation 205 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 1.05>
ST_4 : Operation 206 [2/3] (1.05ns) (grouped into DSP with root node add_ln908)   --->   "%mul_ln908 = mul i7 %zext_ln908, i7 13" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 206 'mul' 'mul_ln908' <Predicate = (!icmp_ln15)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%select_ln19_1_cast = zext i4 %select_ln19_1" [src/yolo_upsamp.cpp:19]   --->   Operation 207 'zext' 'select_ln19_1_cast' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 208 [1/3] (0.00ns) (grouped into DSP with root node add_ln908)   --->   "%mul_ln908 = mul i7 %zext_ln908, i7 13" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 208 'mul' 'mul_ln908' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 209 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln908 = add i7 %mul_ln908, i7 %select_ln19_1_cast" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 209 'add' 'add_ln908' <Predicate = (!icmp_ln15)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 5.35>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_15_1_VITIS_LOOP_19_3_VITIS_LOOP_21_4_VITIS_LOOP_23_5_str"   --->   Operation 210 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5408, i64 5408, i64 5408"   --->   Operation 211 'speclooptripcount' 'empty_11' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_2_VITIS_LOOP_21_4_VITIS_LOOP_23_5_str"   --->   Operation 212 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_19_3_VITIS_LOOP_21_4_VITIS_LOOP_23_5_str"   --->   Operation 213 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_21_4_VITIS_LOOP_23_5_str"   --->   Operation 214 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 215 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln908 = add i7 %mul_ln908, i7 %select_ln19_1_cast" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 215 'add' 'add_ln908' <Predicate = (!icmp_ln15)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln908_1 = zext i7 %add_ln908" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 216 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_7 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 %zext_ln908_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 217 'getelementptr' 'line_buff_group_0_val_V_addr_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_7 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 %zext_ln908_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 218 'getelementptr' 'line_buff_group_1_val_V_addr_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_7 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 %zext_ln908_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 219 'getelementptr' 'line_buff_group_2_val_V_addr_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_7 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 %zext_ln908_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 220 'getelementptr' 'line_buff_group_3_val_V_addr_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [src/yolo_upsamp.cpp:25]   --->   Operation 221 'specpipeline' 'specpipeline_ln25' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/yolo_upsamp.cpp:14]   --->   Operation 222 'specloopname' 'specloopname_ln14' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%inStream_read = read i112 @_ssdm_op_Read.axis.volatile.i112P128A, i112 %inStream" [src/yolo_upsamp.cpp:29]   --->   Operation 223 'read' 'inStream_read' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%curr_input_data_sub_data_0_V = trunc i112 %inStream_read" [src/yolo_upsamp.cpp:29]   --->   Operation 224 'trunc' 'curr_input_data_sub_data_0_V' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%curr_input_data_sub_data_1_V = partselect i16 @_ssdm_op_PartSelect.i16.i112.i32.i32, i112 %inStream_read, i32 16, i32 31" [src/yolo_upsamp.cpp:29]   --->   Operation 225 'partselect' 'curr_input_data_sub_data_1_V' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%curr_input_data_sub_data_2_V = partselect i16 @_ssdm_op_PartSelect.i16.i112.i32.i32, i112 %inStream_read, i32 32, i32 47" [src/yolo_upsamp.cpp:29]   --->   Operation 226 'partselect' 'curr_input_data_sub_data_2_V' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%curr_input_data_sub_data_3_V = partselect i16 @_ssdm_op_PartSelect.i16.i112.i32.i32, i112 %inStream_read, i32 48, i32 63" [src/yolo_upsamp.cpp:29]   --->   Operation 227 'partselect' 'curr_input_data_sub_data_3_V' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%curr_input_keep_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i112.i32.i32, i112 %inStream_read, i32 64, i32 71" [src/yolo_upsamp.cpp:29]   --->   Operation 228 'partselect' 'curr_input_keep_V_2' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%curr_input_strb_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i112.i32.i32, i112 %inStream_read, i32 72, i32 79" [src/yolo_upsamp.cpp:29]   --->   Operation 229 'partselect' 'curr_input_strb_V_2' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%curr_input_user_V_2 = partselect i2 @_ssdm_op_PartSelect.i2.i112.i32.i32, i112 %inStream_read, i32 80, i32 81" [src/yolo_upsamp.cpp:29]   --->   Operation 230 'partselect' 'curr_input_user_V_2' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%curr_input_id_V_2 = partselect i5 @_ssdm_op_PartSelect.i5.i112.i32.i32, i112 %inStream_read, i32 96, i32 100" [src/yolo_upsamp.cpp:29]   --->   Operation 231 'partselect' 'curr_input_id_V_2' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%curr_input_dest_V_2 = partselect i6 @_ssdm_op_PartSelect.i6.i112.i32.i32, i112 %inStream_read, i32 104, i32 109" [src/yolo_upsamp.cpp:29]   --->   Operation 232 'partselect' 'curr_input_dest_V_2' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (3.25ns)   --->   "%store_ln908 = store i16 %curr_input_data_sub_data_0_V, i7 %line_buff_group_0_val_V_addr_7" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 233 'store' 'store_ln908' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_6 : Operation 234 [1/1] (3.25ns)   --->   "%store_ln908 = store i16 %curr_input_data_sub_data_1_V, i7 %line_buff_group_1_val_V_addr_7" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 234 'store' 'store_ln908' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_6 : Operation 235 [1/1] (3.25ns)   --->   "%store_ln908 = store i16 %curr_input_data_sub_data_2_V, i7 %line_buff_group_2_val_V_addr_7" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 235 'store' 'store_ln908' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_6 : Operation 236 [1/1] (3.25ns)   --->   "%store_ln908 = store i16 %curr_input_data_sub_data_3_V, i7 %line_buff_group_3_val_V_addr_7" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 236 'store' 'store_ln908' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%store_ln41 = store i8 %curr_input_keep_V_2, i8 %curr_input_keep_V" [src/yolo_upsamp.cpp:41]   --->   Operation 237 'store' 'store_ln41' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%store_ln41 = store i8 %curr_input_strb_V_2, i8 %curr_input_strb_V" [src/yolo_upsamp.cpp:41]   --->   Operation 238 'store' 'store_ln41' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%store_ln41 = store i2 %curr_input_user_V_2, i2 %curr_input_user_V" [src/yolo_upsamp.cpp:41]   --->   Operation 239 'store' 'store_ln41' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%store_ln41 = store i5 %curr_input_id_V_2, i5 %curr_input_id_V" [src/yolo_upsamp.cpp:41]   --->   Operation 240 'store' 'store_ln41' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln41 = store i6 %curr_input_dest_V_2, i6 %curr_input_dest_V" [src/yolo_upsamp.cpp:41]   --->   Operation 241 'store' 'store_ln41' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (1.58ns)   --->   "%br_ln41 = br void %if.end" [src/yolo_upsamp.cpp:41]   --->   Operation 242 'br' 'br_ln41' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 1.58>
ST_6 : Operation 243 [2/2] (3.25ns)   --->   "%curr_output_data_sub_data_0_V = load i7 %line_buff_group_0_val_V_addr_7" [src/yolo_upsamp.cpp:44]   --->   Operation 243 'load' 'curr_output_data_sub_data_0_V' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_6 : Operation 244 [2/2] (3.25ns)   --->   "%curr_output_data_sub_data_1_V = load i7 %line_buff_group_1_val_V_addr_7" [src/yolo_upsamp.cpp:45]   --->   Operation 244 'load' 'curr_output_data_sub_data_1_V' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_6 : Operation 245 [2/2] (3.25ns)   --->   "%curr_output_data_sub_data_2_V = load i7 %line_buff_group_2_val_V_addr_7" [src/yolo_upsamp.cpp:46]   --->   Operation 245 'load' 'curr_output_data_sub_data_2_V' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_6 : Operation 246 [2/2] (3.25ns)   --->   "%curr_output_data_sub_data_3_V = load i7 %line_buff_group_3_val_V_addr_7" [src/yolo_upsamp.cpp:47]   --->   Operation 246 'load' 'curr_output_data_sub_data_3_V' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>

State 7 <SV = 6> <Delay = 4.84>
ST_7 : Operation 247 [1/2] (3.25ns)   --->   "%curr_output_data_sub_data_0_V = load i7 %line_buff_group_0_val_V_addr_7" [src/yolo_upsamp.cpp:44]   --->   Operation 247 'load' 'curr_output_data_sub_data_0_V' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_7 : Operation 248 [1/2] (3.25ns)   --->   "%curr_output_data_sub_data_1_V = load i7 %line_buff_group_1_val_V_addr_7" [src/yolo_upsamp.cpp:45]   --->   Operation 248 'load' 'curr_output_data_sub_data_1_V' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_7 : Operation 249 [1/2] (3.25ns)   --->   "%curr_output_data_sub_data_2_V = load i7 %line_buff_group_2_val_V_addr_7" [src/yolo_upsamp.cpp:46]   --->   Operation 249 'load' 'curr_output_data_sub_data_2_V' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_7 : Operation 250 [1/2] (3.25ns)   --->   "%curr_output_data_sub_data_3_V = load i7 %line_buff_group_3_val_V_addr_7" [src/yolo_upsamp.cpp:47]   --->   Operation 250 'load' 'curr_output_data_sub_data_3_V' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_7 : Operation 251 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 251 'br' 'br_ln0' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 1.58>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%curr_output_data_sub_data_0_V_2 = phi i16 %curr_input_data_sub_data_0_V, void %if.then, i16 %curr_output_data_sub_data_0_V, void %if.else"   --->   Operation 252 'phi' 'curr_output_data_sub_data_0_V_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%curr_output_data_sub_data_1_V_2 = phi i16 %curr_input_data_sub_data_1_V, void %if.then, i16 %curr_output_data_sub_data_1_V, void %if.else"   --->   Operation 253 'phi' 'curr_output_data_sub_data_1_V_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%curr_output_data_sub_data_2_V_2 = phi i16 %curr_input_data_sub_data_2_V, void %if.then, i16 %curr_output_data_sub_data_2_V, void %if.else"   --->   Operation 254 'phi' 'curr_output_data_sub_data_2_V_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%curr_output_data_sub_data_3_V_2 = phi i16 %curr_input_data_sub_data_3_V, void %if.then, i16 %curr_output_data_sub_data_3_V, void %if.else"   --->   Operation 255 'phi' 'curr_output_data_sub_data_3_V_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%curr_input_dest_V_3 = load i6 %curr_input_dest_V" [src/yolo_upsamp.cpp:59]   --->   Operation 256 'load' 'curr_input_dest_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%curr_input_id_V_3 = load i5 %curr_input_id_V" [src/yolo_upsamp.cpp:59]   --->   Operation 257 'load' 'curr_input_id_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%curr_input_user_V_3 = load i2 %curr_input_user_V" [src/yolo_upsamp.cpp:59]   --->   Operation 258 'load' 'curr_input_user_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%curr_input_strb_V_3 = load i8 %curr_input_strb_V" [src/yolo_upsamp.cpp:59]   --->   Operation 259 'load' 'curr_input_strb_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%curr_input_keep_V_3 = load i8 %curr_input_keep_V" [src/yolo_upsamp.cpp:59]   --->   Operation 260 'load' 'curr_input_keep_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i6.i3.i5.i7.i1.i6.i2.i8.i8.i16.i16.i16.i16, i6 %curr_input_dest_V_3, i3 0, i5 %curr_input_id_V_3, i7 0, i1 %curr_output_last_V, i6 0, i2 %curr_input_user_V_3, i8 %curr_input_strb_V_3, i8 %curr_input_keep_V_3, i16 %curr_output_data_sub_data_3_V_2, i16 %curr_output_data_sub_data_2_V_2, i16 %curr_output_data_sub_data_1_V_2, i16 %curr_output_data_sub_data_0_V_2" [src/yolo_upsamp.cpp:59]   --->   Operation 261 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i110 %tmp_2" [src/yolo_upsamp.cpp:59]   --->   Operation 262 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [2/2] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.axis.volatile.i112P128A, i112 %outStream, i112 %zext_ln59" [src/yolo_upsamp.cpp:59]   --->   Operation 263 'write' 'write_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%ret_ln67 = ret" [src/yolo_upsamp.cpp:67]   --->   Operation 266 'ret' 'ret_ln67' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 264 [1/2] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.axis.volatile.i112P128A, i112 %outStream, i112 %zext_ln59" [src/yolo_upsamp.cpp:59]   --->   Operation 264 'write' 'write_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.body39" [src/yolo_upsamp.cpp:23]   --->   Operation 265 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_ch_idx                    (alloca           ) [ 011100000]
col_stride                      (alloca           ) [ 011100000]
indvar_flatten                  (alloca           ) [ 011000000]
col_idx                         (alloca           ) [ 011000000]
indvar_flatten33                (alloca           ) [ 010000000]
row_stride                      (alloca           ) [ 011100000]
indvar_flatten84                (alloca           ) [ 010000000]
row_idx                         (alloca           ) [ 011100000]
indvar_flatten154               (alloca           ) [ 010000000]
curr_input_dest_V               (alloca           ) [ 011111110]
curr_input_id_V                 (alloca           ) [ 011111110]
curr_input_user_V               (alloca           ) [ 011111110]
curr_input_strb_V               (alloca           ) [ 011111110]
curr_input_keep_V               (alloca           ) [ 011111110]
spectopmodule_ln3               (spectopmodule    ) [ 000000000]
specinterface_ln0               (specinterface    ) [ 000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000]
specinterface_ln0               (specinterface    ) [ 000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000]
specinterface_ln0               (specinterface    ) [ 000000000]
line_buff_group_0_val_V         (alloca           ) [ 011111100]
line_buff_group_0_val_V_addr    (getelementptr    ) [ 000000000]
line_buff_group_0_val_V_addr_1  (getelementptr    ) [ 000000000]
line_buff_group_0_val_V_addr_2  (getelementptr    ) [ 000000000]
line_buff_group_0_val_V_addr_3  (getelementptr    ) [ 000000000]
line_buff_group_0_val_V_addr_4  (getelementptr    ) [ 000000000]
line_buff_group_0_val_V_addr_5  (getelementptr    ) [ 000000000]
line_buff_group_0_val_V_addr_6  (getelementptr    ) [ 000000000]
line_buff_group_1_val_V         (alloca           ) [ 011111100]
line_buff_group_1_val_V_addr    (getelementptr    ) [ 000000000]
line_buff_group_1_val_V_addr_1  (getelementptr    ) [ 000000000]
line_buff_group_1_val_V_addr_2  (getelementptr    ) [ 000000000]
line_buff_group_1_val_V_addr_3  (getelementptr    ) [ 000000000]
line_buff_group_1_val_V_addr_4  (getelementptr    ) [ 000000000]
line_buff_group_1_val_V_addr_5  (getelementptr    ) [ 000000000]
line_buff_group_1_val_V_addr_6  (getelementptr    ) [ 000000000]
line_buff_group_2_val_V         (alloca           ) [ 011111100]
line_buff_group_2_val_V_addr    (getelementptr    ) [ 000000000]
line_buff_group_2_val_V_addr_1  (getelementptr    ) [ 000000000]
line_buff_group_2_val_V_addr_2  (getelementptr    ) [ 000000000]
line_buff_group_2_val_V_addr_3  (getelementptr    ) [ 000000000]
line_buff_group_2_val_V_addr_4  (getelementptr    ) [ 000000000]
line_buff_group_2_val_V_addr_5  (getelementptr    ) [ 000000000]
line_buff_group_2_val_V_addr_6  (getelementptr    ) [ 000000000]
line_buff_group_3_val_V         (alloca           ) [ 011111100]
line_buff_group_3_val_V_addr    (getelementptr    ) [ 000000000]
line_buff_group_3_val_V_addr_1  (getelementptr    ) [ 000000000]
line_buff_group_3_val_V_addr_2  (getelementptr    ) [ 000000000]
line_buff_group_3_val_V_addr_3  (getelementptr    ) [ 000000000]
line_buff_group_3_val_V_addr_4  (getelementptr    ) [ 000000000]
line_buff_group_3_val_V_addr_5  (getelementptr    ) [ 000000000]
line_buff_group_3_val_V_addr_6  (getelementptr    ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
specmemcore_ln731               (specmemcore      ) [ 000000000]
store_ln15                      (store            ) [ 000000000]
store_ln15                      (store            ) [ 000000000]
store_ln15                      (store            ) [ 000000000]
store_ln15                      (store            ) [ 000000000]
store_ln15                      (store            ) [ 000000000]
store_ln15                      (store            ) [ 000000000]
store_ln15                      (store            ) [ 000000000]
store_ln15                      (store            ) [ 000000000]
store_ln15                      (store            ) [ 000000000]
br_ln15                         (br               ) [ 000000000]
indvar_flatten33_load           (load             ) [ 000000000]
indvar_flatten84_load           (load             ) [ 000000000]
indvar_flatten154_load          (load             ) [ 000000000]
icmp_ln15                       (icmp             ) [ 011111111]
add_ln15                        (add              ) [ 000000000]
br_ln15                         (br               ) [ 000000000]
icmp_ln17                       (icmp             ) [ 011100000]
xor_ln14                        (xor              ) [ 011100000]
icmp_ln19                       (icmp             ) [ 011000000]
and_ln14_4                      (and              ) [ 011100000]
or_ln17                         (or               ) [ 011100000]
add_ln19_1                      (add              ) [ 000000000]
select_ln19_4                   (select           ) [ 000000000]
add_ln17_1                      (add              ) [ 000000000]
select_ln17_5                   (select           ) [ 000000000]
store_ln23                      (store            ) [ 000000000]
store_ln23                      (store            ) [ 000000000]
store_ln23                      (store            ) [ 000000000]
indvar_flatten_load             (load             ) [ 000000000]
col_idx_1                       (load             ) [ 000000000]
cmp96_not                       (icmp             ) [ 010100000]
icmp_ln21                       (icmp             ) [ 000000000]
select_ln17                     (select           ) [ 000000000]
xor_ln17                        (xor              ) [ 000000000]
or_ln17_3                       (or               ) [ 010100000]
and_ln14_3                      (and              ) [ 000000000]
and_ln17_1                      (and              ) [ 010100000]
add_ln19                        (add              ) [ 010100000]
or_ln19                         (or               ) [ 000000000]
or_ln19_2                       (or               ) [ 010100000]
select_ln19_1                   (select           ) [ 010111000]
add_ln21_1                      (add              ) [ 000000000]
select_ln21_4                   (select           ) [ 000000000]
store_ln23                      (store            ) [ 000000000]
store_ln23                      (store            ) [ 000000000]
col_stride_1                    (load             ) [ 000000000]
row_stride_1                    (load             ) [ 000000000]
row_idx_1                       (load             ) [ 000000000]
cmp92_not                       (icmp             ) [ 000000000]
trunc_ln17                      (trunc            ) [ 000000000]
cmp94_not                       (icmp             ) [ 000000000]
tmp1                            (or               ) [ 000000000]
trunc_ln21                      (trunc            ) [ 000000000]
empty                           (or               ) [ 000000000]
cmp98_not                       (icmp             ) [ 000000000]
tmp2                            (or               ) [ 000000000]
brmerge456                      (or               ) [ 000000000]
input_ch_idx_load               (load             ) [ 000000000]
row_idx_3                       (add              ) [ 000000000]
select_ln14                     (select           ) [ 000000000]
cmp92_not_mid1                  (icmp             ) [ 000000000]
select_ln14_1                   (select           ) [ 000000000]
and_ln14                        (and              ) [ 000000000]
or_ln14                         (or               ) [ 000000000]
or_ln14_1                       (or               ) [ 000000000]
and_ln14_1                      (and              ) [ 000000000]
or_ln14_2                       (or               ) [ 000000000]
icmp_ln23                       (icmp             ) [ 000000000]
and_ln14_2                      (and              ) [ 000000000]
select_ln15                     (select           ) [ 000000000]
row_stride_3                    (add              ) [ 000000000]
trunc_ln17_1                    (trunc            ) [ 000000000]
select_ln17_1                   (select           ) [ 000000000]
cmp94_not_mid1                  (icmp             ) [ 000000000]
tmp1_mid1                       (or               ) [ 000000000]
select_ln17_2                   (select           ) [ 000000000]
or_ln17_1                       (or               ) [ 000000000]
select_ln17_3                   (select           ) [ 000000000]
or_ln17_2                       (or               ) [ 000000000]
and_ln17                        (and              ) [ 000000000]
select_ln17_4                   (select           ) [ 000000000]
select_ln19                     (select           ) [ 000000000]
cmp96_not_mid1                  (icmp             ) [ 000000000]
select_ln19_2                   (select           ) [ 000000000]
select_ln19_3                   (select           ) [ 000000000]
or_ln19_1                       (or               ) [ 000000000]
xor_ln19                        (xor              ) [ 000000000]
and_ln19                        (and              ) [ 000000000]
col_stride_3                    (add              ) [ 000000000]
or_ln21                         (or               ) [ 000000000]
or_ln21_1                       (or               ) [ 000000000]
select_ln21                     (select           ) [ 000000000]
trunc_ln21_1                    (trunc            ) [ 000000000]
p_mid1                          (or               ) [ 000000000]
select_ln21_1                   (select           ) [ 010011111]
cmp98_not_mid1                  (icmp             ) [ 000000000]
tmp2_mid1                       (or               ) [ 000000000]
brmerge456_mid1                 (or               ) [ 000000000]
select_ln21_2                   (select           ) [ 000000000]
xor_ln21                        (xor              ) [ 000000000]
select_ln21_3                   (select           ) [ 000000000]
zext_ln908                      (zext             ) [ 010011000]
br_ln26                         (br               ) [ 000000000]
icmp_ln52                       (icmp             ) [ 000000000]
curr_output_last_V              (and              ) [ 010011110]
add_ln23                        (add              ) [ 000000000]
store_ln23                      (store            ) [ 000000000]
store_ln23                      (store            ) [ 000000000]
store_ln23                      (store            ) [ 000000000]
store_ln23                      (store            ) [ 000000000]
select_ln19_1_cast              (zext             ) [ 010000100]
mul_ln908                       (mul              ) [ 010000100]
specloopname_ln0                (specloopname     ) [ 000000000]
empty_11                        (speclooptripcount) [ 000000000]
specloopname_ln0                (specloopname     ) [ 000000000]
specloopname_ln0                (specloopname     ) [ 000000000]
specloopname_ln0                (specloopname     ) [ 000000000]
add_ln908                       (add              ) [ 000000000]
zext_ln908_1                    (zext             ) [ 000000000]
line_buff_group_0_val_V_addr_7  (getelementptr    ) [ 010000010]
line_buff_group_1_val_V_addr_7  (getelementptr    ) [ 010000010]
line_buff_group_2_val_V_addr_7  (getelementptr    ) [ 010000010]
line_buff_group_3_val_V_addr_7  (getelementptr    ) [ 010000010]
specpipeline_ln25               (specpipeline     ) [ 000000000]
specloopname_ln14               (specloopname     ) [ 000000000]
inStream_read                   (read             ) [ 000000000]
curr_input_data_sub_data_0_V    (trunc            ) [ 010000110]
curr_input_data_sub_data_1_V    (partselect       ) [ 010000110]
curr_input_data_sub_data_2_V    (partselect       ) [ 010000110]
curr_input_data_sub_data_3_V    (partselect       ) [ 010000110]
curr_input_keep_V_2             (partselect       ) [ 000000000]
curr_input_strb_V_2             (partselect       ) [ 000000000]
curr_input_user_V_2             (partselect       ) [ 000000000]
curr_input_id_V_2               (partselect       ) [ 000000000]
curr_input_dest_V_2             (partselect       ) [ 000000000]
store_ln908                     (store            ) [ 000000000]
store_ln908                     (store            ) [ 000000000]
store_ln908                     (store            ) [ 000000000]
store_ln908                     (store            ) [ 000000000]
store_ln41                      (store            ) [ 000000000]
store_ln41                      (store            ) [ 000000000]
store_ln41                      (store            ) [ 000000000]
store_ln41                      (store            ) [ 000000000]
store_ln41                      (store            ) [ 000000000]
br_ln41                         (br               ) [ 010000110]
curr_output_data_sub_data_0_V   (load             ) [ 000000000]
curr_output_data_sub_data_1_V   (load             ) [ 000000000]
curr_output_data_sub_data_2_V   (load             ) [ 000000000]
curr_output_data_sub_data_3_V   (load             ) [ 000000000]
br_ln0                          (br               ) [ 000000000]
curr_output_data_sub_data_0_V_2 (phi              ) [ 010000010]
curr_output_data_sub_data_1_V_2 (phi              ) [ 010000010]
curr_output_data_sub_data_2_V_2 (phi              ) [ 010000010]
curr_output_data_sub_data_3_V_2 (phi              ) [ 010000010]
curr_input_dest_V_3             (load             ) [ 000000000]
curr_input_id_V_3               (load             ) [ 000000000]
curr_input_user_V_3             (load             ) [ 000000000]
curr_input_strb_V_3             (load             ) [ 000000000]
curr_input_keep_V_3             (load             ) [ 000000000]
tmp_2                           (bitconcatenate   ) [ 000000000]
zext_ln59                       (zext             ) [ 010000001]
write_ln59                      (write            ) [ 000000000]
br_ln23                         (br               ) [ 000000000]
ret_ln67                        (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outStream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_15_1_VITIS_LOOP_19_3_VITIS_LOOP_21_4_VITIS_LOOP_23_5_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_17_2_VITIS_LOOP_21_4_VITIS_LOOP_23_5_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_19_3_VITIS_LOOP_21_4_VITIS_LOOP_23_5_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_21_4_VITIS_LOOP_23_5_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i112P128A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i112.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i112.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i112.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i112.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i112.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i6.i3.i5.i7.i1.i6.i2.i8.i8.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i112P128A"/></StgValue>
</bind>
</comp>

<comp id="166" class="1004" name="input_ch_idx_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_ch_idx/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="col_stride_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_stride/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="indvar_flatten_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="col_idx_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_idx/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="indvar_flatten33_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten33/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="row_stride_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_stride/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="indvar_flatten84_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten84/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="row_idx_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_idx/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="indvar_flatten154_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten154/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="curr_input_dest_V_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="curr_input_dest_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="curr_input_id_V_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="curr_input_id_V/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="curr_input_user_V_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="curr_input_user_V/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="curr_input_strb_V_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="curr_input_strb_V/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="curr_input_keep_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="curr_input_keep_V/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="line_buff_group_0_val_V_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_0_val_V/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="line_buff_group_1_val_V_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_1_val_V/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="line_buff_group_2_val_V_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_2_val_V/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="line_buff_group_3_val_V_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_3_val_V/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="inStream_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="112" slack="0"/>
<pin id="240" dir="0" index="1" bw="112" slack="0"/>
<pin id="241" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inStream_read/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_write_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="112" slack="0"/>
<pin id="247" dir="0" index="2" bw="110" slack="0"/>
<pin id="248" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/7 "/>
</bind>
</comp>

<comp id="251" class="1004" name="line_buff_group_0_val_V_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="5" slack="0"/>
<pin id="255" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="line_buff_group_0_val_V_addr_1_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="6" slack="0"/>
<pin id="263" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_1/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="line_buff_group_0_val_V_addr_2_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="7" slack="0"/>
<pin id="271" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_2/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="line_buff_group_0_val_V_addr_3_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="7" slack="0"/>
<pin id="279" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_3/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="line_buff_group_0_val_V_addr_4_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="8" slack="0"/>
<pin id="287" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_4/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="line_buff_group_0_val_V_addr_5_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="8" slack="0"/>
<pin id="295" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_5/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="line_buff_group_0_val_V_addr_6_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="8" slack="0"/>
<pin id="303" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_6/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="line_buff_group_1_val_V_addr_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="5" slack="0"/>
<pin id="311" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="line_buff_group_1_val_V_addr_1_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="6" slack="0"/>
<pin id="319" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_1/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="line_buff_group_1_val_V_addr_2_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="7" slack="0"/>
<pin id="327" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_2/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="line_buff_group_1_val_V_addr_3_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="7" slack="0"/>
<pin id="335" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_3/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="line_buff_group_1_val_V_addr_4_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="8" slack="0"/>
<pin id="343" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_4/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="line_buff_group_1_val_V_addr_5_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="8" slack="0"/>
<pin id="351" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_5/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="line_buff_group_1_val_V_addr_6_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="8" slack="0"/>
<pin id="359" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_6/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="line_buff_group_2_val_V_addr_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="5" slack="0"/>
<pin id="367" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="line_buff_group_2_val_V_addr_1_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_1/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="line_buff_group_2_val_V_addr_2_gep_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="7" slack="0"/>
<pin id="383" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_2/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="line_buff_group_2_val_V_addr_3_gep_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="7" slack="0"/>
<pin id="391" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_3/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="line_buff_group_2_val_V_addr_4_gep_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="8" slack="0"/>
<pin id="399" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_4/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="line_buff_group_2_val_V_addr_5_gep_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="8" slack="0"/>
<pin id="407" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_5/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="line_buff_group_2_val_V_addr_6_gep_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="8" slack="0"/>
<pin id="415" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_6/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="line_buff_group_3_val_V_addr_gep_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="5" slack="0"/>
<pin id="423" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="line_buff_group_3_val_V_addr_1_gep_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="6" slack="0"/>
<pin id="431" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_1/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="line_buff_group_3_val_V_addr_2_gep_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="7" slack="0"/>
<pin id="439" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_2/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="line_buff_group_3_val_V_addr_3_gep_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="7" slack="0"/>
<pin id="447" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_3/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="line_buff_group_3_val_V_addr_4_gep_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="0" index="2" bw="8" slack="0"/>
<pin id="455" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_4/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="line_buff_group_3_val_V_addr_5_gep_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="0" index="2" bw="8" slack="0"/>
<pin id="463" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_5/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="line_buff_group_3_val_V_addr_6_gep_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="0" index="2" bw="8" slack="0"/>
<pin id="471" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_6/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="line_buff_group_0_val_V_addr_7_gep_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="0" index="2" bw="7" slack="0"/>
<pin id="479" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_7/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="line_buff_group_1_val_V_addr_7_gep_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="7" slack="0"/>
<pin id="485" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_7/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="line_buff_group_2_val_V_addr_7_gep_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="7" slack="0"/>
<pin id="491" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_7/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="line_buff_group_3_val_V_addr_7_gep_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="0" index="2" bw="7" slack="0"/>
<pin id="497" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_7/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="grp_access_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="7" slack="0"/>
<pin id="501" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="502" dir="0" index="2" bw="0" slack="0"/>
<pin id="504" dir="0" index="4" bw="7" slack="0"/>
<pin id="505" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="506" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="503" dir="1" index="3" bw="16" slack="0"/>
<pin id="507" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln908/6 curr_output_data_sub_data_0_V/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="grp_access_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="7" slack="0"/>
<pin id="511" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="512" dir="0" index="2" bw="0" slack="0"/>
<pin id="514" dir="0" index="4" bw="7" slack="0"/>
<pin id="515" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="516" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="513" dir="1" index="3" bw="16" slack="0"/>
<pin id="517" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln908/6 curr_output_data_sub_data_1_V/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="grp_access_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="7" slack="0"/>
<pin id="521" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="522" dir="0" index="2" bw="0" slack="0"/>
<pin id="524" dir="0" index="4" bw="7" slack="0"/>
<pin id="525" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="526" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="523" dir="1" index="3" bw="16" slack="0"/>
<pin id="527" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln908/6 curr_output_data_sub_data_2_V/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="grp_access_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="7" slack="0"/>
<pin id="531" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="532" dir="0" index="2" bw="0" slack="0"/>
<pin id="534" dir="0" index="4" bw="7" slack="0"/>
<pin id="535" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="536" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="533" dir="1" index="3" bw="16" slack="0"/>
<pin id="537" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln908/6 curr_output_data_sub_data_3_V/6 "/>
</bind>
</comp>

<comp id="543" class="1005" name="curr_output_data_sub_data_0_V_2_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="545" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_0_V_2 (phireg) "/>
</bind>
</comp>

<comp id="546" class="1004" name="curr_output_data_sub_data_0_V_2_phi_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="1"/>
<pin id="548" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="549" dir="0" index="2" bw="16" slack="0"/>
<pin id="550" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="551" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="curr_output_data_sub_data_0_V_2/7 "/>
</bind>
</comp>

<comp id="553" class="1005" name="curr_output_data_sub_data_1_V_2_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="555" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_1_V_2 (phireg) "/>
</bind>
</comp>

<comp id="556" class="1004" name="curr_output_data_sub_data_1_V_2_phi_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="1"/>
<pin id="558" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="559" dir="0" index="2" bw="16" slack="0"/>
<pin id="560" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="561" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="curr_output_data_sub_data_1_V_2/7 "/>
</bind>
</comp>

<comp id="563" class="1005" name="curr_output_data_sub_data_2_V_2_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="565" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_2_V_2 (phireg) "/>
</bind>
</comp>

<comp id="566" class="1004" name="curr_output_data_sub_data_2_V_2_phi_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="1"/>
<pin id="568" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="569" dir="0" index="2" bw="16" slack="0"/>
<pin id="570" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="571" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="curr_output_data_sub_data_2_V_2/7 "/>
</bind>
</comp>

<comp id="573" class="1005" name="curr_output_data_sub_data_3_V_2_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="575" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_3_V_2 (phireg) "/>
</bind>
</comp>

<comp id="576" class="1004" name="curr_output_data_sub_data_3_V_2_phi_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="1"/>
<pin id="578" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="579" dir="0" index="2" bw="16" slack="0"/>
<pin id="580" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="581" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="curr_output_data_sub_data_3_V_2/7 "/>
</bind>
</comp>

<comp id="583" class="1004" name="store_ln15_store_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="13" slack="0"/>
<pin id="586" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="store_ln15_store_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="4" slack="0"/>
<pin id="591" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="593" class="1004" name="store_ln15_store_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="10" slack="0"/>
<pin id="596" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="store_ln15_store_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="2" slack="0"/>
<pin id="601" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="603" class="1004" name="store_ln15_store_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="9" slack="0"/>
<pin id="606" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="store_ln15_store_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="4" slack="0"/>
<pin id="611" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="613" class="1004" name="store_ln15_store_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="6" slack="0"/>
<pin id="616" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="store_ln15_store_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="2" slack="0"/>
<pin id="621" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="623" class="1004" name="store_ln15_store_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="4" slack="0"/>
<pin id="626" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="628" class="1004" name="indvar_flatten33_load_load_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="9" slack="0"/>
<pin id="630" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten33_load/1 "/>
</bind>
</comp>

<comp id="631" class="1004" name="indvar_flatten84_load_load_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="10" slack="0"/>
<pin id="633" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten84_load/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="indvar_flatten154_load_load_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="13" slack="0"/>
<pin id="636" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten154_load/1 "/>
</bind>
</comp>

<comp id="637" class="1004" name="icmp_ln15_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="13" slack="0"/>
<pin id="639" dir="0" index="1" bw="13" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="643" class="1004" name="add_ln15_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="13" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="649" class="1004" name="icmp_ln17_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="10" slack="0"/>
<pin id="651" dir="0" index="1" bw="10" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 "/>
</bind>
</comp>

<comp id="655" class="1004" name="xor_ln14_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln14/1 "/>
</bind>
</comp>

<comp id="661" class="1004" name="icmp_ln19_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="9" slack="0"/>
<pin id="663" dir="0" index="1" bw="9" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="667" class="1004" name="and_ln14_4_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14_4/1 "/>
</bind>
</comp>

<comp id="673" class="1004" name="or_ln17_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17/1 "/>
</bind>
</comp>

<comp id="679" class="1004" name="add_ln19_1_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="9" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/1 "/>
</bind>
</comp>

<comp id="685" class="1004" name="select_ln19_4_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="0" index="2" bw="9" slack="0"/>
<pin id="689" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_4/1 "/>
</bind>
</comp>

<comp id="693" class="1004" name="add_ln17_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="10" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/1 "/>
</bind>
</comp>

<comp id="699" class="1004" name="select_ln17_5_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="0" index="2" bw="10" slack="0"/>
<pin id="703" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_5/1 "/>
</bind>
</comp>

<comp id="707" class="1004" name="store_ln23_store_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="13" slack="0"/>
<pin id="709" dir="0" index="1" bw="13" slack="0"/>
<pin id="710" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="712" class="1004" name="store_ln23_store_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="10" slack="0"/>
<pin id="714" dir="0" index="1" bw="10" slack="0"/>
<pin id="715" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="717" class="1004" name="store_ln23_store_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="9" slack="0"/>
<pin id="719" dir="0" index="1" bw="9" slack="0"/>
<pin id="720" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="722" class="1004" name="indvar_flatten_load_load_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="6" slack="1"/>
<pin id="724" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="725" class="1004" name="col_idx_1_load_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="4" slack="1"/>
<pin id="727" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_idx_1/2 "/>
</bind>
</comp>

<comp id="728" class="1004" name="cmp96_not_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="4" slack="0"/>
<pin id="730" dir="0" index="1" bw="3" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp96_not/2 "/>
</bind>
</comp>

<comp id="734" class="1004" name="icmp_ln21_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="6" slack="0"/>
<pin id="736" dir="0" index="1" bw="6" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/2 "/>
</bind>
</comp>

<comp id="740" class="1004" name="select_ln17_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="1"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="0" index="2" bw="4" slack="0"/>
<pin id="744" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/2 "/>
</bind>
</comp>

<comp id="747" class="1004" name="xor_ln17_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="1"/>
<pin id="749" dir="0" index="1" bw="1" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln17/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="or_ln17_3_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="1"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17_3/2 "/>
</bind>
</comp>

<comp id="757" class="1004" name="and_ln14_3_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="1"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14_3/2 "/>
</bind>
</comp>

<comp id="762" class="1004" name="and_ln17_1_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17_1/2 "/>
</bind>
</comp>

<comp id="768" class="1004" name="add_ln19_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="4" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="774" class="1004" name="or_ln19_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="1"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/2 "/>
</bind>
</comp>

<comp id="779" class="1004" name="or_ln19_2_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="1" slack="1"/>
<pin id="782" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_2/2 "/>
</bind>
</comp>

<comp id="784" class="1004" name="select_ln19_1_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="4" slack="0"/>
<pin id="787" dir="0" index="2" bw="4" slack="0"/>
<pin id="788" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_1/2 "/>
</bind>
</comp>

<comp id="792" class="1004" name="add_ln21_1_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="6" slack="0"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/2 "/>
</bind>
</comp>

<comp id="798" class="1004" name="select_ln21_4_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="1" slack="0"/>
<pin id="801" dir="0" index="2" bw="6" slack="0"/>
<pin id="802" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_4/2 "/>
</bind>
</comp>

<comp id="806" class="1004" name="store_ln23_store_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="4" slack="0"/>
<pin id="808" dir="0" index="1" bw="4" slack="1"/>
<pin id="809" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="811" class="1004" name="store_ln23_store_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="6" slack="0"/>
<pin id="813" dir="0" index="1" bw="6" slack="1"/>
<pin id="814" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="816" class="1004" name="col_stride_1_load_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="2" slack="2"/>
<pin id="818" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_stride_1/3 "/>
</bind>
</comp>

<comp id="819" class="1004" name="row_stride_1_load_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="2" slack="2"/>
<pin id="821" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_stride_1/3 "/>
</bind>
</comp>

<comp id="822" class="1004" name="row_idx_1_load_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="4" slack="2"/>
<pin id="824" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_idx_1/3 "/>
</bind>
</comp>

<comp id="825" class="1004" name="cmp92_not_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="4" slack="0"/>
<pin id="827" dir="0" index="1" bw="3" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp92_not/3 "/>
</bind>
</comp>

<comp id="831" class="1004" name="trunc_ln17_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="2" slack="0"/>
<pin id="833" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/3 "/>
</bind>
</comp>

<comp id="835" class="1004" name="cmp94_not_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="2" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp94_not/3 "/>
</bind>
</comp>

<comp id="841" class="1004" name="tmp1_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="1" slack="0"/>
<pin id="844" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="847" class="1004" name="trunc_ln21_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="2" slack="0"/>
<pin id="849" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/3 "/>
</bind>
</comp>

<comp id="851" class="1004" name="empty_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="857" class="1004" name="cmp98_not_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="2" slack="0"/>
<pin id="859" dir="0" index="1" bw="1" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp98_not/3 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp2_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="1"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="868" class="1004" name="brmerge456_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="1" slack="0"/>
<pin id="871" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge456/3 "/>
</bind>
</comp>

<comp id="874" class="1004" name="input_ch_idx_load_load_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="4" slack="2"/>
<pin id="876" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_ch_idx_load/3 "/>
</bind>
</comp>

<comp id="877" class="1004" name="row_idx_3_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="4" slack="0"/>
<pin id="879" dir="0" index="1" bw="1" slack="0"/>
<pin id="880" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_idx_3/3 "/>
</bind>
</comp>

<comp id="883" class="1004" name="select_ln14_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="2"/>
<pin id="885" dir="0" index="1" bw="1" slack="0"/>
<pin id="886" dir="0" index="2" bw="2" slack="0"/>
<pin id="887" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/3 "/>
</bind>
</comp>

<comp id="890" class="1004" name="cmp92_not_mid1_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="4" slack="0"/>
<pin id="892" dir="0" index="1" bw="3" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp92_not_mid1/3 "/>
</bind>
</comp>

<comp id="896" class="1004" name="select_ln14_1_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="2"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="0" index="2" bw="1" slack="0"/>
<pin id="900" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_1/3 "/>
</bind>
</comp>

<comp id="903" class="1004" name="and_ln14_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="0"/>
<pin id="905" dir="0" index="1" bw="1" slack="2"/>
<pin id="906" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14/3 "/>
</bind>
</comp>

<comp id="908" class="1004" name="or_ln14_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="2"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14/3 "/>
</bind>
</comp>

<comp id="913" class="1004" name="or_ln14_1_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="2"/>
<pin id="915" dir="0" index="1" bw="1" slack="1"/>
<pin id="916" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14_1/3 "/>
</bind>
</comp>

<comp id="917" class="1004" name="and_ln14_1_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="1" slack="2"/>
<pin id="920" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14_1/3 "/>
</bind>
</comp>

<comp id="922" class="1004" name="or_ln14_2_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="2"/>
<pin id="924" dir="0" index="1" bw="1" slack="0"/>
<pin id="925" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14_2/3 "/>
</bind>
</comp>

<comp id="927" class="1004" name="icmp_ln23_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="4" slack="0"/>
<pin id="929" dir="0" index="1" bw="4" slack="0"/>
<pin id="930" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/3 "/>
</bind>
</comp>

<comp id="933" class="1004" name="and_ln14_2_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="0"/>
<pin id="935" dir="0" index="1" bw="1" slack="2"/>
<pin id="936" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14_2/3 "/>
</bind>
</comp>

<comp id="938" class="1004" name="select_ln15_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="2"/>
<pin id="940" dir="0" index="1" bw="4" slack="0"/>
<pin id="941" dir="0" index="2" bw="4" slack="0"/>
<pin id="942" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/3 "/>
</bind>
</comp>

<comp id="945" class="1004" name="row_stride_3_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="2" slack="0"/>
<pin id="947" dir="0" index="1" bw="1" slack="0"/>
<pin id="948" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_stride_3/3 "/>
</bind>
</comp>

<comp id="951" class="1004" name="trunc_ln17_1_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="2" slack="0"/>
<pin id="953" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_1/3 "/>
</bind>
</comp>

<comp id="955" class="1004" name="select_ln17_1_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="2"/>
<pin id="957" dir="0" index="1" bw="1" slack="0"/>
<pin id="958" dir="0" index="2" bw="1" slack="0"/>
<pin id="959" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_1/3 "/>
</bind>
</comp>

<comp id="962" class="1004" name="cmp94_not_mid1_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="2" slack="0"/>
<pin id="964" dir="0" index="1" bw="1" slack="0"/>
<pin id="965" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp94_not_mid1/3 "/>
</bind>
</comp>

<comp id="968" class="1004" name="tmp1_mid1_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="0"/>
<pin id="970" dir="0" index="1" bw="1" slack="0"/>
<pin id="971" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1_mid1/3 "/>
</bind>
</comp>

<comp id="974" class="1004" name="select_ln17_2_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="2"/>
<pin id="976" dir="0" index="1" bw="1" slack="0"/>
<pin id="977" dir="0" index="2" bw="1" slack="0"/>
<pin id="978" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_2/3 "/>
</bind>
</comp>

<comp id="981" class="1004" name="or_ln17_1_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="2"/>
<pin id="983" dir="0" index="1" bw="1" slack="0"/>
<pin id="984" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17_1/3 "/>
</bind>
</comp>

<comp id="986" class="1004" name="select_ln17_3_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="2"/>
<pin id="988" dir="0" index="1" bw="1" slack="0"/>
<pin id="989" dir="0" index="2" bw="1" slack="0"/>
<pin id="990" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_3/3 "/>
</bind>
</comp>

<comp id="993" class="1004" name="or_ln17_2_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="2"/>
<pin id="995" dir="0" index="1" bw="1" slack="0"/>
<pin id="996" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17_2/3 "/>
</bind>
</comp>

<comp id="998" class="1004" name="and_ln17_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="0"/>
<pin id="1000" dir="0" index="1" bw="1" slack="1"/>
<pin id="1001" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17/3 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="select_ln17_4_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="2"/>
<pin id="1005" dir="0" index="1" bw="2" slack="0"/>
<pin id="1006" dir="0" index="2" bw="2" slack="0"/>
<pin id="1007" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_4/3 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="select_ln19_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="1"/>
<pin id="1012" dir="0" index="1" bw="1" slack="0"/>
<pin id="1013" dir="0" index="2" bw="2" slack="0"/>
<pin id="1014" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/3 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="cmp96_not_mid1_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="4" slack="1"/>
<pin id="1019" dir="0" index="1" bw="3" slack="0"/>
<pin id="1020" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp96_not_mid1/3 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="select_ln19_2_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="1"/>
<pin id="1024" dir="0" index="1" bw="1" slack="0"/>
<pin id="1025" dir="0" index="2" bw="1" slack="0"/>
<pin id="1026" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_2/3 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="select_ln19_3_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="1"/>
<pin id="1031" dir="0" index="1" bw="1" slack="0"/>
<pin id="1032" dir="0" index="2" bw="1" slack="0"/>
<pin id="1033" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_3/3 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="or_ln19_1_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="1"/>
<pin id="1038" dir="0" index="1" bw="1" slack="0"/>
<pin id="1039" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_1/3 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="xor_ln19_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="1"/>
<pin id="1043" dir="0" index="1" bw="1" slack="0"/>
<pin id="1044" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19/3 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="and_ln19_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="0"/>
<pin id="1048" dir="0" index="1" bw="1" slack="0"/>
<pin id="1049" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19/3 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="col_stride_3_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="2" slack="0"/>
<pin id="1054" dir="0" index="1" bw="1" slack="0"/>
<pin id="1055" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_stride_3/3 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="or_ln21_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="0"/>
<pin id="1060" dir="0" index="1" bw="1" slack="1"/>
<pin id="1061" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21/3 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="or_ln21_1_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="0"/>
<pin id="1065" dir="0" index="1" bw="1" slack="2"/>
<pin id="1066" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21_1/3 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="select_ln21_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="0" index="1" bw="1" slack="0"/>
<pin id="1071" dir="0" index="2" bw="4" slack="0"/>
<pin id="1072" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/3 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="trunc_ln21_1_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="2" slack="0"/>
<pin id="1078" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21_1/3 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="p_mid1_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="0"/>
<pin id="1082" dir="0" index="1" bw="1" slack="0"/>
<pin id="1083" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_mid1/3 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="select_ln21_1_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="0"/>
<pin id="1088" dir="0" index="1" bw="1" slack="0"/>
<pin id="1089" dir="0" index="2" bw="1" slack="0"/>
<pin id="1090" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_1/3 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="cmp98_not_mid1_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="2" slack="0"/>
<pin id="1096" dir="0" index="1" bw="1" slack="0"/>
<pin id="1097" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp98_not_mid1/3 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="tmp2_mid1_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="0"/>
<pin id="1102" dir="0" index="1" bw="1" slack="0"/>
<pin id="1103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2_mid1/3 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="brmerge456_mid1_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="0"/>
<pin id="1108" dir="0" index="1" bw="1" slack="0"/>
<pin id="1109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge456_mid1/3 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="select_ln21_2_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="1" slack="0"/>
<pin id="1114" dir="0" index="1" bw="1" slack="0"/>
<pin id="1115" dir="0" index="2" bw="1" slack="0"/>
<pin id="1116" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_2/3 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="xor_ln21_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="1" slack="0"/>
<pin id="1122" dir="0" index="1" bw="1" slack="0"/>
<pin id="1123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21/3 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="select_ln21_3_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="1" slack="0"/>
<pin id="1128" dir="0" index="1" bw="2" slack="0"/>
<pin id="1129" dir="0" index="2" bw="2" slack="0"/>
<pin id="1130" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_3/3 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="zext_ln908_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="4" slack="0"/>
<pin id="1136" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/3 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="icmp_ln52_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="4" slack="0"/>
<pin id="1140" dir="0" index="1" bw="4" slack="0"/>
<pin id="1141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/3 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="curr_output_last_V_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="0"/>
<pin id="1146" dir="0" index="1" bw="1" slack="0"/>
<pin id="1147" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="curr_output_last_V/3 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="add_ln23_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="4" slack="0"/>
<pin id="1152" dir="0" index="1" bw="1" slack="0"/>
<pin id="1153" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/3 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="store_ln23_store_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="4" slack="0"/>
<pin id="1158" dir="0" index="1" bw="4" slack="2"/>
<pin id="1159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/3 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="store_ln23_store_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="2" slack="0"/>
<pin id="1163" dir="0" index="1" bw="2" slack="2"/>
<pin id="1164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/3 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="store_ln23_store_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="2" slack="0"/>
<pin id="1168" dir="0" index="1" bw="2" slack="2"/>
<pin id="1169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/3 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="store_ln23_store_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="4" slack="0"/>
<pin id="1173" dir="0" index="1" bw="4" slack="2"/>
<pin id="1174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/3 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="select_ln19_1_cast_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="4" slack="3"/>
<pin id="1178" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln19_1_cast/5 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="zext_ln908_1_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="7" slack="0"/>
<pin id="1181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_1/6 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="curr_input_data_sub_data_0_V_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="112" slack="0"/>
<pin id="1188" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="curr_input_data_sub_data_0_V/6 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="curr_input_data_sub_data_1_V_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="16" slack="0"/>
<pin id="1193" dir="0" index="1" bw="112" slack="0"/>
<pin id="1194" dir="0" index="2" bw="6" slack="0"/>
<pin id="1195" dir="0" index="3" bw="6" slack="0"/>
<pin id="1196" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="curr_input_data_sub_data_1_V/6 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="curr_input_data_sub_data_2_V_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="16" slack="0"/>
<pin id="1204" dir="0" index="1" bw="112" slack="0"/>
<pin id="1205" dir="0" index="2" bw="7" slack="0"/>
<pin id="1206" dir="0" index="3" bw="7" slack="0"/>
<pin id="1207" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="curr_input_data_sub_data_2_V/6 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="curr_input_data_sub_data_3_V_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="16" slack="0"/>
<pin id="1215" dir="0" index="1" bw="112" slack="0"/>
<pin id="1216" dir="0" index="2" bw="7" slack="0"/>
<pin id="1217" dir="0" index="3" bw="7" slack="0"/>
<pin id="1218" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="curr_input_data_sub_data_3_V/6 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="curr_input_keep_V_2_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="8" slack="0"/>
<pin id="1226" dir="0" index="1" bw="112" slack="0"/>
<pin id="1227" dir="0" index="2" bw="8" slack="0"/>
<pin id="1228" dir="0" index="3" bw="8" slack="0"/>
<pin id="1229" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="curr_input_keep_V_2/6 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="curr_input_strb_V_2_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="8" slack="0"/>
<pin id="1236" dir="0" index="1" bw="112" slack="0"/>
<pin id="1237" dir="0" index="2" bw="8" slack="0"/>
<pin id="1238" dir="0" index="3" bw="8" slack="0"/>
<pin id="1239" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="curr_input_strb_V_2/6 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="curr_input_user_V_2_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="2" slack="0"/>
<pin id="1246" dir="0" index="1" bw="112" slack="0"/>
<pin id="1247" dir="0" index="2" bw="8" slack="0"/>
<pin id="1248" dir="0" index="3" bw="8" slack="0"/>
<pin id="1249" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="curr_input_user_V_2/6 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="curr_input_id_V_2_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="5" slack="0"/>
<pin id="1256" dir="0" index="1" bw="112" slack="0"/>
<pin id="1257" dir="0" index="2" bw="8" slack="0"/>
<pin id="1258" dir="0" index="3" bw="8" slack="0"/>
<pin id="1259" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="curr_input_id_V_2/6 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="curr_input_dest_V_2_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="6" slack="0"/>
<pin id="1266" dir="0" index="1" bw="112" slack="0"/>
<pin id="1267" dir="0" index="2" bw="8" slack="0"/>
<pin id="1268" dir="0" index="3" bw="8" slack="0"/>
<pin id="1269" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="curr_input_dest_V_2/6 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="store_ln41_store_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="8" slack="0"/>
<pin id="1276" dir="0" index="1" bw="8" slack="5"/>
<pin id="1277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/6 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="store_ln41_store_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="8" slack="0"/>
<pin id="1281" dir="0" index="1" bw="8" slack="5"/>
<pin id="1282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/6 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="store_ln41_store_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="2" slack="0"/>
<pin id="1286" dir="0" index="1" bw="2" slack="5"/>
<pin id="1287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/6 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="store_ln41_store_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="5" slack="0"/>
<pin id="1291" dir="0" index="1" bw="5" slack="5"/>
<pin id="1292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/6 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="store_ln41_store_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="6" slack="0"/>
<pin id="1296" dir="0" index="1" bw="6" slack="5"/>
<pin id="1297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/6 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="curr_input_dest_V_3_load_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="6" slack="6"/>
<pin id="1301" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="curr_input_dest_V_3/7 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="curr_input_id_V_3_load_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="5" slack="6"/>
<pin id="1304" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="curr_input_id_V_3/7 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="curr_input_user_V_3_load_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="2" slack="6"/>
<pin id="1307" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="curr_input_user_V_3/7 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="curr_input_strb_V_3_load_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="8" slack="6"/>
<pin id="1310" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="curr_input_strb_V_3/7 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="curr_input_keep_V_3_load_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="8" slack="6"/>
<pin id="1313" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="curr_input_keep_V_3/7 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="tmp_2_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="110" slack="0"/>
<pin id="1316" dir="0" index="1" bw="6" slack="0"/>
<pin id="1317" dir="0" index="2" bw="1" slack="0"/>
<pin id="1318" dir="0" index="3" bw="5" slack="0"/>
<pin id="1319" dir="0" index="4" bw="1" slack="0"/>
<pin id="1320" dir="0" index="5" bw="1" slack="4"/>
<pin id="1321" dir="0" index="6" bw="1" slack="0"/>
<pin id="1322" dir="0" index="7" bw="2" slack="0"/>
<pin id="1323" dir="0" index="8" bw="8" slack="0"/>
<pin id="1324" dir="0" index="9" bw="8" slack="0"/>
<pin id="1325" dir="0" index="10" bw="16" slack="0"/>
<pin id="1326" dir="0" index="11" bw="16" slack="0"/>
<pin id="1327" dir="0" index="12" bw="16" slack="0"/>
<pin id="1328" dir="0" index="13" bw="16" slack="0"/>
<pin id="1329" dir="1" index="14" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="zext_ln59_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="110" slack="0"/>
<pin id="1345" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/7 "/>
</bind>
</comp>

<comp id="1348" class="1007" name="grp_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="4" slack="0"/>
<pin id="1350" dir="0" index="1" bw="4" slack="0"/>
<pin id="1351" dir="0" index="2" bw="4" slack="0"/>
<pin id="1352" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln908/3 add_ln908/5 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="input_ch_idx_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="4" slack="0"/>
<pin id="1359" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="input_ch_idx "/>
</bind>
</comp>

<comp id="1364" class="1005" name="col_stride_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="2" slack="0"/>
<pin id="1366" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="col_stride "/>
</bind>
</comp>

<comp id="1371" class="1005" name="indvar_flatten_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="6" slack="0"/>
<pin id="1373" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="1378" class="1005" name="col_idx_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="4" slack="0"/>
<pin id="1380" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="col_idx "/>
</bind>
</comp>

<comp id="1385" class="1005" name="indvar_flatten33_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="9" slack="0"/>
<pin id="1387" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten33 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="row_stride_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="2" slack="0"/>
<pin id="1394" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="row_stride "/>
</bind>
</comp>

<comp id="1399" class="1005" name="indvar_flatten84_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="10" slack="0"/>
<pin id="1401" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten84 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="row_idx_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="4" slack="0"/>
<pin id="1408" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="row_idx "/>
</bind>
</comp>

<comp id="1413" class="1005" name="indvar_flatten154_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="13" slack="0"/>
<pin id="1415" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten154 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="curr_input_dest_V_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="6" slack="5"/>
<pin id="1422" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="curr_input_dest_V "/>
</bind>
</comp>

<comp id="1426" class="1005" name="curr_input_id_V_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="5" slack="5"/>
<pin id="1428" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="curr_input_id_V "/>
</bind>
</comp>

<comp id="1432" class="1005" name="curr_input_user_V_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="2" slack="5"/>
<pin id="1434" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="curr_input_user_V "/>
</bind>
</comp>

<comp id="1438" class="1005" name="curr_input_strb_V_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="8" slack="5"/>
<pin id="1440" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="curr_input_strb_V "/>
</bind>
</comp>

<comp id="1444" class="1005" name="curr_input_keep_V_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="8" slack="5"/>
<pin id="1446" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="curr_input_keep_V "/>
</bind>
</comp>

<comp id="1450" class="1005" name="icmp_ln15_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="1" slack="1"/>
<pin id="1452" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="icmp_ln17_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="1" slack="1"/>
<pin id="1456" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="xor_ln14_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="1" slack="1"/>
<pin id="1468" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln14 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="icmp_ln19_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="1" slack="1"/>
<pin id="1476" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="and_ln14_4_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="1" slack="1"/>
<pin id="1481" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln14_4 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="or_ln17_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="1" slack="1"/>
<pin id="1492" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln17 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="cmp96_not_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="1" slack="1"/>
<pin id="1498" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp96_not "/>
</bind>
</comp>

<comp id="1502" class="1005" name="or_ln17_3_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="1" slack="1"/>
<pin id="1504" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln17_3 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="and_ln17_1_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="1" slack="1"/>
<pin id="1509" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln17_1 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="add_ln19_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="4" slack="1"/>
<pin id="1518" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="or_ln19_2_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="1" slack="1"/>
<pin id="1523" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln19_2 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="select_ln19_1_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="4" slack="3"/>
<pin id="1528" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="select_ln19_1 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="select_ln21_1_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="1" slack="3"/>
<pin id="1533" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln21_1 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="zext_ln908_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="7" slack="1"/>
<pin id="1537" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln908 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="curr_output_last_V_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="1" slack="4"/>
<pin id="1542" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="curr_output_last_V "/>
</bind>
</comp>

<comp id="1545" class="1005" name="select_ln19_1_cast_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="7" slack="1"/>
<pin id="1547" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln19_1_cast "/>
</bind>
</comp>

<comp id="1550" class="1005" name="line_buff_group_0_val_V_addr_7_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="7" slack="1"/>
<pin id="1552" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_group_0_val_V_addr_7 "/>
</bind>
</comp>

<comp id="1555" class="1005" name="line_buff_group_1_val_V_addr_7_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="7" slack="1"/>
<pin id="1557" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_group_1_val_V_addr_7 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="line_buff_group_2_val_V_addr_7_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="7" slack="1"/>
<pin id="1562" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_group_2_val_V_addr_7 "/>
</bind>
</comp>

<comp id="1565" class="1005" name="line_buff_group_3_val_V_addr_7_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="7" slack="1"/>
<pin id="1567" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_group_3_val_V_addr_7 "/>
</bind>
</comp>

<comp id="1570" class="1005" name="curr_input_data_sub_data_0_V_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="16" slack="1"/>
<pin id="1572" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="curr_input_data_sub_data_0_V "/>
</bind>
</comp>

<comp id="1575" class="1005" name="curr_input_data_sub_data_1_V_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="16" slack="1"/>
<pin id="1577" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="curr_input_data_sub_data_1_V "/>
</bind>
</comp>

<comp id="1580" class="1005" name="curr_input_data_sub_data_2_V_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="16" slack="1"/>
<pin id="1582" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="curr_input_data_sub_data_2_V "/>
</bind>
</comp>

<comp id="1585" class="1005" name="curr_input_data_sub_data_3_V_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="16" slack="1"/>
<pin id="1587" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="curr_input_data_sub_data_3_V "/>
</bind>
</comp>

<comp id="1590" class="1005" name="zext_ln59_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="112" slack="1"/>
<pin id="1592" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln59 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="169"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="4" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="28" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="28" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="28" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="28" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="114" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="0" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="164" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="2" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="222" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="32" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="264"><net_src comp="222" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="30" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="34" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="272"><net_src comp="222" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="280"><net_src comp="222" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="30" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="38" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="288"><net_src comp="222" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="30" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="40" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="296"><net_src comp="222" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="30" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="42" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="304"><net_src comp="222" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="30" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="44" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="312"><net_src comp="226" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="30" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="32" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="320"><net_src comp="226" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="30" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="34" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="328"><net_src comp="226" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="30" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="36" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="336"><net_src comp="226" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="30" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="38" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="344"><net_src comp="226" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="30" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="40" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="352"><net_src comp="226" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="30" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="42" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="360"><net_src comp="226" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="30" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="44" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="368"><net_src comp="230" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="30" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="32" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="376"><net_src comp="230" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="30" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="34" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="384"><net_src comp="230" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="30" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="36" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="392"><net_src comp="230" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="30" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="38" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="400"><net_src comp="230" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="30" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="40" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="408"><net_src comp="230" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="30" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="42" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="416"><net_src comp="230" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="30" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="44" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="424"><net_src comp="234" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="30" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="32" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="432"><net_src comp="234" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="30" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="34" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="440"><net_src comp="234" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="30" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="36" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="448"><net_src comp="234" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="30" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="38" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="456"><net_src comp="234" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="30" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="40" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="464"><net_src comp="234" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="30" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="42" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="472"><net_src comp="234" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="30" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="44" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="480"><net_src comp="30" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="486"><net_src comp="30" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="30" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="30" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="508"><net_src comp="475" pin="3"/><net_sink comp="499" pin=2"/></net>

<net id="518"><net_src comp="481" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="528"><net_src comp="487" pin="3"/><net_sink comp="519" pin=2"/></net>

<net id="538"><net_src comp="493" pin="3"/><net_sink comp="529" pin=2"/></net>

<net id="539"><net_src comp="475" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="540"><net_src comp="481" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="541"><net_src comp="487" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="542"><net_src comp="493" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="552"><net_src comp="499" pin="3"/><net_sink comp="546" pin=2"/></net>

<net id="562"><net_src comp="509" pin="3"/><net_sink comp="556" pin=2"/></net>

<net id="572"><net_src comp="519" pin="3"/><net_sink comp="566" pin=2"/></net>

<net id="582"><net_src comp="529" pin="3"/><net_sink comp="576" pin=2"/></net>

<net id="587"><net_src comp="54" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="592"><net_src comp="56" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="597"><net_src comp="58" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="602"><net_src comp="60" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="607"><net_src comp="62" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="612"><net_src comp="56" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="64" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="60" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="627"><net_src comp="56" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="641"><net_src comp="634" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="66" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="634" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="68" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="631" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="70" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="649" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="72" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="628" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="74" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="661" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="655" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="667" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="649" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="628" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="76" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="690"><net_src comp="673" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="76" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="679" pin="2"/><net_sink comp="685" pin=2"/></net>

<net id="697"><net_src comp="631" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="78" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="704"><net_src comp="649" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="78" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="693" pin="2"/><net_sink comp="699" pin=2"/></net>

<net id="711"><net_src comp="643" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="716"><net_src comp="699" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="721"><net_src comp="685" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="732"><net_src comp="725" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="80" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="722" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="82" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="745"><net_src comp="56" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="746"><net_src comp="725" pin="1"/><net_sink comp="740" pin=2"/></net>

<net id="751"><net_src comp="72" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="756"><net_src comp="747" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="761"><net_src comp="734" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="766"><net_src comp="757" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="752" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="740" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="84" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="762" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="783"><net_src comp="774" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="789"><net_src comp="762" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="790"><net_src comp="768" pin="2"/><net_sink comp="784" pin=1"/></net>

<net id="791"><net_src comp="740" pin="3"/><net_sink comp="784" pin=2"/></net>

<net id="796"><net_src comp="722" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="86" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="803"><net_src comp="779" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="86" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="805"><net_src comp="792" pin="2"/><net_sink comp="798" pin=2"/></net>

<net id="810"><net_src comp="784" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="815"><net_src comp="798" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="829"><net_src comp="822" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="80" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="834"><net_src comp="819" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="839"><net_src comp="819" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="88" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="845"><net_src comp="825" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="835" pin="2"/><net_sink comp="841" pin=1"/></net>

<net id="850"><net_src comp="816" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="855"><net_src comp="847" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="831" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="816" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="88" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="857" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="872"><net_src comp="863" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="841" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="881"><net_src comp="822" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="84" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="888"><net_src comp="60" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="889"><net_src comp="819" pin="1"/><net_sink comp="883" pin=2"/></net>

<net id="894"><net_src comp="877" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="80" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="901"><net_src comp="890" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="902"><net_src comp="825" pin="2"/><net_sink comp="896" pin=2"/></net>

<net id="907"><net_src comp="831" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="912"><net_src comp="841" pin="2"/><net_sink comp="908" pin=1"/></net>

<net id="921"><net_src comp="851" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="926"><net_src comp="868" pin="2"/><net_sink comp="922" pin=1"/></net>

<net id="931"><net_src comp="874" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="90" pin="0"/><net_sink comp="927" pin=1"/></net>

<net id="937"><net_src comp="927" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="943"><net_src comp="877" pin="2"/><net_sink comp="938" pin=1"/></net>

<net id="944"><net_src comp="822" pin="1"/><net_sink comp="938" pin=2"/></net>

<net id="949"><net_src comp="883" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="88" pin="0"/><net_sink comp="945" pin=1"/></net>

<net id="954"><net_src comp="945" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="960"><net_src comp="951" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="961"><net_src comp="903" pin="2"/><net_sink comp="955" pin=2"/></net>

<net id="966"><net_src comp="883" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="60" pin="0"/><net_sink comp="962" pin=1"/></net>

<net id="972"><net_src comp="896" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="962" pin="2"/><net_sink comp="968" pin=1"/></net>

<net id="979"><net_src comp="968" pin="2"/><net_sink comp="974" pin=1"/></net>

<net id="980"><net_src comp="908" pin="2"/><net_sink comp="974" pin=2"/></net>

<net id="985"><net_src comp="913" pin="2"/><net_sink comp="981" pin=1"/></net>

<net id="991"><net_src comp="951" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="992"><net_src comp="917" pin="2"/><net_sink comp="986" pin=2"/></net>

<net id="997"><net_src comp="922" pin="2"/><net_sink comp="993" pin=1"/></net>

<net id="1002"><net_src comp="933" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1008"><net_src comp="945" pin="2"/><net_sink comp="1003" pin=1"/></net>

<net id="1009"><net_src comp="883" pin="3"/><net_sink comp="1003" pin=2"/></net>

<net id="1015"><net_src comp="60" pin="0"/><net_sink comp="1010" pin=1"/></net>

<net id="1016"><net_src comp="816" pin="1"/><net_sink comp="1010" pin=2"/></net>

<net id="1021"><net_src comp="80" pin="0"/><net_sink comp="1017" pin=1"/></net>

<net id="1027"><net_src comp="1017" pin="2"/><net_sink comp="1022" pin=1"/></net>

<net id="1028"><net_src comp="981" pin="2"/><net_sink comp="1022" pin=2"/></net>

<net id="1034"><net_src comp="955" pin="3"/><net_sink comp="1029" pin=1"/></net>

<net id="1035"><net_src comp="986" pin="3"/><net_sink comp="1029" pin=2"/></net>

<net id="1040"><net_src comp="993" pin="2"/><net_sink comp="1036" pin=1"/></net>

<net id="1045"><net_src comp="72" pin="0"/><net_sink comp="1041" pin=1"/></net>

<net id="1050"><net_src comp="998" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="1041" pin="2"/><net_sink comp="1046" pin=1"/></net>

<net id="1056"><net_src comp="1010" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1057"><net_src comp="88" pin="0"/><net_sink comp="1052" pin=1"/></net>

<net id="1062"><net_src comp="1046" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1067"><net_src comp="1058" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1073"><net_src comp="1063" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1074"><net_src comp="56" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1075"><net_src comp="874" pin="1"/><net_sink comp="1068" pin=2"/></net>

<net id="1079"><net_src comp="1052" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1084"><net_src comp="1076" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="955" pin="3"/><net_sink comp="1080" pin=1"/></net>

<net id="1091"><net_src comp="1046" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1092"><net_src comp="1080" pin="2"/><net_sink comp="1086" pin=1"/></net>

<net id="1093"><net_src comp="1029" pin="3"/><net_sink comp="1086" pin=2"/></net>

<net id="1098"><net_src comp="1010" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1099"><net_src comp="60" pin="0"/><net_sink comp="1094" pin=1"/></net>

<net id="1104"><net_src comp="1022" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1105"><net_src comp="1094" pin="2"/><net_sink comp="1100" pin=1"/></net>

<net id="1110"><net_src comp="1100" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1111"><net_src comp="974" pin="3"/><net_sink comp="1106" pin=1"/></net>

<net id="1117"><net_src comp="1046" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1118"><net_src comp="1106" pin="2"/><net_sink comp="1112" pin=1"/></net>

<net id="1119"><net_src comp="1036" pin="2"/><net_sink comp="1112" pin=2"/></net>

<net id="1124"><net_src comp="1112" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="72" pin="0"/><net_sink comp="1120" pin=1"/></net>

<net id="1131"><net_src comp="1046" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1132"><net_src comp="1052" pin="2"/><net_sink comp="1126" pin=1"/></net>

<net id="1133"><net_src comp="1010" pin="3"/><net_sink comp="1126" pin=2"/></net>

<net id="1137"><net_src comp="1068" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1142"><net_src comp="1068" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1143"><net_src comp="94" pin="0"/><net_sink comp="1138" pin=1"/></net>

<net id="1148"><net_src comp="1138" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1149"><net_src comp="1120" pin="2"/><net_sink comp="1144" pin=1"/></net>

<net id="1154"><net_src comp="1068" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="84" pin="0"/><net_sink comp="1150" pin=1"/></net>

<net id="1160"><net_src comp="938" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1165"><net_src comp="1003" pin="3"/><net_sink comp="1161" pin=0"/></net>

<net id="1170"><net_src comp="1126" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1175"><net_src comp="1150" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1182"><net_src comp="1179" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="1184"><net_src comp="1179" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="1185"><net_src comp="1179" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="1189"><net_src comp="238" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="499" pin=4"/></net>

<net id="1197"><net_src comp="116" pin="0"/><net_sink comp="1191" pin=0"/></net>

<net id="1198"><net_src comp="238" pin="2"/><net_sink comp="1191" pin=1"/></net>

<net id="1199"><net_src comp="118" pin="0"/><net_sink comp="1191" pin=2"/></net>

<net id="1200"><net_src comp="120" pin="0"/><net_sink comp="1191" pin=3"/></net>

<net id="1201"><net_src comp="1191" pin="4"/><net_sink comp="509" pin=4"/></net>

<net id="1208"><net_src comp="116" pin="0"/><net_sink comp="1202" pin=0"/></net>

<net id="1209"><net_src comp="238" pin="2"/><net_sink comp="1202" pin=1"/></net>

<net id="1210"><net_src comp="122" pin="0"/><net_sink comp="1202" pin=2"/></net>

<net id="1211"><net_src comp="124" pin="0"/><net_sink comp="1202" pin=3"/></net>

<net id="1212"><net_src comp="1202" pin="4"/><net_sink comp="519" pin=4"/></net>

<net id="1219"><net_src comp="116" pin="0"/><net_sink comp="1213" pin=0"/></net>

<net id="1220"><net_src comp="238" pin="2"/><net_sink comp="1213" pin=1"/></net>

<net id="1221"><net_src comp="126" pin="0"/><net_sink comp="1213" pin=2"/></net>

<net id="1222"><net_src comp="128" pin="0"/><net_sink comp="1213" pin=3"/></net>

<net id="1223"><net_src comp="1213" pin="4"/><net_sink comp="529" pin=4"/></net>

<net id="1230"><net_src comp="130" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1231"><net_src comp="238" pin="2"/><net_sink comp="1224" pin=1"/></net>

<net id="1232"><net_src comp="132" pin="0"/><net_sink comp="1224" pin=2"/></net>

<net id="1233"><net_src comp="134" pin="0"/><net_sink comp="1224" pin=3"/></net>

<net id="1240"><net_src comp="130" pin="0"/><net_sink comp="1234" pin=0"/></net>

<net id="1241"><net_src comp="238" pin="2"/><net_sink comp="1234" pin=1"/></net>

<net id="1242"><net_src comp="136" pin="0"/><net_sink comp="1234" pin=2"/></net>

<net id="1243"><net_src comp="138" pin="0"/><net_sink comp="1234" pin=3"/></net>

<net id="1250"><net_src comp="140" pin="0"/><net_sink comp="1244" pin=0"/></net>

<net id="1251"><net_src comp="238" pin="2"/><net_sink comp="1244" pin=1"/></net>

<net id="1252"><net_src comp="142" pin="0"/><net_sink comp="1244" pin=2"/></net>

<net id="1253"><net_src comp="144" pin="0"/><net_sink comp="1244" pin=3"/></net>

<net id="1260"><net_src comp="146" pin="0"/><net_sink comp="1254" pin=0"/></net>

<net id="1261"><net_src comp="238" pin="2"/><net_sink comp="1254" pin=1"/></net>

<net id="1262"><net_src comp="148" pin="0"/><net_sink comp="1254" pin=2"/></net>

<net id="1263"><net_src comp="150" pin="0"/><net_sink comp="1254" pin=3"/></net>

<net id="1270"><net_src comp="152" pin="0"/><net_sink comp="1264" pin=0"/></net>

<net id="1271"><net_src comp="238" pin="2"/><net_sink comp="1264" pin=1"/></net>

<net id="1272"><net_src comp="154" pin="0"/><net_sink comp="1264" pin=2"/></net>

<net id="1273"><net_src comp="156" pin="0"/><net_sink comp="1264" pin=3"/></net>

<net id="1278"><net_src comp="1224" pin="4"/><net_sink comp="1274" pin=0"/></net>

<net id="1283"><net_src comp="1234" pin="4"/><net_sink comp="1279" pin=0"/></net>

<net id="1288"><net_src comp="1244" pin="4"/><net_sink comp="1284" pin=0"/></net>

<net id="1293"><net_src comp="1254" pin="4"/><net_sink comp="1289" pin=0"/></net>

<net id="1298"><net_src comp="1264" pin="4"/><net_sink comp="1294" pin=0"/></net>

<net id="1330"><net_src comp="158" pin="0"/><net_sink comp="1314" pin=0"/></net>

<net id="1331"><net_src comp="1299" pin="1"/><net_sink comp="1314" pin=1"/></net>

<net id="1332"><net_src comp="160" pin="0"/><net_sink comp="1314" pin=2"/></net>

<net id="1333"><net_src comp="1302" pin="1"/><net_sink comp="1314" pin=3"/></net>

<net id="1334"><net_src comp="162" pin="0"/><net_sink comp="1314" pin=4"/></net>

<net id="1335"><net_src comp="64" pin="0"/><net_sink comp="1314" pin=6"/></net>

<net id="1336"><net_src comp="1305" pin="1"/><net_sink comp="1314" pin=7"/></net>

<net id="1337"><net_src comp="1308" pin="1"/><net_sink comp="1314" pin=8"/></net>

<net id="1338"><net_src comp="1311" pin="1"/><net_sink comp="1314" pin=9"/></net>

<net id="1339"><net_src comp="576" pin="4"/><net_sink comp="1314" pin=10"/></net>

<net id="1340"><net_src comp="566" pin="4"/><net_sink comp="1314" pin=11"/></net>

<net id="1341"><net_src comp="556" pin="4"/><net_sink comp="1314" pin=12"/></net>

<net id="1342"><net_src comp="546" pin="4"/><net_sink comp="1314" pin=13"/></net>

<net id="1346"><net_src comp="1314" pin="14"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1353"><net_src comp="1134" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1354"><net_src comp="92" pin="0"/><net_sink comp="1348" pin=1"/></net>

<net id="1355"><net_src comp="1176" pin="1"/><net_sink comp="1348" pin=2"/></net>

<net id="1356"><net_src comp="1348" pin="3"/><net_sink comp="1179" pin=0"/></net>

<net id="1360"><net_src comp="166" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="1362"><net_src comp="1357" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1363"><net_src comp="1357" pin="1"/><net_sink comp="1171" pin=1"/></net>

<net id="1367"><net_src comp="170" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="1369"><net_src comp="1364" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1370"><net_src comp="1364" pin="1"/><net_sink comp="1166" pin=1"/></net>

<net id="1374"><net_src comp="174" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="1376"><net_src comp="1371" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1377"><net_src comp="1371" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="1381"><net_src comp="178" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="1383"><net_src comp="1378" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1384"><net_src comp="1378" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="1388"><net_src comp="182" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="1390"><net_src comp="1385" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1391"><net_src comp="1385" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="1395"><net_src comp="186" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="1397"><net_src comp="1392" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1398"><net_src comp="1392" pin="1"/><net_sink comp="1161" pin=1"/></net>

<net id="1402"><net_src comp="190" pin="1"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1404"><net_src comp="1399" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="1405"><net_src comp="1399" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="1409"><net_src comp="194" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="1411"><net_src comp="1406" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1412"><net_src comp="1406" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1416"><net_src comp="198" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="1418"><net_src comp="1413" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1419"><net_src comp="1413" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="1423"><net_src comp="202" pin="1"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="1294" pin=1"/></net>

<net id="1425"><net_src comp="1420" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1429"><net_src comp="206" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="1289" pin=1"/></net>

<net id="1431"><net_src comp="1426" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1435"><net_src comp="210" pin="1"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="1284" pin=1"/></net>

<net id="1437"><net_src comp="1432" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1441"><net_src comp="214" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="1279" pin=1"/></net>

<net id="1443"><net_src comp="1438" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1447"><net_src comp="218" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="1274" pin=1"/></net>

<net id="1449"><net_src comp="1444" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1453"><net_src comp="637" pin="2"/><net_sink comp="1450" pin=0"/></net>

<net id="1457"><net_src comp="649" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1459"><net_src comp="1454" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="1460"><net_src comp="1454" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1461"><net_src comp="1454" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1462"><net_src comp="1454" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1463"><net_src comp="1454" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="1464"><net_src comp="1454" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1465"><net_src comp="1454" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1469"><net_src comp="655" pin="2"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1471"><net_src comp="1466" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="1472"><net_src comp="1466" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="1473"><net_src comp="1466" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="1477"><net_src comp="661" pin="2"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1482"><net_src comp="667" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="1484"><net_src comp="1479" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1485"><net_src comp="1479" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1486"><net_src comp="1479" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1487"><net_src comp="1479" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1488"><net_src comp="1479" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1489"><net_src comp="1479" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1493"><net_src comp="673" pin="2"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1495"><net_src comp="1490" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1499"><net_src comp="728" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1501"><net_src comp="1496" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="1505"><net_src comp="752" pin="2"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1510"><net_src comp="762" pin="2"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1512"><net_src comp="1507" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1513"><net_src comp="1507" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1514"><net_src comp="1507" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1515"><net_src comp="1507" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1519"><net_src comp="768" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1524"><net_src comp="779" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1529"><net_src comp="784" pin="3"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1534"><net_src comp="1086" pin="3"/><net_sink comp="1531" pin=0"/></net>

<net id="1538"><net_src comp="1134" pin="1"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1543"><net_src comp="1144" pin="2"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="1314" pin=5"/></net>

<net id="1548"><net_src comp="1176" pin="1"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="1348" pin=1"/></net>

<net id="1553"><net_src comp="475" pin="3"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1558"><net_src comp="481" pin="3"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1563"><net_src comp="487" pin="3"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1568"><net_src comp="493" pin="3"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1573"><net_src comp="1186" pin="1"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1578"><net_src comp="1191" pin="4"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="1583"><net_src comp="1202" pin="4"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1588"><net_src comp="1213" pin="4"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="1593"><net_src comp="1343" pin="1"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="244" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream | {8 }
 - Input state : 
	Port: yolo_upsamp_top : inStream | {6 }
  - Chain level:
	State 1
		line_buff_group_0_val_V_addr : 1
		line_buff_group_0_val_V_addr_1 : 1
		line_buff_group_0_val_V_addr_2 : 1
		line_buff_group_0_val_V_addr_3 : 1
		line_buff_group_0_val_V_addr_4 : 1
		line_buff_group_0_val_V_addr_5 : 1
		line_buff_group_0_val_V_addr_6 : 1
		line_buff_group_1_val_V_addr : 1
		line_buff_group_1_val_V_addr_1 : 1
		line_buff_group_1_val_V_addr_2 : 1
		line_buff_group_1_val_V_addr_3 : 1
		line_buff_group_1_val_V_addr_4 : 1
		line_buff_group_1_val_V_addr_5 : 1
		line_buff_group_1_val_V_addr_6 : 1
		line_buff_group_2_val_V_addr : 1
		line_buff_group_2_val_V_addr_1 : 1
		line_buff_group_2_val_V_addr_2 : 1
		line_buff_group_2_val_V_addr_3 : 1
		line_buff_group_2_val_V_addr_4 : 1
		line_buff_group_2_val_V_addr_5 : 1
		line_buff_group_2_val_V_addr_6 : 1
		line_buff_group_3_val_V_addr : 1
		line_buff_group_3_val_V_addr_1 : 1
		line_buff_group_3_val_V_addr_2 : 1
		line_buff_group_3_val_V_addr_3 : 1
		line_buff_group_3_val_V_addr_4 : 1
		line_buff_group_3_val_V_addr_5 : 1
		line_buff_group_3_val_V_addr_6 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 1
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 1
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 1
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		indvar_flatten33_load : 1
		indvar_flatten84_load : 1
		indvar_flatten154_load : 1
		icmp_ln15 : 2
		add_ln15 : 2
		br_ln15 : 3
		icmp_ln17 : 2
		xor_ln14 : 3
		icmp_ln19 : 2
		and_ln14_4 : 3
		or_ln17 : 3
		add_ln19_1 : 2
		select_ln19_4 : 3
		add_ln17_1 : 2
		select_ln17_5 : 3
		store_ln23 : 3
		store_ln23 : 4
		store_ln23 : 4
	State 2
		cmp96_not : 1
		icmp_ln21 : 1
		select_ln17 : 1
		and_ln14_3 : 2
		and_ln17_1 : 2
		add_ln19 : 2
		or_ln19 : 2
		or_ln19_2 : 2
		select_ln19_1 : 2
		add_ln21_1 : 1
		select_ln21_4 : 2
		store_ln23 : 3
		store_ln23 : 3
	State 3
		cmp92_not : 1
		trunc_ln17 : 1
		cmp94_not : 1
		tmp1 : 2
		trunc_ln21 : 1
		empty : 2
		cmp98_not : 1
		tmp2 : 2
		brmerge456 : 2
		row_idx_3 : 1
		select_ln14 : 1
		cmp92_not_mid1 : 2
		select_ln14_1 : 3
		and_ln14 : 2
		or_ln14 : 2
		and_ln14_1 : 2
		or_ln14_2 : 2
		icmp_ln23 : 1
		and_ln14_2 : 2
		select_ln15 : 2
		row_stride_3 : 2
		trunc_ln17_1 : 3
		select_ln17_1 : 4
		cmp94_not_mid1 : 2
		tmp1_mid1 : 4
		select_ln17_2 : 4
		select_ln17_3 : 4
		or_ln17_2 : 2
		and_ln17 : 2
		select_ln17_4 : 3
		select_ln19 : 1
		select_ln19_3 : 5
		or_ln19_1 : 2
		and_ln19 : 2
		col_stride_3 : 2
		or_ln21 : 2
		or_ln21_1 : 2
		select_ln21 : 2
		trunc_ln21_1 : 3
		p_mid1 : 5
		select_ln21_1 : 6
		cmp98_not_mid1 : 2
		tmp2_mid1 : 1
		brmerge456_mid1 : 5
		select_ln21_2 : 5
		xor_ln21 : 6
		select_ln21_3 : 2
		zext_ln908 : 3
		mul_ln908 : 4
		br_ln26 : 7
		icmp_ln52 : 3
		curr_output_last_V : 4
		add_ln23 : 3
		store_ln23 : 3
		store_ln23 : 4
		store_ln23 : 3
		store_ln23 : 4
	State 4
	State 5
		add_ln908 : 1
	State 6
		zext_ln908_1 : 1
		line_buff_group_0_val_V_addr_7 : 2
		line_buff_group_1_val_V_addr_7 : 2
		line_buff_group_2_val_V_addr_7 : 2
		line_buff_group_3_val_V_addr_7 : 2
		store_ln908 : 3
		store_ln908 : 3
		store_ln908 : 3
		store_ln908 : 3
		store_ln41 : 1
		store_ln41 : 1
		store_ln41 : 1
		store_ln41 : 1
		store_ln41 : 1
		curr_output_data_sub_data_0_V : 3
		curr_output_data_sub_data_1_V : 3
		curr_output_data_sub_data_2_V : 3
		curr_output_data_sub_data_3_V : 3
	State 7
		curr_output_data_sub_data_0_V_2 : 1
		curr_output_data_sub_data_1_V_2 : 1
		curr_output_data_sub_data_2_V_2 : 1
		curr_output_data_sub_data_3_V_2 : 1
		tmp_2 : 2
		zext_ln59 : 3
		write_ln59 : 4
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|          |           icmp_ln15_fu_637           |    0    |    0    |    12   |
|          |           icmp_ln17_fu_649           |    0    |    0    |    11   |
|          |           icmp_ln19_fu_661           |    0    |    0    |    11   |
|          |           cmp96_not_fu_728           |    0    |    0    |    9    |
|          |           icmp_ln21_fu_734           |    0    |    0    |    10   |
|          |           cmp92_not_fu_825           |    0    |    0    |    9    |
|   icmp   |           cmp94_not_fu_835           |    0    |    0    |    8    |
|          |           cmp98_not_fu_857           |    0    |    0    |    8    |
|          |         cmp92_not_mid1_fu_890        |    0    |    0    |    9    |
|          |           icmp_ln23_fu_927           |    0    |    0    |    9    |
|          |         cmp94_not_mid1_fu_962        |    0    |    0    |    8    |
|          |        cmp96_not_mid1_fu_1017        |    0    |    0    |    9    |
|          |        cmp98_not_mid1_fu_1094        |    0    |    0    |    8    |
|          |           icmp_ln52_fu_1138          |    0    |    0    |    9    |
|----------|--------------------------------------|---------|---------|---------|
|          |            add_ln15_fu_643           |    0    |    0    |    14   |
|          |           add_ln19_1_fu_679          |    0    |    0    |    14   |
|          |           add_ln17_1_fu_693          |    0    |    0    |    13   |
|          |            add_ln19_fu_768           |    0    |    0    |    13   |
|    add   |           add_ln21_1_fu_792          |    0    |    0    |    14   |
|          |           row_idx_3_fu_877           |    0    |    0    |    13   |
|          |          row_stride_3_fu_945         |    0    |    0    |    10   |
|          |         col_stride_3_fu_1052         |    0    |    0    |    10   |
|          |           add_ln23_fu_1150           |    0    |    0    |    13   |
|----------|--------------------------------------|---------|---------|---------|
|          |         select_ln19_4_fu_685         |    0    |    0    |    9    |
|          |         select_ln17_5_fu_699         |    0    |    0    |    10   |
|          |          select_ln17_fu_740          |    0    |    0    |    4    |
|          |         select_ln19_1_fu_784         |    0    |    0    |    4    |
|          |         select_ln21_4_fu_798         |    0    |    0    |    6    |
|          |          select_ln14_fu_883          |    0    |    0    |    2    |
|          |         select_ln14_1_fu_896         |    0    |    0    |    2    |
|          |          select_ln15_fu_938          |    0    |    0    |    4    |
|          |         select_ln17_1_fu_955         |    0    |    0    |    2    |
|  select  |         select_ln17_2_fu_974         |    0    |    0    |    2    |
|          |         select_ln17_3_fu_986         |    0    |    0    |    2    |
|          |         select_ln17_4_fu_1003        |    0    |    0    |    2    |
|          |          select_ln19_fu_1010         |    0    |    0    |    2    |
|          |         select_ln19_2_fu_1022        |    0    |    0    |    2    |
|          |         select_ln19_3_fu_1029        |    0    |    0    |    2    |
|          |          select_ln21_fu_1068         |    0    |    0    |    4    |
|          |         select_ln21_1_fu_1086        |    0    |    0    |    2    |
|          |         select_ln21_2_fu_1112        |    0    |    0    |    2    |
|          |         select_ln21_3_fu_1126        |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|          |            or_ln17_fu_673            |    0    |    0    |    2    |
|          |           or_ln17_3_fu_752           |    0    |    0    |    2    |
|          |            or_ln19_fu_774            |    0    |    0    |    2    |
|          |           or_ln19_2_fu_779           |    0    |    0    |    2    |
|          |              tmp1_fu_841             |    0    |    0    |    2    |
|          |             empty_fu_851             |    0    |    0    |    2    |
|          |              tmp2_fu_863             |    0    |    0    |    2    |
|          |           brmerge456_fu_868          |    0    |    0    |    2    |
|          |            or_ln14_fu_908            |    0    |    0    |    2    |
|    or    |           or_ln14_1_fu_913           |    0    |    0    |    2    |
|          |           or_ln14_2_fu_922           |    0    |    0    |    2    |
|          |           tmp1_mid1_fu_968           |    0    |    0    |    2    |
|          |           or_ln17_1_fu_981           |    0    |    0    |    2    |
|          |           or_ln17_2_fu_993           |    0    |    0    |    2    |
|          |           or_ln19_1_fu_1036          |    0    |    0    |    2    |
|          |            or_ln21_fu_1058           |    0    |    0    |    2    |
|          |           or_ln21_1_fu_1063          |    0    |    0    |    2    |
|          |            p_mid1_fu_1080            |    0    |    0    |    2    |
|          |           tmp2_mid1_fu_1100          |    0    |    0    |    2    |
|          |        brmerge456_mid1_fu_1106       |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|          |           and_ln14_4_fu_667          |    0    |    0    |    2    |
|          |           and_ln14_3_fu_757          |    0    |    0    |    2    |
|          |           and_ln17_1_fu_762          |    0    |    0    |    2    |
|          |            and_ln14_fu_903           |    0    |    0    |    2    |
|    and   |           and_ln14_1_fu_917          |    0    |    0    |    2    |
|          |           and_ln14_2_fu_933          |    0    |    0    |    2    |
|          |            and_ln17_fu_998           |    0    |    0    |    2    |
|          |           and_ln19_fu_1046           |    0    |    0    |    2    |
|          |      curr_output_last_V_fu_1144      |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|          |            xor_ln14_fu_655           |    0    |    0    |    2    |
|    xor   |            xor_ln17_fu_747           |    0    |    0    |    2    |
|          |           xor_ln19_fu_1041           |    0    |    0    |    2    |
|          |           xor_ln21_fu_1120           |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|  muladd  |              grp_fu_1348             |    1    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   read   |       inStream_read_read_fu_238      |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   write  |           grp_write_fu_244           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |           trunc_ln17_fu_831          |    0    |    0    |    0    |
|          |           trunc_ln21_fu_847          |    0    |    0    |    0    |
|   trunc  |          trunc_ln17_1_fu_951         |    0    |    0    |    0    |
|          |         trunc_ln21_1_fu_1076         |    0    |    0    |    0    |
|          | curr_input_data_sub_data_0_V_fu_1186 |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |          zext_ln908_fu_1134          |    0    |    0    |    0    |
|   zext   |      select_ln19_1_cast_fu_1176      |    0    |    0    |    0    |
|          |         zext_ln908_1_fu_1179         |    0    |    0    |    0    |
|          |           zext_ln59_fu_1343          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          | curr_input_data_sub_data_1_V_fu_1191 |    0    |    0    |    0    |
|          | curr_input_data_sub_data_2_V_fu_1202 |    0    |    0    |    0    |
|          | curr_input_data_sub_data_3_V_fu_1213 |    0    |    0    |    0    |
|partselect|      curr_input_keep_V_2_fu_1224     |    0    |    0    |    0    |
|          |      curr_input_strb_V_2_fu_1234     |    0    |    0    |    0    |
|          |      curr_input_user_V_2_fu_1244     |    0    |    0    |    0    |
|          |       curr_input_id_V_2_fu_1254      |    0    |    0    |    0    |
|          |      curr_input_dest_V_2_fu_1264     |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|bitconcatenate|             tmp_2_fu_1314            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    1    |    0    |   375   |
|----------|--------------------------------------|---------|---------|---------|

Memories:
+-----------------------+--------+--------+--------+
|                       |  BRAM  |   FF   |   LUT  |
+-----------------------+--------+--------+--------+
|line_buff_group_0_val_V|    1   |    0   |    0   |
|line_buff_group_1_val_V|    1   |    0   |    0   |
|line_buff_group_2_val_V|    1   |    0   |    0   |
|line_buff_group_3_val_V|    1   |    0   |    0   |
+-----------------------+--------+--------+--------+
|         Total         |    4   |    0   |    0   |
+-----------------------+--------+--------+--------+

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|           add_ln19_reg_1516           |    4   |
|          and_ln14_4_reg_1479          |    1   |
|          and_ln17_1_reg_1507          |    1   |
|           cmp96_not_reg_1496          |    1   |
|            col_idx_reg_1378           |    4   |
|          col_stride_reg_1364          |    2   |
| curr_input_data_sub_data_0_V_reg_1570 |   16   |
| curr_input_data_sub_data_1_V_reg_1575 |   16   |
| curr_input_data_sub_data_2_V_reg_1580 |   16   |
| curr_input_data_sub_data_3_V_reg_1585 |   16   |
|       curr_input_dest_V_reg_1420      |    6   |
|        curr_input_id_V_reg_1426       |    5   |
|       curr_input_keep_V_reg_1444      |    8   |
|       curr_input_strb_V_reg_1438      |    8   |
|       curr_input_user_V_reg_1432      |    2   |
|curr_output_data_sub_data_0_V_2_reg_543|   16   |
|curr_output_data_sub_data_1_V_2_reg_553|   16   |
|curr_output_data_sub_data_2_V_2_reg_563|   16   |
|curr_output_data_sub_data_3_V_2_reg_573|   16   |
|      curr_output_last_V_reg_1540      |    1   |
|           icmp_ln15_reg_1450          |    1   |
|           icmp_ln17_reg_1454          |    1   |
|           icmp_ln19_reg_1474          |    1   |
|       indvar_flatten154_reg_1413      |   13   |
|       indvar_flatten33_reg_1385       |    9   |
|       indvar_flatten84_reg_1399       |   10   |
|        indvar_flatten_reg_1371        |    6   |
|         input_ch_idx_reg_1357         |    4   |
|line_buff_group_0_val_V_addr_7_reg_1550|    7   |
|line_buff_group_1_val_V_addr_7_reg_1555|    7   |
|line_buff_group_2_val_V_addr_7_reg_1560|    7   |
|line_buff_group_3_val_V_addr_7_reg_1565|    7   |
|           or_ln17_3_reg_1502          |    1   |
|            or_ln17_reg_1490           |    1   |
|           or_ln19_2_reg_1521          |    1   |
|            row_idx_reg_1406           |    4   |
|          row_stride_reg_1392          |    2   |
|      select_ln19_1_cast_reg_1545      |    7   |
|         select_ln19_1_reg_1526        |    4   |
|         select_ln21_1_reg_1531        |    1   |
|           xor_ln14_reg_1466           |    1   |
|           zext_ln59_reg_1590          |   112  |
|          zext_ln908_reg_1535          |    7   |
+---------------------------------------+--------+
|                 Total                 |   385  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_244 |  p2  |   2  |  110 |   220  ||    9    |
| grp_access_fu_499 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_509 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_519 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_529 |  p0  |   2  |   7  |   14   ||    9    |
|    grp_fu_1348    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_1348    |  p1  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   292  ||  11.116 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   375  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   11   |    -   |   63   |
|  Register |    -   |    -   |    -   |   385  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   11   |   385  |   438  |
+-----------+--------+--------+--------+--------+--------+
