
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.50000000000000000000;
1.50000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_12_1";
mvm_20_20_12_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_12_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_12_1' with
	the parameters "20,20,12,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b12_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b12_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b12_g1' with
	the parameters "1,20,12,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b12_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b12_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b12_g1' with
	the parameters "12,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b12_g1' with
	the parameters "24,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b12_g1' with
	the parameters "12,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b12_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b12_SIZE20' with
	the parameters "12,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b12_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b12_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  12   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b12_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "24,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  24   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 620 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b12_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b24_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b24_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b12_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b12_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b12_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b12_g1'
  Processing 'mvm_20_20_12_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b12_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b12_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b12_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b12_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b12_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b12_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b12_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b12_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b12_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b12_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b12_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b12_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b12_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b12_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b12_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b12_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b12_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b12_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b12_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b12_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b12_g1_1_DW_mult_tc_0'
  Mapping 'mac_b12_g1_2_DW_mult_tc_0'
  Mapping 'mac_b12_g1_3_DW_mult_tc_0'
  Mapping 'mac_b12_g1_4_DW_mult_tc_0'
  Mapping 'mac_b12_g1_5_DW_mult_tc_0'
  Mapping 'mac_b12_g1_6_DW_mult_tc_0'
  Mapping 'mac_b12_g1_7_DW_mult_tc_0'
  Mapping 'mac_b12_g1_8_DW_mult_tc_0'
  Mapping 'mac_b12_g1_9_DW_mult_tc_0'
  Mapping 'mac_b12_g1_10_DW_mult_tc_0'
  Mapping 'mac_b12_g1_11_DW_mult_tc_0'
  Mapping 'mac_b12_g1_12_DW_mult_tc_0'
  Mapping 'mac_b12_g1_13_DW_mult_tc_0'
  Mapping 'mac_b12_g1_14_DW_mult_tc_0'
  Mapping 'mac_b12_g1_15_DW_mult_tc_0'
  Mapping 'mac_b12_g1_16_DW_mult_tc_0'
  Mapping 'mac_b12_g1_17_DW_mult_tc_0'
  Mapping 'mac_b12_g1_18_DW_mult_tc_0'
  Mapping 'mac_b12_g1_19_DW_mult_tc_0'
  Mapping 'mac_b12_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:27  142721.0      0.78     213.6    2668.4                          
    0:00:27  142721.0      0.78     213.6    2668.4                          
    0:00:27  143056.1      0.78     213.6    2668.4                          
    0:00:28  143383.3      0.78     213.6    2668.4                          
    0:00:28  143710.5      0.78     213.6    2668.4                          
    0:00:28  144037.7      0.78     213.6    2668.4                          
    0:00:40  140335.5      0.33      58.6       0.0                          
    0:00:40  140335.5      0.33      58.6       0.0                          
    0:00:40  140335.5      0.33      58.6       0.0                          
    0:00:41  140336.0      0.33      58.6       0.0                          
    0:00:41  140336.0      0.33      58.6       0.0                          
    0:00:55  111999.0      0.34      40.6       0.0                          
    0:00:57  111832.8      0.32      39.6       0.0                          
    0:01:00  111849.0      0.31      38.7       0.0                          
    0:01:00  111861.0      0.30      37.9       0.0                          
    0:01:03  111870.6      0.30      37.4       0.0                          
    0:01:03  111880.7      0.28      36.6       0.0                          
    0:01:04  111888.1      0.27      36.0       0.0                          
    0:01:05  111900.3      0.27      35.5       0.0                          
    0:01:05  111909.7      0.26      35.0       0.0                          
    0:01:06  111927.5      0.27      34.5       0.0                          
    0:01:06  111940.2      0.26      34.2       0.0                          
    0:01:07  111812.3      0.26      34.2       0.0                          
    0:01:07  111812.3      0.26      34.2       0.0                          
    0:01:07  111812.3      0.26      34.2       0.0                          
    0:01:07  111812.3      0.26      34.2       0.0                          
    0:01:07  111812.3      0.26      34.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:07  111812.3      0.26      34.2       0.0                          
    0:01:07  111823.5      0.23      33.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:01:07  111832.5      0.23      33.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:07  111842.9      0.23      32.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  111854.3      0.23      32.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  111866.8      0.22      31.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:01:08  111879.1      0.22      30.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  111891.3      0.22      30.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  111904.6      0.22      29.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:08  111913.6      0.22      29.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:01:08  111925.4      0.21      28.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  111946.1      0.21      28.3      12.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  111958.9      0.21      28.1      12.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  111974.6      0.21      27.8      12.9 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:08  111981.5      0.20      27.7      12.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  111993.4      0.20      27.2      12.9 path/path/path/genblk1.add_in_reg[22]/D
    0:01:08  112000.9      0.20      27.1      12.9 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:08  112009.7      0.20      26.7      12.9 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:01:08  112024.0      0.20      25.9      12.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  112032.5      0.20      25.5      12.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  112045.6      0.20      25.2      12.9 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:01:09  112060.7      0.20      24.9      12.9 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:09  112070.1      0.20      24.9      12.9 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:09  112088.1      0.19      24.5      12.9 path/genblk1[15].path/path/genblk1.add_in_reg[22]/D
    0:01:09  112100.4      0.19      24.4      12.9 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:01:09  112123.0      0.19      23.9      25.7 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:09  112132.8      0.19      23.5      25.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  112151.2      0.19      22.7      25.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  112161.0      0.19      22.3      25.7 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:09  112167.1      0.19      22.2      25.7 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:01:09  112175.7      0.18      22.0      25.7 path/genblk1[15].path/path/genblk1.add_in_reg[22]/D
    0:01:09  112182.8      0.18      21.8      25.7 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:01:10  112203.3      0.18      21.5      38.6 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:10  112213.7      0.18      21.2      38.6 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:10  112218.2      0.18      21.1      25.7 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:10  112228.1      0.17      20.9      25.7 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:01:10  112242.4      0.17      20.8      38.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  112252.5      0.17      20.2      38.6 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:10  112269.3      0.17      20.1      51.4 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:10  112275.4      0.17      19.9      51.4 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:10  112294.0      0.17      19.6      51.4 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:10  112300.7      0.17      19.5      51.4 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:10  112307.6      0.16      19.3      51.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  112315.6      0.16      19.2      51.4 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:10  112333.9      0.16      18.8      51.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  112347.8      0.16      18.7      64.3 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:11  112361.1      0.16      18.5      64.3 path/path/path/genblk1.add_in_reg[22]/D
    0:01:11  112373.3      0.16      18.3      64.3 path/path/path/genblk1.add_in_reg[22]/D
    0:01:11  112380.2      0.16      18.2      64.3 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:11  112401.2      0.16      17.7      77.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  112423.3      0.15      17.5      90.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  112435.5      0.15      17.2      90.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:01:11  112444.1      0.15      17.1      90.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:11  112458.1      0.15      16.9      90.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:11  112468.5      0.15      16.6      90.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  112477.0      0.15      16.2      90.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:01:11  112485.5      0.15      15.9      90.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:11  112497.3      0.14      15.8     102.8 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:11  112507.1      0.14      15.5     102.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  112511.3      0.14      15.5     102.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  112521.7      0.14      15.1     102.8 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:01:12  112520.9      0.14      15.0      90.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  112529.7      0.14      14.7      90.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:01:12  112531.6      0.14      14.4      77.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  112540.6      0.14      14.3      77.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  112554.4      0.13      14.1      77.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  112568.3      0.13      13.8      77.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  112583.2      0.13      13.6      77.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  112585.8      0.13      13.5      77.1 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:12  112594.9      0.13      13.4      77.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  112596.5      0.13      13.3      77.1 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:12  112605.5      0.13      13.3      77.1 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:12  112608.4      0.13      13.2      77.1 path/genblk1[15].path/path/genblk1.add_in_reg[22]/D
    0:01:13  112621.5      0.13      12.7      77.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  112628.9      0.13      12.6      77.1 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:13  112639.0      0.13      12.3      77.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  112649.4      0.12      12.1      77.1 path/genblk1[15].path/path/genblk1.add_in_reg[22]/D
    0:01:13  112654.2      0.12      12.1      77.1 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:13  112656.6      0.12      12.0      77.1 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:01:13  112658.7      0.12      12.0      77.1 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:13  112664.8      0.12      11.9      77.1 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:01:13  112671.2      0.12      11.9      77.1 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:13  112683.5      0.12      11.6      77.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  112683.5      0.12      11.5      64.3 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:13  112697.3      0.12      11.2      64.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  112704.7      0.12      11.1      64.3 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:01:14  112711.9      0.12      11.1      64.3 path/genblk1[15].path/path/genblk1.add_in_reg[22]/D
    0:01:14  112721.2      0.12      10.8      64.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  112726.8      0.11      10.7      64.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  112747.8      0.11      10.5      77.1 path/genblk1[15].path/path/genblk1.add_in_reg[22]/D
    0:01:14  112755.3      0.11      10.4      77.1 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:14  112771.5      0.11      10.4      77.1 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112771.2      0.11      10.4      77.1 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112776.3      0.11      10.3      77.1 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112785.3      0.11      10.3      77.1 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:14  112788.8      0.11      10.3      77.1 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:01:14  112793.6      0.11      10.2      77.1 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112807.1      0.11      10.2      77.1 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:14  112810.3      0.11      10.1      77.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  112817.0      0.11      10.1      77.1 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112824.2      0.11      10.0      77.1 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112830.0      0.11      10.0      77.1 path/path/path/genblk1.add_in_reg[23]/D
    0:01:15  112834.0      0.11      10.0      77.1 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112838.0      0.11      10.0      77.1 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112846.0      0.10       9.9      77.1 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:15  112855.0      0.10       9.9      77.1 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112857.7      0.10       9.9      77.1 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:01:15  112871.5      0.10       9.7      77.1 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112881.6      0.10       9.6      77.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  112884.8      0.10       9.5      77.1 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112888.5      0.10       9.5      77.1 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112911.9      0.10       9.3     125.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  112916.5      0.10       9.3     125.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  112927.9      0.10       9.1     125.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  112930.3      0.10       9.0     125.5 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:15  112938.3      0.10       8.9     125.5 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:16  112943.6      0.10       8.9     125.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112950.0      0.10       8.8     125.5 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:01:16  112960.9      0.10       8.4     125.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112963.8      0.10       8.4     125.5 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112971.8      0.09       8.3     125.5 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112978.2      0.09       8.2     125.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112983.0      0.09       8.1     125.5 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112985.9      0.09       8.1     125.5 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:01:16  112990.1      0.09       8.1     125.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112994.9      0.09       8.0     125.5 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112997.9      0.09       8.0     125.5 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:16  113011.4      0.09       7.9     138.4 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:16  113019.9      0.09       7.7     138.4 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:16  113029.3      0.09       7.7     138.4 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:16  113030.0      0.09       7.7     138.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  113035.4      0.09       7.6     138.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  113042.6      0.09       7.5     138.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  113045.5      0.09       7.4     138.4 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:17  113055.6      0.09       7.3     138.4 path/genblk1[15].path/path/genblk1.add_in_reg[22]/D
    0:01:17  113059.8      0.09       7.2     138.4 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:17  113069.7      0.09       7.2     138.4 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:17  113072.9      0.08       7.2     138.4 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:01:17  113079.0      0.08       7.1     138.4 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:17  113084.0      0.08       7.1     138.4 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:17  113086.2      0.08       7.0     138.4 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:17  113091.0      0.08       7.0     138.4 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:01:17  113100.3      0.08       6.9     138.4 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:17  113102.9      0.08       6.9     138.4 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:01:18  113104.5      0.08       6.8     138.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  113110.1      0.08       6.7     138.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  113118.4      0.08       6.7     138.4 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113119.7      0.08       6.7     138.4 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:01:18  113124.2      0.08       6.7     138.4 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:18  113125.0      0.08       6.6     138.4 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113129.3      0.08       6.6     138.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  113131.4      0.08       6.6     138.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  113133.5      0.08       6.6     138.4 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113139.6      0.07       6.5     138.4 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113145.8      0.07       6.5     138.4 path/genblk1[15].path/path/genblk1.add_in_reg[22]/D
    0:01:18  113152.7      0.07       6.4     138.4 path/path/path/genblk1.add_in_reg[22]/D
    0:01:18  113157.2      0.07       6.4     138.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  113161.7      0.07       6.3     138.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  113171.6      0.07       6.3     138.4 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113172.9      0.07       6.2     138.4 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113177.7      0.07       6.2     138.4 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113180.1      0.07       6.2     138.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  113186.2      0.07       6.1     138.4 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113193.9      0.07       6.0     138.4 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113195.5      0.07       6.0     138.4 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113197.4      0.07       6.0     138.4 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113199.5      0.07       5.9     138.4 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113201.6      0.07       5.9     138.4 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113216.0      0.07       5.8     151.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  113221.8      0.07       5.8     151.2 path/genblk1[15].path/path/genblk1.add_in_reg[22]/D
    0:01:19  113227.2      0.07       5.7     151.2 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113236.2      0.07       5.7     164.1 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113238.3      0.07       5.6     151.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  113241.3      0.07       5.6     151.2 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:20  113254.6      0.07       5.4     151.2 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:20  113258.0      0.07       5.4     151.2 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:20  113260.4      0.07       5.4     151.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  113263.3      0.07       5.4     151.2 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:20  113277.2      0.06       5.3     164.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  113274.5      0.06       5.3     151.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  113278.0      0.06       5.2     151.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  113280.4      0.06       5.2     151.2 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:20  113281.2      0.06       5.2     151.2 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:20  113284.3      0.06       5.1     151.2 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:01:20  113286.7      0.06       5.1     151.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  113291.8      0.06       5.1     151.2 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:20  113295.5      0.06       5.1     151.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  113302.4      0.06       5.0     151.2 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:20  113311.7      0.06       5.0     151.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  113311.7      0.06       5.0     151.2 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113317.3      0.06       5.0     151.2 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113322.4      0.06       4.9     151.2 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:21  113324.2      0.06       4.9     151.2 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113329.8      0.06       4.8     151.2 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113330.4      0.06       4.8     151.2 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113338.3      0.06       4.8     151.2 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113340.7      0.06       4.7     151.2 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113342.3      0.06       4.7     151.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  113352.7      0.06       4.7     151.2 path/path/path/genblk1.add_in_reg[23]/D
    0:01:21  113358.6      0.06       4.6     151.2 path/genblk1[15].path/path/genblk1.add_in_reg[22]/D
    0:01:21  113361.8      0.06       4.6     151.2 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113365.5      0.06       4.5     151.2 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113370.3      0.06       4.5     151.2 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113371.9      0.06       4.5     151.2 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113374.0      0.06       4.5     151.2 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113383.0      0.06       4.5     164.1 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113386.2      0.06       4.5     164.1 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113390.5      0.06       4.5     164.1 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:01:22  113393.9      0.06       4.4     164.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  113387.8      0.06       4.4     151.2 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113388.6      0.06       4.4     151.2 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113391.8      0.06       4.4     151.2 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113397.9      0.06       4.4     151.2 path/genblk1[15].path/path/genblk1.add_in_reg[22]/D
    0:01:22  113405.4      0.05       4.3     151.2 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113405.4      0.05       4.3     151.2 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113409.6      0.05       4.2     151.2 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113413.4      0.05       4.2     151.2 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113416.0      0.05       4.2     151.2 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113428.3      0.05       4.2     151.2 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113433.8      0.05       4.1     151.2 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113439.7      0.05       4.1     151.2 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113445.8      0.05       4.1     151.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  113447.9      0.05       4.0     151.2 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113451.7      0.05       4.0     151.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  113452.7      0.05       4.0     151.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  113453.5      0.05       4.0     151.2 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113454.1      0.05       4.0     151.2 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113457.8      0.05       4.0     151.2 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113461.5      0.05       3.9     151.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  113465.5      0.05       3.9     151.2 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113470.3      0.05       3.8     151.2 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113480.4      0.05       3.8     164.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  113487.0      0.05       3.8     164.1 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:01:24  113488.6      0.05       3.7     151.2 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113493.2      0.05       3.7     151.2 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:24  113502.7      0.05       3.6     151.2 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113505.9      0.05       3.6     151.2 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113507.0      0.05       3.6     151.2 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113509.4      0.05       3.6     151.2 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113512.6      0.05       3.6     151.2 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113513.4      0.05       3.6     151.2 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113515.8      0.05       3.5     151.2 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:24  113520.3      0.05       3.5     151.2 path/genblk1[15].path/path/genblk1.add_in_reg[22]/D
    0:01:24  113525.6      0.05       3.5     151.2 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113526.1      0.05       3.5     151.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  113528.5      0.05       3.5     151.2 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113529.9      0.05       3.5     151.2 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113532.5      0.05       3.5     151.2 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113537.3      0.05       3.4     151.2 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113539.4      0.05       3.4     151.2 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:01:25  113541.3      0.05       3.4     151.2 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113547.4      0.04       3.3     151.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  113553.5      0.04       3.3     151.2 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:01:25  113554.3      0.04       3.3     151.2 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:25  113561.0      0.04       3.2     151.2 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113565.0      0.04       3.2     151.2 path/path/path/genblk1.add_in_reg[23]/D
    0:01:25  113566.0      0.04       3.1     151.2 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113569.2      0.04       3.1     151.2 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:01:25  113571.1      0.04       3.1     151.2 path/path/path/genblk1.add_in_reg[23]/D
    0:01:25  113574.3      0.04       3.0     151.2 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113578.8      0.04       3.0     151.2 path/genblk1[15].path/path/genblk1.add_in_reg[22]/D
    0:01:25  113582.0      0.04       3.0     151.2 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113588.4      0.04       3.0     151.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113592.1      0.04       2.9     151.2 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113597.2      0.04       2.8     151.2 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113602.2      0.04       2.8     151.2 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113606.7      0.04       2.8     151.2 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113611.5      0.04       2.8     151.2 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113615.2      0.04       2.8     151.2 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113618.7      0.04       2.7     151.2 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113621.6      0.04       2.7     151.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113623.0      0.04       2.7     151.2 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113625.1      0.04       2.7     151.2 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113628.5      0.04       2.6     151.2 path/path/path/genblk1.add_in_reg[23]/D
    0:01:26  113630.9      0.04       2.6     151.2 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113633.3      0.04       2.6     151.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113635.2      0.04       2.5     151.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113634.7      0.04       2.5     151.2 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:26  113638.7      0.04       2.5     151.2 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113642.9      0.03       2.4     151.2 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113645.6      0.03       2.4     151.2 path/path/path/genblk1.add_in_reg[23]/D
    0:01:27  113649.3      0.03       2.4     151.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  113652.0      0.03       2.4     151.2 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113652.8      0.03       2.4     151.2                          
    0:01:31  110765.3      0.03       2.4     151.2                          
    0:01:31  110756.8      0.03       2.4     151.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:31  110756.8      0.03       2.4     151.2                          
    0:01:31  110674.4      0.03       2.4       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:31  110674.4      0.03       2.4       0.0                          
    0:01:31  110674.4      0.03       2.4       0.0                          
    0:01:35  109068.5      0.04       2.3       0.0                          
    0:01:36  108049.7      0.04       2.3       0.0                          
    0:01:36  108043.9      0.04       2.3       0.0                          
    0:01:36  108038.6      0.04       2.3       0.0                          
    0:01:37  108037.5      0.04       2.3       0.0                          
    0:01:37  108037.5      0.04       2.3       0.0                          
    0:01:37  108036.2      0.03       2.3       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:37  108074.2      0.03       2.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:38  108076.6      0.03       2.1       0.0                          
    0:01:38  107978.7      0.04       2.3       0.0                          
    0:01:38  107973.9      0.04       2.3       0.0                          
    0:01:38  107973.9      0.04       2.3       0.0                          
    0:01:38  107973.9      0.04       2.3       0.0                          
    0:01:38  107973.9      0.04       2.3       0.0                          
    0:01:38  107973.9      0.04       2.3       0.0                          
    0:01:38  107973.9      0.04       2.3       0.0                          
    0:01:38  107982.7      0.04       2.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:39  107997.3      0.04       2.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:39  108004.2      0.03       2.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39  108007.7      0.03       2.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:39  108014.1      0.03       2.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:39  108014.9      0.03       2.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:39  108016.2      0.03       2.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:39  108019.9      0.03       2.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39  108023.1      0.03       2.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:39  108028.2      0.03       1.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39  108033.2      0.03       1.9       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:39  108039.6      0.03       1.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39  108042.8      0.03       1.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:40  108048.9      0.03       1.7       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:40  108054.0      0.03       1.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:40  108055.1      0.03       1.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:40  108061.2      0.03       1.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:40  108068.9      0.03       1.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:40  108075.0      0.03       1.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40  108081.1      0.03       1.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:40  108084.6      0.03       1.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:40  108086.2      0.03       1.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:40  108091.0      0.03       1.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:40  108096.8      0.03       1.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:40  108101.3      0.03       1.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40  108101.3      0.03       1.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:40  108105.1      0.03       1.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:40  108108.5      0.03       1.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41  108117.0      0.03       1.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:41  108124.5      0.03       1.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41  108126.6      0.03       1.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:41  108134.3      0.03       1.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41  108138.8      0.02       1.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:41  108143.4      0.02       1.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:41  108152.4      0.02       1.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41  108155.1      0.02       1.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:41  108159.3      0.02       1.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:41  108162.0      0.02       1.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:41  108166.8      0.02       1.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41  108167.3      0.02       1.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:41  108170.0      0.02       1.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:41  108172.6      0.02       0.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:41  108172.6      0.02       0.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:42  108177.1      0.02       0.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:42  108178.7      0.02       0.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:42  108179.3      0.02       0.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:42  108185.9      0.02       0.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:42  108189.6      0.02       0.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:42  108195.2      0.02       0.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:42  108197.1      0.02       0.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:42  108198.2      0.02       0.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42  108204.0      0.02       0.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:42  108211.5      0.02       0.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:42  108216.5      0.02       0.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:42  108216.8      0.02       0.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:42  108216.8      0.02       0.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:42  108217.6      0.02       0.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:43  108223.4      0.02       0.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:43  108224.2      0.02       0.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:43  108224.8      0.02       0.7       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:43  108225.6      0.02       0.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:43  108228.2      0.02       0.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:43  108231.9      0.02       0.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:43  108234.3      0.02       0.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:43  108234.1      0.02       0.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:43  108237.3      0.02       0.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:43  108239.1      0.02       0.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:43  108242.6      0.02       0.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:01:43  108246.3      0.02       0.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43  108252.2      0.02       0.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:43  108257.7      0.02       0.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:43  108258.3      0.02       0.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:44  108259.3      0.02       0.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:44  108262.5      0.02       0.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:44  108264.1      0.02       0.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:44  108269.7      0.02       0.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:44  108270.2      0.02       0.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:44  108272.4      0.01       0.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:44  108275.3      0.01       0.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:44  108275.6      0.01       0.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:44  108281.7      0.01       0.5       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:44  108286.5      0.01       0.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:44  108292.6      0.01       0.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:44  108294.5      0.01       0.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:44  108297.1      0.01       0.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:44  108305.6      0.01       0.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:45  108305.9      0.01       0.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:45  108307.5      0.01       0.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:46  108285.7      0.01       0.4       0.0                          
    0:01:48  108249.5      0.01       0.4       0.0                          
    0:01:48  108242.3      0.01       0.4       0.0                          
    0:01:48  108237.8      0.01       0.4       0.0                          
    0:01:48  108233.0      0.01       0.4       0.0                          
    0:01:48  108226.6      0.01       0.4       0.0                          
    0:01:48  108218.4      0.01       0.4       0.0                          
    0:01:48  108211.5      0.01       0.4       0.0                          
    0:01:48  108081.4      0.01       0.4       0.0                          
    0:01:49  107927.4      0.01       0.4       0.0                          
    0:01:49  107775.0      0.01       0.4       0.0                          
    0:01:49  107623.3      0.01       0.4       0.0                          
    0:01:50  107469.3      0.01       0.4       0.0                          
    0:01:50  107381.0      0.01       0.4       0.0                          
    0:01:50  107328.6      0.01       0.4       0.0                          
    0:01:50  107296.7      0.01       0.5       0.0                          
    0:01:51  107286.6      0.01       0.5       0.0                          
    0:01:51  107272.2      0.01       0.5       0.0                          
    0:01:51  107264.5      0.01       0.5       0.0                          
    0:01:51  107262.1      0.01       0.5       0.0                          
    0:01:51  107259.7      0.01       0.5       0.0                          
    0:01:52  107257.1      0.01       0.5       0.0                          
    0:01:53  107253.9      0.01       0.5       0.0                          
    0:01:53  107205.7      0.05       0.7       0.0                          
    0:01:53  107203.1      0.05       0.7       0.0                          
    0:01:54  107203.1      0.05       0.7       0.0                          
    0:01:54  107203.1      0.05       0.7       0.0                          
    0:01:54  107203.1      0.05       0.7       0.0                          
    0:01:54  107203.1      0.05       0.7       0.0                          
    0:01:54  107203.1      0.05       0.7       0.0                          
    0:01:54  107208.6      0.02       0.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:54  107210.2      0.02       0.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:54  107211.0      0.02       0.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:54  107215.6      0.02       0.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:54  107216.9      0.02       0.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:54  107219.5      0.01       0.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:54  107221.4      0.01       0.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:54  107231.2      0.01       0.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:55  107233.1      0.01       0.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:55  107238.7      0.01       0.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:55  107244.3      0.01       0.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:55  107244.8      0.01       0.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:55  107252.5      0.01       0.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:55  107261.0      0.01       0.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:55  107262.4      0.01       0.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:55  107263.4      0.01       0.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:55  107267.4      0.01       0.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:55  107271.7      0.01       0.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:55  107276.2      0.01       0.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:55  107277.8      0.01       0.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:55  107280.2      0.01       0.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:56  107281.8      0.01       0.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:56  107282.3      0.01       0.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:56  107283.9      0.01       0.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:56  107285.8      0.01       0.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:56  107288.4      0.01       0.3       0.0 path/genblk1[8].path/path/add_out_reg[23]/D
    0:01:56  107294.8      0.01       0.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:56  107294.8      0.01       0.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:56  107301.5      0.01       0.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/reset': 1279 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 13448 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_12_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 19:46:46 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           42
Number of nets:                            42
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              44632.406359
Buf/Inv area:                     2894.878010
Noncombinational area:           62669.065820
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                107301.472179
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_12_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 19:46:51 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_12_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  48.7980 mW   (93%)
  Net Switching Power  =   3.6795 mW    (7%)
                         ---------
Total Dynamic Power    =  52.4775 mW  (100%)

Cell Leakage Power     =   2.2631 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       4.7389e+04          629.2562        1.0607e+06        4.9079e+04  (  89.66%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.4090e+03        3.0503e+03        1.2024e+06        5.6617e+03  (  10.34%)
--------------------------------------------------------------------------------------------------
Total          4.8798e+04 uW     3.6796e+03 uW     2.2631e+06 nW     5.4741e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_12_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 19:46:52 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[14].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[14].path/path/genblk1.add_in_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_12_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[14].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[7]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[14].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[7]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[14].path/Mat_a_Mem/Mem/data_out_tri[7]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[14].path/Mat_a_Mem/Mem/data_out[7] (memory_b12_SIZE20_LOGSIZE5_12)
                                                          0.00       0.22 f
  path/genblk1[14].path/Mat_a_Mem/data_out[7] (seqMemory_b12_SIZE20_12)
                                                          0.00       0.22 f
  path/genblk1[14].path/path/in0[7] (mac_b12_g1_6)        0.00       0.22 f
  path/genblk1[14].path/path/mult_21/a[7] (mac_b12_g1_6_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/genblk1[14].path/path/mult_21/U565/Z (XOR2_X1)     0.08       0.29 f
  path/genblk1[14].path/path/mult_21/U550/ZN (AND2_X2)
                                                          0.04       0.33 f
  path/genblk1[14].path/path/mult_21/U711/ZN (INV_X1)     0.03       0.37 r
  path/genblk1[14].path/path/mult_21/U848/ZN (OAI22_X1)
                                                          0.03       0.40 f
  path/genblk1[14].path/path/mult_21/U192/CO (HA_X1)      0.05       0.46 f
  path/genblk1[14].path/path/mult_21/U188/S (FA_X1)       0.13       0.59 r
  path/genblk1[14].path/path/mult_21/U187/S (FA_X1)       0.12       0.71 f
  path/genblk1[14].path/path/mult_21/U608/ZN (NOR2_X1)
                                                          0.04       0.75 r
  path/genblk1[14].path/path/mult_21/U731/ZN (OAI21_X1)
                                                          0.03       0.78 f
  path/genblk1[14].path/path/mult_21/U782/ZN (AOI21_X1)
                                                          0.06       0.84 r
  path/genblk1[14].path/path/mult_21/U864/ZN (OAI21_X1)
                                                          0.03       0.87 f
  path/genblk1[14].path/path/mult_21/U733/ZN (AOI21_X1)
                                                          0.04       0.91 r
  path/genblk1[14].path/path/mult_21/U732/ZN (OAI21_X1)
                                                          0.03       0.94 f
  path/genblk1[14].path/path/mult_21/U461/ZN (AOI21_X1)
                                                          0.05       0.99 r
  path/genblk1[14].path/path/mult_21/U800/ZN (OAI21_X1)
                                                          0.04       1.02 f
  path/genblk1[14].path/path/mult_21/U781/ZN (AOI21_X1)
                                                          0.04       1.07 r
  path/genblk1[14].path/path/mult_21/U863/ZN (OAI21_X1)
                                                          0.03       1.10 f
  path/genblk1[14].path/path/mult_21/U862/ZN (AOI21_X1)
                                                          0.04       1.14 r
  path/genblk1[14].path/path/mult_21/U829/ZN (INV_X1)     0.03       1.17 f
  path/genblk1[14].path/path/mult_21/U521/ZN (NAND2_X1)
                                                          0.04       1.20 r
  path/genblk1[14].path/path/mult_21/U523/ZN (NAND3_X1)
                                                          0.04       1.24 f
  path/genblk1[14].path/path/mult_21/U532/ZN (NAND2_X1)
                                                          0.04       1.28 r
  path/genblk1[14].path/path/mult_21/U517/ZN (NAND3_X1)
                                                          0.04       1.32 f
  path/genblk1[14].path/path/mult_21/U543/ZN (NAND2_X1)
                                                          0.04       1.36 r
  path/genblk1[14].path/path/mult_21/U544/ZN (NAND3_X1)
                                                          0.04       1.39 f
  path/genblk1[14].path/path/mult_21/U546/ZN (NAND2_X1)
                                                          0.03       1.42 r
  path/genblk1[14].path/path/mult_21/U515/ZN (AND3_X1)
                                                          0.05       1.47 r
  path/genblk1[14].path/path/mult_21/product[23] (mac_b12_g1_6_DW_mult_tc_1)
                                                          0.00       1.47 r
  path/genblk1[14].path/path/genblk1.add_in_reg[23]/D (DFF_X1)
                                                          0.01       1.48 r
  data arrival time                                                  1.48

  clock clk (rise edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  path/genblk1[14].path/path/genblk1.add_in_reg[23]/CK (DFF_X1)
                                                          0.00       1.50 r
  library setup time                                     -0.03       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b12_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
