/* Copyright 2015-present Facebook. All Rights Reserved.
 *
 * This file contains code to support IPMI2.0 Specificaton available @
 * http://www.intel.com/content/www/us/en/servers/ipmi/ipmi-specifications.html
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
 */
#include <stdio.h>
#include <stdlib.h>
#include <stdint.h>
#include <syslog.h>
#include "fby2_gpio.h"

// List of TL GPIO pins to be monitored
const uint8_t gpio_pin_list[] = {
  PWRGD_COREPWR,
  PWRGD_PCH_PWROK,
  PVDDR_AB_VRHOT_N,
  PVDDR_DE_VRHOT_N,
  PVCCIN_VRHOT_N,
  FM_THROTTLE_N,
  FM_PCH_BMC_THERMTRIP_N,
  H_MEMHOT_CO_N,
  FM_CPU0_THERMTRIP_LVT3_N,
  CPLD_PCH_THERMTRIP,
  FM_CPLD_FIVR_FAULT,
  FM_CPU_CATERR_N,
  FM_CPU_ERROR_2,
  FM_CPU_ERROR_1,
  FM_CPU_ERROR_0,
  FM_SLPS4_N,
  FM_NMI_EVENT_BMC_N,
  FM_SMI_BMC_N,
  PLTRST_N,
  FP_RST_BTN_N,
  RST_BTN_BMC_OUT_N,
  FM_BIOS_POST_COMPT_N,
  FM_SLPS3_N,
  PWRGD_PVCCIN,
  FM_BACKUP_BIOS_SEL_N,
  FM_EJECTOR_LATCH_DETECT_N,
  BMC_RESET,
  FM_JTAG_BIC_TCK_MUX_SEL_N,
  BMC_READY_N,
  BMC_COM_SW_N,
  RST_I2C_MUX_N,
  XDP_BIC_PREQ_N,
  XDP_BIC_TRST,
  FM_SYS_THROTTLE_LVC3,
  XDP_BIC_PRDY_N,
  XDP_PRSNT_IN_N,
  XDP_PRSNT_OUT_N,
  XDP_BIC_PWR_DEBUG_N,
  FM_BIC_JTAG_SEL_N,
  FM_PCIE_BMC_RELINK_N,
  FM_DISABLE_PCH_VR,
  FM_BIC_RST_RTCRST,
  FM_BIC_ME_RCVR,
  RST_RSMRST_PCH_N,
};

size_t gpio_pin_cnt = sizeof(gpio_pin_list)/sizeof(uint8_t);
const uint32_t gpio_ass_val = 0x0 | (1 << FM_CPLD_FIVR_FAULT);

// List of GPV2 GPIO pins to be monitored
const uint8_t gpv2_gpio_pin_list[] = {
  GPV2_BIC_HB_LED_N,
  GPV2_I2C_PESW_MULTI_CONFIG_ADDR0_R,
  GPV2_I2C_PESW_MULTI_CONFIG_ADDR1_R,
  GPV2_I2C_PESW_MULTI_CONFIG_ADDR2_R,
  GPV2_I2C_PESW_MULTI_CONFIG_ADDR3_R,
  GPV2_I2C_PESW_MULTI_CONFIG_ADDR4_R,
  GPV2_SMB_BIC_3V3SB_READY_N_R,
  GPV2_P3V3_DEV0_EN,
  GPV2_P3V3_DEV1_EN,
  GPV2_P3V3_DEV2_EN,
  GPV2_P3V3_DEV3_EN,
  GPV2_P3V3_DEV4_EN,
  GPV2_P3V3_DEV5_EN,
  GPV2_P3V3_DEV6_EN,
  GPV2_P3V3_DEV7_EN,
  GPV2_P3V3_DEV8_EN,
  GPV2_P3V3_DEV9_EN,
  GPV2_P3V3_DEV10_EN,
  GPV2_P3V3_DEV11_EN,
  GPV2_PWRGD_P3V3_DEV0,
  GPV2_PWRGD_P3V3_DEV1,
  GPV2_PWRGD_P3V3_DEV2,
  GPV2_PWRGD_P3V3_DEV3,
  GPV2_PWRGD_P3V3_DEV4,
  GPV2_PWRGD_P3V3_DEV5,
  GPV2_PWRGD_P3V3_DEV6,
  GPV2_PWRGD_P3V3_DEV7,
  GPV2_PWRGD_P3V3_DEV8,
  GPV2_PWRGD_P3V3_DEV9,
  GPV2_PWRGD_P3V3_DEV10,
  GPV2_PWRGD_P3V3_DEV11,
  GPV2_FM_COM_EN_N_R,
  GPV2_FM_COM_SEL_0_R,
  GPV2_FM_COM_SEL_1_R,
  GPV2_FM_COM_SEL_2_R,
  GPV2_FM_COM_SEL_3_R,
  GPV2_FM_JTAG_EN_N_R,
  GPV2_FM_JTAG_SEL_0_R,
  GPV2_FM_JTAG_SEL_1_R,
  GPV2_FM_JTAG_SEL_2_R,
  GPV2_FM_JTAG_SEL_3_R,
  GPV2_BIC_REMOTE_DEBUG_SELECT_N,
  GPV2_RST_I2C_MUX1_N_R,
  GPV2_RST_I2C_MUX2_N_R,
  GPV2_RST_I2C_MUX3_N_R,
  GPV2_RST_I2C_MUX4_N_R,
  GPV2_RST_I2C_MUX5_N_R,
  GPV2_RST_I2C_MUX6_N_R,
  GPV2_FM_BIC_DU_DEV0_EN_R,
  GPV2_FM_BIC_DU_DEV1_EN_R,
  GPV2_FM_BIC_DU_DEV2_EN_R,
  GPV2_FM_BIC_DU_DEV3_EN_R,
  GPV2_FM_BIC_DU_DEV4_EN_R,
  GPV2_FM_BIC_DU_DEV5_EN_R,
  GPV2_FM_BIC_DU_DEV6_EN_R,
  GPV2_FM_BIC_DU_DEV7_EN_R,
  GPV2_FM_BIC_DU_DEV8_EN_R,
  GPV2_FM_BIC_DU_DEV9_EN_R,
  GPV2_FM_BIC_DU_DEV10_EN_R,
  GPV2_FM_BIC_DU_DEV11_EN_R,
  GPV2_FM_POWER_EN,
  GPV2_BIC_BOARD_ID_0,
  GPV2_BIC_BOARD_ID_1,
  GPV2_BIC_BOARD_ID_2,
};
size_t gpv2_gpio_pin_cnt = sizeof(gpv2_gpio_pin_list)/sizeof(uint8_t);

// List of ND GPIO pins to be monitored
const uint8_t nd_gpio_pin_list[] = {
  ND_PWRGD_CPU0_LVC3,
  ND_PWRGD_SYS_PWROK_R,
  ND_IRQ_PVDDIO_ABCD_VRHOT_N,
  ND_IRQ_PVDDIO_EFGH_VRHOT_N,
  ND_IRQ_TMP_ALERT_N,
  ND_FM_THROTTLE_N,
  ND_IRQ_VDDCR_CPU_VRHOT_N,
  ND_IRQ_VDDCR_SOC_VRHOT_N,
  ND_FM_CPU_BMC_THERMTRIP_N,
  ND_SMB_BIC_3V3SB_READY_N,
  ND_IRQ_P0_ALERT_N,
  ND_FM_PVDDIO_ABCD_SMB_ALERT_N,
  ND_IRQ_VDDCR_CPU_ALERT_N,
  ND_IRQ_VDDCR_SOC_ALERT_N,
  ND_FM_PVDDIO_EFGH_SMB_ALERT_N,
  ND_FM_SMI_ACTIVE_N,
  ND_FM_FAST_THROTTLE_N,
  ND_IRQ_BIC_CPU_SMI_LPC_R_N,
  ND_PLTRST_N,
  ND_BB_RST_BTN_BUF_N,
  ND_RST_BMC_RSTBTN_OUT_N,
  ND_FM_BIOS_POST_COMPT_N,
  ND_FM_SLP_S3_N,
  ND_PWRGD_PS_PWROK_PLD,
  ND_SPI_SW_SELECT,
  ND_FM_EJECTOR_LATCH_DETECT_N,
  ND_BMC_RESET_IN,
  ND_BIC_COM_SW2_N,
  ND_BMC_READY,
  ND_BIC_COM_SW1_N,
  ND_RST_I2C_M2_MUX_N,
  ND_BIC_REMOTEJTAG_EN_N,
  ND_JTAG_BIC_TRST,
  ND_FM_SYS_THROTTLE_LVC3,
  ND_IRQ_PMBUS_ALERT_N,
  ND_IRQ_M2_3V3_ALERT_N,
  ND_FM_BMC_PWR_BTN_OUT_N,
  ND_HDT_BIC_DBREQ_L,
  ND_M_ABCD_EVENT_BUF_N,
  ND_M_EFGH_EVENT_BUF_N,
  ND_BB_PWR_BTN_BUF_N,
  ND_RST_BIC_RTCRST,
  ND_FM_BIOS_RCVR,
  ND_RST_RSMRST_P0_BUF_N,
  ND_FM_PWR_LED_N,
  ND_FM_FAULT_LED_N,
  ND_FM_BIC_READ_SPD,
  ND_FM_CPU_CATERR_N,
};
size_t nd_gpio_pin_cnt = sizeof(nd_gpio_pin_list)/sizeof(uint8_t);

// TL GPIO name
const char *gpio_pin_name[] = {
  "PWRGD_COREPWR",
  "PWRGD_PCH_PWROK",
  "PVDDR_AB_VRHOT_N",
  "PVDDR_DE_VRHOT_N",
  "PVCCIN_VRHOT_N",
  "FM_THROTTLE_N",
  "FM_PCH_BMC_THERMTRIP_N",
  "H_MEMHOT_CO_N",
  "FM_CPU0_THERMTRIP_LVT3_N",
  "CPLD_PCH_THERMTRIP",
  "FM_CPLD_FIVR_FAULT",
  "FM_CPU_CATERR_N",
  "FM_CPU_ERROR_2",
  "FM_CPU_ERROR_1",
  "FM_CPU_ERROR_0",
  "FM_SLPS4_N",
  "FM_NMI_EVENT_BMC_N",
  "FM_SMI_BMC_N",
  "PLTRST_N",
  "FP_RST_BTN_N",
  "RST_BTN_BMC_OUT_N",
  "FM_BIOS_POST_COMPT_N",
  "FM_SLPS3_N",
  "PWRGD_PVCCIN",
  "FM_BACKUP_BIOS_SEL_N",
  "FM_EJECTOR_LATCH_DETECT_N",
  "BMC_RESET",
  "FM_JTAG_BIC_TCK_MUX_SEL_N",
  "BMC_READY_N",
  "BMC_COM_SW_N",
  "RST_I2C_MUX_N",
  "XDP_BIC_PREQ_N",
  "XDP_BIC_TRST",
  "FM_SYS_THROTTLE_LVC3",
  "XDP_BIC_PRDY_N",
  "XDP_PRSNT_IN_N",
  "XDP_PRSNT_OUT_N",
  "XDP_BIC_PWR_DEBUG_N",
  "FM_BIC_JTAG_SEL_N",
  "FM_PCIE_BMC_RELINK_N",
  "FM_DISABLE_PCH_VR",
  "FM_BIC_RST_RTCRST",
  "FM_BIC_ME_RCVR",
  "RST_RSMRST_PCH_N",
};

// GPV2 GPIO name
const char *gpv2_gpio_pin_name[] = {
  "GPV2_BIC_HB_LED_N",
  "GPV2_I2C_PESW_MULTI_CONFIG_ADDR0_R",
  "GPV2_I2C_PESW_MULTI_CONFIG_ADDR1_R",
  "GPV2_I2C_PESW_MULTI_CONFIG_ADDR2_R",
  "GPV2_I2C_PESW_MULTI_CONFIG_ADDR3_R",
  "GPV2_I2C_PESW_MULTI_CONFIG_ADDR4_R",
  "GPV2_SMB_BIC_3V3SB_READY_N_R",
  "GPV2_P3V3_DEV0_EN",
  "GPV2_P3V3_DEV1_EN",
  "GPV2_P3V3_DEV2_EN",
  "GPV2_P3V3_DEV3_EN",
  "GPV2_P3V3_DEV4_EN",
  "GPV2_P3V3_DEV5_EN",
  "GPV2_P3V3_DEV6_EN",
  "GPV2_P3V3_DEV7_EN",
  "GPV2_P3V3_DEV8_EN",
  "GPV2_P3V3_DEV9_EN",
  "GPV2_P3V3_DEV10_EN",
  "GPV2_P3V3_DEV11_EN",
  "GPV2_PWRGD_P3V3_DEV0",
  "GPV2_PWRGD_P3V3_DEV1",
  "GPV2_PWRGD_P3V3_DEV2",
  "GPV2_PWRGD_P3V3_DEV3",
  "GPV2_PWRGD_P3V3_DEV4",
  "GPV2_PWRGD_P3V3_DEV5",
  "GPV2_PWRGD_P3V3_DEV6",
  "GPV2_PWRGD_P3V3_DEV7",
  "GPV2_PWRGD_P3V3_DEV8",
  "GPV2_PWRGD_P3V3_DEV9",
  "GPV2_PWRGD_P3V3_DEV10",
  "GPV2_PWRGD_P3V3_DEV11",
  "GPV2_FM_COM_EN_N_R",
  "GPV2_FM_COM_SEL_0_R",
  "GPV2_FM_COM_SEL_1_R",
  "GPV2_FM_COM_SEL_2_R",
  "GPV2_FM_COM_SEL_3_R",
  "GPV2_FM_JTAG_EN_N_R",
  "GPV2_FM_JTAG_SEL_0_R",
  "GPV2_FM_JTAG_SEL_1_R",
  "GPV2_FM_JTAG_SEL_2_R",
  "GPV2_FM_JTAG_SEL_3_R",
  "GPV2_BIC_REMOTE_DEBUG_SELECT_N",
  "GPV2_RST_I2C_MUX1_N_R",
  "GPV2_RST_I2C_MUX2_N_R",
  "GPV2_RST_I2C_MUX3_N_R",
  "GPV2_RST_I2C_MUX4_N_R",
  "GPV2_RST_I2C_MUX5_N_R",
  "GPV2_RST_I2C_MUX6_N_R",
  "GPV2_FM_BIC_DU_DEV0_EN_R",
  "GPV2_FM_BIC_DU_DEV1_EN_R",
  "GPV2_FM_BIC_DU_DEV2_EN_R",
  "GPV2_FM_BIC_DU_DEV3_EN_R",
  "GPV2_FM_BIC_DU_DEV4_EN_R",
  "GPV2_FM_BIC_DU_DEV5_EN_R",
  "GPV2_FM_BIC_DU_DEV6_EN_R",
  "GPV2_FM_BIC_DU_DEV7_EN_R",
  "GPV2_FM_BIC_DU_DEV8_EN_R",
  "GPV2_FM_BIC_DU_DEV9_EN_R",
  "GPV2_FM_BIC_DU_DEV10_EN_R",
  "GPV2_FM_BIC_DU_DEV11_EN_R",
  "GPV2_FM_POWER_EN",
  "GPV2_BIC_BOARD_ID_0",
  "GPV2_BIC_BOARD_ID_1",
  "GPV2_BIC_BOARD_ID_2",
};

// ND GPIO name
const char *nd_gpio_pin_name[] = {
  "ND_PWRGD_CPU0_LVC3",
  "ND_PWRGD_SYS_PWROK_R",
  "ND_IRQ_PVDDIO_ABCD_VRHOT_N",
  "ND_IRQ_PVDDIO_EFGH_VRHOT_N",
  "ND_IRQ_TMP_ALERT_N",
  "ND_FM_THROTTLE_N",
  "ND_IRQ_VDDCR_CPU_VRHOT_N",
  "ND_IRQ_VDDCR_SOC_VRHOT_N",
  "ND_FM_CPU_BMC_THERMTRIP_N",
  "ND_SMB_BIC_3V3SB_READY_N",
  "ND_IRQ_P0_ALERT_N",
  "ND_FM_PVDDIO_ABCD_SMB_ALERT_N",
  "ND_IRQ_VDDCR_CPU_ALERT_N",
  "ND_IRQ_VDDCR_SOC_ALERT_N",
  "ND_FM_PVDDIO_EFGH_SMB_ALERT_N",
  "ND_FM_SMI_ACTIVE_N",
  "ND_FM_FAST_THROTTLE_N",
  "ND_IRQ_BIC_CPU_SMI_LPC_R_N",
  "ND_PLTRST_N",
  "ND_BB_RST_BTN_BUF_N",
  "ND_RST_BMC_RSTBTN_OUT_N",
  "ND_FM_BIOS_POST_COMPT_N",
  "ND_FM_SLP_S3_N",
  "ND_PWRGD_PS_PWROK_PLD",
  "ND_SPI_SW_SELECT",
  "ND_FM_EJECTOR_LATCH_DETECT_N",
  "ND_BMC_RESET_IN",
  "ND_BIC_COM_SW2_N",
  "ND_BMC_READY",
  "ND_BIC_COM_SW1_N",
  "ND_RST_I2C_M2_MUX_N",
  "ND_BIC_REMOTEJTAG_EN_N",
  "ND_JTAG_BIC_TRST",
  "ND_FM_SYS_THROTTLE_LVC3",
  "ND_IRQ_PMBUS_ALERT_N",
  "ND_IRQ_M2_3V3_ALERT_N",
  "ND_FM_BMC_PWR_BTN_OUT_N",
  "ND_HDT_BIC_DBREQ_L",
  "ND_M_ABCD_EVENT_BUF_N",
  "ND_M_EFGH_EVENT_BUF_N",
  "ND_BB_PWR_BTN_BUF_N",
  "ND_RST_BIC_RTCRST",
  "ND_FM_BIOS_RCVR",
  "ND_RST_RSMRST_P0_BUF_N",
  "ND_FM_PWR_LED_N",
  "ND_FM_FAULT_LED_N",
  "ND_FM_BIC_READ_SPD",
  "ND_FM_CPU_CATERR_N",
};

int
fby2_get_gpio_name(uint8_t fru, uint8_t gpio, char *name) {

  //TODO: Add support for BMC GPIO pins
  if (fru < 1 || fru > 4) {
#ifdef DEBUG
    syslog(LOG_WARNING, "fby2_get_gpio_name: Wrong fru %u", fru);
#endif
    return -1;
  }

  if (gpio < 0 || gpio > MAX_GPIO_PINS) {
#ifdef DEBUG
    syslog(LOG_WARNING, "fby2_get_gpio_name: Wrong gpio pin %u", gpio);
#endif
    return -1;
  }

  sprintf(name, "%s", gpio_pin_name[gpio]);
  return 0;
}
