# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SumadorRestador4Bits.srcs/sources_1/imports/new/Sumador1B.vhd" \
"../../../../SumadorRestador4Bits.srcs/sources_1/new/sumador4.vhd" \
"../../../../SumadorRestador4Bits.srcs/sim_1/new/sumador4tb.vhd" \

# Do not sort compile order
nosort
