Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/ise/D_Flip_Flop/test_D_Flip_Flop_isim_beh.exe" -prj "C:/ise/D_Flip_Flop/test_D_Flip_Flop_beh.prj" "work.test_D_Flip_Flop" "work.glbl" 
ISim O.87xf (signature 0x2f00eba5)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/ise/D_Flip_Flop/D_Flip_Flop.v" into library work
Analyzing Verilog file "C:/ise/D_Flip_Flop/test_D_Flip_Flop.v" into library work
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 157000 KB
Fuse CPU Usage: 171 ms
Compiling module D_Flip_Flop
Compiling module test_D_Flip_Flop
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/ise/D_Flip_Flop/test_D_Flip_Flop_isim_beh.exe
Fuse Memory Usage: 162312 KB
Fuse CPU Usage: 202 ms
