var searchData=
[
  ['peripheral_20register_20definition_0',['Peripheral Register Definition',['../group___g_p_i_ox___r_e_g___d_e_f.html',1,'GPIOx Peripheral Register Definition'],['../group___r_c_c___r_e_g.html',1,'RCC Peripheral Register Definition']]],
  ['peripheral_20reset_20macros_1',['Peripheral Reset Macros',['../group___a_h_b1___r_e_s_e_t___m_a_c_r_o_s.html',1,'AHB1 Peripheral Reset Macros'],['../group___a_h_b2___r_e_s_e_t___m_a_c_r_o_s.html',1,'AHB2 Peripheral Reset Macros'],['../group___a_h_b3___r_e_s_e_t___m_a_c_r_o_s.html',1,'AHB3 Peripheral Reset Macros'],['../group___a_p_b1___r_e_s_e_t___m_a_c_r_o_s.html',1,'APB1 Peripheral Reset Macros'],['../group___a_p_b2___r_e_s_e_t___m_a_c_r_o_s.html',1,'APB2 Peripheral Reset Macros']]],
  ['peripheral_5fbaseaddr_2',['PERIPHERAL_BASEADDR',['../group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#ga95df3fce557ace28c41db3e339732425',1,'stm32f407xx.h']]],
  ['peripherals_3',['peripherals',['../group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html',1,'Base address of AHB1 peripherals'],['../group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html',1,'Base address of AHB2 peripherals'],['../group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html',1,'Base address of APB1 peripherals'],['../group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html',1,'Base address of APB2 peripherals'],['../group___c_l_o_c_k___e_n_a_b_l_e___m_a_c_r_o_s.html',1,'Macros to Enable/Disable clocks for various peripherals'],['../group___p_e_r_i_p_h_e_r_a_l___r_e_s_e_t___m_a_c_r_o_s.html',1,'Macros to reset various peripherals']]],
  ['pgpiox_4',['pGPIOx',['../struct_g_p_i_ox___handle__t.html#af66476d0b69ef00a95863c8d55a33208',1,'GPIOx_Handle_t']]],
  ['pin_20modes_5',['GPIO Pin Modes',['../group___g_p_i_o___m_o_d_e_s.html',1,'']]],
  ['pllcfgr_6',['PLLCFGR',['../struct_r_c_c___reg_def__t.html#a0ac141565a18dadd2c131adae95f4314',1,'RCC_RegDef_t']]],
  ['plli2scfgr_7',['PLLI2SCFGR',['../struct_r_c_c___reg_def__t.html#a8eec149ac5b3db9c512a93e44184804e',1,'RCC_RegDef_t']]],
  ['prototypes_8',['GPIO Driver Function Prototypes',['../group___g_p_i_o___driver___a_p_is.html',1,'']]],
  ['pull_20down_20options_9',['GPIO Pull-Up/Pull-Down Options',['../group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n.html',1,'']]],
  ['pull_20up_20pull_20down_20options_10',['GPIO Pull-Up/Pull-Down Options',['../group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n.html',1,'']]],
  ['pupdr_11',['PUPDR',['../struct_g_p_i_ox___reg_def__t.html#a9e83c5fefbd8c0caff3dc3dccd4cfa6f',1,'GPIOx_RegDef_t']]],
  ['pwr_5fbaseaddr_12',['PWR_BASEADDR',['../group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga402f4f49ad6a541263b20b3ff2859a32',1,'stm32f407xx.h']]]
];
