Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:50:52 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : diffeq_f_systemC
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.453ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.450ns  (logic 7.454ns (78.878%)  route 1.996ns (21.122%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 13.181 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.000    uport_reg[23]_i_10/CO[3]
    SLICE_X8Y150         net (fo=1, unset)            0.000    12.000    n_0_uport_reg[23]_i_10
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    12.147    uport_reg[27]_i_10/O[3]
    SLICE_X13Y151        net (fo=3, unset)            0.384    12.531    n_4_uport_reg[27]_i_10
    SLICE_X13Y151        LUT3 (Prop_lut3_I0_O)        0.120    12.651    uport[27]_i_5/O
    SLICE_X12Y151        net (fo=1, unset)            0.092    12.743    n_0_uport[27]_i_5
    SLICE_X12Y151        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276    13.019    uport_reg[27]_i_1/CO[3]
    SLICE_X12Y152        net (fo=1, unset)            0.000    13.019    n_0_uport_reg[27]_i_1
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159    13.178    uport_reg[31]_i_2/O[1]
    DSP48_X0Y60          net (fo=2, unset)            0.283    13.461    uport00_out[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    DSP48_X0Y60          net (fo=99, unset)           1.114    13.181    clk_IBUF_BUFG
                         clock pessimism              0.214    13.396    
                         clock uncertainty           -0.035    13.360    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.353    13.007    temp/temp
  -------------------------------------------------------------------
                         required time                         13.007    
                         arrival time                         -13.461    
  -------------------------------------------------------------------
                         slack                                 -0.453    

Slack (VIOLATED) :        -0.435ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.427ns  (logic 7.337ns (77.830%)  route 2.090ns (22.170%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 13.181 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.000    uport_reg[23]_i_10/CO[3]
    SLICE_X8Y150         net (fo=1, unset)            0.000    12.000    n_0_uport_reg[23]_i_10
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.050    uport_reg[27]_i_10/CO[3]
    SLICE_X8Y151         net (fo=1, unset)            0.000    12.050    n_0_uport_reg[27]_i_10
    SLICE_X8Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.100    uport_reg[31]_i_30/CO[3]
    SLICE_X8Y152         net (fo=1, unset)            0.000    12.100    n_0_uport_reg[31]_i_30
    SLICE_X8Y152         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.202    uport_reg[31]_i_28/O[0]
    SLICE_X12Y153        net (fo=3, unset)            0.395    12.597    n_7_uport_reg[31]_i_28
    SLICE_X12Y153        LUT3 (Prop_lut3_I0_O)        0.119    12.716    uport[31]_i_13/O
    SLICE_X12Y152        net (fo=1, unset)            0.170    12.886    n_0_uport[31]_i_13
    SLICE_X12Y152        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.264    13.150    uport_reg[31]_i_2/O[2]
    DSP48_X0Y60          net (fo=2, unset)            0.288    13.438    uport00_out[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    DSP48_X0Y60          net (fo=99, unset)           1.114    13.181    clk_IBUF_BUFG
                         clock pessimism              0.214    13.396    
                         clock uncertainty           -0.035    13.360    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.358    13.002    temp/temp
  -------------------------------------------------------------------
                         required time                         13.002    
                         arrival time                         -13.438    
  -------------------------------------------------------------------
                         slack                                 -0.435    

Slack (VIOLATED) :        -0.404ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 7.403ns (78.730%)  route 2.000ns (21.270%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 13.181 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.000    uport_reg[23]_i_10/CO[3]
    SLICE_X8Y150         net (fo=1, unset)            0.000    12.000    n_0_uport_reg[23]_i_10
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    12.147    uport_reg[27]_i_10/O[3]
    SLICE_X13Y151        net (fo=3, unset)            0.384    12.531    n_4_uport_reg[27]_i_10
    SLICE_X13Y151        LUT3 (Prop_lut3_I0_O)        0.120    12.651    uport[27]_i_5/O
    SLICE_X12Y151        net (fo=1, unset)            0.092    12.743    n_0_uport[27]_i_5
    SLICE_X12Y151        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276    13.019    uport_reg[27]_i_1/CO[3]
    SLICE_X12Y152        net (fo=1, unset)            0.000    13.019    n_0_uport_reg[27]_i_1
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    13.127    uport_reg[31]_i_2/O[0]
    DSP48_X0Y60          net (fo=2, unset)            0.287    13.414    uport00_out[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    DSP48_X0Y60          net (fo=99, unset)           1.114    13.181    clk_IBUF_BUFG
                         clock pessimism              0.214    13.396    
                         clock uncertainty           -0.035    13.360    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.351    13.009    temp/temp
  -------------------------------------------------------------------
                         required time                         13.009    
                         arrival time                         -13.414    
  -------------------------------------------------------------------
                         slack                                 -0.404    

Slack (VIOLATED) :        -0.386ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.384ns  (logic 7.375ns (78.591%)  route 2.009ns (21.409%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 13.181 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.000    uport_reg[23]_i_10/CO[3]
    SLICE_X8Y150         net (fo=1, unset)            0.000    12.000    n_0_uport_reg[23]_i_10
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.152    uport_reg[27]_i_10/O[1]
    SLICE_X13Y150        net (fo=3, unset)            0.393    12.545    n_6_uport_reg[27]_i_10
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.121    12.666    uport[23]_i_3/O
    SLICE_X12Y150        net (fo=1, unset)            0.092    12.758    n_0_uport[23]_i_3
    SLICE_X12Y150        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.954    uport_reg[23]_i_1/CO[3]
    SLICE_X12Y151        net (fo=1, unset)            0.000    12.954    n_0_uport_reg[23]_i_1
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154    13.108    uport_reg[27]_i_1/O[3]
    DSP48_X0Y60          net (fo=2, unset)            0.287    13.395    uport00_out[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    DSP48_X0Y60          net (fo=99, unset)           1.114    13.181    clk_IBUF_BUFG
                         clock pessimism              0.214    13.396    
                         clock uncertainty           -0.035    13.360    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.352    13.008    temp/temp
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                         -13.395    
  -------------------------------------------------------------------
                         slack                                 -0.386    

Slack (VIOLATED) :        -0.386ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.384ns  (logic 7.365ns (78.485%)  route 2.019ns (21.515%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 13.181 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.000    uport_reg[23]_i_10/CO[3]
    SLICE_X8Y150         net (fo=1, unset)            0.000    12.000    n_0_uport_reg[23]_i_10
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.050    uport_reg[27]_i_10/CO[3]
    SLICE_X8Y151         net (fo=1, unset)            0.000    12.050    n_0_uport_reg[27]_i_10
    SLICE_X8Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.100    uport_reg[31]_i_30/CO[3]
    SLICE_X8Y152         net (fo=1, unset)            0.000    12.100    n_0_uport_reg[31]_i_30
    SLICE_X8Y152         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.202    uport_reg[31]_i_28/O[0]
    SLICE_X12Y153        net (fo=3, unset)            0.395    12.597    n_7_uport_reg[31]_i_28
    SLICE_X12Y153        LUT3 (Prop_lut3_I0_O)        0.119    12.716    uport[31]_i_13/O
    SLICE_X12Y152        net (fo=1, unset)            0.170    12.886    n_0_uport[31]_i_13
    SLICE_X12Y152        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.292    13.178    uport_reg[31]_i_2/O[3]
    DSP48_X0Y60          net (fo=2, unset)            0.217    13.395    uport00_out[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    DSP48_X0Y60          net (fo=99, unset)           1.114    13.181    clk_IBUF_BUFG
                         clock pessimism              0.214    13.396    
                         clock uncertainty           -0.035    13.360    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.352    13.008    temp/temp
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                         -13.395    
  -------------------------------------------------------------------
                         slack                                 -0.386    

Slack (VIOLATED) :        -0.355ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.347ns  (logic 7.337ns (78.496%)  route 2.010ns (21.504%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 13.181 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.000    uport_reg[23]_i_10/CO[3]
    SLICE_X8Y150         net (fo=1, unset)            0.000    12.000    n_0_uport_reg[23]_i_10
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.152    uport_reg[27]_i_10/O[1]
    SLICE_X13Y150        net (fo=3, unset)            0.393    12.545    n_6_uport_reg[27]_i_10
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.121    12.666    uport[23]_i_3/O
    SLICE_X12Y150        net (fo=1, unset)            0.092    12.758    n_0_uport[23]_i_3
    SLICE_X12Y150        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.954    uport_reg[23]_i_1/CO[3]
    SLICE_X12Y151        net (fo=1, unset)            0.000    12.954    n_0_uport_reg[23]_i_1
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116    13.070    uport_reg[27]_i_1/O[2]
    DSP48_X0Y60          net (fo=2, unset)            0.288    13.358    uport00_out[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    DSP48_X0Y60          net (fo=99, unset)           1.114    13.181    clk_IBUF_BUFG
                         clock pessimism              0.214    13.396    
                         clock uncertainty           -0.035    13.360    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.358    13.002    temp/temp
  -------------------------------------------------------------------
                         required time                         13.002    
                         arrival time                         -13.358    
  -------------------------------------------------------------------
                         slack                                 -0.355    

Slack (VIOLATED) :        -0.339ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.338ns  (logic 7.329ns (78.486%)  route 2.009ns (21.514%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 13.181 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.000    uport_reg[23]_i_10/CO[3]
    SLICE_X8Y150         net (fo=1, unset)            0.000    12.000    n_0_uport_reg[23]_i_10
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.152    uport_reg[27]_i_10/O[1]
    SLICE_X13Y150        net (fo=3, unset)            0.393    12.545    n_6_uport_reg[27]_i_10
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.121    12.666    uport[23]_i_3/O
    SLICE_X12Y150        net (fo=1, unset)            0.092    12.758    n_0_uport[23]_i_3
    SLICE_X12Y150        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.954    uport_reg[23]_i_1/CO[3]
    SLICE_X12Y151        net (fo=1, unset)            0.000    12.954    n_0_uport_reg[23]_i_1
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    13.062    uport_reg[27]_i_1/O[0]
    DSP48_X0Y60          net (fo=2, unset)            0.287    13.349    uport00_out[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    DSP48_X0Y60          net (fo=99, unset)           1.114    13.181    clk_IBUF_BUFG
                         clock pessimism              0.214    13.396    
                         clock uncertainty           -0.035    13.360    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.351    13.009    temp/temp
  -------------------------------------------------------------------
                         required time                         13.009    
                         arrival time                         -13.349    
  -------------------------------------------------------------------
                         slack                                 -0.339    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 7.380ns (79.168%)  route 1.942ns (20.832%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 13.181 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.000    uport_reg[23]_i_10/CO[3]
    SLICE_X8Y150         net (fo=1, unset)            0.000    12.000    n_0_uport_reg[23]_i_10
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.152    uport_reg[27]_i_10/O[1]
    SLICE_X13Y150        net (fo=3, unset)            0.393    12.545    n_6_uport_reg[27]_i_10
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.121    12.666    uport[23]_i_3/O
    SLICE_X12Y150        net (fo=1, unset)            0.092    12.758    n_0_uport[23]_i_3
    SLICE_X12Y150        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.954    uport_reg[23]_i_1/CO[3]
    SLICE_X12Y151        net (fo=1, unset)            0.000    12.954    n_0_uport_reg[23]_i_1
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159    13.113    uport_reg[27]_i_1/O[1]
    DSP48_X0Y60          net (fo=2, unset)            0.220    13.333    uport00_out[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    DSP48_X0Y60          net (fo=99, unset)           1.114    13.181    clk_IBUF_BUFG
                         clock pessimism              0.214    13.396    
                         clock uncertainty           -0.035    13.360    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.353    13.007    temp/temp
  -------------------------------------------------------------------
                         required time                         13.007    
                         arrival time                         -13.333    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.260ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.258ns  (logic 7.249ns (78.300%)  route 2.009ns (21.700%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 13.181 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.000    uport_reg[23]_i_10/CO[3]
    SLICE_X8Y150         net (fo=1, unset)            0.000    12.000    n_0_uport_reg[23]_i_10
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.152    uport_reg[27]_i_10/O[1]
    SLICE_X13Y150        net (fo=3, unset)            0.393    12.545    n_6_uport_reg[27]_i_10
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.121    12.666    uport[23]_i_3/O
    SLICE_X12Y150        net (fo=1, unset)            0.092    12.758    n_0_uport[23]_i_3
    SLICE_X12Y150        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.224    12.982    uport_reg[23]_i_1/O[3]
    DSP48_X0Y60          net (fo=2, unset)            0.287    13.269    uport00_out[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    DSP48_X0Y60          net (fo=99, unset)           1.114    13.181    clk_IBUF_BUFG
                         clock pessimism              0.214    13.396    
                         clock uncertainty           -0.035    13.360    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.352    13.008    temp/temp
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                         -13.269    
  -------------------------------------------------------------------
                         slack                                 -0.260    

Slack (VIOLATED) :        -0.216ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.208ns  (logic 7.207ns (78.269%)  route 2.001ns (21.731%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 13.181 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.296    12.050    uport_reg[23]_i_10/O[3]
    SLICE_X13Y150        net (fo=3, unset)            0.384    12.434    n_4_uport_reg[23]_i_10
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.120    12.554    uport[23]_i_5/O
    SLICE_X12Y150        net (fo=1, unset)            0.092    12.646    n_0_uport[23]_i_5
    SLICE_X12Y150        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.285    12.931    uport_reg[23]_i_1/O[2]
    DSP48_X0Y60          net (fo=2, unset)            0.288    13.219    uport00_out[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    DSP48_X0Y60          net (fo=99, unset)           1.114    13.181    clk_IBUF_BUFG
                         clock pessimism              0.214    13.396    
                         clock uncertainty           -0.035    13.360    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.358    13.002    temp/temp
  -------------------------------------------------------------------
                         required time                         13.002    
                         arrival time                         -13.219    
  -------------------------------------------------------------------
                         slack                                 -0.216    

Slack (VIOLATED) :        -0.195ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.194ns  (logic 7.194ns (78.247%)  route 2.000ns (21.753%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 13.181 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267    12.021    uport_reg[23]_i_10/O[2]
    SLICE_X13Y149        net (fo=3, unset)            0.384    12.405    n_5_uport_reg[23]_i_10
    SLICE_X13Y149        LUT3 (Prop_lut3_I0_O)        0.126    12.531    uport[19]_i_2/O
    SLICE_X12Y149        net (fo=1, unset)            0.092    12.623    n_0_uport[19]_i_2
    SLICE_X12Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187    12.810    uport_reg[19]_i_1/CO[3]
    SLICE_X12Y150        net (fo=1, unset)            0.000    12.810    n_0_uport_reg[19]_i_1
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.918    uport_reg[23]_i_1/O[0]
    DSP48_X0Y60          net (fo=2, unset)            0.287    13.205    uport00_out[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    DSP48_X0Y60          net (fo=99, unset)           1.114    13.181    clk_IBUF_BUFG
                         clock pessimism              0.214    13.396    
                         clock uncertainty           -0.035    13.360    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.351    13.009    temp/temp
  -------------------------------------------------------------------
                         required time                         13.009    
                         arrival time                         -13.205    
  -------------------------------------------------------------------
                         slack                                 -0.195    

Slack (VIOLATED) :        -0.181ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 7.245ns (78.939%)  route 1.933ns (21.061%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 13.181 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267    12.021    uport_reg[23]_i_10/O[2]
    SLICE_X13Y149        net (fo=3, unset)            0.384    12.405    n_5_uport_reg[23]_i_10
    SLICE_X13Y149        LUT3 (Prop_lut3_I0_O)        0.126    12.531    uport[19]_i_2/O
    SLICE_X12Y149        net (fo=1, unset)            0.092    12.623    n_0_uport[19]_i_2
    SLICE_X12Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187    12.810    uport_reg[19]_i_1/CO[3]
    SLICE_X12Y150        net (fo=1, unset)            0.000    12.810    n_0_uport_reg[19]_i_1
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159    12.969    uport_reg[23]_i_1/O[1]
    DSP48_X0Y60          net (fo=2, unset)            0.220    13.189    uport00_out[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    DSP48_X0Y60          net (fo=99, unset)           1.114    13.181    clk_IBUF_BUFG
                         clock pessimism              0.214    13.396    
                         clock uncertainty           -0.035    13.360    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.353    13.007    temp/temp
  -------------------------------------------------------------------
                         required time                         13.007    
                         arrival time                         -13.189    
  -------------------------------------------------------------------
                         slack                                 -0.181    

Slack (VIOLATED) :        -0.017ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.015ns  (logic 7.009ns (77.748%)  route 2.006ns (22.252%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 13.181 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267    12.021    uport_reg[23]_i_10/O[2]
    SLICE_X12Y149        net (fo=3, unset)            0.482    12.503    n_5_uport_reg[23]_i_10
    SLICE_X12Y149        LUT6 (Prop_lut6_I2_O)        0.126    12.629    uport[19]_i_6/O
    SLICE_X12Y149        net (fo=1, routed)           0.000    12.629    n_0_uport[19]_i_6
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.110    12.739    uport_reg[19]_i_1/O[3]
    DSP48_X0Y60          net (fo=2, unset)            0.287    13.026    uport00_out[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    DSP48_X0Y60          net (fo=99, unset)           1.114    13.181    clk_IBUF_BUFG
                         clock pessimism              0.214    13.396    
                         clock uncertainty           -0.035    13.360    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.352    13.008    temp/temp
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                         -13.026    
  -------------------------------------------------------------------
                         slack                                 -0.017    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        8.910ns  (logic 6.999ns (78.552%)  route 1.911ns (21.448%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 13.181 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.105    11.859    uport_reg[23]_i_10/O[1]
    SLICE_X12Y149        net (fo=3, unset)            0.386    12.245    n_6_uport_reg[23]_i_10
    SLICE_X12Y149        LUT4 (Prop_lut4_I2_O)        0.121    12.366    uport[19]_i_8/O
    SLICE_X12Y149        net (fo=1, routed)           0.000    12.366    n_0_uport[19]_i_8
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267    12.633    uport_reg[19]_i_1/O[2]
    DSP48_X0Y60          net (fo=2, unset)            0.288    12.921    uport00_out[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    DSP48_X0Y60          net (fo=99, unset)           1.114    13.181    clk_IBUF_BUFG
                         clock pessimism              0.214    13.396    
                         clock uncertainty           -0.035    13.360    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.358    13.002    temp/temp
  -------------------------------------------------------------------
                         required time                         13.002    
                         arrival time                         -12.921    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            uport_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.167ns  (logic 7.454ns (81.313%)  route 1.713ns (18.687%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 13.131 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.000    uport_reg[23]_i_10/CO[3]
    SLICE_X8Y150         net (fo=1, unset)            0.000    12.000    n_0_uport_reg[23]_i_10
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    12.147    uport_reg[27]_i_10/O[3]
    SLICE_X13Y151        net (fo=3, unset)            0.384    12.531    n_4_uport_reg[27]_i_10
    SLICE_X13Y151        LUT3 (Prop_lut3_I0_O)        0.120    12.651    uport[27]_i_5/O
    SLICE_X12Y151        net (fo=1, unset)            0.092    12.743    n_0_uport[27]_i_5
    SLICE_X12Y151        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276    13.019    uport_reg[27]_i_1/CO[3]
    SLICE_X12Y152        net (fo=1, unset)            0.000    13.019    n_0_uport_reg[27]_i_1
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159    13.178    uport_reg[31]_i_2/O[1]
    SLICE_X12Y152        net (fo=2, routed)           0.000    13.178    uport00_out[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    SLICE_X12Y152        net (fo=99, unset)           1.064    13.131    clk_IBUF_BUFG
                         clock pessimism              0.214    13.346    
                         clock uncertainty           -0.035    13.310    
    SLICE_X12Y152        FDRE (Setup_fdre_C_D)        0.071    13.381    uport_reg[29]
  -------------------------------------------------------------------
                         required time                         13.381    
                         arrival time                         -13.178    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            uport_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.167ns  (logic 7.365ns (80.343%)  route 1.802ns (19.657%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 13.131 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.000    uport_reg[23]_i_10/CO[3]
    SLICE_X8Y150         net (fo=1, unset)            0.000    12.000    n_0_uport_reg[23]_i_10
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.050    uport_reg[27]_i_10/CO[3]
    SLICE_X8Y151         net (fo=1, unset)            0.000    12.050    n_0_uport_reg[27]_i_10
    SLICE_X8Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.100    uport_reg[31]_i_30/CO[3]
    SLICE_X8Y152         net (fo=1, unset)            0.000    12.100    n_0_uport_reg[31]_i_30
    SLICE_X8Y152         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.202    uport_reg[31]_i_28/O[0]
    SLICE_X12Y153        net (fo=3, unset)            0.395    12.597    n_7_uport_reg[31]_i_28
    SLICE_X12Y153        LUT3 (Prop_lut3_I0_O)        0.119    12.716    uport[31]_i_13/O
    SLICE_X12Y152        net (fo=1, unset)            0.170    12.886    n_0_uport[31]_i_13
    SLICE_X12Y152        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.292    13.178    uport_reg[31]_i_2/O[3]
    SLICE_X12Y152        net (fo=2, routed)           0.000    13.178    uport00_out[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    SLICE_X12Y152        net (fo=99, unset)           1.064    13.131    clk_IBUF_BUFG
                         clock pessimism              0.214    13.346    
                         clock uncertainty           -0.035    13.310    
    SLICE_X12Y152        FDRE (Setup_fdre_C_D)        0.071    13.381    uport_reg[31]
  -------------------------------------------------------------------
                         required time                         13.381    
                         arrival time                         -13.178    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            uport_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.139ns  (logic 7.337ns (80.282%)  route 1.802ns (19.718%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 13.131 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.000    uport_reg[23]_i_10/CO[3]
    SLICE_X8Y150         net (fo=1, unset)            0.000    12.000    n_0_uport_reg[23]_i_10
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.050    uport_reg[27]_i_10/CO[3]
    SLICE_X8Y151         net (fo=1, unset)            0.000    12.050    n_0_uport_reg[27]_i_10
    SLICE_X8Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.100    uport_reg[31]_i_30/CO[3]
    SLICE_X8Y152         net (fo=1, unset)            0.000    12.100    n_0_uport_reg[31]_i_30
    SLICE_X8Y152         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.202    uport_reg[31]_i_28/O[0]
    SLICE_X12Y153        net (fo=3, unset)            0.395    12.597    n_7_uport_reg[31]_i_28
    SLICE_X12Y153        LUT3 (Prop_lut3_I0_O)        0.119    12.716    uport[31]_i_13/O
    SLICE_X12Y152        net (fo=1, unset)            0.170    12.886    n_0_uport[31]_i_13
    SLICE_X12Y152        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.264    13.150    uport_reg[31]_i_2/O[2]
    SLICE_X12Y152        net (fo=2, routed)           0.000    13.150    uport00_out[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    SLICE_X12Y152        net (fo=99, unset)           1.064    13.131    clk_IBUF_BUFG
                         clock pessimism              0.214    13.346    
                         clock uncertainty           -0.035    13.310    
    SLICE_X12Y152        FDRE (Setup_fdre_C_D)        0.071    13.381    uport_reg[30]
  -------------------------------------------------------------------
                         required time                         13.381    
                         arrival time                         -13.150    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            uport_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 7.403ns (81.209%)  route 1.713ns (18.791%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 13.131 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.000    uport_reg[23]_i_10/CO[3]
    SLICE_X8Y150         net (fo=1, unset)            0.000    12.000    n_0_uport_reg[23]_i_10
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    12.147    uport_reg[27]_i_10/O[3]
    SLICE_X13Y151        net (fo=3, unset)            0.384    12.531    n_4_uport_reg[27]_i_10
    SLICE_X13Y151        LUT3 (Prop_lut3_I0_O)        0.120    12.651    uport[27]_i_5/O
    SLICE_X12Y151        net (fo=1, unset)            0.092    12.743    n_0_uport[27]_i_5
    SLICE_X12Y151        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276    13.019    uport_reg[27]_i_1/CO[3]
    SLICE_X12Y152        net (fo=1, unset)            0.000    13.019    n_0_uport_reg[27]_i_1
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    13.127    uport_reg[31]_i_2/O[0]
    SLICE_X12Y152        net (fo=2, routed)           0.000    13.127    uport00_out[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    SLICE_X12Y152        net (fo=99, unset)           1.064    13.131    clk_IBUF_BUFG
                         clock pessimism              0.214    13.346    
                         clock uncertainty           -0.035    13.310    
    SLICE_X12Y152        FDRE (Setup_fdre_C_D)        0.071    13.381    uport_reg[28]
  -------------------------------------------------------------------
                         required time                         13.381    
                         arrival time                         -13.127    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            uport_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 7.380ns (81.081%)  route 1.722ns (18.919%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 13.131 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.000    uport_reg[23]_i_10/CO[3]
    SLICE_X8Y150         net (fo=1, unset)            0.000    12.000    n_0_uport_reg[23]_i_10
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.152    uport_reg[27]_i_10/O[1]
    SLICE_X13Y150        net (fo=3, unset)            0.393    12.545    n_6_uport_reg[27]_i_10
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.121    12.666    uport[23]_i_3/O
    SLICE_X12Y150        net (fo=1, unset)            0.092    12.758    n_0_uport[23]_i_3
    SLICE_X12Y150        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.954    uport_reg[23]_i_1/CO[3]
    SLICE_X12Y151        net (fo=1, unset)            0.000    12.954    n_0_uport_reg[23]_i_1
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159    13.113    uport_reg[27]_i_1/O[1]
    SLICE_X12Y151        net (fo=2, routed)           0.000    13.113    uport00_out[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    SLICE_X12Y151        net (fo=99, unset)           1.064    13.131    clk_IBUF_BUFG
                         clock pessimism              0.214    13.346    
                         clock uncertainty           -0.035    13.310    
    SLICE_X12Y151        FDRE (Setup_fdre_C_D)        0.071    13.381    uport_reg[25]
  -------------------------------------------------------------------
                         required time                         13.381    
                         arrival time                         -13.113    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            uport_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.097ns  (logic 7.375ns (81.071%)  route 1.722ns (18.929%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 13.131 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.000    uport_reg[23]_i_10/CO[3]
    SLICE_X8Y150         net (fo=1, unset)            0.000    12.000    n_0_uport_reg[23]_i_10
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.152    uport_reg[27]_i_10/O[1]
    SLICE_X13Y150        net (fo=3, unset)            0.393    12.545    n_6_uport_reg[27]_i_10
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.121    12.666    uport[23]_i_3/O
    SLICE_X12Y150        net (fo=1, unset)            0.092    12.758    n_0_uport[23]_i_3
    SLICE_X12Y150        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.954    uport_reg[23]_i_1/CO[3]
    SLICE_X12Y151        net (fo=1, unset)            0.000    12.954    n_0_uport_reg[23]_i_1
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154    13.108    uport_reg[27]_i_1/O[3]
    SLICE_X12Y151        net (fo=2, routed)           0.000    13.108    uport00_out[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    SLICE_X12Y151        net (fo=99, unset)           1.064    13.131    clk_IBUF_BUFG
                         clock pessimism              0.214    13.346    
                         clock uncertainty           -0.035    13.310    
    SLICE_X12Y151        FDRE (Setup_fdre_C_D)        0.071    13.381    uport_reg[27]
  -------------------------------------------------------------------
                         required time                         13.381    
                         arrival time                         -13.108    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            uport_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.059ns  (logic 7.337ns (80.991%)  route 1.722ns (19.009%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 13.131 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.000    uport_reg[23]_i_10/CO[3]
    SLICE_X8Y150         net (fo=1, unset)            0.000    12.000    n_0_uport_reg[23]_i_10
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.152    uport_reg[27]_i_10/O[1]
    SLICE_X13Y150        net (fo=3, unset)            0.393    12.545    n_6_uport_reg[27]_i_10
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.121    12.666    uport[23]_i_3/O
    SLICE_X12Y150        net (fo=1, unset)            0.092    12.758    n_0_uport[23]_i_3
    SLICE_X12Y150        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.954    uport_reg[23]_i_1/CO[3]
    SLICE_X12Y151        net (fo=1, unset)            0.000    12.954    n_0_uport_reg[23]_i_1
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116    13.070    uport_reg[27]_i_1/O[2]
    SLICE_X12Y151        net (fo=2, routed)           0.000    13.070    uport00_out[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    SLICE_X12Y151        net (fo=99, unset)           1.064    13.131    clk_IBUF_BUFG
                         clock pessimism              0.214    13.346    
                         clock uncertainty           -0.035    13.310    
    SLICE_X12Y151        FDRE (Setup_fdre_C_D)        0.071    13.381    uport_reg[26]
  -------------------------------------------------------------------
                         required time                         13.381    
                         arrival time                         -13.070    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        8.680ns  (logic 6.837ns (78.767%)  route 1.843ns (21.233%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 13.181 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.105    11.859    uport_reg[23]_i_10/O[1]
    SLICE_X12Y149        net (fo=3, unset)            0.386    12.245    n_6_uport_reg[23]_i_10
    SLICE_X12Y149        LUT4 (Prop_lut4_I2_O)        0.121    12.366    uport[19]_i_8/O
    SLICE_X12Y149        net (fo=1, routed)           0.000    12.366    n_0_uport[19]_i_8
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.105    12.471    uport_reg[19]_i_1/O[1]
    DSP48_X0Y60          net (fo=2, unset)            0.220    12.691    uport00_out[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    DSP48_X0Y60          net (fo=99, unset)           1.114    13.181    clk_IBUF_BUFG
                         clock pessimism              0.214    13.396    
                         clock uncertainty           -0.035    13.360    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.353    13.007    temp/temp
  -------------------------------------------------------------------
                         required time                         13.007    
                         arrival time                         -12.691    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            uport_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.051ns  (logic 7.329ns (80.974%)  route 1.722ns (19.026%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 13.131 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.000    uport_reg[23]_i_10/CO[3]
    SLICE_X8Y150         net (fo=1, unset)            0.000    12.000    n_0_uport_reg[23]_i_10
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.152    uport_reg[27]_i_10/O[1]
    SLICE_X13Y150        net (fo=3, unset)            0.393    12.545    n_6_uport_reg[27]_i_10
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.121    12.666    uport[23]_i_3/O
    SLICE_X12Y150        net (fo=1, unset)            0.092    12.758    n_0_uport[23]_i_3
    SLICE_X12Y150        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.954    uport_reg[23]_i_1/CO[3]
    SLICE_X12Y151        net (fo=1, unset)            0.000    12.954    n_0_uport_reg[23]_i_1
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    13.062    uport_reg[27]_i_1/O[0]
    SLICE_X12Y151        net (fo=2, routed)           0.000    13.062    uport00_out[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    SLICE_X12Y151        net (fo=99, unset)           1.064    13.131    clk_IBUF_BUFG
                         clock pessimism              0.214    13.346    
                         clock uncertainty           -0.035    13.310    
    SLICE_X12Y151        FDRE (Setup_fdre_C_D)        0.071    13.381    uport_reg[24]
  -------------------------------------------------------------------
                         required time                         13.381    
                         arrival time                         -13.062    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            uport_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        8.971ns  (logic 7.249ns (80.805%)  route 1.722ns (19.195%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 13.131 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.000    uport_reg[23]_i_10/CO[3]
    SLICE_X8Y150         net (fo=1, unset)            0.000    12.000    n_0_uport_reg[23]_i_10
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.152    uport_reg[27]_i_10/O[1]
    SLICE_X13Y150        net (fo=3, unset)            0.393    12.545    n_6_uport_reg[27]_i_10
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.121    12.666    uport[23]_i_3/O
    SLICE_X12Y150        net (fo=1, unset)            0.092    12.758    n_0_uport[23]_i_3
    SLICE_X12Y150        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.224    12.982    uport_reg[23]_i_1/O[3]
    SLICE_X12Y150        net (fo=2, routed)           0.000    12.982    uport00_out[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    SLICE_X12Y150        net (fo=99, unset)           1.064    13.131    clk_IBUF_BUFG
                         clock pessimism              0.214    13.346    
                         clock uncertainty           -0.035    13.310    
    SLICE_X12Y150        FDRE (Setup_fdre_C_D)        0.071    13.381    uport_reg[23]
  -------------------------------------------------------------------
                         required time                         13.381    
                         arrival time                         -12.982    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            uport_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        8.958ns  (logic 7.245ns (80.877%)  route 1.713ns (19.123%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 13.131 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267    12.021    uport_reg[23]_i_10/O[2]
    SLICE_X13Y149        net (fo=3, unset)            0.384    12.405    n_5_uport_reg[23]_i_10
    SLICE_X13Y149        LUT3 (Prop_lut3_I0_O)        0.126    12.531    uport[19]_i_2/O
    SLICE_X12Y149        net (fo=1, unset)            0.092    12.623    n_0_uport[19]_i_2
    SLICE_X12Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187    12.810    uport_reg[19]_i_1/CO[3]
    SLICE_X12Y150        net (fo=1, unset)            0.000    12.810    n_0_uport_reg[19]_i_1
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159    12.969    uport_reg[23]_i_1/O[1]
    SLICE_X12Y150        net (fo=2, routed)           0.000    12.969    uport00_out[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    SLICE_X12Y150        net (fo=99, unset)           1.064    13.131    clk_IBUF_BUFG
                         clock pessimism              0.214    13.346    
                         clock uncertainty           -0.035    13.310    
    SLICE_X12Y150        FDRE (Setup_fdre_C_D)        0.071    13.381    uport_reg[21]
  -------------------------------------------------------------------
                         required time                         13.381    
                         arrival time                         -12.969    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            uport_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        8.920ns  (logic 7.207ns (80.796%)  route 1.713ns (19.204%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 13.131 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.296    12.050    uport_reg[23]_i_10/O[3]
    SLICE_X13Y150        net (fo=3, unset)            0.384    12.434    n_4_uport_reg[23]_i_10
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.120    12.554    uport[23]_i_5/O
    SLICE_X12Y150        net (fo=1, unset)            0.092    12.646    n_0_uport[23]_i_5
    SLICE_X12Y150        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.285    12.931    uport_reg[23]_i_1/O[2]
    SLICE_X12Y150        net (fo=2, routed)           0.000    12.931    uport00_out[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    SLICE_X12Y150        net (fo=99, unset)           1.064    13.131    clk_IBUF_BUFG
                         clock pessimism              0.214    13.346    
                         clock uncertainty           -0.035    13.310    
    SLICE_X12Y150        FDRE (Setup_fdre_C_D)        0.071    13.381    uport_reg[22]
  -------------------------------------------------------------------
                         required time                         13.381    
                         arrival time                         -12.931    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            uport_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 7.194ns (80.768%)  route 1.713ns (19.232%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 13.131 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267    12.021    uport_reg[23]_i_10/O[2]
    SLICE_X13Y149        net (fo=3, unset)            0.384    12.405    n_5_uport_reg[23]_i_10
    SLICE_X13Y149        LUT3 (Prop_lut3_I0_O)        0.126    12.531    uport[19]_i_2/O
    SLICE_X12Y149        net (fo=1, unset)            0.092    12.623    n_0_uport[19]_i_2
    SLICE_X12Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187    12.810    uport_reg[19]_i_1/CO[3]
    SLICE_X12Y150        net (fo=1, unset)            0.000    12.810    n_0_uport_reg[19]_i_1
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.918    uport_reg[23]_i_1/O[0]
    SLICE_X12Y150        net (fo=2, routed)           0.000    12.918    uport00_out[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    SLICE_X12Y150        net (fo=99, unset)           1.064    13.131    clk_IBUF_BUFG
                         clock pessimism              0.214    13.346    
                         clock uncertainty           -0.035    13.310    
    SLICE_X12Y150        FDRE (Setup_fdre_C_D)        0.071    13.381    uport_reg[20]
  -------------------------------------------------------------------
                         required time                         13.381    
                         arrival time                         -12.918    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            uport_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 7.009ns (80.305%)  route 1.719ns (19.695%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.775ns = ( 13.275 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267    12.021    uport_reg[23]_i_10/O[2]
    SLICE_X12Y149        net (fo=3, unset)            0.482    12.503    n_5_uport_reg[23]_i_10
    SLICE_X12Y149        LUT6 (Prop_lut6_I2_O)        0.126    12.629    uport[19]_i_6/O
    SLICE_X12Y149        net (fo=1, routed)           0.000    12.629    n_0_uport[19]_i_6
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.110    12.739    uport_reg[19]_i_1/O[3]
    SLICE_X12Y149        net (fo=2, routed)           0.000    12.739    uport00_out[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    SLICE_X12Y149        net (fo=99, unset)           1.208    13.275    clk_IBUF_BUFG
                         clock pessimism              0.214    13.490    
                         clock uncertainty           -0.035    13.454    
    SLICE_X12Y149        FDRE (Setup_fdre_C_D)        0.071    13.525    uport_reg[19]
  -------------------------------------------------------------------
                         required time                         13.525    
                         arrival time                         -12.739    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            uport_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 6.999ns (81.176%)  route 1.623ns (18.824%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.775ns = ( 13.275 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.637    temp__0/temp/PCOUT[47]
    DSP48_X0Y63          net (fo=1, unset)            0.000     6.637    n_106_temp__0/temp
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.575    temp__1/temp/P[0]
    SLICE_X10Y150        net (fo=2, unset)            0.540     8.115    n_105_temp__1/temp
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.158    uport2_i_23/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     8.158    n_0_uport2_i_23
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.404    uport2_i_4__0/CO[3]
    SLICE_X10Y151        net (fo=1, unset)            0.000     8.404    n_0_uport2_i_4__0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.454    uport2_i_3__0/CO[3]
    SLICE_X10Y152        net (fo=1, unset)            0.000     8.454    n_0_uport2_i_3__0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.504    uport2_i_2__0/CO[3]
    SLICE_X10Y153        net (fo=1, unset)            0.000     8.504    n_0_uport2_i_2__0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.656    uport2_i_1__0/O[1]
    DSP48_X0Y61          net (fo=2, unset)            0.275     8.931    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.289    uport2/uport2/P[0]
    SLICE_X8Y149         net (fo=1, unset)            0.422    11.711    n_105_uport2/uport2
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.754    uport[23]_i_14/O
    SLICE_X8Y149         net (fo=1, routed)           0.000    11.754    n_0_uport[23]_i_14
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.105    11.859    uport_reg[23]_i_10/O[1]
    SLICE_X12Y149        net (fo=3, unset)            0.386    12.245    n_6_uport_reg[23]_i_10
    SLICE_X12Y149        LUT4 (Prop_lut4_I2_O)        0.121    12.366    uport[19]_i_8/O
    SLICE_X12Y149        net (fo=1, routed)           0.000    12.366    n_0_uport[19]_i_8
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267    12.633    uport_reg[19]_i_1/O[2]
    SLICE_X12Y149        net (fo=2, routed)           0.000    12.633    uport00_out[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    SLICE_X12Y149        net (fo=99, unset)           1.208    13.275    clk_IBUF_BUFG
                         clock pessimism              0.214    13.490    
                         clock uncertainty           -0.035    13.454    
    SLICE_X12Y149        FDRE (Setup_fdre_C_D)        0.071    13.525    uport_reg[18]
  -------------------------------------------------------------------
                         required time                         13.525    
                         arrival time                         -12.633    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp__0/temp/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        8.080ns  (logic 5.728ns (70.891%)  route 2.352ns (29.109%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 13.180 - 9.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.229     4.011    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      2.501     6.512    temp__0/temp/P[16]
    SLICE_X10Y150        net (fo=1, unset)            0.599     7.111    n_89_temp__0/temp
    SLICE_X10Y150        LUT1 (Prop_lut1_I0_O)        0.043     7.154    uport2_i_24/O
    SLICE_X10Y150        net (fo=1, routed)           0.000     7.154    n_0_uport2_i_24
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.116     7.270    uport2_i_4__0/O[0]
    DSP48_X0Y58          net (fo=2, unset)            0.276     7.546    temp__2[16]
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_A[16]_P[2])
                                                      2.468    10.014    uport2__0/uport2/P[2]
    SLICE_X12Y145        net (fo=2, unset)            0.615    10.629    n_103_uport2__0/uport2
    SLICE_X12Y145        LUT3 (Prop_lut3_I0_O)        0.043    10.672    uport[3]_i_2/O
    SLICE_X12Y145        net (fo=2, unset)            0.323    10.995    n_0_uport[3]_i_2
    SLICE_X12Y145        LUT4 (Prop_lut4_I3_O)        0.126    11.121    uport[3]_i_6/O
    SLICE_X12Y145        net (fo=1, routed)           0.000    11.121    n_0_uport[3]_i_6
    SLICE_X12Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173    11.294    uport_reg[3]_i_1/CO[3]
    SLICE_X12Y146        net (fo=1, unset)            0.000    11.294    n_0_uport_reg[3]_i_1
    SLICE_X12Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.344    uport_reg[7]_i_1/CO[3]
    SLICE_X12Y147        net (fo=1, unset)            0.000    11.344    n_0_uport_reg[7]_i_1
    SLICE_X12Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.394    uport_reg[11]_i_1/CO[3]
    SLICE_X12Y148        net (fo=1, unset)            0.000    11.394    n_0_uport_reg[11]_i_1
    SLICE_X12Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.444    uport_reg[15]_i_1/CO[3]
    SLICE_X12Y149        net (fo=1, unset)            0.000    11.444    n_0_uport_reg[15]_i_1
    SLICE_X12Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.552    uport_reg[19]_i_1/O[0]
    DSP48_X0Y62          net (fo=2, unset)            0.539    12.091    uport00_out[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    AL31                                              0.000     9.500    clk
    AL31                 net (fo=0)                   0.000     9.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005    11.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.067    clk_IBUF_BUFG_inst/O
    DSP48_X0Y62          net (fo=99, unset)           1.113    13.180    clk_IBUF_BUFG
                         clock pessimism              0.214    13.395    
                         clock uncertainty           -0.035    13.359    
    DSP48_X0Y62          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.308    13.051    temp__0/temp
  -------------------------------------------------------------------
                         required time                         13.051    
                         arrival time                         -12.091    
  -------------------------------------------------------------------
                         slack                                  0.961    




