{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540231560848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540231560850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 23 05:05:53 2018 " "Processing started: Tue Oct 23 05:05:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540231560850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540231560850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off blackjack -c blackjack " "Command: quartus_map --read_settings_files=on --write_settings_files=off blackjack -c blackjack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540231560851 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1540231561255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pin_ass.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pin_ass.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pin_ass-structure " "Found design unit 1: pin_ass-structure" {  } { { "pin_ass.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/pin_ass.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540231561742 ""} { "Info" "ISGN_ENTITY_NAME" "1 pin_ass " "Found entity 1: pin_ass" {  } { { "pin_ass.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/pin_ass.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540231561742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540231561742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blackjack_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blackjack_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Blackjack_FSM-Behavioural " "Found design unit 1: Blackjack_FSM-Behavioural" {  } { { "Blackjack_fsm.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/Blackjack_fsm.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540231561746 ""} { "Info" "ISGN_ENTITY_NAME" "1 Blackjack_FSM " "Found entity 1: Blackjack_FSM" {  } { { "Blackjack_fsm.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/Blackjack_fsm.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540231561746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540231561746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blackjack_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blackjack_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Blackjack_DataPath-Structural " "Found design unit 1: Blackjack_DataPath-Structural" {  } { { "Blackjack_DataPath.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/Blackjack_DataPath.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540231561751 ""} { "Info" "ISGN_ENTITY_NAME" "1 Blackjack_DataPath " "Found entity 1: Blackjack_DataPath" {  } { { "Blackjack_DataPath.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/Blackjack_DataPath.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540231561751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540231561751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blackjack_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blackjack_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Blackjack_7Seg-Behavioural " "Found design unit 1: Blackjack_7Seg-Behavioural" {  } { { "Blackjack_7Seg.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/Blackjack_7Seg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540231561754 ""} { "Info" "ISGN_ENTITY_NAME" "1 Blackjack_7Seg " "Found entity 1: Blackjack_7Seg" {  } { { "Blackjack_7Seg.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/Blackjack_7Seg.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540231561754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540231561754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blackjack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blackjack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Blackjack-Structural " "Found design unit 1: Blackjack-Structural" {  } { { "Blackjack.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/Blackjack.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540231561759 ""} { "Info" "ISGN_ENTITY_NAME" "1 Blackjack " "Found entity 1: Blackjack" {  } { { "Blackjack.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/Blackjack.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540231561759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540231561759 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pin_ass " "Elaborating entity \"pin_ass\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1540231561796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Blackjack Blackjack:do " "Elaborating entity \"Blackjack\" for hierarchy \"Blackjack:do\"" {  } { { "pin_ass.vhd" "do" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/pin_ass.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540231561799 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cardReady_sync Blackjack.vhd(74) " "Verilog HDL or VHDL warning at Blackjack.vhd(74): object \"cardReady_sync\" assigned a value but never read" {  } { { "Blackjack.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/Blackjack.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540231561801 "|pin_ass|Blackjack:do"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cardValue_sync Blackjack.vhd(75) " "Verilog HDL or VHDL warning at Blackjack.vhd(75): object \"cardValue_sync\" assigned a value but never read" {  } { { "Blackjack.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/Blackjack.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540231561801 "|pin_ass|Blackjack:do"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Blackjack_FSM Blackjack:do\|Blackjack_FSM:BJ_FSM " "Elaborating entity \"Blackjack_FSM\" for hierarchy \"Blackjack:do\|Blackjack_FSM:BJ_FSM\"" {  } { { "Blackjack.vhd" "BJ_FSM" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/Blackjack.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540231561802 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp16 Blackjack_fsm.vhd(111) " "VHDL Process Statement warning at Blackjack_fsm.vhd(111): signal \"cmp16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Blackjack_fsm.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/Blackjack_fsm.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540231561805 "|pin_ass|Blackjack:do|Blackjack_FSM:BJ_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp21 Blackjack_fsm.vhd(112) " "VHDL Process Statement warning at Blackjack_fsm.vhd(112): signal \"cmp21\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Blackjack_fsm.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/Blackjack_fsm.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540231561806 "|pin_ass|Blackjack:do|Blackjack_FSM:BJ_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ace Blackjack_fsm.vhd(124) " "VHDL Process Statement warning at Blackjack_fsm.vhd(124): signal \"ace\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Blackjack_fsm.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/Blackjack_fsm.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540231561806 "|pin_ass|Blackjack:do|Blackjack_FSM:BJ_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Blackjack_fsm.vhd(147) " "VHDL Process Statement warning at Blackjack_fsm.vhd(147): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Blackjack_fsm.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/Blackjack_fsm.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540231561806 "|pin_ass|Blackjack:do|Blackjack_FSM:BJ_FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Blackjack_DataPath Blackjack:do\|Blackjack_DataPath:BJ_DP " "Elaborating entity \"Blackjack_DataPath\" for hierarchy \"Blackjack:do\|Blackjack_DataPath:BJ_DP\"" {  } { { "Blackjack.vhd" "BJ_DP" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/Blackjack.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540231561836 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data Blackjack_DataPath.vhd(73) " "VHDL Process Statement warning at Blackjack_DataPath.vhd(73): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Blackjack_DataPath.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/Blackjack_DataPath.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540231561837 "|pin_ass|Blackjack:do|Blackjack_DataPath:BJ_DP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data Blackjack_DataPath.vhd(76) " "VHDL Process Statement warning at Blackjack_DataPath.vhd(76): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Blackjack_DataPath.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/Blackjack_DataPath.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540231561837 "|pin_ass|Blackjack:do|Blackjack_DataPath:BJ_DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Blackjack_7Seg Blackjack:do\|Blackjack_7Seg:BJ_7seg " "Elaborating entity \"Blackjack_7Seg\" for hierarchy \"Blackjack:do\|Blackjack_7Seg:BJ_7seg\"" {  } { { "Blackjack.vhd" "BJ_7seg" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/Blackjack.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540231561840 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1540231562253 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[9\] GND " "Pin \"ledr\[9\]\" is stuck at GND" {  } { { "pin_ass.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/pin_ass.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540231562347 "|pin_ass|ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "pin_ass.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/pin_ass.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540231562347 "|pin_ass|HEX1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1540231562347 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1540231562718 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540231562718 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "pin_ass.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/pin_ass.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540231562790 "|pin_ass|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "pin_ass.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/pin_ass.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540231562790 "|pin_ass|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "pin_ass.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/pin_ass.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540231562790 "|pin_ass|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "pin_ass.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/pin_ass.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540231562790 "|pin_ass|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "pin_ass.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/blackjack/pin_ass.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540231562790 "|pin_ass|sw[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1540231562790 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1540231562791 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1540231562791 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1540231562791 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1540231562791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540231562835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 23 05:06:02 2018 " "Processing ended: Tue Oct 23 05:06:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540231562835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540231562835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540231562835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540231562835 ""}
