//------------------------------------------------------------------------------
// MIPS CPU
//   width: 32 bits
//   depth: 32 words 
//------------------------------------------------------------------------------

module regfile
(

input		Clk		// Clock (Positive Edge Triggered)
);
