[02/11 18:31:50      0s] 
[02/11 18:31:50      0s] Cadence Innovus(TM) Implementation System.
[02/11 18:31:50      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/11 18:31:50      0s] 
[02/11 18:31:50      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[02/11 18:31:50      0s] Options:	-stylus 
[02/11 18:31:50      0s] Date:		Tue Feb 11 18:31:50 2025
[02/11 18:31:50      0s] Host:		ip-10-70-166-58.il-central-1.compute.internal (x86_64 w/Linux 4.14.355-275.570.amzn2.x86_64) (1core*2cpus*Intel(R) Xeon(R) Platinum 8375C CPU @ 2.90GHz 55296KB)
[02/11 18:31:50      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[02/11 18:31:50      0s] 
[02/11 18:31:50      0s] License:
[02/11 18:31:50      0s] 		[18:31:50.019857] Configured Lic search path (21.01-s002): 5280@ip-10-70-133-150.il-central-1.compute.internal
[02/11 18:31:50      0s] 
[02/11 18:31:50      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[02/11 18:31:50      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[02/11 18:32:02      9s] 
[02/11 18:32:02      9s] 
[02/11 18:32:09     13s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[02/11 18:32:15     16s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[02/11 18:32:15     16s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[02/11 18:32:15     16s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[02/11 18:32:15     16s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[02/11 18:32:15     16s] @(#)CDS: CPE v21.15-s076
[02/11 18:32:15     16s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[02/11 18:32:15     16s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[02/11 18:32:15     16s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[02/11 18:32:15     16s] @(#)CDS: RCDB 11.15.0
[02/11 18:32:15     16s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[02/11 18:32:15     16s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[02/11 18:32:15     16s] C[02/11 18:32:15     16s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_2167_ip-10-70-166-58.il-central-1.compute.internal_saridav_HFy4JL.

reate and set the environment variable TMPDIR to /tmp/innovus_temp_2167_ip-10-70-166-58.il-central-1.compute.internal_saridav_HFy4JL.
[02/11 18:32:15     16s] 
[02/11 18:32:15     16s] The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.
[02/11 18:32:17     16s] [INFO] Loading PVS 23.11 fill procedures
[02/11 18:32:19     18s] 
[02/11 18:32:19     18s] **INFO:  MMMC transition support version v31-84 
[02/11 18:32:19     18s] 
[02/11 18:32:23     21s] @innovus 1> set design(TOPLEVEL) "lp_riscv_top"
lp_riscv_top
[02/11 18:32:38     22s] @innovus 2> set runtype "pnr"
set runtype "pnr"
[02/11 18:32:38     22s] pnr
[02/11 18:32:38     22s] @innovus 3> set debug_file "debug.txt"
set debug_file "debug.txt"
[02/11 18:32:38     22s] debug.txt
[02/11 18:32:38     22s] @innovus 4> 

[02/11 18:32:38     22s] @innovus 4> # Load general procedures
# Load general procedures
[02/11 18:32:38     22s] @innovus 5> source ../scripts/procedures.tclsource ../scripts/procedures.tcl -quiet
 -quiet
[02/11 18:32:38     22s] @innovus 6> 

[02/11 18:32:38     22s] @innovus 6> ###############################################
###############################################
[02/11 18:32:38     22s] @innovus 7> # Starting Stage - Load defines and technology
# Starting Stage - Load defines and technology
[02/11 18:32:38     22s] @innovus 8> ###############################################
###############################################
[02/11 18:32:38     22s] @innovus 9> enics_start_stage "start"
enics_start_stage "start"
[02/11 18:32:38     22s] *****************************************
[02/11 18:32:38     22s] *****************************************
[02/11 18:32:38     22s] **   ENICSINFO: Starting stage start   **
[02/11 18:32:38     22s] *****************************************
[02/11 18:32:38     22s] *****************************************
[02/11 18:32:38     22s] ENICSINFO: Current time is: 11/02/2025 18:32
[02/11 18:32:38     22s] ENICSINFO: This session is running on Hostname : ip-10-70-166-58.il-central-1.compute.internal

[02/11 18:32:38     22s] ENICSINFO: The log file is innovus.log19 and the command file is innovus.cmd19
[02/11 18:32:38     22s] ENICSINFO: ----------------------------------
[02/11 18:32:38     22s] @innovus 10> 
[02/11 18:32:38     22s] @innovus 10> 

[02/11 18:32:38     22s] @innovus 10> # Load the specific definitions for this project
# Load the specific definitions for this project
[02/11 18:32:38     22s] @innovus 11> source ../inputs/$design(TOPLEVEL).defines -quiet
source ../inputs/$design(TOPLEVEL).defines -quiet
[02/11 18:32:38     22s] @innovus 12> 

[02/11 18:32:38     22s] @innovus 12> 

[02/11 18:32:38     22s] @innovus 12> 

[02/11 18:32:38     22s] @innovus 12> # Load the library paths and definitions for this technology
# Load the library paths and definitions for this technology
[02/11 18:32:38     22s] @innovus 13> source $design(libraries_dir)/libraries.$TECHNOLOGY.tcl -quiet
source $design(libraries_dir)/libraries.$TECHNOLOGY.tcl -quiet
[02/11 18:32:38     22s] ##  Process: 65            (User Set)               
[02/11 18:32:38     22s] ##     Node: (not set)                           
[02/11 18:32:38     22s] 
[02/11 18:32:38     22s] ##  Check design process and node:  
[02/11 18:32:38     22s] ##  Design tech node is not set.
[02/11 18:32:38     22s] 
[02/11 18:32:38     22s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[02/11 18:32:38     22s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/11 18:32:38     22s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[02/11 18:32:38     22s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
[02/11 18:32:38     22s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[02/11 18:32:38     22s] @innovus 14> source $design(libraries_dir)/libraries.$SC_TECHNOLOGY.tcl -quiet
source $design(libraries_dir)/libraries.$SC_TECHNOLOGY.tcl -quiet
[02/11 18:32:38     22s] @innovus 15> source $design(libraries_dir)/libraries.$SRAM_TECHNOLOGY.tcl -quiet
source $design(libraries_dir)/libraries.$SRAM_TECHNOLOGY.tcl -quiet
[02/11 18:32:38     22s] @iif {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source $design(libraries_dir)/libraries.$IO_TECHNOLOGY.tcl -quiet
}
nnovus 16> if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
[02/11 18:32:38     22s] +     source $design(libraries_dir)/libraries.$IO_TECHNOLOGY.tcl -quiet
[02/11 18:32:38     22s] + }
[02/11 18:32:38     22s] @innovus 17> set_library_unit -time 1ns -cap 1pf
set_library_unit -time 1ns -cap 1pf
[02/11 18:32:38     22s] @innovus 18> 

[02/11 18:32:38     22s] @innovus 18> #############################################
#############################################
[02/11 18:32:38     22s] @innovus 19> #       Print values to debug file
#       Print values to debug file
[02/11 18:32:38     22s] @innovus 20> #############################################
#############################################
[02/11 18:32:38     22s] @innovus 21> set var_list {runtype}
set var_list {runtype}
[02/11 18:32:38     22s] runtype
[02/11 18:32:38     22s] @innovus 22> set dic_list {paths tech tech_files design}
set dic_list {paths tech tech_files design}
[02/11 18:32:38     22s] paths tech tech_files design
[02/11 18:32:38     22s] @innovus 23> enics_print_debug_data w $debug_file "after everything was loaded" $var_list $dic_list
enics_print_debug_data w $debug_file "after everything was loaded" $var_list $dic_list
[02/11 18:32:38     22s] @innovus 24> 

[02/11 18:32:38     22s] @innovus 24> 

[02/11 18:32:38     22s] @innovus 24> ############################################
############################################
[02/11 18:32:38     22s] @innovus 25> # Init Design
# Init Design
[02/11 18:32:38     22s] @innovus 26> ############################################
############################################
[02/11 18:32:38     22s] @innovus 27> enable_metrics -on
enable_metrics -on
[02/11 18:32:38     22s] @innovus 28> enics_start_stage "init_design"
enics_start_stage "init_design"
[02/11 18:32:38     22s] ***********************************************
[02/11 18:32:38     22s] ***********************************************
[02/11 18:32:38     22s] **   ENICSINFO: Starting stage init_design   **
[02/11 18:32:38     22s] ***********************************************
[02/11 18:32:38     22s] ***********************************************
[02/11 18:32:38     22s] ENICSINFO: Current time is: 11/02/2025 18:32
[02/11 18:32:38     22s] ENICSINFO: ----------------------------------
[02/11 18:32:38     22s] @innovus 29> 

[02/11 18:32:38     22s] @innovus 29> # Global Nets
# Global Nets
[02/11 18:32:38     22s] @innovus 30> set_db init_ground_nets $design(all_ground_nets)
set_db init_ground_nets $design(all_ground_nets)
[02/11 18:32:38     22s] 1 gnd
[02/11 18:32:38     22s] @innovus 31> set_db init_poweset_db init_power_nets $design(all_power_nets)
r_nets $design(all_power_nets)
[02/11 18:32:38     22s] 1 {vdd vddio}
[02/11 18:32:38     22s] @innovus 32> 

[02/11 18:32:38     22s] @innovus 32> # MMMC
# MMMC
[02/11 18:32:38     22s] @innovus 33> enics_message "Suppressing the following messages that are reported due to the LIB definitions:" 
enics_message "Suppressing the following messages that are reported due to the LIB definitions:" 
[02/11 18:32:38     22s] ENICSINFO: Suppressing the following messages that are reported due to the LIB definitions:
[02/11 18:32:38     22s] @innovus 34> enics_message "$tech(LIB_SUPPRESS_MESSAGES_INNOVUS)"
enics_message "$tech(LIB_SUPPRESS_MESSAGES_INNOVUS)"
[02/11 18:32:38     22s] ENICSINFO: TECHLIB-436 TECHLIB-1318 TECHLIB-302 IMPCTE-337 IMPTS-282
[02/11 18:32:38     22s] @innovus 35> set_message -suppress -id $tech(LIB_SUPPRESS_MESSAGES_INNOVUS) 
set_message -suppress -id $tech(LIB_SUPPRESS_MESSAGES_INNOVUS) 
[02/11 18:32:38     22s] @innovus 36> enics_message "Reading MMMC File" medium
enics_message "Reading MMMC File" medium
[02/11 18:32:38     22s] 
[02/11 18:32:38     22s] ENICSINFO: Reading MMMC File
[02/11 18:32:38     22s] ----------------------------
[02/11 18:32:38     22s] @innovus 37> read_mmmc $design(mmmc_view_file) 
read_mmmc $design(mmmc_view_file) 
[02/11 18:32:38     22s] #@ Begin verbose source (pre): 
[02/11 18:32:38     22s] @file 1: #  Version:1.0 MMMC View Definition File
[02/11 18:32:38     22s] @file 2: # Do Not Remove Above Line
[02/11 18:32:38     22s] @file 3:
[02/11 18:32:38     22s] @file 4: ############# MMMC Hierarchy ########################################################################################
[02/11 18:32:38     22s] @file 5: #                                                                                                                   #
[02/11 18:32:38     22s] @file 6: #   Setup Analysis View |                   |--> Constraint Corner --> SDC File                                     #
[02/11 18:32:38     22s] @file 7: #                       |--> Analysis View  |                                                                       #
[02/11 18:32:38     22s] @file 8: #    Hold Analysis View |                   |                 |--> Timing Condition --> Library Set --> LIB File    #
[02/11 18:32:38     22s] @file 9: #                                           |--> Delay Corner |                                                     #
[02/11 18:32:38     22s] @file 10: #                                                             |--> RC Corner --> QRCTech File                       #
[02/11 18:32:38     22s] @file 11: #####################################################################################################################
[02/11 18:32:38     22s] @file 12:
[02/11 18:32:38     22s] @file 13: # Constraint Modes #
[02/11 18:32:38     22s] @file 14: # ---------------- #
[02/11 18:32:38     22s] @@file 15: create_constraint_mode \
[02/11 18:32:38     22s] 	-name functional_mode \
[02/11 18:32:38     22s] 	-sdc_files $design(functional_sdc)
[02/11 18:32:38     22s] @file 18:
[02/11 18:32:38     22s] @file 19: # RC Corners #
[02/11 18:32:38     22s] @file 20: # ---------- #
[02/11 18:32:38     22s] @file 21: if {$runtype=="synthesis"} {...
[02/11 18:32:38     22s] @file 24: } else {
[02/11 18:32:38     22s] @@file 25: set_message -suppress -id ENCEXT-6202 ;
[02/11 18:32:38     22s] @file 25: # In addition to the technology file, capacitance table file is specified for all RC corners.
[02/11 18:32:38     22s] @file 26: }
[02/11 18:32:38     22s] @file 27:
[02/11 18:32:38     22s] @@file 28: create_rc_corner \
[02/11 18:32:38     22s] 	-name bc_rc_corner \
[02/11 18:32:38     22s] 	-temperature $tech(TEMPERATURE_BC) \
[02/11 18:32:38     22s]     -qrc_tech $tech_files(QRCTECH_FILE_BC)
[02/11 18:32:38     22s] @file 32: #	-cap_table $tech_files(CAPTABLE_BC) \
[02/11 18:32:38     22s] @file 33:
[02/11 18:32:38     22s] @@file 34: create_rc_corner \
[02/11 18:32:38     22s] 	-name tc_rc_corner \
[02/11 18:32:38     22s] 	-temperature $tech(TEMPERATURE_TC) \
[02/11 18:32:38     22s] 	-qrc_tech $tech_files(QRCTECH_FILE_TC)
[02/11 18:32:38     22s] @file 38: #	-cap_table $tech_files(CAPTABLE_TC) \
[02/11 18:32:38     22s] @file 39:
[02/11 18:32:38     22s] @@file 40: create_rc_corner \
[02/11 18:32:38     22s] 	-name wc_rc_corner \
[02/11 18:32:38     22s] 	-temperature $tech(TEMPERATURE_WC) \
[02/11 18:32:38     22s]     -qrc_tech $tech_files(QRCTECH_FILE_WC)
[02/11 18:32:38     22s] @file 44: #	-cap_table $tech_files(CAPTABLE_WC) \
[02/11 18:32:38     22s] @file 45:
[02/11 18:32:38     22s] @file 46: # Library Sets #
[02/11 18:32:38     22s] @file 47: # ------------ #
[02/11 18:32:38     22s] @@file 48: create_library_set \
[02/11 18:32:38     22s] 	-name bc_libset \
[02/11 18:32:38     22s] 	-timing $tech_files(ALL_BC_LIBS)  
[02/11 18:32:38     22s] @file 51: # -aocv $tech_files(ALL_BC_AOCV_LIBS)
[02/11 18:32:38     22s] @file 52:
[02/11 18:32:38     22s] @@file 53: create_library_set \
[02/11 18:32:38     22s] 	-name tc_libset \
[02/11 18:32:38     22s] 	-timing $tech_files(ALL_TC_LIBS)  
[02/11 18:32:38     22s] @file 56: # -aocv $tech_files(ALL_TC_AOCV_LIBS)
[02/11 18:32:38     22s] @file 57:     
[02/11 18:32:38     22s] @@file 58: create_library_set \
[02/11 18:32:38     22s] 	-name wc_libset \
[02/11 18:32:38     22s] 	-timing $tech_files(ALL_WC_LIBS)  
[02/11 18:32:38     22s] @file 61: # -aocv $tech_files(ALL_WC_AOCV_LIBS)
[02/11 18:32:38     22s] @file 62:
[02/11 18:32:38     22s] @file 63: # Timing Conditions #
[02/11 18:32:38     22s] @file 64: # ----------------- #
[02/11 18:32:38     22s] @@file 65: create_timing_condition \
[02/11 18:32:38     22s]    -name         bc_timing_condition \
[02/11 18:32:38     22s]    -library_sets bc_libset
[02/11 18:32:38     22s] @file 68:
[02/11 18:32:38     22s] @@file 69: create_timing_condition \
[02/11 18:32:38     22s]    -name         tc_timing_condition \
[02/11 18:32:38     22s]    -library_sets tc_libset
[02/11 18:32:38     22s] @file 72:
[02/11 18:32:38     22s] @@file 73: create_timing_condition \
[02/11 18:32:38     22s]    -name         wc_timing_condition \
[02/11 18:32:38     22s]    -library_sets wc_libset
[02/11 18:32:38     22s] @file 76:
[02/11 18:32:38     22s] @file 77: # Delay Corners #
[02/11 18:32:38     22s] @file 78: # ------------- #
[02/11 18:32:38     22s] @@file 79: create_delay_corner \
[02/11 18:32:38     22s] 	-name bc_dly_corner \
[02/11 18:32:38     22s] 	-timing_condition bc_timing_condition \
[02/11 18:32:38     22s] 	-rc_corner bc_rc_corner
[02/11 18:32:38     22s] @file 83:
[02/11 18:32:38     22s] @@file 84: create_delay_corner \
[02/11 18:32:38     22s] 	-name tc_dly_corner \
[02/11 18:32:38     22s] 	-timing_condition tc_timing_condition \
[02/11 18:32:38     22s] 	-rc_corner tc_rc_corner
[02/11 18:32:38     22s] @file 88:
[02/11 18:32:38     22s] @@file 89: create_delay_corner \
[02/11 18:32:38     22s] 	-name wc_dly_corner \
[02/11 18:32:38     22s] 	-timing_condition wc_timing_condition \
[02/11 18:32:38     22s] 	-rc_corner wc_rc_corner
[02/11 18:32:38     22s] @file 93:
[02/11 18:32:38     22s] @file 94: # Analysis Views #
[02/11 18:32:38     22s] @file 95: # -------------- #
[02/11 18:32:38     22s] @@file 96: create_analysis_view \
[02/11 18:32:38     22s] 	-name bc_analysis_view \
[02/11 18:32:38     22s] 	-constraint_mode functional_mode \
[02/11 18:32:38     22s] 	-delay_corner bc_dly_corner
[02/11 18:32:38     22s] @file 100:
[02/11 18:32:38     22s] @@file 101: create_analysis_view \
[02/11 18:32:38     22s]     -name tc_analysis_view \
[02/11 18:32:38     22s] 	-constraint_mode functional_mode \
[02/11 18:32:38     22s] 	-delay_corner tc_dly_corner
[02/11 18:32:38     22s] @file 105:
[02/11 18:32:38     22s] @@file 106: create_analysis_view \
[02/11 18:32:38     22s] 	-name wc_analysis_view \
[02/11 18:32:38     22s] 	-constraint_mode functional_mode \
[02/11 18:32:38     22s] 	-delay_corner wc_dly_corner
[02/11 18:32:38     22s] @file 110:
[02/11 18:32:38     22s] @file 111: # Selected Analysis Views #
[02/11 18:32:38     22s] @file 112: # ----------------------- #
[02/11 18:32:38     22s] @@file 113: set_analysis_view \
[02/11 18:32:38     22s] 	-setup $design(selected_setup_analysis_views) \
[02/11 18:32:38     22s] 	-hold  $design(selected_hold_analysis_views)
[02/11 18:32:38     22s] @file 116: # -leakage $design(selected_leakage_analysis_views)
[02/11 18:32:38     22s] @file 117:     # -dynamic $design(selected_dynamic_power_analysis_views)
[02/11 18:32:38     22s] @file 118:
[02/11 18:32:38     22s] @file 119:
[02/11 18:32:38     22s] #@ End verbose source: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../inputs/lp_riscv_top.mmmc
[02/11 18:32:38     22s] Reading wc_libset timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib' ...
[02/11 18:32:40     24s] Read 949 cells in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c' 
[02/11 18:32:40     24s] Reading wc_libset timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib' ...
[02/11 18:32:42     26s] Read 949 cells in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c' 
[02/11 18:32:42     26s] Reading wc_libset timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib' ...
[02/11 18:32:44     27s] Read 949 cells in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c' 
[02/11 18:32:44     27s] Reading wc_libset timing library '/project/tsmc65/users/saridav/ws/DVD25/hw7/mem_gen/SP_32768X32/M32/sp_hde_32768_m32_ss_1p08v_1p08v_125c.lib' ...
[02/11 18:32:44     27s] Read 1 cells in library 'USERLIB_ss_1p08v_1p08v_125c' 
[02/11 18:32:44     27s] Reading wc_libset timing library '/project/tsmc65/users/saridav/ws/DVD25/hw7/mem_gen/SP_16384X32/M32/sp_hde_16384_m32_ss_1p08v_1p08v_125c.lib' ...
[02/11 18:32:44     28s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_ss_1p08v_1p08v_125c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /project/tsmc65/users/saridav/ws/DVD25/hw7/mem_gen/SP_16384X32/M32/sp_hde_16384_m32_ss_1p08v_1p08v_125c.lib)
[02/11 18:32:44     28s] Read 1 cells in library 'USERLIB_ss_1p08v_1p08v_125c' 
[02/11 18:32:44     28s] Reading wc_libset timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/TSMCHOME_fe/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib' ...
[02/11 18:32:44     28s] Read 47 cells in library 'tpdn65lpnv2od3wc' 
[02/11 18:32:44     28s] Reading bc_libset timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ff_typical_min_1p32v_m40c.lib' ...
[02/11 18:32:46     29s] Read 949 cells in library 'sc9_cln65lp_base_rvt_ff_typical_min_1p32v_m40c' 
[02/11 18:32:46     29s] Reading bc_libset timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ff_typical_min_1p32v_m40c.lib' ...
[02/11 18:32:47     31s] Read 949 cells in library 'sc9_cln65lp_base_lvt_ff_typical_min_1p32v_m40c' 
[02/11 18:32:47     31s] Reading bc_libset timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ff_typical_min_1p32v_m40c.lib' ...
[02/11 18:32:49     33s] Read 949 cells in library 'sc9_cln65lp_base_hvt_ff_typical_min_1p32v_m40c' 
[02/11 18:32:49     33s] Reading bc_libset timing library '/project/tsmc65/users/saridav/ws/DVD25/hw7/mem_gen/SP_32768X32/M32/sp_hde_32768_m32_ff_1p32v_1p32v_m40c.lib' ...
[02/11 18:32:49     33s] Read 1 cells in library 'USERLIB_ff_1p32v_1p32v_m40c' 
[02/11 18:32:49     33s] Reading bc_libset timing library '/project/tsmc65/users/saridav/ws/DVD25/hw7/mem_gen/SP_16384X32/M32/sp_hde_16384_m32_ff_1p32v_1p32v_m40c.lib' ...
[02/11 18:32:49     33s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_ff_1p32v_1p32v_m40c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /project/tsmc65/users/saridav/ws/DVD25/hw7/mem_gen/SP_16384X32/M32/sp_hde_16384_m32_ff_1p32v_1p32v_m40c.lib)
[02/11 18:32:50     33s] Read 1 cells in library 'USERLIB_ff_1p32v_1p32v_m40c' 
[02/11 18:32:50     33s] Reading bc_libset timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/TSMCHOME_fe/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3bc.lib' ...
[02/11 18:32:50     33s] Read 47 cells in library 'tpdn65lpnv2od3bc' 
[02/11 18:32:50     33s] Ending "PreSetAnalysisView" (total cpu=0:00:11.2, real=0:00:12.0, peak res=1249.7M, current mem=1003.5M)
[02/11 18:32:50     33s] timing_initialized
[02/11 18:32:50     33s] @innovus 38> 

[02/11 18:32:50     33s] @innovus 38> # LEFs
# LEFs
[02/11 18:32:50     33s] @innovus 39> enics_message "Suppressing the following messages that are reported due to the LEF definitions:" 
enics_message "Suppressing the following messages that are reported due to the LEF definitions:" 
[02/11 18:32:50     33s] ENICSINFO: Suppressing the following messages that are reported due to the LEF definitions:
[02/11 18:32:50     33s] @innovus 40> enics_message "$tech(LEF_SUPPRESS_MESSAGES_INNOVUS)"
enics_message "$tech(LEF_SUPPRESS_MESSAGES_INNOVUS)"
[02/11 18:32:50     33s] ENICSINFO: ENCEXT-6202 IMPLF-200 LEFPARS-2001 LEFPARS-2065 LEFPARS-2076 IMPLF-58 IMPFP-3961 IMPSR-4302
set_message -suppress -id $tech(LEF_SUPPRESS_MESSAGES_INNOVUS) 
[02/11 18:32:50     33s] @innovus 41> set_message -suppress -id $tech(LEF_SUPPRESS_MESSAGES_INNOVUS) 
[02/11 18:32:50     33s] @innovus 42> enics_message "Reading LEF abstracts"
enics_message "Reading LEF abstracts"
[02/11 18:32:50     33s] ENICSINFO: Reading LEF abstracts
[02/11 18:32:50     33s] @innovus 43> read_physical -lef $tech_files(ALL_LEFS)
read_physical -lef $tech_files(ALL_LEFS)
[02/11 18:32:50     33s] 
[02/11 18:32:50     33s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/lef/1p9m_6x2z/sc9_tech.lef ...
[02/11 18:32:50     33s] 
[02/11 18:32:50     33s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lef/sc9_cln65lp_base_rvt.lef ...
[02/11 18:32:50     33s] Set DBUPerIGU to M2 pitch 400.
[02/11 18:32:50     34s] 
[02/11 18:32:50     34s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef ...
[02/11 18:32:50     34s] 
[02/11 18:32:50     34s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef ...
[02/11 18:32:50     34s] 
[02/11 18:32:50     34s] Loading LEF file ../mem_gen/SP_32768X32/M32/sp_hde_32768_m32.lef ...
[02/11 18:32:50     34s] 
[02/11 18:32:50     34s] Loading LEF file ../mem_gen/SP_16384X32/M32/sp_hde_16384_m32.lef ...
[02/11 18:32:50     34s] 
[02/11 18:32:50     34s] Loading LEF file /data/project/tsmc65/shared/modified_libraries/tpdn65lpnv2od3_9lm.lef ...
[02/11 18:32:50     34s] WARNING (LEFPARS-2502): Message (LEFPARS-2065) has been suppressed from output. See file /data/project/tsmc65/shared/modified_libraries/tpdn65lpnv2od3_9lm.lef at line 12683.
[02/11 18:32:50     34s] WARNING (LEFPARS-2502): Message (LEFPARS-2076) has been suppressed from output. See file /data/project/tsmc65/shared/modified_libraries/tpdn65lpnv2od3_9lm.lef at line 12686.
[02/11 18:32:50     34s] WARNING (LEFPARS-2502): Message (LEFPARS-2001) has been suppressed from output. See file /data/project/tsmc65/shared/modified_libraries/tpdn65lpnv2od3_9lm.lef at line 13714.
[02/11 18:32:50     34s] 
[02/11 18:32:50     34s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/TSMCHOME_fe/digital/Back_End/lef/tpdn65lpnv2od3_140b/mt/9lm/lef//antenna_9lm.lef ...
[02/11 18:32:50     34s] **WARN: (IMPLF-61):	43 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[02/11 18:32:50     34s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[02/11 18:32:50     34s] Type 'man IMPLF-61' for more detail.

[02/11 18:32:50     34s] 
[02/11 18:32:50     34s] ##  Check design process and node:  
[02/11 18:32:50     34s] ##  Design tech node is not set.
[02/11 18:32:50     34s] 
[02/11 18:32:50     34s] 0
[02/11 18:32:50     34s] @innovus 44> 
[02/11 18:32:50     34s] @innovus 44> # Post Synthesis Netlist
# Post Synthesis Netlist
[02/11 18:32:50     34s] @innovus 45> enics_message "Reading the Post Synthesis netlist at $design(postsyn_netlist)" medium
enics_message "Reading the Post Synthesis netlist at $design(postsyn_netlist)" medium
[02/11 18:32:50     34s] 
[02/11 18:32:50     34s] ENICSINFO: Reading the Post Synthesis netlist at /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/lp_riscv_top.postsyn.v
[02/11 18:32:50     34s] -------------------------------------------------------------------------------------------------------------------------------------------
[02/11 18:32:50     34s] @innovus 46> read_netlist $design(postsyn_netlist)
read_netlist $design(postsyn_netlist)
[02/11 18:32:50     34s] #% Begin Load netlist data ... (date=02/11 18:32:50, mem=1020.7M)
[02/11 18:32:50     34s] *** Begin netlist parsing (mem=1204.4M) ***
[02/11 18:32:50     34s] Pin 'VSS' of cell 'PVSS3CDG' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/11 18:32:50     34s] Pin 'VSSPST' of cell 'PVSS2CDG' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/11 18:32:50     34s] Pin 'AVSS' of cell 'PVSS2ANA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/11 18:32:50     34s] Pin 'VSS' of cell 'PVSS1CDG' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/11 18:32:50     34s] Pin 'AVSS' of cell 'PVSS1ANA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/11 18:32:50     34s] Pin 'VDDPST' of cell 'PVDD2POC' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/11 18:32:50     34s] Pin 'VDDPST' of cell 'PVDD2CDG' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/11 18:32:50     34s] Pin 'AVDD' of cell 'PVDD2ANA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/11 18:32:50     34s] Pin 'VDD' of cell 'PVDD1CDG' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/11 18:32:50     34s] Pin 'AVDD' of cell 'PVDD1ANA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/11 18:32:50     34s] Created 2896 new cells from 10 timing libraries.
[02/11 18:32:50     34s] Reading netlist ...
[02/11 18:32:50     34s] Backslashed names will retain backslash and a trailing blank character.
[02/11 18:32:51     34s] Reading verilog netlist '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/lp_riscv_top.postsyn.v'
[02/11 18:32:51     34s] 
[02/11 18:32:51     34s] *** Memory Usage v#1 (Current mem = 1209.438M, initial mem = 474.215M) ***
[02/11 18:32:51     34s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=1209.4M) ***
[02/11 18:32:51     34s] #% End Load netlist data ... (date=02/11 18:32:51, total cpu=0:00:00.3, real=0:00:01.0, peak res=1171.7M, current mem=1171.7M)
[02/11 18:32:51     34s] Top level cell is lp_riscv_top.
[02/11 18:32:52     35s] Hooked 5792 DB cells to tlib cells.
[02/11 18:32:52     35s] Ending "BindLib:" (total cpu=0:00:00.7, real=0:00:01.0, peak res=1279.1M, current mem=1279.1M)
[02/11 18:32:52     35s] Starting recursive module instantiation check.
[02/11 18:32:52     35s] No recursion found.
[02/11 18:32:52     35s] Building hierarchical netlist for Cell lp_riscv_top ...
[02/11 18:32:52     35s] *** Netlist is unique.
[02/11 18:32:52     35s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[02/11 18:32:52     35s] ** info: there are 5914 modules.
[02/11 18:32:52     35s] ** info: there are 22494 stdCell insts.
[02/11 18:32:52     35s] ** info: there are 68 Pad insts.
[02/11 18:32:52     35s] ** info: there are 3 macros.
[02/11 18:32:52     35s] 
[02/11 18:32:52     35s] *** Memory Usage v#1 (Current mem = 1325.852M, initial mem = 474.215M) ***
[02/11 18:32:52     35s] 0

[02/11 18:32:52     35s] @innovus 47> 
[02/11 18:32:52     35s] @innovus 47> # Import and initialize design
# Import and initialize design
[02/11 18:32:52     35s] @enics_message "Running init_design command" medium
innovus 48> enics_message "Running init_design command" medium
[02/11 18:32:52     35s] 
[02/11 18:32:52     35s] ENICSINFO: Running init_design command
[02/11 18:32:52     35s] --------------------------------------
[02/11 18:32:52     35s] @innovus 49> init_design
init_design
[02/11 18:32:52     35s] Pre-connect netlist-defined P/G connections...
[02/11 18:32:52     35s]   Updated 24 instances.
[02/11 18:32:52     36s] Initializing I/O assignment ...
[02/11 18:32:52     36s] Start create_tracks
[02/11 18:32:53     36s] Extraction setup Started 
[02/11 18:32:53     36s] 
[02/11 18:32:53     36s] Trim Metal Layers:
[02/11 18:32:53     36s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[02/11 18:32:53     36s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[02/11 18:32:53     36s] __QRC_SADV_USE_LE__ is set 0
[02/11 18:32:53     36s] Metal Layer Id 1 is M1 
[02/11 18:32:53     36s] Metal Layer Id 2 is M2 
[02/11 18:32:53     36s] Metal Layer Id 3 is M3 
[02/11 18:32:53     36s] Metal Layer Id 4 is M4 
[02/11 18:32:53     36s] Metal Layer Id 5 is M5 
[02/11 18:32:53     36s] Metal Layer Id 6 is M6 
[02/11 18:32:53     36s] Metal Layer Id 7 is M7 
[02/11 18:32:53     36s] Metal Layer Id 8 is M8 
[02/11 18:32:53     36s] Metal Layer Id 9 is M9 
[02/11 18:32:53     36s] Metal Layer Id 10 is AP 
[02/11 18:32:53     36s] Via Layer Id 34 is VIA1 
[02/11 18:32:53     36s] Via Layer Id 35 is VIA2 
[02/11 18:32:53     36s] Via Layer Id 36 is VIA3 
[02/11 18:32:53     36s] Via Layer Id 37 is VIA4 
[02/11 18:32:53     36s] Via Layer Id 38 is VIA5 
[02/11 18:32:53     36s] Via Layer Id 39 is VIA6 
[02/11 18:32:53     36s] Via Layer Id 40 is VIA7 
[02/11 18:32:53     36s] Via Layer Id 41 is VIA8 
[02/11 18:32:53     36s] Via Layer Id 42 is RV 
[02/11 18:32:53     36s] 
[02/11 18:32:53     36s] Trim Metal Layers:
[02/11 18:32:53     36s]  lef metal Layer Id 1 mapped to tech Id 7 of Layer metal1 
[02/11 18:32:53     36s]  lef via Layer Id 1 mapped to tech Id 8 of Layer via1 
[02/11 18:32:53     36s] Generating auto layer map file.
[02/11 18:32:53     36s]  lef metal Layer Id 2 mapped to tech Id 9 of Layer metal2 
[02/11 18:32:53     36s]  lef via Layer Id 2 mapped to tech Id 10 of Layer via2 
[02/11 18:32:53     36s]  lef metal Layer Id 3 mapped to tech Id 11 of Layer metal3 
[02/11 18:32:53     36s]  lef via Layer Id 3 mapped to tech Id 12 of Layer via3 
[02/11 18:32:53     36s]  lef metal Layer Id 4 mapped to tech Id 13 of Layer metal4 
[02/11 18:32:53     36s]  lef via Layer Id 4 mapped to tech Id 14 of Layer via4 
[02/11 18:32:53     36s]  lef metal Layer Id 5 mapped to tech Id 15 of Layer metal5 
[02/11 18:32:53     36s]  lef via Layer Id 5 mapped to tech Id 16 of Layer via5 
[02/11 18:32:53     36s]  lef metal Layer Id 6 mapped to tech Id 17 of Layer metal6 
[02/11 18:32:53     36s]  lef via Layer Id 6 mapped to tech Id 18 of Layer via6 
[02/11 18:32:53     36s]  lef metal Layer Id 7 mapped to tech Id 19 of Layer metal7 
[02/11 18:32:53     36s]  lef via Layer Id 7 mapped to tech Id 20 of Layer via7 
[02/11 18:32:53     36s]  lef metal Layer Id 8 mapped to tech Id 21 of Layer metal8 
[02/11 18:32:53     36s]  lef via Layer Id 8 mapped to tech Id 22 of Layer via8 
[02/11 18:32:53     36s]  lef metal Layer Id 9 mapped to tech Id 23 of Layer metal9 
[02/11 18:32:53     36s]  lef via Layer Id 9 mapped to tech Id 24 of Layer via9 
[02/11 18:32:53     36s]  lef metal Layer Id 10 mapped to tech Id 25 of Layer metal10 
[02/11 18:32:53     36s] Metal Layer Id 1 mapped to 7 
[02/11 18:32:53     36s] Via Layer Id 1 mapped to 8 
[02/11 18:32:53     36s] Metal Layer Id 2 mapped to 9 
[02/11 18:32:53     36s] Via Layer Id 2 mapped to 10 
[02/11 18:32:53     36s] Metal Layer Id 3 mapped to 11 
[02/11 18:32:53     36s] Via Layer Id 3 mapped to 12 
[02/11 18:32:53     36s] Metal Layer Id 4 mapped to 13 
[02/11 18:32:53     36s] Via Layer Id 4 mapped to 14 
[02/11 18:32:53     36s] Metal Layer Id 5 mapped to 15 
[02/11 18:32:53     36s] Via Layer Id 5 mapped to 16 
[02/11 18:32:53     36s] Metal Layer Id 6 mapped to 17 
[02/11 18:32:53     36s] Via Layer Id 6 mapped to 18 
[02/11 18:32:53     36s] Metal Layer Id 7 mapped to 19 
[02/11 18:32:53     36s] Via Layer Id 7 mapped to 20 
[02/11 18:32:53     36s] Metal Layer Id 8 mapped to 21 
[02/11 18:32:53     36s] Via Layer Id 8 mapped to 22 
[02/11 18:32:53     36s] Metal Layer Id 9 mapped to 23 
[02/11 18:32:53     36s] Via Layer Id 9 mapped to 24 
[02/11 18:32:53     36s] Metal Layer Id 10 mapped to 25 
[02/11 18:32:53     36s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[02/11 18:32:53     36s] eee: Reading patterns meta data.
[02/11 18:32:53     36s] eee: PatternAvail:0, PreRoutePatternReadFailed:2
[02/11 18:32:53     36s] Restore PreRoute Pattern Extraction data failed.
[02/11 18:32:53     36s] Importing multi-corner technology file(s) for preRoute extraction...
[02/11 18:32:53     36s] /data/tsmc/65LP/QRC/1.3a//rcworst/qrcTechFile
[02/11 18:32:54     37s] Metal Layer Id 1 is M1 
[02/11 18:32:54     37s] Metal Layer Id 2 is M2 
[02/11 18:32:54     37s] Metal Layer Id 3 is M3 
[02/11 18:32:54     37s] Metal Layer Id 4 is M4 
[02/11 18:32:54     37s] Metal Layer Id 5 is M5 
[02/11 18:32:54     37s] Metal Layer Id 6 is M6 
[02/11 18:32:54     37s] Metal Layer Id 7 is M7 
[02/11 18:32:54     37s] Metal Layer Id 8 is M8 
[02/11 18:32:54     37s] Metal Layer Id 9 is M9 
[02/11 18:32:54     37s] Metal Layer Id 10 is AP 
[02/11 18:32:54     37s] Via Layer Id 34 is VIA1 
[02/11 18:32:54     37s] Via Layer Id 35 is VIA2 
[02/11 18:32:54     37s] Via Layer Id 36 is VIA3 
[02/11 18:32:54     37s] Via Layer Id 37 is VIA4 
[02/11 18:32:54     37s] Via Layer Id 38 is VIA5 
[02/11 18:32:54     37s] Via Layer Id 39 is VIA6 
[02/11 18:32:54     37s] Via Layer Id 40 is VIA7 
[02/11 18:32:54     37s] Via Layer Id 41 is VIA8 
[02/11 18:32:54     37s] Via Layer Id 42 is RV 
[02/11 18:32:54     37s] 
[02/11 18:32:54     37s] Trim Metal Layers:
[02/11 18:32:54     37s] Generating auto layer map file.
[02/11 18:32:54     37s]  lef metal Layer Id 1 mapped to tech Id 7 of Layer metal1 
[02/11 18:32:54     37s]  lef via Layer Id 1 mapped to tech Id 8 of Layer via1 
[02/11 18:32:54     37s]  lef metal Layer Id 2 mapped to tech Id 9 of Layer metal2 
[02/11 18:32:54     37s]  lef via Layer Id 2 mapped to tech Id 10 of Layer via2 
[02/11 18:32:54     37s]  lef metal Layer Id 3 mapped to tech Id 11 of Layer metal3 
[02/11 18:32:54     37s]  lef via Layer Id 3 mapped to tech Id 12 of Layer via3 
[02/11 18:32:54     37s]  lef metal Layer Id 4 mapped to tech Id 13 of Layer metal4 
[02/11 18:32:54     37s]  lef via Layer Id 4 mapped to tech Id 14 of Layer via4 
[02/11 18:32:54     37s]  lef metal Layer Id 5 mapped to tech Id 15 of Layer metal5 
[02/11 18:32:54     37s]  lef via Layer Id 5 mapped to tech Id 16 of Layer via5 
[02/11 18:32:54     37s]  lef metal Layer Id 6 mapped to tech Id 17 of Layer metal6 
[02/11 18:32:54     37s]  lef via Layer Id 6 mapped to tech Id 18 of Layer via6 
[02/11 18:32:54     37s]  lef metal Layer Id 7 mapped to tech Id 19 of Layer metal7 
[02/11 18:32:54     37s]  lef via Layer Id 7 mapped to tech Id 20 of Layer via7 
[02/11 18:32:54     37s]  lef metal Layer Id 8 mapped to tech Id 21 of Layer metal8 
[02/11 18:32:54     37s]  lef via Layer Id 8 mapped to tech Id 22 of Layer via8 
[02/11 18:32:54     37s]  lef metal Layer Id 9 mapped to tech Id 23 of Layer metal9 
[02/11 18:32:54     37s]  lef via Layer Id 9 mapped to tech Id 24 of Layer via9 
[02/11 18:32:54     37s]  lef metal Layer Id 10 mapped to tech Id 25 of Layer metal10 
[02/11 18:32:54     37s] Metal Layer Id 1 mapped to 7 
[02/11 18:32:54     37s] Via Layer Id 1 mapped to 8 
[02/11 18:32:54     37s] Metal Layer Id 2 mapped to 9 
[02/11 18:32:54     37s] Via Layer Id 2 mapped to 10 
[02/11 18:32:54     37s] Metal Layer Id 3 mapped to 11 
[02/11 18:32:54     37s] Via Layer Id 3 mapped to 12 
[02/11 18:32:54     37s] Metal Layer Id 4 mapped to 13 
[02/11 18:32:54     37s] Via Layer Id 4 mapped to 14 
[02/11 18:32:54     37s] Metal Layer Id 5 mapped to 15 
[02/11 18:32:54     37s] Via Layer Id 5 mapped to 16 
[02/11 18:32:54     37s] Metal Layer Id 6 mapped to 17 
[02/11 18:32:54     37s] Via Layer Id 6 mapped to 18 
[02/11 18:32:54     37s] Metal Layer Id 7 mapped to 19 
[02/11 18:32:54     37s] Via Layer Id 7 mapped to 20 
[02/11 18:32:54     37s] Metal Layer Id 8 mapped to 21 
[02/11 18:32:54     37s] Via Layer Id 8 mapped to 22 
[02/11 18:32:54     37s] Metal Layer Id 9 mapped to 23 
[02/11 18:32:54     37s] Via Layer Id 9 mapped to 24 
[02/11 18:32:54     37s] Metal Layer Id 10 mapped to 25 
[02/11 18:32:55     38s] /data/tsmc/65LP/QRC/1.3a//rcbest/qrcTechFile
[02/11 18:32:56     39s] Metal Layer Id 1 is M1 
[02/11 18:32:56     39s] Metal Layer Id 2 is M2 
[02/11 18:32:56     39s] Metal Layer Id 3 is M3 
[02/11 18:32:56     39s] Metal Layer Id 4 is M4 
[02/11 18:32:56     39s] Metal Layer Id 5 is M5 
[02/11 18:32:56     39s] Metal Layer Id 6 is M6 
[02/11 18:32:56     39s] Metal Layer Id 7 is M7 
[02/11 18:32:56     39s] Metal Layer Id 8 is M8 
[02/11 18:32:56     39s] Metal Layer Id 9 is M9 
[02/11 18:32:56     39s] Metal Layer Id 10 is AP 
[02/11 18:32:56     39s] Via Layer Id 34 is VIA1 
[02/11 18:32:56     39s] Via Layer Id 35 is VIA2 
[02/11 18:32:56     39s] Via Layer Id 36 is VIA3 
[02/11 18:32:56     39s] Via Layer Id 37 is VIA4 
[02/11 18:32:56     39s] Via Layer Id 38 is VIA5 
[02/11 18:32:56     39s] Via Layer Id 39 is VIA6 
[02/11 18:32:56     39s] Via Layer Id 40 is VIA7 
[02/11 18:32:56     39s] Via Layer Id 41 is VIA8 
[02/11 18:32:56     39s] Via Layer Id 42 is RV 
[02/11 18:32:56     39s] 
[02/11 18:32:56     39s] Trim Metal Layers:
[02/11 18:32:56     39s] Generating auto layer map file.
[02/11 18:32:56     39s]  lef metal Layer Id 1 mapped to tech Id 7 of Layer metal1 
[02/11 18:32:56     39s]  lef via Layer Id 1 mapped to tech Id 8 of Layer via1 
[02/11 18:32:56     39s]  lef metal Layer Id 2 mapped to tech Id 9 of Layer metal2 
[02/11 18:32:56     39s]  lef via Layer Id 2 mapped to tech Id 10 of Layer via2 
[02/11 18:32:56     39s]  lef metal Layer Id 3 mapped to tech Id 11 of Layer metal3 
[02/11 18:32:56     39s]  lef via Layer Id 3 mapped to tech Id 12 of Layer via3 
[02/11 18:32:56     39s]  lef metal Layer Id 4 mapped to tech Id 13 of Layer metal4 
[02/11 18:32:56     39s]  lef via Layer Id 4 mapped to tech Id 14 of Layer via4 
[02/11 18:32:56     39s]  lef metal Layer Id 5 mapped to tech Id 15 of Layer metal5 
[02/11 18:32:56     39s]  lef via Layer Id 5 mapped to tech Id 16 of Layer via5 
[02/11 18:32:56     39s]  lef metal Layer Id 6 mapped to tech Id 17 of Layer metal6 
[02/11 18:32:56     39s]  lef via Layer Id 6 mapped to tech Id 18 of Layer via6 
[02/11 18:32:56     39s]  lef metal Layer Id 7 mapped to tech Id 19 of Layer metal7 
[02/11 18:32:56     39s]  lef via Layer Id 7 mapped to tech Id 20 of Layer via7 
[02/11 18:32:56     39s]  lef metal Layer Id 8 mapped to tech Id 21 of Layer metal8 
[02/11 18:32:56     39s]  lef via Layer Id 8 mapped to tech Id 22 of Layer via8 
[02/11 18:32:56     39s]  lef metal Layer Id 9 mapped to tech Id 23 of Layer metal9 
[02/11 18:32:56     39s]  lef via Layer Id 9 mapped to tech Id 24 of Layer via9 
[02/11 18:32:56     39s]  lef metal Layer Id 10 mapped to tech Id 25 of Layer metal10 
[02/11 18:32:56     39s] Metal Layer Id 1 mapped to 7 
[02/11 18:32:56     39s] Via Layer Id 1 mapped to 8 
[02/11 18:32:56     39s] Metal Layer Id 2 mapped to 9 
[02/11 18:32:56     39s] Via Layer Id 2 mapped to 10 
[02/11 18:32:56     39s] Metal Layer Id 3 mapped to 11 
[02/11 18:32:56     39s] Via Layer Id 3 mapped to 12 
[02/11 18:32:56     39s] Metal Layer Id 4 mapped to 13 
[02/11 18:32:56     39s] Via Layer Id 4 mapped to 14 
[02/11 18:32:56     39s] Metal Layer Id 5 mapped to 15 
[02/11 18:32:56     39s] Via Layer Id 5 mapped to 16 
[02/11 18:32:56     39s] Metal Layer Id 6 mapped to 17 
[02/11 18:32:56     39s] Via Layer Id 6 mapped to 18 
[02/11 18:32:56     39s] Metal Layer Id 7 mapped to 19 
[02/11 18:32:56     39s] Via Layer Id 7 mapped to 20 
[02/11 18:32:56     39s] Metal Layer Id 8 mapped to 21 
[02/11 18:32:56     39s] Via Layer Id 8 mapped to 22 
[02/11 18:32:56     39s] Metal Layer Id 9 mapped to 23 
[02/11 18:32:56     39s] Via Layer Id 9 mapped to 24 
[02/11 18:32:56     39s] Metal Layer Id 10 mapped to 25 
[02/11 18:32:58     40s] Completed (cpu: 0:00:04.4 real: 0:00:05.0)
[02/11 18:32:58     40s] Set Shrink Factor to 1.00000
[02/11 18:32:58     40s] Technology file '/data/tsmc/65LP/QRC/1.3a//rcworst/qrcTechFile' associated with first view 'wc_analysis_view' will be used as the primary corner for the multi-corner extraction.
[02/11 18:32:58     40s] Summary of Active RC-Corners : 
[02/11 18:32:58     40s]  
[02/11 18:32:58     40s]  Analysis View: wc_analysis_view
[02/11 18:32:58     40s]     RC-Corner Name        : wc_rc_corner
[02/11 18:32:58     40s]     RC-Corner Index       : 0
[02/11 18:32:58     40s]     RC-Corner Temperature : 125 Celsius
[02/11 18:32:58     40s]     RC-Corner Cap Table   : ''
[02/11 18:32:58     40s]     RC-Corner PreRoute Res Factor         : 1
[02/11 18:32:58     40s]     RC-Corner PreRoute Cap Factor         : 1
[02/11 18:32:58     40s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/11 18:32:58     40s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/11 18:32:58     40s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/11 18:32:58     40s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/11 18:32:58     40s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/11 18:32:58     40s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/11 18:32:58     40s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/11 18:32:58     40s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/11 18:32:58     40s]     RC-Corner Technology file: '/data/tsmc/65LP/QRC/1.3a//rcworst/qrcTechFile'
[02/11 18:32:58     40s]  
[02/11 18:32:58     40s]  Analysis View: bc_analysis_view
[02/11 18:32:58     40s]     RC-Corner Name        : bc_rc_corner
[02/11 18:32:58     40s]     RC-Corner Index       : 1
[02/11 18:32:58     40s]     RC-Corner Temperature : -40 Celsius
[02/11 18:32:58     40s]     RC-Corner Cap Table   : ''
[02/11 18:32:58     40s]     RC-Corner PreRoute Res Factor         : 1
[02/11 18:32:58     40s]     RC-Corner PreRoute Cap Factor         : 1
[02/11 18:32:58     40s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/11 18:32:58     40s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/11 18:32:58     40s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/11 18:32:58     40s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/11 18:32:58     40s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/11 18:32:58     40s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/11 18:32:58     40s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/11 18:32:58     40s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/11 18:32:58     40s]     RC-Corner Technology file: '/data/tsmc/65LP/QRC/1.3a//rcbest/qrcTechFile'
[02/11 18:32:58     40s] 
[02/11 18:32:58     40s] Trim Metal Layers:
[02/11 18:32:58     40s] LayerId::1 widthSet size::1
[02/11 18:32:58     40s] LayerId::2 widthSet size::1
[02/11 18:32:58     40s] LayerId::3 widthSet size::1
[02/11 18:32:58     40s] LayerId::4 widthSet size::1
[02/11 18:32:58     40s] LayerId::5 widthSet size::1
[02/11 18:32:58     40s] LayerId::6 widthSet size::1
[02/11 18:32:58     40s] LayerId::7 widthSet size::1
[02/11 18:32:58     40s] LayerId::8 widthSet size::1
[02/11 18:32:58     40s] LayerId::9 widthSet size::1
[02/11 18:32:58     40s] LayerId::10 widthSet size::1
[02/11 18:32:58     40s] eee: pegSigSF::1.070000
[02/11 18:32:58     40s] Updating RC grid for preRoute extraction ...
[02/11 18:32:58     40s] Initializing multi-corner resistance tables ...
[02/11 18:32:58     40s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/11 18:32:58     40s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/11 18:32:58     40s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/11 18:32:58     40s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/11 18:32:58     40s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/11 18:32:58     40s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/11 18:32:58     40s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/11 18:32:58     40s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/11 18:32:58     40s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/11 18:32:58     40s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/11 18:32:58     40s] {RT wc_rc_corner 0 10 10 {9 0} 1}
[02/11 18:32:58     40s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.694200 newSi=0.000000 wHLS=1.735500 siPrev=0 viaL=0.000000
[02/11 18:32:58     40s] Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[02/11 18:32:58     40s] *Info: initialize multi-corner CTS.
[02/11 18:32:58     41s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1569.5M, current mem=1294.0M)
[02/11 18:32:58     41s] Reading timing constraints file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../inputs/lp_riscv_top.sdc' ...
[02/11 18:32:58     41s] Current (total cpu=0:00:41.2, real=0:01:08, peak res=1695.4M, current mem=1695.4M)
[02/11 18:32:58     41s] INFO (CTE): Constraints read successfully.
[02/11 18:32:58     41s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1738.6M, current mem=1738.6M)
[02/11 18:32:58     41s] Current (total cpu=0:00:41.3, real=0:01:08, peak res=1738.6M, current mem=1738.6M)
[02/11 18:32:58     41s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/11 18:32:58     41s] 
[02/11 18:32:58     41s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[02/11 18:32:58     41s] Summary for sequential cells identification: 
[02/11 18:32:58     41s]   Identified SBFF number: 444
[02/11 18:32:58     41s]   Identified MBFF number: 0
[02/11 18:32:58     41s]   Identified SB Latch number: 0
[02/11 18:32:58     41s]   Identified MB Latch number: 0
[02/11 18:32:58     41s]   Not identified SBFF number: 0
[02/11 18:32:58     41s]   Not identified MBFF number: 0
[02/11 18:32:58     41s]   Not identified SB Latch number: 0
[02/11 18:32:58     41s]   Not identified MB Latch number: 0
[02/11 18:32:58     41s]   Number of sequential cells which are not FFs: 318
[02/11 18:32:58     41s] Total number of combinational cells: 2058
[02/11 18:32:58     41s] Total number of sequential cells: 762
[02/11 18:32:58     41s] Total number of tristate cells: 27
[02/11 18:32:58     41s] Total number of level shifter cells: 0
[02/11 18:32:58     41s] Total number of power gating cells: 0
[02/11 18:32:58     41s] Total number of isolation cells: 0
[02/11 18:32:58     41s] Total number of power switch cells: 0
[02/11 18:32:58     41s] Total number of pulse generator cells: 0
[02/11 18:32:58     41s] Total number of always on buffers: 0
[02/11 18:32:58     41s] Total number of retention cells: 0
[02/11 18:32:58     41s] List of usable buffers: BUFH_X11M_A9TH BUFH_X13M_A9TH BUFH_X16M_A9TH BUFH_X2M_A9TH BUFH_X1P7M_A9TH BUFH_X4M_A9TH BUFH_X5M_A9TH BUFH_X6M_A9TH BUFH_X7P5M_A9TH BUFH_X9M_A9TH BUFH_X0P8M_A9TL BUFH_X0P7M_A9TL BUFH_X11M_A9TL BUFH_X13M_A9TL BUFH_X16M_A9TL BUFH_X1M_A9TL BUFH_X1P4M_A9TL BUFH_X1P2M_A9TL BUFH_X2M_A9TL BUFH_X1P7M_A9TL BUFH_X3M_A9TL BUFH_X2P5M_A9TL BUFH_X4M_A9TL BUFH_X3P5M_A9TL BUFH_X5M_A9TL BUFH_X6M_A9TL BUFH_X7P5M_A9TL BUFH_X9M_A9TL BUF_X0P7B_A9TL BUF_X0P7M_A9TL BUF_X0P8M_A9TL BUF_X0P8B_A9TL BUF_X11M_A9TL BUF_X11B_A9TL BUF_X13M_A9TL BUF_X13B_A9TL BUF_X16B_A9TL BUF_X16M_A9TL BUF_X1M_A9TL BUF_X1B_A9TL BUF_X1P2B_A9TL BUF_X1P2M_A9TL BUF_X1P4B_A9TL BUF_X1P4M_A9TL BUF_X1P7B_A9TL BUF_X1P7M_A9TL BUF_X2M_A9TL BUF_X2B_A9TL BUF_X2P5B_A9TL BUF_X2P5M_A9TL BUF_X3M_A9TL BUF_X3B_A9TL BUF_X3P5M_A9TL BUF_X3P5B_A9TL BUF_X4M_A9TL BUF_X4B_A9TL BUF_X5M_A9TL BUF_X5B_A9TL BUF_X6M_A9TL BUF_X6B_A9TL BUF_X7P5M_A9TL BUF_X7P5B_A9TL BUF_X9B_A9TL BUF_X9M_A9TL DLY2_X0P5M_A9TL DLY2_X1M_A9TL DLY2_X2M_A9TL DLY2_X4M_A9TL BUFH_X0P8M_A9TR BUFH_X0P7M_A9TR BUFH_X11M_A9TR BUFH_X13M_A9TR BUFH_X16M_A9TR BUFH_X1M_A9TR BUFH_X1P4M_A9TR BUFH_X1P2M_A9TR BUFH_X2M_A9TR BUFH_X1P7M_A9TR BUFH_X3M_A9TR BUFH_X2P5M_A9TR BUFH_X4M_A9TR BUFH_X3P5M_A9TR BUFH_X5M_A9TR BUFH_X6M_A9TR BUFH_X7P5M_A9TR BUFH_X9M_A9TR BUF_X0P7B_A9TR BUF_X0P7M_A9TR BUF_X0P8M_A9TR BUF_X0P8B_A9TR BUF_X11M_A9TR BUF_X11B_A9TR BUF_X13M_A9TR BUF_X13B_A9TR BUF_X16B_A9TR BUF_X16M_A9TR BUF_X1M_A9TR BUF_X1B_A9TR BUF_X1P2B_A9TR BUF_X1P2M_A9TR BUF_X1P4B_A9TR BUF_X1P4M_A9TR BUF_X1P7B_A9TR BUF_X1P7M_A9TR BUF_X2M_A9TR BUF_X2B_A9TR BUF_X2P5B_A9TR BUF_X2P5M_A9TR BUF_X3M_A9TR BUF_X3B_A9TR BUF_X3P5M_A9TR BUF_X3P5B_A9TR BUF_X4M_A9TR BUF_X4B_A9TR BUF_X5M_A9TR BUF_X5B_A9TR BUF_X6M_A9TR BUF_X6B_A9TR BUF_X7P5M_A9TR BUF_X7P5B_A9TR BUF_X9B_A9TR BUF_X9M_A9TR
[02/11 18:32:58     41s] Total number of usable buffers: 122
[02/11 18:32:58     41s] List of unusable buffers: FRICG_X0P5B_A9TL FRICG_X0P6B_A9TL FRICG_X0P8B_A9TL FRICG_X0P7B_A9TL FRICG_X11B_A9TL FRICG_X13B_A9TL FRICG_X16B_A9TL FRICG_X1B_A9TL FRICG_X1P2B_A9TL FRICG_X1P4B_A9TL FRICG_X2B_A9TL FRICG_X1P7B_A9TL FRICG_X3B_A9TL FRICG_X2P5B_A9TL FRICG_X4B_A9TL FRICG_X3P5B_A9TL FRICG_X5B_A9TL FRICG_X6B_A9TL FRICG_X7P5B_A9TL FRICG_X9B_A9TL FRICG_X0P5B_A9TR FRICG_X0P6B_A9TR FRICG_X0P8B_A9TR FRICG_X0P7B_A9TR FRICG_X11B_A9TR FRICG_X13B_A9TR FRICG_X16B_A9TR FRICG_X1B_A9TR FRICG_X1P2B_A9TR FRICG_X1P4B_A9TR FRICG_X2B_A9TR FRICG_X1P7B_A9TR FRICG_X3B_A9TR FRICG_X2P5B_A9TR FRICG_X4B_A9TR FRICG_X3P5B_A9TR FRICG_X5B_A9TR FRICG_X6B_A9TR FRICG_X7P5B_A9TR FRICG_X9B_A9TR
[02/11 18:32:58     41s] Total number of unusable buffers: 40
[02/11 18:32:58     41s] List of usable inverters: INV_X0P5B_A9TH INV_X0P5M_A9TH INV_X0P6B_A9TH INV_X0P6M_A9TH INV_X0P7B_A9TH INV_X0P7M_A9TH INV_X0P8M_A9TH INV_X0P8B_A9TH INV_X11M_A9TH INV_X11B_A9TH INV_X13M_A9TH INV_X13B_A9TH INV_X16B_A9TH INV_X16M_A9TH INV_X1M_A9TH INV_X1B_A9TH INV_X1P2B_A9TH INV_X1P2M_A9TH INV_X1P4B_A9TH INV_X1P4M_A9TH INV_X1P7B_A9TH INV_X1P7M_A9TH INV_X2M_A9TH INV_X2B_A9TH INV_X2P5B_A9TH INV_X2P5M_A9TH INV_X3M_A9TH INV_X3B_A9TH INV_X3P5B_A9TH INV_X3P5M_A9TH INV_X4M_A9TH INV_X4B_A9TH INV_X5M_A9TH INV_X5B_A9TH INV_X6M_A9TH INV_X6B_A9TH INV_X7P5M_A9TH INV_X7P5B_A9TH INV_X9B_A9TH INV_X9M_A9TH INV_X0P5B_A9TL INV_X0P5M_A9TL INV_X0P6B_A9TL INV_X0P6M_A9TL INV_X0P7B_A9TL INV_X0P7M_A9TL INV_X0P8M_A9TL INV_X0P8B_A9TL INV_X11M_A9TL INV_X11B_A9TL INV_X13M_A9TL INV_X13B_A9TL INV_X16B_A9TL INV_X16M_A9TL INV_X1M_A9TL INV_X1B_A9TL INV_X1P2B_A9TL INV_X1P2M_A9TL INV_X1P4B_A9TL INV_X1P4M_A9TL INV_X1P7B_A9TL INV_X1P7M_A9TL INV_X2M_A9TL INV_X2B_A9TL INV_X2P5B_A9TL INV_X2P5M_A9TL INV_X3M_A9TL INV_X3B_A9TL INV_X3P5B_A9TL INV_X3P5M_A9TL INV_X4M_A9TL INV_X4B_A9TL INV_X5M_A9TL INV_X5B_A9TL INV_X6M_A9TL INV_X6B_A9TL INV_X7P5M_A9TL INV_X7P5B_A9TL INV_X9B_A9TL INV_X9M_A9TL INV_X0P5B_A9TR INV_X0P5M_A9TR INV_X0P6B_A9TR INV_X0P6M_A9TR INV_X0P7B_A9TR INV_X0P7M_A9TR INV_X0P8M_A9TR INV_X0P8B_A9TR INV_X11M_A9TR INV_X11B_A9TR INV_X13M_A9TR INV_X13B_A9TR INV_X16B_A9TR INV_X16M_A9TR INV_X1M_A9TR INV_X1B_A9TR INV_X1P2B_A9TR INV_X1P2M_A9TR INV_X1P4B_A9TR INV_X1P4M_A9TR INV_X1P7B_A9TR INV_X1P7M_A9TR INV_X2M_A9TR INV_X2B_A9TR INV_X2P5B_A9TR INV_X2P5M_A9TR INV_X3M_A9TR INV_X3B_A9TR INV_X3P5B_A9TR INV_X3P5M_A9TR INV_X4M_A9TR INV_X4B_A9TR INV_X5M_A9TR INV_X5B_A9TR INV_X6M_A9TR INV_X6B_A9TR INV_X7P5M_A9TR INV_X7P5B_A9TR INV_X9M_A9TR INV_X9B_A9TR
[02/11 18:32:58     41s] Total number of usable inverters: 120
[02/11 18:32:58     41s] List of unusable inverters:
[02/11 18:32:58     41s] Total number of unusable inverters: 0
[02/11 18:32:58     41s] List of identified usable delay cells: BUFH_X0P8M_A9TH BUFH_X0P7M_A9TH BUFH_X1M_A9TH BUFH_X1P4M_A9TH BUFH_X1P2M_A9TH BUFH_X3M_A9TH BUFH_X2P5M_A9TH BUFH_X3P5M_A9TH BUF_X0P7B_A9TH BUF_X0P7M_A9TH[02/11 18:32:58     41s] 
[02/11 18:32:58     41s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
 BUF_X0P8M_A9TH BUF_X0P8B_A9TH BUF_X11M_A9TH BUF_X11B_A9TH BUF_X13M_A9TH BUF_X13B_A9TH BUF_X16B_A9TH BUF_X16M_A9TH BUF_X1M_A9TH BUF_X1B_A9TH BUF_X1P2B_A9TH BUF_X1P2M_A9TH BUF_X1P4B_A9TH BUF_X1P4M_A9TH BUF_X1P7B_A9TH BUF_X1P7M_A9TH BUF_X2M_A9TH BUF_X2B_A9TH BUF_X2P5B_A9TH BUF_X2P5M_A9TH BUF_X3M_A9TH BUF_X3B_A9TH BUF_X3P5M_A9TH BUF_X3P5B_A9TH BUF_X4M_A9TH BUF_X4B_A9TH BUF_X5M_A9TH BUF_X5B_A9TH BUF_X6M_A9TH BUF_X6B_A9TH BUF_X7P5M_A9TH BUF_X7P5B_A9TH BUF_X9B_A9TH BUF_X9M_A9TH DLY2_X0P5M_A9TH DLY2_X1M_A9TH DLY2_X2M_A9TH DLY2_X4M_A9TH DLY4_X1M_A9TH DLY4_X0P5M_A9TH DLY4_X2M_A9TH DLY4_X4M_A9TH DLY4_X1M_A9TL DLY4_X0P5M_A9TL DLY4_X2M_A9TL DLY4_X4M_A9TL DLY2_X0P5M_A9TR DLY2_X1M_A9TR DLY2_X2M_A9TR DLY2_X4M_A9TR DLY4_X1M_A9TR DLY4_X0P5M_A9TR DLY4_X2M_A9TR DLY4_X4M_A9TR
[02/11 18:32:58     41s] Total number of identified usable delay cells: 64
[02/11 18:32:58     41s] List of identified unusable delay cells: FRICG_X0P5B_A9TH FRICG_X0P6B_A9TH FRICG_X0P8B_A9TH FRICG_X0P7B_A9TH FRICG_X11B_A9TH FRICG_X13B_A9TH FRICG_X16B_A9TH FRICG_X1B_A9TH FRICG_X1P2B_A9TH FRICG_X1P4B_A9TH FRICG_X2B_A9TH FRICG_X1P7B_A9TH FRICG_X3B_A9TH FRICG_X2P5B_A9TH FRICG_X4B_A9TH FRICG_X3P5B_A9TH FRICG_X5B_A9TH FRICG_X6B_A9TH FRICG_X7P5B_A9TH FRICG_X9B_A9TH
[02/11 18:32:58     41s] Total number of identified unusable delay cells: 20
[02/11 18:32:59     41s] 
[02/11 18:32:59     41s] TimeStamp Deleting Cell Server Begin ...
[02/11 18:32:59     41s] 
[02/11 18:32:59     41s] TimeStamp Deleting Cell Server End ...
[02/11 18:32:59     41s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1740.1M, current mem=1740.0M)
[02/11 18:32:59     41s] 
[02/11 18:32:59     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/11 18:32:59     41s] Summary for sequential cells identification: 
[02/11 18:32:59     41s]   Identified SBFF number: 444
[02/11 18:32:59     41s]   Identified MBFF number: 0
[02/11 18:32:59     41s]   Identified SB Latch number: 0
[02/11 18:32:59     41s]   Identified MB Latch number: 0
[02/11 18:32:59     41s]   Not identified SBFF number: 0
[02/11 18:32:59     41s]   Not identified MBFF number: 0
[02/11 18:32:59     41s]   Not identified SB Latch number: 0
[02/11 18:32:59     41s]   Not identified MB Latch number: 0
[02/11 18:32:59     41s]   Number of sequential cells which are not FFs: 318
[02/11 18:32:59     41s]  Visiting view : wc_analysis_view
[02/11 18:32:59     41s]    : PowerDomain = none : Weighted F : unweighted  = 29.00 (1.000) with rcCorner = 0
[02/11 18:32:59     41s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = -1
[02/11 18:32:59     41s]  Visiting view : bc_analysis_view
[02/11 18:32:59     41s]    : PowerDomain = none : Weighted F : unweighted  = 9.70 (1.000) with rcCorner = 1
[02/11 18:32:59     41s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = -1
[02/11 18:32:59     41s] TLC MultiMap info (StdDelay):
[02/11 18:32:59     41s]   : bc_dly_corner + bc_libset + 1 + no RcCorner := 8.5ps
[02/11 18:32:59     41s]   : wc_dly_corner + wc_libset + 1 + no RcCorner := 26.4ps
[02/11 18:32:59     41s]   : bc_dly_corner + bc_libset + 1 + bc_rc_corner := 9.7ps
[02/11 18:32:59     41s]   : wc_dly_corner + wc_libset + 1 + wc_rc_corner := 29ps
[02/11 18:32:59     41s]  Setting StdDelay to: 29ps
[02/11 18:32:59     41s] 
[02/11 18:32:59     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/11 18:32:59     41s] 
[02/11 18:32:59     41s] TimeStamp Deleting Cell Server Begin ...
[02/11 18:32:59     41s] 
[02/11 18:32:59     41s] TimeStamp Deleting Cell Server End ...
[02/11 18:32:59     41s] @innovus 50> gui_select -point {0.03000 0.03450}
[02/11 18:33:47     43s] @innovus 51> 
# Load general settings
source ../scripts/settings.tcl -quiet

[02/11 18:34:04     44s] @innovus 51> # Load general settings
[02/11 18:34:04     44s] @innovus 52> source ../scripts/settings.tcl -quiet
[02/11 18:34:04     44s] AAE_INFO: switching -siAware from false to true ...
[02/11 18:34:04     44s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[02/11 18:34:04     45s] 1 true
[02/11 18:34:04     45s] @innovus 53> 

[02/11 18:34:04     45s] @innovus 53> # Create cost groups
# Create cost groups
[02/11 18:34:04     45s] @innovus 54> enics_default_cost_groups
enics_default_cost_groups
[02/11 18:34:04     45s] Created reg2reg path group
[02/11 18:34:04     45s] Effort level <high> specified for reg2reg path_group
[02/11 18:34:05     45s] Created reg2cgate path group
[02/11 18:34:05     45s] Effort level <high> specified for reg2cgate path_group
[02/11 18:34:05     45s] @innovus 55> 

[02/11 18:34:05     45s] @innovus 55> # Connect Global Nets
# Connect Global Nets
[02/11 18:34:05     45s] @innovus 56> enics_message "Connecting Global Nets" medium
enics_message "Connecting Global Nets" medium
[02/11 18:34:05     45s] 
[02/11 18:34:05     45s] ENICSINFO: Connecting Global Nets
[02/11 18:34:05     45s] ---------------------------------
[02/11 18:34:05     45s] @innovus 57> # Connect standard cells to VDD and GND
# Connect standard cells to VDD and GND
[02/11 18:34:05     45s] @innovus 58> connect_global_net $design(digital_gnd) -pin $tech(STANDARD_CELL_GND) -all -verbose
connect_global_net $design(digital_gnd) -pin $tech(STANDARD_CELL_GND) -all -verbose
[02/11 18:34:05     45s] 22494 new gnd-pin connections were made to global net 'gnd'.
[02/11 18:34:05     45s] @innovus 59> connect_global_net $design(digital_vdd) -pin $tech(STANDARD_CELL_VDD) -all -verbose
connect_global_net $design(digital_vdd) -pin $tech(STANDARD_CELL_VDD) -all -verbose
[02/11 18:34:05     45s] 22494 new pwr-pin connections were made to global net 'vdd'.
[02/11 18:34:05     45s] @innovus 60> # Connect tie cells
# Connect tie cells
[02/11 18:34:05     45s] @innovus 61> connect_global_net $design(digital_vdd) -type tiehi -all -verbose 
connect_global_net $design(digital_vdd) -type tiehi -all -verbose 
[02/11 18:34:05     45s] @innovus 62> connect_global_net $design(digital_gnd) -type tielo -all -verbose 
connect_global_net $design(digital_gnd) -type tielo -all -verbose 
[02/11 18:34:05     45s] @innovus 63> # connect_global_net $design(digital_vdd) -type tiehi -pin $tech(STANDARD_CELL_VDD) -all -verbose 
# connect_global_net $design(digital_vdd) -type tiehi -pin $tech(STANDARD_CELL_VDD) -all -verbose 
[02/11 18:34:05     45s] @innovus 64> # connect_global_net $design(digital_gnd) -type tielo -pin $tech(STANDARD_CELL_GND) -all -verbose 
# connect_global_net $design(digital_gnd) -type tielo -pin $tech(STANDARD_CELL_GND) -all -verbose 
[02/11 18:34:05     45s] @innovus 65> 

[02/11 18:34:05     45s] @innovus 65> # Connect SRAM PG Pins
# Connect SRAM PG Pins
[02/11 18:34:05     45s] @innovus 66> connect_global_net $design(digital_vdd) -pin $tech(SRAM_VDDCORE_PIN)      -all -verbose 
connect_global_net $design(digital_vdd) -pin $tech(SRAM_VDDCORE_PIN)      -all -verbose 
[02/11 18:34:05     45s] 3 new pwr-pin connections were made to global net 'vdd'.
[02/11 18:34:05     45s] @innovus 67> connect_global_net $design(digital_vdd) -pin $tech(SRAM_VDDPERIPHERY_PIN) -all -verbose 
connect_global_net $design(digital_vdd) -pin $tech(SRAM_VDDPERIPHERY_PIN) -all -verbose 
[02/11 18:34:05     45s] 3 new pwr-pin connections were made to global net 'vdd'.
[02/11 18:34:05     45s] @innovus 68> connect_global_net $design(digital_gnd) -pin $tech(SRAM_GND_PIN)          -all -verbose 
connect_global_net $design(digital_gnd) -pin $tech(SRAM_GND_PIN)          -all -verbose 
[02/11 18:34:05     45s] 3 new gnd-pin connections were made to global net 'gnd'.
[02/11 18:34:05     45s] @innovus 69> 
@innovus 69> if {$design(FULLCHIPif {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    # Connect pads to IO and CORE voltages
    #    -netlist_override is needed, since GENUS connects these pins to UNCONNECTED during synthesis
    connect_global_net $design(io_vdd)      -pin $tech(IO_VDDIO)   -hinst i_${design(IO_MODULE)} -netlist_override -verbose
    connect_global_net $design(io_gnd)      -pin $tech(IO_GNDIO)   -hinst i_${design(IO_MODULE)} -netlist_override -verbose
    connect_global_net $design(digital_vdd) -pin $tech(IO_VDDCORE) -hinst i_${design(IO_MODULE)} -netlist_override -verbose
    connect_global_net $design(digital_gnd) -pin $tech(IO_GNDCORE) -hinst i_${design(IO_MODULE)} -netlist_override -verbose
}
_OR_MACRO)=="FULLCHIP"} {
[02/11 18:34:17     46s] +     # Connect pads to IO and CORE voltages
[02/11 18:34:17     46s] +     #    -netlist_override is needed, since GENUS connects these pins to UNCONNECTED during synthesis
[02/11 18:34:17     46s] +     connect_global_net $design(io_vdd)      -pin $tech(IO_VDDIO)   -hinst i_${design(IO_MODULE)} -netlist_override -verbose
[02/11 18:34:17     46s] +     connect_global_net $design(io_gnd)      -pin $tech(IO_GNDIO)   -hinst i_${design(IO_MODULE)} -netlist_override -verbose
[02/11 18:34:17     46s] +     connect_global_net $design(digital_vdd) -pin $tech(IO_VDDCORE) -hinst i_${design(IO_MODULE)} -netlist_override -verbose
[02/11 18:34:17     46s] +     connect_global_net $design(digital_gnd) -pin $tech(IO_GNDCORE) -hinst i_${design(IO_MODULE)} -netlist_override -verbose
[02/11 18:34:17     46s] + }
[02/11 18:34:17     46s] Override Verilog-defined PG connection...  Connect pwr pin VDDPST of i_ioring/i_VDDIO_4 to global net vddio.
[02/11 18:34:17     46s] Override Verilog-defined PG connection...  Connect pwr pin VDDPST of i_ioring/i_VDDIO_12 to global net vddio.
[02/11 18:34:17     46s] Override Verilog-defined PG connection...  Connect pwr pin VDDPST of i_ioring/i_VDDIO_20 to global net vddio.
[02/11 18:34:17     46s] Override Verilog-defined PG connection...  Connect pwr pin VDDPST of i_ioring/i_VDDIO_28 to global net vddio.
[02/11 18:34:17     46s] Override Verilog-defined PG connection...  Connect pwr pin VDDPST of i_ioring/i_VDDIO_36 to global net vddio.
[02/11 18:34:17     46s] Override Verilog-defined PG connection...  Connect pwr pin VDDPST of i_ioring/i_VDDIO_44 to global net vddio.
[02/11 18:34:17     46s] Override Verilog-defined PG connection...  Connect pwr pin VDDPST of i_ioring/i_VDDIO_52 to global net vddio.
[02/11 18:34:17     46s] Override Verilog-defined PG connection...  Connect pwr pin VDDPST of i_ioring/i_VDDIO_60 to global net vddio.
[02/11 18:34:17     46s] 8 new pwr-pin connections were made to global net 'vddio'.
[02/11 18:34:17     46s] Override Verilog-defined PG connection...  Connect gnd pin VSS of i_ioring/i_VSSIO_3 to global net gnd.
[02/11 18:34:17     46s] Override Verilog-defined PG connection...  Connect gnd pin VSS of i_ioring/i_VSSIO_13 to global net gnd.
[02/11 18:34:17     46s] Override Verilog-defined PG connection...  Connect gnd pin VSS of i_ioring/i_VSSIO_19 to global net gnd.
[02/11 18:34:17     46s] Override Verilog-defined PG connection...  Connect gnd pin VSS of i_ioring/i_VSSIO_27 to global net gnd.
[02/11 18:34:17     46s] Override Verilog-defined PG connection...  Connect gnd pin VSS of i_ioring/i_VSSIO_35 to global net gnd.
[02/11 18:34:17     46s] Override Verilog-defined PG connection...  Connect gnd pin VSS of i_ioring/i_VSSIO_43 to global net gnd.
[02/11 18:34:17     46s] Override Verilog-defined PG connection...  Connect gnd pin VSS of i_ioring/i_VSSIO_51 to global net gnd.
[02/11 18:34:17     46s] Override Verilog-defined PG connection...  Connect gnd pin VSS of i_ioring/i_VSSIO_59 to global net gnd.
[02/11 18:34:17     46s] 8 new gnd-pin connections were made to global net 'gnd'.
[02/11 18:34:17     46s] Override Verilog-defined PG connection...  Connect pwr pin VDD of i_ioring/i_VDDCORE_5 to global net vdd.
[02/11 18:34:17     46s] Override Verilog-defined PG connection...  Connect pwr pin VDD of i_ioring/i_VDDCORE_11 to global net vdd.
[02/11 18:34:17     46s] Override Verilog-defined PG connection...  Connect pwr pin VDD of i_ioring/i_VDDCORE_21 to global net vdd.
[02/11 18:34:17     46s] Override Verilog-defined PG connection...  Connect pwr pin VDD of i_ioring/i_VDDCORE_29 to global net vdd.
[02/11 18:34:17     46s] Override Verilog-defined PG connection...  Connect pwr pin VDD of i_ioring/i_VDDCORE_37 to global net vdd.
[02/11 18:34:17     46s] Override Verilog-defined PG connection...  Connect pwr pin VDD of i_ioring/i_VDDCORE_45 to global net vdd.
[02/11 18:34:17     46s] Override Verilog-defined PG connection...  Connect pwr pin VDD of i_ioring/i_VDDCORE_53 to global net vdd.
[02/11 18:34:17     46s] Override Verilog-defined PG connection...  Connect pwr pin VDD of i_ioring/i_VDDCORE_61 to global net vdd.
[02/11 18:34:17     46s] 8 new pwr-pin connections were made to global net 'vdd'.
[02/11 18:34:17     46s] 0 new gnd-pin connection was made to global net 'gnd'.
[02/11 18:34:17     46s] @innovus 70> 

[02/11 18:34:17     46s] @innovus 70> # Power Intent
# Power Intent
[02/11 18:34:17     46s] @innovus 71> # read_power_intent -1801 $design(UPF_file)
# read_power_intent -1801 $design(UPF_file)
[02/11 18:34:17     46s] @innovus 72> # read_power_intent $design(CPF_file)
# read_power_intent $design(CPF_file)
# commit_power_intent -verbose

[02/11 18:34:17     46s] @innovus 73> # commit_power_intent -verbose
[02/11 18:34:17     46s] @innovus 74> 
[02/11 18:34:17     46s] @innovus 74> # Don't Use and Size Only files
# Don't Use and Size Only files
[02/11 18:34:17     46s] @innovus 75> #    If Don't Use file exists
#    If Don't Use file exists
[02/11 18:34:17     46s] @innovus 76> # source $design(dont_use_file)
# source $design(dont_use_file)
[02/11 18:34:17     46s] @innovus 77> #    If Size Only file exists
#    If Size Only file exists
# source $design(size_only_file)

[02/11 18:34:17     46s] @innovus 78> # source $design(size_only_file)
[02/11 18:34:17     46s] @innovus 79> 
[02/11 18:34:17     46s] @innovus 79> enics_create_stage_reports -save_db no -report_timing no -pop_snapshot yes
enics_create_stage_reports -save_db no -report_timing no -pop_snapshot yes
[02/11 18:34:17     46s] 
[02/11 18:34:17     46s] ENICSINFO: Starting to create reports for stage: init_design
[02/11 18:34:17     46s] ------------------------------------------------------------
[02/11 18:34:17     46s] ENICSINFO: Reports directory is: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../reports/init_design/ 
[02/11 18:34:17     46s] ENICSINFO: Export directory is: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/init_design/ 
[02/11 18:34:17     46s] ENICSINFO: Export directory is: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/init_design/ 
[02/11 18:34:17     46s] ENICSINFO: Reporting Timing
[02/11 18:34:17     46s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/11 18:34:17     46s] AAE_WARNING: Waveform propagation feature is not supported in pre-route stage, it is turned off.
[02/11 18:34:17     46s] **WARN: (IMPESI-3478):	Simulation based Equivalent Waveform Model without waveform propagation setting is not properly supported, using moment based EWM instead.
[02/11 18:34:17     46s] AAE DB initialization (MEM=1825.64 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/11 18:34:17     46s] #################################################################################
[02/11 18:34:17     46s] # Design Stage: PreRoute
[02/11 18:34:17     46s] # Design Name: lp_riscv_top
[02/11 18:34:17     46s] # Design Mode: 65nm
[02/11 18:34:17     46s] # Analysis Mode: MMMC OCV 
[02/11 18:34:17     46s] # Parasitics Mode: No SPEF/RCDB 
[02/11 18:34:17     46s] # Signoff Settings: SI On (EWM)
[02/11 18:34:17     46s] #################################################################################
[02/11 18:34:18     47s] Calculate early delays in OCV mode...
[02/11 18:34:18     47s] Calculate late delays in OCV mode...
[02/11 18:34:18     47s] Topological Sorting (REAL = 0:00:00.0, MEM = 1900.7M, InitMEM = 1899.7M)
[02/11 18:34:18     47s] Start delay calculation (fullDC) (1 T). (MEM=1900.67)
[02/11 18:34:18     47s] Start AAE Lib Loading. (MEM=1920.4)
[02/11 18:34:18     47s] End AAE Lib Loading. (MEM=1987.17 CPU=0:00:00.1 Real=0:00:00.0)
[02/11 18:34:18     47s] End AAE Lib Interpolated Model. (MEM=1987.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/11 18:34:18     47s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/g120781/A0 (cell AO22_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:34:18     47s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:34:18     47s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[3][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:34:18     47s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:34:18     47s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[2][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:34:18     47s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:34:18     47s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[1][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:34:18     47s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:34:18     47s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[0][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:34:18     47s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:34:18     47s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_addr_reg[1][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:34:18     47s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:34:18     47s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/g120785/A0 (cell AO22_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:34:18     47s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:34:18     47s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[3][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:34:18     47s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:34:18     47s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[2][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:34:18     47s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:34:18     47s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[1][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:34:18     47s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:34:18     47s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[0][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:34:18     47s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:34:18     47s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_addr_reg[1][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:34:18     47s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:34:18     47s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/g120783/A0 (cell AO22_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:34:18     47s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:34:18     47s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[3][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:34:18     47s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:34:18     47s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[2][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:34:18     47s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:34:18     47s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[1][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:34:18     47s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:34:18     47s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[0][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:34:18     47s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:34:18     47s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_addr_reg[1][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:34:18     47s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:34:18     47s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[4], driver i_ioring/i_IRAM_PROG_BYTE_4/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/g120784/A0 (cell AO22_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:34:18     47s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:34:18     47s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[4], driver i_ioring/i_IRAM_PROG_BYTE_4/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[3][4]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:34:18     47s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:34:18     47s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[02/11 18:34:18     47s] To increase the message display limit, refer to the product command reference manual.
[02/11 18:34:23     52s] Total number of fetched objects 23386
[02/11 18:34:23     52s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/11 18:34:23     52s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/11 18:34:23     52s] End delay calculation. (MEM=2164.44 CPU=0:00:04.3 REAL=0:00:05.0)
[02/11 18:34:23     52s] End delay calculation (fullDC). (MEM=2164.44 CPU=0:00:05.0 REAL=0:00:05.0)
[02/11 18:34:23     52s] *** CDM Built up (cpu=0:00:05.5  real=0:00:06.0  mem= 2164.4M) ***
[02/11 18:34:24     53s] ENICSINFO: Writing out Database
[02/11 18:34:24     53s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/11 18:34:24     53s] #% Begin save design ... (date=02/11 18:34:24, mem=1941.5M)
[02/11 18:34:24     53s] % Begin Save ccopt configuration ... (date=02/11 18:34:24, mem=1941.5M)
[02/11 18:34:24     53s] % End Save ccopt configuration ... (date=02/11 18:34:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1942.7M, current mem=1942.7M)
[02/11 18:34:24     53s] % Begin Save netlist data ... (date=02/11 18:34:24, mem=1942.7M)
[02/11 18:34:24     53s] Writing Binary DB to /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.v.bin in single-threaded mode...
[02/11 18:34:24     53s] % End Save netlist data ... (date=02/11 18:34:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=1943.3M, current mem=1943.3M)
[02/11 18:34:24     53s] Writing Netlist "/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.v.gz" ...
[02/11 18:34:24     53s] Saving symbol-table file ...
[02/11 18:34:24     53s] Saving congestion map file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.route.congmap.gz ...
[02/11 18:34:25     53s] % Begin Save AAE data ... (date=02/11 18:34:25, mem=1944.2M)
[02/11 18:34:25     53s] Saving AAE Data ...
[02/11 18:34:25     53s] % End Save AAE data ... (date=02/11 18:34:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1944.2M, current mem=1944.2M)
[02/11 18:34:25     53s] Saving preference file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/gui.pref.tcl ...
[02/11 18:34:25     53s] Saving mode setting ...
[02/11 18:34:25     53s] Saving root attributes to be loaded post write_db ...
[02/11 18:34:25     53s] Saving global file ...
[02/11 18:34:25     53s] Saving root attributes to be loaded previous write_db ...
[02/11 18:34:26     54s] % Begin Save floorplan data ... (date=02/11 18:34:26, mem=1946.1M)
[02/11 18:34:26     54s] Saving floorplan file ...
[02/11 18:34:26     54s] % End Save floorplan data ... (date=02/11 18:34:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1948.2M, current mem=1948.2M)
[02/11 18:34:26     54s] Saving PG file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Tue Feb 11 18:34:26 2025)
[02/11 18:34:26     54s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2123.0M) ***
[02/11 18:34:26     54s] Saving Drc markers ...
[02/11 18:34:26     54s] ... No Drc file written since there is no markers found.
[02/11 18:34:26     54s] % Begin Save placement data ... (date=02/11 18:34:26, mem=1948.4M)
[02/11 18:34:26     54s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/11 18:34:26     54s] Save Adaptive View Pruning View Names to Binary file
[02/11 18:34:26     54s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2126.0M) ***
[02/11 18:34:26     54s] % End Save placement data ... (date=02/11 18:34:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1948.7M, current mem=1948.7M)
[02/11 18:34:26     54s] % Begin Save routing data ... (date=02/11 18:34:26, mem=1948.7M)
[02/11 18:34:26     54s] Saving route file ...
[02/11 18:34:26     54s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2123.0M) ***
[02/11 18:34:26     54s] % End Save routing data ... (date=02/11 18:34:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=1948.8M, current mem=1948.8M)
[02/11 18:34:26     54s] Saving property file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.prop
[02/11 18:34:26     54s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2126.0M) ***
[02/11 18:34:26     54s] Saving preRoute extracted patterns in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.techData.gz' ...
[02/11 18:34:27     54s] Saving preRoute extraction data in directory '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/extraction/' ...
[02/11 18:34:27     54s] Checksum of RCGrid density data::120
[02/11 18:34:27     54s] % Begin Save power constraints data ... (date=02/11 18:34:27, mem=1952.8M)
[02/11 18:34:27     54s] % End Save power constraints data ... (date=02/11 18:34:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1952.8M, current mem=1952.8M)
[02/11 18:34:28     54s] Generated self-contained design init_design.tmp
[02/11 18:34:28     54s] #% End save design ... (date=02/11 18:34:28, total cpu=0:00:01.7, real=0:00:04.0, peak res=1954.6M, current mem=1954.6M)
[02/11 18:34:28     54s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/11 18:34:28     54s] *** Message Summary: 0 warning(s), 0 error(s)
[02/11 18:34:28     54s] 
[02/11 18:34:28     54s] @innovus 80> enics_start_stage "floorplan"
*********************************************
[02/11 18:34:40     55s] *********************************************
[02/11 18:34:40     55s] **   ENICSINFO: Starting stage floorplan   **
[02/11 18:34:40     55s] *********************************************
[02/11 18:34:40     55s] *********************************************
[02/11 18:34:40     55s] ENICSINFO: Current time is: 11/02/2025 18:34
[02/11 18:34:40     55s] ENICSINFO: ----------------------------------
[02/11 18:34:40     55s] @innovus 81> source ../inputs/$design(TOPLEVEL).floorplan.defines -quiet
source ../inputs/$design(TOPLEVEL).floorplan.defines -quiet
[02/11 18:34:40     55s] gnd vdd
[02/11 18:34:40     55s] @innovus 82> 

[02/11 18:34:40     55s] @innovus 82> # If Floorplan DEF is available:
# If Floorplan DEF is available:
[02/11 18:34:40     55s] @innovus 83> # read_def $design(floorplan_def)
# read_def $design(floorplan_def)
[02/11 18:34:40     55s] @innovus 84> 

[02/11 18:34:40     55s] @innovus 84> # If SCAN DEF is available
# If SCAN DEF is available
[02/11 18:34:40     55s] @innovus 85> # read_def $design(scan_def)
# read_def $design(scan_def)
[02/11 18:34:40     55s] @innovus 86>
 

[02/11 18:34:40     55s] @innovus 86> 
[02/11 18:34:40     55s] @innovus 86> # Specify Floor# Specify Floorpan
pan
[02/11 18:34:40     55s] @innovus 87> create_floorplan \
[02/11 18:34:40     55s] +     -core_size [list 2300.0 1700.0 150.0 150.0 150.0 150.0] \
[02/11 18:34:40     55s] +     -core_margins_by die \
[02/11 18:34:40     55s] +     -flip s \
[02/11 18:34:40     55s] +     -match_to_site
create_floorplan \
    -core_size [list 2300.0 1700.0 150.0 150.0 150.0 150.0] \
    -core_margins_by die \
    -flip s \
    -match_to_site
[02/11 18:34:40     55s] Start create_tracks
[02/11 18:34:40     55s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[02/11 18:34:40     55s] @innovus 88> 

[02/11 18:34:40     55s] @innovus 88> # create_floorplan -site $tech(STANDARD_CELL_SITE) -match_to_site \
[02/11 18:34:40     55s] + #     -core_density_size $design(floorplan_ratio) $design(floorplan_utilization) {*}$design(floorplan_space_to_core)
# create_floorplan -site $tech(STANDARD_CELL_SITE) -match_to_site \
#     -core_density_size $design(floorplan_ratio) $design(floorplan_utilization) {*}$design(floorplan_space_to_core)
[02/11 18:34:40     55s] @innovus 89> gui_fit
gui_fit
[02/11 18:34:40     55s] @innovus 90> 
@innovus 90> # Set up pads (for fullchip) or pins (for macro)
# Set up pads (for fullchip) or pins (for macro)
[02/11 18:34:54     56s] 
[02/11 18:34:54     56s] .                                            CompStatus_RegisterPct                    Debug_RegisterChkStop                       Debug_UnregisterChkStop
[02/11 18:34:54     56s] _close.pre_expect                            _report_partition_info                    _tixDeleteFlags                             _tixRecordFlags
[02/11 18:34:54     56s] add_area_io_fillers                          add_area_io_rows                          add_clock_tree_exclusion_drivers            add_clock_tree_source_group_roots
[02/11 18:34:54     56s] add_connection_to_neighbor_partition         add_decap_cell_candidates                 add_decaps                                  add_decomp_filler
[02/11 18:34:54     56s] add_dummy_boundary_wires                     add_endcaps                               add_fences                                  add_filler_gaps
[02/11 18:34:54     56s] add_fillers                                  add_gate_array_filler                     add_io_buffers                              add_io_fillers
[02/11 18:34:54     56s] add_io_insts                                 add_io_row_fillers                        add_line_end_track                          add_metal_fill
[02/11 18:34:54     56s] add_metal_fill_signoff                       add_mim_cap                               add_notch_fill                              add_obj_on_bump
[02/11 18:34:54     56s] add_partition_feedthrus                      add_power_mesh_colors                     add_power_switches                          add_reinforce_pg
[02/11 18:34:54     56s] add_repeater_by_rule                         add_rings                                 add_route_via_defs                          add_sai_boundary_flops
[02/11 18:34:54     56s] add_sdp_rows_blockages                       add_spare_insts                           add_split_power_vias                        add_stripes
[02/11 18:34:54     56s] add_tap_walls                                add_target_pg                             add_tieoffs                                 add_to_collection
[02/11 18:34:54     56s] add_tracks                                   add_tsv                                   add_via_fill                                add_well_taps
[02/11 18:34:54     56s] add_what_if_shapes                           after                                     alias                                       align_partition_clones
[02/11 18:34:54     56s] align_pins                                   align_selected                            all_clocks                                  all_connected
[02/11 18:34:54     56s] all_fanin                                    all_fanout                                all_inputs                                  all_instances
[02/11 18:34:54     56s] all_outputs                                  all_registers                             analyze_paths_by_bottleneck                 analyze_paths_by_clock_domain
[02/11 18:34:54     56s] analyze_paths_by_critical_false_path         analyze_paths_by_default_path_group       analyze_paths_by_drv                        analyze_paths_by_hier_port
[02/11 18:34:54     56s] analyze_paths_by_hierarchy                   analyze_paths_by_view                     append                                      append_to_collection
[02/11 18:34:54     56s] apply                                        array                                     assemble_design                             assemble_proto_model
[02/11 18:34:54     56s] assign_bumps                                 assign_clock_tree_source_groups           assign_io_pins                              assign_partition_pins
[02/11 18:34:54     56s] assign_pg_bumps                              assign_signal_to_bump                     assign_tsv                                  auto_execok
[02/11 18:34:54     56s] auto_import                                  auto_load                                 auto_load_index                             auto_mkindex
[02/11 18:34:54     56s] auto_mkindex_old                             auto_qualify                              auto_reset                                  bell
[02/11 18:34:54     56s] binary                                       bind                                      bindtags                                    break
[02/11 18:34:54     56s] button                                       calculate_glitch_peak                     canvas                                      case
[02/11 18:34:54     56s] catch                                        ccopt_design                              cd                                          chan
[02/11 18:34:54     56s] check_ac_limits                              check_antenna                             check_bond_pad_spacing                      check_bumps
[02/11 18:34:54     56s] check_ccr                                    check_clock_tree_convergence              check_connectivity                          check_cts_config
[02/11 18:34:54     56s] check_cut_density                            check_design                              check_drc                                   check_endcaps
[02/11 18:34:54     56s] check_filler                                 check_flip_chip_constraints               check_floorplan                             check_floorplan_space
[02/11 18:34:54     56s] check_flow                                   check_footprint                           check_hier_route                            check_io_inst_overlap
[02/11 18:34:54     56s] check_io_to_bump_connectivity                check_isolated_cuts                       check_ldb_version                           check_library
[02/11 18:34:54     56s] check_macro_lower_left_on_track              check_macro_place_constraint              check_metal_density                         check_module_model
[02/11 18:34:54     56s] check_multi_cpu_usage                        check_netlist                             check_noise                                 check_partition_sdc
[02/11 18:34:54     56s] check_pg_library                             check_pg_shorts                           check_pgv                                   check_pin_assignment
[02/11 18:34:54     56s] check_place                                  check_power_domains                       check_power_switches                        check_power_vias
[02/11 18:34:54     56s] check_process_antenna                        check_sdps                                check_stacked_die                           check_syntax
[02/11 18:34:54     56s] check_tieoffs                                check_timing                              check_timing_library                        check_timing_library_consistency
[02/11 18:34:54     56s] check_timing_model                           check_tquantus_model_file                 check_tracks                                check_ufc
[02/11 18:34:54     56s] check_unique                                 check_well_antenna                        check_well_taps                             check_wire_gaps
[02/11 18:34:54     56s] checkbutton                                  clear_active_logic_view                   clear_all_rulers                            clipboard
[02/11 18:34:54     56s] clock                                        clock_design                              clock_post_route_repair                     clone_msv_gate[145D[42A[145C[42B
[02/11 18:34:54     56s] 
[02/11 18:34:54     56s] README                        debug.txt            fv/                        genus.cmd                  genus.cmd1                 genus.cmd2                 genus.log             genus.log1
[02/11 18:34:54     56s] genus.log2                    innovus.cmd          innovus.cmd1               innovus.cmd10              innovus.cmd11              innovus.cmd12              innovus.cmd14         innovus.cmd15
[02/11 18:34:54     56s] innovus.cmd16                 innovus.cmd17        innovus.cmd18              innovus.cmd19              innovus.cmd2               innovus.cmd3               innovus.cmd4          innovus.cmd5
[02/11 18:34:54     56s] innovus.cmd6                  innovus.cmd7         innovus.cmd8               innovus.cmd9               innovus.log                innovus.log1               innovus.log10         innovus.log11
[02/11 18:34:54     56s] innovus.log12                 innovus.log13        innovus.log14              innovus.log15              innovus.log16              innovus.log17              innovus.log18         innovus.log19
[02/11 18:34:54     56s] innovus.log2                  innovus.log3         innovus.log4               innovus.log5               innovus.log6               innovus.log7               innovus.log8          innovus.log9
[02/11 18:34:54     56s] innovus.logv                  innovus.logv1        innovus.logv10             innovus.logv11             innovus.logv12             innovus.logv13             innovus.logv14        innovus.logv15
[02/11 18:34:54     56s] innovus.logv16                innovus.logv17       innovus.logv18             innovus.logv19             innovus.logv2              innovus.logv3              innovus.logv4         innovus.logv5
[02/11 18:34:54     56s] innovus.logv6                 innovus.logv7        innovus.logv8              innovus.logv9              lp_riscv_top.conn.rpt      lp_riscv_top.conn.rpt.old  lp_riscv_top.def      lp_riscv_top.drc.rpt
[02/11 18:34:54     56s] lp_riscv_top.drc.rpt.old      lp_riscv_top.fp      lp_riscv_top.fp.relFPlan   lp_riscv_top.fp.spr        lp_riscv_top.geom.rpt      lp_riscv_top.geom.rpt.old  lp_riscv_top.save.io  lp_riscv_top.welltap.rpt
[02/11 18:34:54     56s] lp_riscv_top.welltap.rpt.old  pvsUI_ipvs.log       scheduling_file.cts.11050  scheduling_file.cts.14490  scheduling_file.cts.25165  scheduling_file.cts.30446  sroute.log            sroute.log1
[02/11 18:34:54     56s] sroute.log2                   sroute.log3          sroute.log4                sroute.log5                sroute.log6                sroute.log7                sroute.log8           sroute.log9
[02/11 18:34:54     56s] timingReports/                trace_core_00_0.log  waves.shm/                 xcelium.d/                 xrun.history               xrun.log[140D[12A[140C[12B
[02/11 18:34:54     56s] 
[02/11 18:34:54     56s] README                        debug.txt            fv/                        genus.cmd                  genus.cmd1                 genus.cmd2                 genus.log             genus.log1
[02/11 18:34:54     56s] genus.log2                    innovus.cmd          innovus.cmd1               innovus.cmd10              innovus.cmd11              innovus.cmd12              innovus.cmd14         innovus.cmd15
[02/11 18:34:54     56s] innovus.cmd16                 innovus.cmd17        innovus.cmd18              innovus.cmd19              innovus.cmd2               innovus.cmd3               innovus.cmd4          innovus.cmd5
[02/11 18:34:54     56s] innovus.cmd6                  innovus.cmd7         innovus.cmd8               innovus.cmd9               innovus.log                innovus.log1               innovus.log10         innovus.log11
[02/11 18:34:54     56s] innovus.log12                 innovus.log13        innovus.log14              innovus.log15              innovus.log16              innovus.log17              innovus.log18         innovus.log19
[02/11 18:34:54     56s] innovus.log2                  innovus.log3         innovus.log4               innovus.log5               innovus.log6               innovus.log7               innovus.log8          innovus.log9
[02/11 18:34:54     56s] innovus.logv                  innovus.logv1        innovus.logv10             innovus.logv11             innovus.logv12             innovus.logv13             innovus.logv14        innovus.logv15
[02/11 18:34:54     56s] innovus.logv16                innovus.logv17       innovus.logv18             innovus.logv19             innovus.logv2              innovus.logv3              innovus.logv4         innovus.logv5
[02/11 18:34:54     56s] innovus.logv6                 innovus.logv7        innovus.logv8              innovus.logv9              lp_riscv_top.conn.rpt      lp_riscv_top.conn.rpt.old  lp_riscv_top.def      lp_riscv_top.drc.rpt
[02/11 18:34:54     56s] lp_riscv_top.drc.rpt.old      lp_riscv_top.fp      lp_riscv_top.fp.relFPlan   lp_riscv_top.fp.spr        lp_riscv_top.geom.rpt      lp_riscv_top.geom.rpt.old  lp_riscv_top.save.io  lp_riscv_top.welltap.rpt
[02/11 18:34:54     56s] lp_riscv_top.welltap.rpt.old  pvsUI_ipvs.log       scheduling_file.cts.11050  scheduling_file.cts.14490  scheduling_file.cts.25165  scheduling_file.cts.30446  sroute.log            sroute.log1
[02/11 18:34:54     56s] sroute.log2                   sroute.log3          sroute.log4                sroute.log5                sroute.log6                sroute.log7                sroute.log8           sroute.log9
[02/11 18:34:54     56s] timingReports/                trace_core_00_0.log  waves.shm/                 xcelium.d/                 xrun.history               xrun.log[140D[12A[140C[12B
[02/11 18:34:54     56s] 
[02/11 18:34:54     56s] README                        debug.txt            fv/                        genus.cmd                  genus.cmd1                 genus.cmd2                 genus.log             genus.log1
[02/11 18:34:54     56s] genus.log2                    innovus.cmd          innovus.cmd1               innovus.cmd10              innovus.cmd11              innovus.cmd12              innovus.cmd14         innovus.cmd15
[02/11 18:34:54     56s] innovus.cmd16                 innovus.cmd17        innovus.cmd18              innovus.cmd19              innovus.cmd2               innovus.cmd3               innovus.cmd4          innovus.cmd5
[02/11 18:34:54     56s] innovus.cmd6                  innovus.cmd7         innovus.cmd8               innovus.cmd9               innovus.log                innovus.log1               innovus.log10         innovus.log11
[02/11 18:34:54     56s] innovus.log12                 innovus.log13        innovus.log14              innovus.log15              innovus.log16              innovus.log17              innovus.log18         innovus.log19
[02/11 18:34:54     56s] innovus.log2                  innovus.log3         innovus.log4               innovus.log5               innovus.log6               innovus.log7               innovus.log8          innovus.log9
[02/11 18:34:54     56s] innovus.logv                  innovus.logv1        innovus.logv10             innovus.logv11             innovus.logv12             innovus.logv13             innovus.logv14        innovus.logv15
[02/11 18:34:54     56s] innovus.logv16                innovus.logv17       innovus.logv18             innovus.logv19             innovus.logv2              innovus.logv3              innovus.logv4         innovus.logv5
[02/11 18:34:54     56s] innovus.logv6                 innovus.logv7        innovus.logv8              innovus.logv9              lp_riscv_top.conn.rpt      lp_riscv_top.conn.rpt.old  lp_riscv_top.def      lp_riscv_top.drc.rpt
[02/11 18:34:54     56s] lp_riscv_top.drc.rpt.old      lp_riscv_top.fp      lp_riscv_top.fp.relFPlan   lp_riscv_top.fp.spr        lp_riscv_top.geom.rpt      lp_riscv_top.geom.rpt.old  lp_riscv_top.save.io  lp_riscv_top.welltap.rpt
[02/11 18:34:54     56s] lp_riscv_top.welltap.rpt.old  pvsUI_ipvs.log       scheduling_file.cts.11050  scheduling_file.cts.14490  scheduling_file.cts.25165  scheduling_file.cts.30446  sroute.log            sroute.log1
[02/11 18:34:54     56s] sroute.log2                   sroute.log3          sroute.log4                sroute.log5                sroute.log6                sroute.log7                sroute.log8           sroute.log9
[02/11 18:34:54     56s] timingReports/                trace_core_00_0.log  waves.shm/                 xcelium.d/                 xrun.history               xrun.log[140D[12A[140C[12B
[02/11 18:34:54     56s] 
[02/11 18:34:54     56s] .                                            CompStatus_RegisterPct                    Debug_RegisterChkStop                       Debug_UnregisterChkStop
[02/11 18:34:54     56s] _close.pre_expect                            _report_partition_info                    _tixDeleteFlags                             _tixRecordFlags
[02/11 18:34:54     56s] add_area_io_fillers                          add_area_io_rows                          add_clock_tree_exclusion_drivers            add_clock_tree_source_group_roots
[02/11 18:34:54     56s] add_connection_to_neighbor_partition         add_decap_cell_candidates                 add_decaps                                  add_decomp_filler
[02/11 18:34:54     56s] add_dummy_boundary_wires                     add_endcaps                               add_fences                                  add_filler_gaps
[02/11 18:34:54     56s] add_fillers                                  add_gate_array_filler                     add_io_buffers                              add_io_fillers
[02/11 18:34:54     56s] add_io_insts                                 add_io_row_fillers                        add_line_end_track                          add_metal_fill
[02/11 18:34:54     56s] add_metal_fill_signoff                       add_mim_cap                               add_notch_fill                              add_obj_on_bump
[02/11 18:34:54     56s] add_partition_feedthrus                      add_power_mesh_colors                     add_power_switches                          add_reinforce_pg
[02/11 18:34:54     56s] add_repeater_by_rule                         add_rings                                 add_route_via_defs                          add_sai_boundary_flops
[02/11 18:34:54     56s] add_sdp_rows_blockages                       add_spare_insts                           add_split_power_vias                        add_stripes
[02/11 18:34:54     56s] add_tap_walls                                add_target_pg                             add_tieoffs                                 add_to_collection
[02/11 18:34:54     56s] add_tracks                                   add_tsv                                   add_via_fill                                add_well_taps
[02/11 18:34:54     56s] add_what_if_shapes                           after                                     alias                                       align_partition_clones
[02/11 18:34:54     56s] align_pins                                   align_selected                            all_clocks                                  all_connected
[02/11 18:34:54     56s] all_fanin                                    all_fanout                                all_inputs                                  all_instances
[02/11 18:34:54     56s] all_outputs                                  all_registers                             analyze_paths_by_bottleneck                 analyze_paths_by_clock_domain
[02/11 18:34:54     56s] analyze_paths_by_critical_false_path         analyze_paths_by_default_path_group       analyze_paths_by_drv                        analyze_paths_by_hier_port
[02/11 18:34:54     56s] analyze_paths_by_hierarchy                   analyze_paths_by_view                     append                                      append_to_collection
[02/11 18:34:54     56s] apply                                        array                                     assemble_design                             assemble_proto_model
[02/11 18:34:54     56s] assign_bumps                                 assign_clock_tree_source_groups           assign_io_pins                              assign_partition_pins
[02/11 18:34:54     56s] assign_pg_bumps                              assign_signal_to_bump                     assign_tsv                                  auto_execok
[02/11 18:34:54     56s] auto_import                                  auto_load                                 auto_load_index                             auto_mkindex
[02/11 18:34:54     56s] auto_mkindex_old                             auto_qualify                              auto_reset                                  bell
[02/11 18:34:54     56s] binary                                       bind                                      bindtags                                    break
[02/11 18:34:54     56s] button                                       calculate_glitch_peak                     canvas                                      case
[02/11 18:34:54     56s] catch                                        ccopt_design                              cd                                          chan
[02/11 18:34:54     56s] check_ac_limits                              check_antenna                             check_bond_pad_spacing                      check_bumps
[02/11 18:34:54     56s] check_ccr                                    check_clock_tree_convergence              check_connectivity                          check_cts_config
[02/11 18:34:54     56s] check_cut_density                            check_design                              check_drc                                   check_endcaps
[02/11 18:34:54     56s] check_filler                                 check_flip_chip_constraints               check_floorplan                             check_floorplan_space
[02/11 18:34:54     56s] check_flow                                   check_footprint                           check_hier_route                            check_io_inst_overlap
[02/11 18:34:54     56s] check_io_to_bump_connectivity                check_isolated_cuts                       check_ldb_version                           check_library
[02/11 18:34:54     56s] check_macro_lower_left_on_track              check_macro_place_constraint              check_metal_density                         check_module_model
[02/11 18:34:54     56s] check_multi_cpu_usage                        check_netlist                             check_noise                                 check_partition_sdc
[02/11 18:34:54     56s] check_pg_library                             check_pg_shorts                           check_pgv                                   check_pin_assignment
[02/11 18:34:54     56s] check_place                                  check_power_domains                       check_power_switches                        check_power_vias
[02/11 18:34:54     56s] check_process_antenna                        check_sdps                                check_stacked_die                           check_syntax
[02/11 18:34:54     56s] check_tieoffs                                check_timing                              check_timing_library                        check_timing_library_consistency
[02/11 18:34:54     56s] check_timing_model                           check_tquantus_model_file                 check_tracks                                check_ufc
[02/11 18:34:54     56s] check_unique                                 check_well_antenna                        check_well_taps                             check_wire_gaps
[02/11 18:34:54     56s] checkbutton                                  clear_active_logic_view                   clear_all_rulers                            clipboard
[02/11 18:34:54     56s] clock                                        clock_design                              clock_post_route_repair                     clone_msv_gate[145D[42A[145C[42B
[02/11 18:34:54     56s] 
[02/11 18:34:54     56s] README                        debug.txt            fv/                        genus.cmd                  genus.cmd1                 genus.cmd2                 genus.log             genus.log1
[02/11 18:34:54     56s] genus.log2                    innovus.cmd          innovus.cmd1               innovus.cmd10              innovus.cmd11              innovus.cmd12              innovus.cmd14         innovus.cmd15
[02/11 18:34:54     56s] innovus.cmd16                 innovus.cmd17        innovus.cmd18              innovus.cmd19              innovus.cmd2               innovus.cmd3               innovus.cmd4          innovus.cmd5
[02/11 18:34:54     56s] innovus.cmd6                  innovus.cmd7         innovus.cmd8               innovus.cmd9               innovus.log                innovus.log1               innovus.log10         innovus.log11
[02/11 18:34:54     56s] innovus.log12                 innovus.log13        innovus.log14              innovus.log15              innovus.log16              innovus.log17              innovus.log18         innovus.log19
[02/11 18:34:54     56s] innovus.log2                  innovus.log3         innovus.log4               innovus.log5               innovus.log6               innovus.log7               innovus.log8          innovus.log9
[02/11 18:34:54     56s] innovus.logv                  innovus.logv1        innovus.logv10             innovus.logv11             innovus.logv12             innovus.logv13             innovus.logv14        innovus.logv15
[02/11 18:34:54     56s] innovus.logv16                innovus.logv17       innovus.logv18             innovus.logv19             innovus.logv2              innovus.logv3              innovus.logv4         innovus.logv5
[02/11 18:34:54     56s] innovus.logv6                 innovus.logv7        innovus.logv8              innovus.logv9              lp_riscv_top.conn.rpt      lp_riscv_top.conn.rpt.old  lp_riscv_top.def      lp_riscv_top.drc.rpt
[02/11 18:34:54     56s] lp_riscv_top.drc.rpt.old      lp_riscv_top.fp      lp_riscv_top.fp.relFPlan   lp_riscv_top.fp.spr        lp_riscv_top.geom.rpt      lp_riscv_top.geom.rpt.old  lp_riscv_top.save.io  lp_riscv_top.welltap.rpt
[02/11 18:34:54     56s] lp_riscv_top.welltap.rpt.old  pvsUI_ipvs.log       scheduling_file.cts.11050  scheduling_file.cts.14490  scheduling_file.cts.25165  scheduling_file.cts.30446  sroute.log            sroute.log1
[02/11 18:34:54     56s] sroute.log2                   sroute.log3          sroute.log4                sroute.log5                sroute.log6                sroute.log7                sroute.log8           sroute.log9
[02/11 18:34:54     56s] timingReports/                trace_core_00_0.log  waves.shm/                 xcelium.d/                 xrun.history               xrun.log[140D[12A[140C[12B
[02/11 18:34:54     56s] @innovus 91> if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
[02/11 18:34:54     56s] + enics_message "Defining IO Ring" medium
[02/11 18:34:54     56s] + # Reload the IO file after resizing the floorplan
[02/11 18:34:54     56s] + read_io_file $design(io_file)
[02/11 18:34:54     56s] + # Add IO Fillers
[02/11 18:34:54     56s] + add_io_fillers -cells $tech(IO_FILLERS) -prefix IOFILLER
[02/11 18:34:54     56s] + # Connect Pad Rings
[02/11 18:34:54     56s] + #route_special -connect {pad_ring} \
[02/11 18:34:54     56s] + #-nets "$design(digital_gnd) $design(digital_vdd) $design(io_gnd) $design(io_vdd)"
[02/11 18:34:54     56s] + } elseif {$design(FULLCHIP_OR_MACRO)=="MACRO"} {
[02/11 18:34:54     56s] + enics_message "Spreading Pins around Macro" medium
[02/11 18:34:54     56s] +     # Spread pins
[02/11 18:34:54     56s] + set pins_to_spread  [get_db ports .name] ;#[get_object_name [get_ports]]
[02/11 18:34:54     56s] + #edit_pin -fix_overlap 1 -spread_direction clockwise -side Bottom -layer 4 -spread_type side 
[02/11 18:34:54     56s] + edit_pin -spread_type start -start {0 0} -spread_direction clockwise -layer {3 4}  \
[02/11 18:34:54     56s] +         -pin $pins_to_spread -fix_overlap 1 -spacing 6
[02/11 18:34:54     56s] + 
[02/11 18:34:54     56s] + }
if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
enics_message "Defining IO Ring" medium
# Reload the IO file after resizing the floorplan
read_io_file $design(io_file)
# Add IO Fillers
add_io_fillers -cells $tech(IO_FILLERS) -prefix IOFILLER
# Connect Pad Rings
#route_special -connect {pad_ring} \
#-nets "$design(digital_gnd) $design(digital_vdd) $design(io_gnd) $design(io_vdd)"
} elseif {$design(FULLCHIP_OR_MACRO)=="MACRO"} {
enics_message "Spreading Pins around Macro" medium
    # Spread pins
set pins_to_spread  [get_db ports .name] ;#[get_object_name [get_ports]]
#edit_pin -fix_overlap 1 -spread_direction clockwise -side Bottom -layer 4 -spread_type side 
edit_pin -spread_type start -start {0 0} -spread_direction clockwise -layer {3 4}  \
        -pin $pins_to_spread -fix_overlap 1 -spacing 6

}
[02/11 18:34:54     56s] 
[02/11 18:34:54     56s] ENICSINFO: Defining IO Ring
[02/11 18:34:54     56s] ---------------------------
[02/11 18:34:54     56s] Reading IO assignment file "/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../inputs/ioring.io" ...
[02/11 18:34:54     56s] Added 65 of filler cell 'PFILLER20' on top side.
[02/11 18:34:54     56s] Added 12 of filler cell 'PFILLER10' on top side.
[02/11 18:34:54     56s] Added 10 of filler cell 'PFILLER5' on top side.
[02/11 18:34:54     56s] Added 31 of filler cell 'PFILLER1' on top side.
[02/11 18:34:54     56s] Added 12 of filler cell 'PFILLER05' on top side.
[02/11 18:34:54     56s] Added 600 of filler cell 'PFILLER0005' on top side.
[02/11 18:34:54     56s] Added 36 of filler cell 'PFILLER20' on left side.
[02/11 18:34:54     56s] Added 12 of filler cell 'PFILLER10' on left side.
[02/11 18:34:54     56s] Added 3 of filler cell 'PFILLER5' on left side.
[02/11 18:34:54     56s] Added 45 of filler cell 'PFILLER1' on left side.
[02/11 18:34:54     56s] Added 15 of filler cell 'PFILLER05' on left side.
[02/11 18:34:54     56s] Added 500 of filler cell 'PFILLER0005' on left side.
[02/11 18:34:54     56s] Added 66 of filler cell 'PFILLER20' on bottom side.
[02/11 18:34:54     56s] Added 12 of filler cell 'PFILLER10' on bottom side.
[02/11 18:34:54     56s] Added 5 of filler cell 'PFILLER5' on bottom side.
[02/11 18:34:54     56s] Added 37 of filler cell 'PFILLER1' on bottom side.
[02/11 18:34:54     56s] Added 7 of filler cell 'PFILLER05' on bottom side.
[02/11 18:34:55     56s] Added 900 of filler cell 'PFILLER0005' on bottom side.
[02/11 18:34:55     56s] Added 46 of filler cell 'PFILLER20' on right side.
[02/11 18:34:55     56s] Added 11 of filler cell 'PFILLER10' on right side.
[02/11 18:34:55     56s] Added 10 of filler cell 'PFILLER5' on right side.
[02/11 18:34:55     56s] Added 20 of filler cell 'PFILLER1' on right side.
[02/11 18:34:55     56s] Added 11 of filler cell 'PFILLER05' on right side.
[02/11 18:34:55     56s] Added 900 of filler cell 'PFILLER0005' on right side.
[02/11 18:34:55     56s] @innovus 92> gui_redraw
gui_redraw
[02/11 18:34:55     56s] @innovus 93> set design(TOPLEVEL) "lp_riscv_top"
lp_riscv_top
[02/11 18:35:57     59s] @innovus 94> set runtype "pnset runtype "pnr"
r"
[02/11 18:35:57     59s] pnr
[02/11 18:35:57     59s] @innovus 95> set debug_file "debug.txt"
set debug_file "debug.txt"

# Load general procedures
source ../scripts/procedures.tcl -quiet
[02/11 18:35:57     59s] debug.txt
[02/11 18:35:57     59s] @innovus 96> 
[02/11 18:35:57     59s] @innovus 96> # Load general procedures
[02/11 18:35:57     59s] @innovus 97> source ../scripts/procedures.tcl -quiet
[02/11 18:35:57     59s] @innovus 98> 

[02/11 18:35:57     59s] @innovus 98> ###############################################
###############################################
[02/11 18:35:57     59s] @innovus 99> # Starting Stage - Load defines and technology
# Starting Stage - Load defines and technology
###############################################
enics_start_stage "start"
[02/11 18:35:57     59s] @innovus 100> ###############################################
[02/11 18:35:57     59s] @innovus 101> enics_start_stage "start"


[02/11 18:35:57     59s] *****************************************
[02/11 18:35:57     59s] *****************************************
[02/11 18:35:57     59s] **   ENICSINFO: Starting stage start   **
[02/11 18:35:57     59s] *****************************************
[02/11 18:35:57     59s] *****************************************
[02/11 18:35:57     59s] ENICSINFO: Current time is: 11/02/2025 18:35
[02/11 18:35:57     59s] ENICSINFO: This session is running on Hostname : ip-10-70-166-58.il-central-1.compute.internal
[02/11 18:35:57     59s] ENICSINFO: The log file is innovus.log19 and the command file is innovus.cmd19
[02/11 18:35:57     59s] ENICSINFO: ----------------------------------
[02/11 18:35:57     59s] @innovus 102> 
[02/11 18:35:57     59s] @innovus 102> 
[02/11 18:35:57     59s] @innovus 102> # Load the specific definitions for this project
# Load the specific definitions for this project
[02/11 18:35:57     59s] @innovus 103> source ../inputs/$design(TOPLEVEL).defines -quiet
source ../inputs/$design(TOPLEVEL).defines -quiet
[02/11 18:35:57     59s] @innovus 104> 

[02/11 18:35:57     59s] @innovus 104> 

[02/11 18:35:57     59s] @innovus 104> 

[02/11 18:35:57     59s] @innovus 104> # Load the library paths and definitions for this technology
# Load the library paths and definitions for this technology
[02/11 18:35:57     59s] @innovus 105> source $design(libraries_dir)/libraries.$TECHNOLOGY.tcl -quiet
source $design(libraries_dir)/libraries.$TECHNOLOGY.tcl -quiet
[02/11 18:35:57     59s] ##  Process: 65            (User Set)               
[02/11 18:35:57     59s] ##     Node: (not set)                           
[02/11 18:35:57     59s] 
[02/11 18:35:57     59s] ##  Check design process and node:  
[02/11 18:35:57     59s] ##  Design tech node is not set.
[02/11 18:35:57     59s] 
[02/11 18:35:57     59s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[02/11 18:35:57     59s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/11 18:35:57     59s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[02/11 18:35:57     59s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
[02/11 18:35:57     59s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'medium'.
[02/11 18:35:57     59s] @innovus 106> source $design(libraries_dir)/libraries.$SC_TECHNOLOGY.tcl -quiet
source $design(libraries_dir)/libraries.$SC_TECHNOLOGY.tcl -quiet
[02/11 18:35:57     59s] @innovus 107> source $design(libraries_dir)/libraries.$SRAM_TECHNOLOGY.tcl -quiet
source $design(libraries_dir)/libraries.$SRAM_TECHNOLOGY.tcl -quiet
[02/11 18:35:57     59s] @innovus 108> if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
[02/11 18:35:57     59s] +     source $design(libraries_dir)/libraries.$IO_TECHNOLOGY.tcl -quiet
[02/11 18:35:57     59s] + }
if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source $design(libraries_dir)/libraries.$IO_TECHNOLOGY.tcl -quiet
}
[02/11 18:35:57     59s] @innovus 109> set_library_unit -time 1ns -cap 1pf
set_library_unit -time 1ns -cap 1pf
[02/11 18:35:57     59s] **ERROR: (IMPTS-432):	You must set the setLibraryUnit command before the design is read and constraints are loaded.
[02/11 18:35:57     59s] 
[02/11 18:35:57     59s] 
[02/11 18:35:57     59s] @innovus 110> 

[02/11 18:35:57     59s] @innovus 110> #############################################
#############################################
[02/11 18:35:57     59s] @innovus 111> #       Print values to debug file
#       Print values to debug file
[02/11 18:35:57     59s] @innovus 112> #############################################
#############################################
[02/11 18:35:57     59s] @innovus 113> set var_list {runtype}
set var_list {runtype}
[02/11 18:35:57     59s] runtype
[02/11 18:35:57     59s] @innovus 114> set dic_list {paths tech tech_files design}
set dic_list {paths tech tech_files design}
enics_print_debug_data w $debug_file "after everything was loaded" $var_list $dic_list
[02/11 18:35:57     59s] paths tech tech_files design
[02/11 18:35:57     59s] @innovus 115> enics_print_debug_data w $debug_file "after everything was loaded" $var_list $dic_list
[02/11 18:35:57     59s] @innovus 116> 

[02/11 18:35:57     59s] @innovus 116> 

[02/11 18:35:57     59s] @innovus 116> ############################################
############################################
[02/11 18:35:57     59s] @innovus 117> # Init Design
# Init Design
[02/11 18:35:57     59s] @innovus 118> ############################################
############################################
[02/11 18:35:57     59s] @innovus 119> enable_metrics -on
enable_metrics -on
[02/11 18:35:57     59s] @innovus 120> enics_start_stage "init_design"
enics_start_stage "init_design"
[02/11 18:35:57     59s] ***********************************************
[02/11 18:35:57     59s] ***********************************************
[02/11 18:35:57     59s] **   ENICSINFO: Starting stage init_design   **
[02/11 18:35:57     59s] ***********************************************
[02/11 18:35:57     59s] ***********************************************
[02/11 18:35:57     59s] ENICSINFO: Current time is: 11/02/2025 18:35
[02/11 18:35:57     59s] ENICSINFO: ----------------------------------
[02/11 18:35:57     59s] @innovus 121> 

[02/11 18:35:57     59s] @innovus 121> # Global Nets
# Global Nets
[02/11 18:35:57     59s] @innovus 122> set_db init_ground_nets $design(all_ground_nets)
set_db init_ground_nets $design(all_ground_nets)
[02/11 18:35:57     59s] 1 gnd
[02/11 18:35:57     59s] @innovus 123> set_db init_power_nets $design(all_power_nets)
set_db init_power_nets $design(all_power_nets)
[02/11 18:35:57     59s] 1 {vdd vddio}
[02/11 18:35:57     59s] @innovus 124> 

[02/11 18:35:57     59s] @innovus 124> # MMMC
# MMMC
[02/11 18:35:57     59s] @innovus 125> enics_message "Suppressing the following messages that are reported due to the LIB definitions:" 
enics_message "Suppressing the following messages that are reported due to the LIB definitions:" 
[02/11 18:35:57     59s] ENICSINFO: Suppressing the following messages that are reported due to the LIB definitions:
[02/11 18:35:57     59s] @innovus 126> enics_message "$tech(LIB_SUPPRESS_MESSAGES_INNOVUS)"
enics_message "$tech(LIB_SUPPRESS_MESSAGES_INNOVUS)"
[02/11 18:35:57     59s] ENICSINFO: TECHLIB-436 TECHLIB-1318 TECHLIB-302 IMPCTE-337 IMPTS-282
[02/11 18:35:57     59s] @innovus 127> set_message -suppress -id $tech(LIB_SUPPRESS_MESSAGES_INNOVUS) 
set_message -suppress -id $tech(LIB_SUPPRESS_MESSAGES_INNOVUS) 
[02/11 18:35:57     59s] @innovus 128> enics_message "Reading MMMC File" medium
enics_message "Reading MMMC File" medium
read_mmmc $design(mmmc_view_file) 
[02/11 18:35:57     59s] 
[02/11 18:35:57     59s] ENICSINFO: Reading MMMC File
[02/11 18:35:57     59s] ----------------------------
[02/11 18:35:57     59s] @innovus 129> read_mmmc $design(mmmc_view_file) 
[02/11 18:35:57     59s] **WARN: (TCLCMD-1306):	read_mmmc command should be called once before init_design.
[02/11 18:35:57     59s] 1

# LEFs
[02/11 18:35:57     59s] 1
[02/11 18:35:57     59s] @innovus 130> 
[02/11 18:35:57     59s] @innovus 130> # LEFs
[02/11 18:35:57     59s] @innovus 131> enics_message "Suppressing the following messages that are reported due to the LEF definitions:" 
enics_message "Suppressing the following messages that are reported due to the LEF definitions:" 
enics_message "$tech(LEF_SUPPRESS_MESSAGES_INNOVUS)"
[02/11 18:35:57     59s] ENICSINFO: Suppressing the following messages that are reported due to the LEF definitions:
[02/11 18:35:57     59s] @innovus 132> enics_message "$tech(LEF_SUPPRESS_MESSAGES_INNOVUS)"
[02/11 18:35:57     59s] ENICSINFO: ENCEXT-6202 IMPLF-200 LEFPARS-2001 LEFPARS-2065 LEFPARS-2076 IMPLF-58 IMPFP-3961 IMPSR-4302
set_message -suppress -id $tech(LEF_SUPPRESS_MESSAGES_INNOVUS) 
[02/11 18:35:57     59s] @innovus 133> set_message -suppress -id $tech(LEF_SUPPRESS_MESSAGES_INNOVUS) 
[02/11 18:35:57     59s] @innovus 134> enics_message "Reading LEF abstracts"
enics_message "Reading LEF abstracts"
[02/11 18:35:57     59s] ENICSINFO: Reading LEF abstracts
[02/11 18:35:57     59s] @innovus 135> read_physical -lef $tech_files(ALL_LEFS)
read_physical -lef $tech_files(ALL_LEFS)
[02/11 18:35:57     59s] **ERROR: (IMPIMEX-7030):	LEF files are not allowed to be read in after the design is in memory. If you want to modify the current list of LEF files, please refer to read_physical -add_lefs[02/11 18:35:57     59s] 


[02/11 18:35:57     59s] @innovus 136> 
[02/11 18:35:57     59s] @innovus 136> # Post Synthesis Netlist
# Post Synthesis Netlist
enics_message "Reading the Post Synthesis netlist at $design(postsyn_netlist)" medium
[02/11 18:35:57     59s] @innovus 137> enics_message "Reading the Post Synthesis netlist at $design(postsyn_netlist)" medium
[02/11 18:35:57     59s] 
[02/11 18:35:57     59s] ENICSINFO: Reading the Post Synthesis netlist at /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/lp_riscv_top.postsyn.v
[02/11 18:35:57     59s] -------------------------------------------------------------------------------------------------------------------------------------------
read_netlist $design(postsyn_netlist)
[02/11 18:35:57     59s] @innovus 138> read_netlist $design(postsyn_netlist)
[02/11 18:35:57     59s] **ERROR: (IMPIMEX-7041):	Netlist files are not allowed to be read in after the design is in memory.


# Import and initialize design
enics_message "Running init_design command" medium
init_design
[02/11 18:35:57     59s] **ERROR: (IMPIMEX-7041):	Netlist files are not allowed to be read in after the design is in memory.
[02/11 18:35:57     59s] 
[02/11 18:35:57     59s] @innovus 139> 
[02/11 18:35:57     59s] @innovus 139> # Import and initialize design
[02/11 18:35:57     59s] @innovus 140> enics_message "Running init_design command" medium
[02/11 18:35:57     59s] 
[02/11 18:35:57     59s] ENICSINFO: Running init_design command
[02/11 18:35:57     59s] --------------------------------------
[02/11 18:35:57     59s] @innovus 141> init_design
[02/11 18:35:57     59s] **ERROR: (IMPIMEX-12):	'init_design' failed. You are missing one or more of the required commands before running init_design.
[02/11 18:35:57     59s] The MMMC init sequence looks like this: 
[02/11 18:35:57     59s] read_mmmc top.mmmc 
[02/11 18:35:57     59s] read_physical -lef {tech.lef stdcell.lef}   #optional in Tempus, required for Innovus 
[02/11 18:35:57     59s] read_netlist top.v 
[02/11 18:35:57     59s] read_power_intent -1801 top.1801	    #only for MSV designs 
[02/11 18:35:57     59s] init_design 
[02/11 18:35:57     59s] 
[02/11 18:35:57     59s] Tempus also supports a single-mode timing init sequence with no MMMC file like this: 
[02/11 18:35:57     59s] read_libs all.lib 
[02/11 18:35:57     59s] read_netlist top.v 
[02/11 18:35:57     59s] read_sdc top.sdc 
[02/11 18:35:57     59s] init_design 
[02/11 18:35:57     59s] 
[02/11 18:35:57     59s] See the 'Stylus Common UI Initialization' section in the 'Design Import and Export Capabilities' chapter of the Innovus Stylus 
[02/11 18:35:57     59s] Common UI User Guide for more details.
[02/11 18:35:57     59s] 

# Load general settings
source ../scripts/settings.tcl -quiet
[02/11 18:35:57     59s] 
[02/11 18:35:57     59s] @innovus 142> 
[02/11 18:35:57     59s] @innovus 142> # Load general settings
[02/11 18:35:57     59s] @innovus 143> source ../scripts/settings.tcl -quiet
[02/11 18:35:57     59s] AAE_INFO: switching -siAware from true to false ...
[02/11 18:35:57     59s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[02/11 18:35:58     60s] AAE_INFO: switching -siAware from false to true ...
[02/11 18:35:58     60s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[02/11 18:35:58     60s] 1 true
[02/11 18:35:58     60s] @innovus 144> 

[02/11 18:35:58     60s] @innovus 144> # Create cost groups
# Create cost groups
[02/11 18:35:58     60s] @innovus 145> enics_default_cost_groups
enics_default_cost_groups
[02/11 18:35:58     60s] **WARN: (IMPOPT-3666):	Path group in2reg already exists. Skipping the creation of this path group.
[02/11 18:35:58     60s] **WARN: (IMPOPT-3666):	Path group in2out already exists. Skipping the creation of this path group.
[02/11 18:35:58     60s] **WARN: (IMPOPT-3666):	Path group reg2out already exists. Skipping the creation of this path group.
[02/11 18:35:58     60s] **WARN: (IMPOPT-3666):	Path group reg2reg already exists. Skipping the creation of this path group.
[02/11 18:35:58     60s] **WARN: (IMPOPT-3666):	Path group reg2cgate already exists. Skipping the creation of this path group.
[02/11 18:35:58     60s] @innovus 146> 

[02/11 18:35:58     60s] @innovus 146> # Connect Global Nets
# Connect Global Nets
[02/11 18:35:58     60s] @innovus 147> enics_message "Connecting Global Nets" medium
enics_message "Connecting Global Nets" medium
[02/11 18:35:58     60s] 
[02/11 18:35:58     60s] ENICSINFO: Connecting Global Nets
[02/11 18:35:58     60s] ---------------------------------
[02/11 18:35:58     60s] @innovus 148> # Connect standard cells to VDD and GND
# Connect standard cells to VDD and GND
[02/11 18:35:58     60s] @innovus 149> connect_global_net $design(digital_gnd) -pin $tech(STANDARD_CELL_GND) -all -verbose
connect_global_net $design(digital_gnd) -pin $tech(STANDARD_CELL_GND) -all -verbose
[02/11 18:35:58     60s] 0 new gnd-pin connection was made to global net 'gnd'.
[02/11 18:35:58     60s] @innovus 150> connect_global_net $design(digital_vdd) -pin $tech(STANDARD_CELL_VDD) -all -verbose
connect_global_net $design(digital_vdd) -pin $tech(STANDARD_CELL_VDD) -all -verbose
[02/11 18:35:58     60s] 0 new pwr-pin connection was made to global net 'vdd'.
[02/11 18:35:58     60s] @innovus 151> # Connect tie cells
# Connect tie cells
[02/11 18:35:58     60s] @innovus 152> connect_global_net $design(digital_vdd) -type tiehi -all -verbose 
connect_global_net $design(digital_vdd) -type tiehi -all -verbose 
[02/11 18:35:58     60s] @innovus 153> connect_global_net $design(digital_gnd) -type tielo -all -verbose 
connect_global_net $design(digital_gnd) -type tielo -all -verbose 
[02/11 18:35:58     60s] @innovus 154> # connect_global_net $design(digital_vdd) -type tiehi -pin $tech(STANDARD_CELL_VDD) -all -verbose 
# connect_global_net $design(digital_vdd) -type tiehi -pin $tech(STANDARD_CELL_VDD) -all -verbose 
[02/11 18:35:58     60s] @innovus 155> # connect_global_net $design(digital_gnd) -type tielo -pin $tech(STANDARD_CELL_GND) -all -verbose 
# connect_global_net $design(digital_gnd) -type tielo -pin $tech(STANDARD_CELL_GND) -all -verbose 
[02/11 18:35:58     60s] @innovus 156> 

[02/11 18:35:58     60s] @innovus 156> # Connect SRAM PG Pins
# Connect SRAM PG Pins
[02/11 18:35:58     60s] @innovus 157> connect_global_net $design(digital_vdd) -pin $tech(SRAM_VDDCORE_PIN)      -all -verbose 
connect_global_net $design(digital_vdd) -pin $tech(SRAM_VDDCORE_PIN)      -all -verbose 
[02/11 18:35:58     60s] 0 new pwr-pin connection was made to global net 'vdd'.
[02/11 18:35:58     60s] @innovus 158> connect_global_net $design(digital_vdd) -pin $tech(SRAM_VDDPERIPHERY_PIN) -all -verbose 
connect_global_net $design(digital_vdd) -pin $tech(SRAM_VDDPERIPHERY_PIN) -all -verbose 
[02/11 18:35:58     60s] 0 new pwr-pin connection was made to global net 'vdd'.
[02/11 18:35:58     60s] @innovus 159> connect_global_net $design(digital_gnd) -pin $tech(SRAM_GND_PIN)          -all -verbose 
connect_global_net $design(digital_gnd) -pin $tech(SRAM_GND_PIN)          -all -verbose 
[02/11 18:35:58     60s] 0 new gnd-pin connection was made to global net 'gnd'.
[02/11 18:35:58     60s] @innovus 160> 

[02/11 18:35:58     60s] @innovus 160> if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
[02/11 18:35:58     60s] +     # Connect pads to IO and CORE voltages
[02/11 18:35:58     60s] +     #    -netlist_override is needed, since GENUS connects these pins to UNCONNECTED during synthesis
[02/11 18:35:58     60s] +     connect_global_net $design(io_vdd)      -pin $tech(IO_VDDIO)   -hinst i_${design(IO_MODULE)} -netlist_override -verbose
[02/11 18:35:58     60s] +     connect_global_net $design(io_gnd)      -pin $tech(IO_GNDIO)   -hinst i_${design(IO_MODULE)} -netlist_override -verbose
[02/11 18:35:58     60s] +     connect_global_net $design(digital_vdd) -pin $tech(IO_VDDCORE) -hinst i_${design(IO_MODULE)} -netlist_override -verbose
[02/11 18:35:58     60s] +     connect_global_net $design(digital_gnd) -pin $tech(IO_GNDCORE) -hinst i_${design(IO_MODULE)} -netlist_override -verbose
[02/11 18:35:58     60s] + }
if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    # Connect pads to IO and CORE voltages
    #    -netlist_override is needed, since GENUS connects these pins to UNCONNECTED during synthesis
    connect_global_net $design(io_vdd)      -pin $tech(IO_VDDIO)   -hinst i_${design(IO_MODULE)} -netlist_override -verbose
    connect_global_net $design(io_gnd)      -pin $tech(IO_GNDIO)   -hinst i_${design(IO_MODULE)} -netlist_override -verbose
    connect_global_net $design(digital_vdd) -pin $tech(IO_VDDCORE) -hinst i_${design(IO_MODULE)} -netlist_override -verbose
    connect_global_net $design(digital_gnd) -pin $tech(IO_GNDCORE) -hinst i_${design(IO_MODULE)} -netlist_override -verbose
}
[02/11 18:35:58     60s] 0 new pwr-pin connection was made to global net 'vddio'.
[02/11 18:35:58     60s] 0 new gnd-pin connection was made to global net 'gnd'.
[02/11 18:35:58     60s] 0 new pwr-pin connection was made to global net 'vdd'.
[02/11 18:35:58     60s] 0 new gnd-pin connection was made to global net 'gnd'.
[02/11 18:35:58     60s] @innovus 161> 

[02/11 18:35:58     60s] @innovus 161> # Power Intent
# Power Intent
[02/11 18:35:58     60s] @innovus 162> # read_power_intent -1801 $design(UPF_file)
# read_power_intent -1801 $design(UPF_file)
[02/11 18:35:58     60s] @innovus 163> # read_power_intent $design(CPF_file)
# read_power_intent $design(CPF_file)
[02/11 18:35:58     60s] @innovus 164> # commit_power_intent -verbose
# commit_power_intent -verbose
[02/11 18:35:58     60s] @innovus 165> 

[02/11 18:35:58     60s] @innovus 165> # Don't Use and Size Only files
# Don't Use and Size Only files
[02/11 18:35:58     60s] @innovus 166> #    If Don't Use file exists
#    If Don't Use file exists
[02/11 18:35:58     60s] @innovus 167> # source $design(dont_use_file)
# source $design(dont_use_file)
[02/11 18:35:58     60s] @innovus 168> #    If Size Only file exists
#    If Size Only file exists
[02/11 18:35:58     60s] @innovus 169> # source $design(size_only_file)
# source $design(size_only_file)
[02/11 18:35:58     60s] @innovus 170>
 
[02/11 18:35:58     60s] @innovus 170> enics_create_stage_reports -save_db no -report_timing no -pop_snapshot yes
enics_create_stage_reports -save_db no -report_timing no -pop_snapshot yes
[02/11 18:35:58     60s] 
[02/11 18:35:58     60s] ENICSINFO: Starting to create reports for stage: init_design
[02/11 18:35:58     60s] ------------------------------------------------------------
[02/11 18:35:58     60s] ENICSINFO: Reports directory is: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../reports/init_design/ 
[02/11 18:35:58     60s] ENICSINFO: Export directory is: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/init_design/ 
[02/11 18:35:58     60s] ENICSINFO: Export directory is: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/init_design/ 
[02/11 18:35:58     60s] ENICSINFO: Reporting Timing
[02/11 18:35:58     60s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/11 18:35:58     60s] AAE_WARNING: Waveform propagation feature is not supported in pre-route stage, it is turned off.
[02/11 18:35:58     60s] Deleting waveform storage...
[02/11 18:35:58     60s] #################################################################################
[02/11 18:35:58     60s] # Design Stage: PreRoute
[02/11 18:35:58     60s] # Design Name: lp_riscv_top
[02/11 18:35:58     60s] # Design Mode: 65nm
[02/11 18:35:58     60s] # Analysis Mode: MMMC OCV 
[02/11 18:35:58     60s] # Parasitics Mode: No SPEF/RCDB 
[02/11 18:35:58     60s] # Signoff Settings: SI On (EWM)
[02/11 18:35:58     60s] #################################################################################
[02/11 18:35:59     60s] Calculate early delays in OCV mode...
[02/11 18:35:59     60s] Calculate late delays in OCV mode...
[02/11 18:35:59     60s] Topological Sorting (REAL = 0:00:00.0, MEM = 2139.5M, InitMEM = 2139.5M)
[02/11 18:35:59     60s] Start delay calculation (fullDC) (1 T). (MEM=2139.54)
[02/11 18:35:59     61s] End AAE Lib Interpolated Model. (MEM=2159.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/11 18:35:59     61s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/g120781/A0 (cell AO22_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:35:59     61s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:35:59     61s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[3][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:35:59     61s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:35:59     61s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[2][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:35:59     61s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:35:59     61s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[1][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:35:59     61s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:35:59     61s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[0][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:35:59     61s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:35:59     61s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_addr_reg[1][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:35:59     61s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:35:59     61s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/g120785/A0 (cell AO22_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:35:59     61s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:35:59     61s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[3][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:35:59     61s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:35:59     61s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[2][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:35:59     61s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:35:59     61s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[1][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:35:59     61s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:35:59     61s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[0][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:35:59     61s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:35:59     61s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_addr_reg[1][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:35:59     61s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:35:59     61s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/g120783/A0 (cell AO22_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:35:59     61s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:35:59     61s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[3][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:35:59     61s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:35:59     61s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[2][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:35:59     61s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:35:59     61s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[1][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:35:59     61s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:35:59     61s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[0][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:35:59     61s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:35:59     61s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_addr_reg[1][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:35:59     61s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:35:59     61s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[4], driver i_ioring/i_IRAM_PROG_BYTE_4/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/g120784/A0 (cell AO22_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:35:59     61s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:35:59     61s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[4], driver i_ioring/i_IRAM_PROG_BYTE_4/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[3][4]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/11 18:35:59     61s] Type 'man IMPMSMV-1810' for more detail.
[02/11 18:35:59     61s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[02/11 18:35:59     61s] To increase the message display limit, refer to the product command reference manual.
[02/11 18:36:04     65s] Total number of fetched objects 23386
[02/11 18:36:04     65s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/11 18:36:04     65s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/11 18:36:04     65s] End delay calculation. (MEM=2254.66 CPU=0:00:04.3 REAL=0:00:05.0)
[02/11 18:36:04     65s] *** CDM Built up (cpu=0:00:05.4  real=0:00:06.0  mem= 2254.7M) ***
[02/11 18:36:04     65s] End delay calculation (fullDC). (MEM=2254.66 CPU=0:00:04.7 REAL=0:00:05.0)
[02/11 18:36:04     66s] ENICSINFO: Writing out Database
[02/11 18:36:04     66s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/11 18:36:04     66s] #% Begin save design ... (date=02/11 18:36:04, mem=2012.8M)
[02/11 18:36:04     66s] % Begin Save ccopt configuration ... (date=02/11 18:36:04, mem=2012.8M)
[02/11 18:36:04     66s] % End Save ccopt configuration ... (date=02/11 18:36:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=2012.9M, current mem=2012.9M)
[02/11 18:36:05     66s] % Begin Save netlist data ... (date=02/11 18:36:04, mem=2012.9M)
[02/11 18:36:05     66s] Writing Binary DB to /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.v.bin in single-threaded mode...
[02/11 18:36:05     66s] % End Save netlist data ... (date=02/11 18:36:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=2013.0M, current mem=2013.0M)
[02/11 18:36:05     66s] Writing Netlist "/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.v.gz" ...
[02/11 18:36:05     66s] Saving congestion map file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.route.congmap.gz ...
[02/11 18:36:05     66s] % Begin Save AAE data ... (date=02/11 18:36:05, mem=2013.0M)
[02/11 18:36:05     66s] Saving AAE Data ...
[02/11 18:36:05     66s] % End Save AAE data ... (date=02/11 18:36:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=2013.0M, current mem=2013.0M)
[02/11 18:36:05     66s] Saving preference file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/gui.pref.tcl ...
[02/11 18:36:05     66s] Saving mode setting ...
[02/11 18:36:05     66s] Saving root attributes to be loaded post write_db ...
[02/11 18:36:06     67s] 'invalid command name "::ETS::save_globals"'.
[02/11 18:36:06     67s] *** Message Summary: 0 warning(s), 0 error(s)
[02/11 18:36:06     67s] 
[02/11 18:36:06     67s] 'invalid command name "::ETS::save_globals"'.
[02/11 18:36:06     67s] 'invalid command name "::ETS::save_globals"'.
[02/11 18:36:06     67s] @innovus 171> 

[02/11 18:36:06     67s] @innovus 171> ############################################
############################################
[02/11 18:36:06     67s] @innovus 172> # Floorplan
# Floorplan
[02/11 18:36:06     67s] @innovus 173> ############################################
############################################
[02/11 18:36:06     67s] @innovus 174> enics_start_stage "floorplan"
enics_start_stage "floorplan"
[02/11 18:36:06     67s] *********************************************
[02/11 18:36:06     67s] *********************************************
[02/11 18:36:06     67s] **   ENICSINFO: Starting stage floorplan   **
[02/11 18:36:06     67s] *********************************************
[02/11 18:36:06     67s] *********************************************
[02/11 18:36:06     67s] ENICSINFO: Current time is: 11/02/2025 18:36
[02/11 18:36:06     67s] ENICSINFO: ----------------------------------
source ../inputs/$design(TOPLEVEL).floorplan.defines -quiet
[02/11 18:36:06     67s] @innovus 175> source ../inputs/$design(TOPLEVEL).floorplan.defines -quiet
[02/11 18:36:06     67s] gnd vdd
[02/11 18:36:06     67s] @innovus 176> 

[02/11 18:36:06     67s] @innovus 176> # If Floorplan DEF is available:
# If Floorplan DEF is available:
[02/11 18:36:06     67s] @innovus 177> # read_def $design(floorplan_def)
# read_def $design(floorplan_def)

[02/11 18:36:06     67s] @innovus 178> 
[02/11 18:36:06     67s] @innovus 178> # If SCAN DEF is available
# If SCAN DEF is available
[02/11 18:36:06     67s] @innovus 179> # read_def $design(scan_def)# read_def $design(scan_def)

[02/11 18:36:06     67s] @innovus 180> 

[02/11 18:36:06     67s] @innovus 180> 

# Specify Floorpan
[02/11 18:36:06     67s] @innovus 180> # Specify Floorpan
[02/11 18:36:06     67s] @innovus 181> create_floorplan \
[02/11 18:36:06     67s] +     -core_size [list 2000.0 1700.0 150.0 150.0 150.0 150.0] \
[02/11 18:36:06     67s] +     -core_margins_by die \
[02/11 18:36:06     67s] +     -flip s \
[02/11 18:36:06     67s] +     -match_to_site
create_floorplan \
    -core_size [list 2000.0 1700.0 150.0 150.0 150.0 150.0] \
    -core_margins_by die \
    -flip s \
    -match_to_site
[02/11 18:36:06     67s] **WARN: (IMPFP-501):	fplan box is not large enough to accommodate all the io pads.
[02/11 18:36:06     67s] Start create_tracks
[02/11 18:36:06     67s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[02/11 18:36:06     67s] @innovus 182> 

# create_floorplan -site $tech(STANDARD_CELL_SITE) -match_to_site \
#     -core_density_size $design(floorplan_ratio) $design(floorplan_utilization) {*}$design(floorplan_space_to_core)
[02/11 18:36:06     67s] @innovus 182> # create_floorplan -site $tech(STANDARD_CELL_SITE) -match_to_site \
[02/11 18:36:06     67s] + #     -core_density_size $design(floorplan_ratio) $design(floorplan_utilization) {*}$design(floorplan_space_to_core)
[02/11 18:36:06     67s] @innovus 18gui_fit
3> gui_fit
[02/11 18:36:06     67s] @innovus 184> 
@innovus 184> # Set up pads (for fullchip) or pins (for macro)
# Set up pads (for fullchip) or pins (for macro)
[02/11 18:36:27     68s] 
[02/11 18:36:27     68s] .                                            CompStatus_RegisterPct                    Debug_RegisterChkStop                       Debug_UnregisterChkStop
[02/11 18:36:27     68s] _close.pre_expect                            _report_partition_info                    _tixDeleteFlags                             _tixRecordFlags
[02/11 18:36:27     68s] add_area_io_fillers                          add_area_io_rows                          add_clock_tree_exclusion_drivers            add_clock_tree_source_group_roots
[02/11 18:36:27     68s] add_connection_to_neighbor_partition         add_decap_cell_candidates                 add_decaps                                  add_decomp_filler
[02/11 18:36:27     68s] add_dummy_boundary_wires                     add_endcaps                               add_fences                                  add_filler_gaps
[02/11 18:36:27     68s] add_fillers                                  add_gate_array_filler                     add_io_buffers                              add_io_fillers
[02/11 18:36:27     68s] add_io_insts                                 add_io_row_fillers                        add_line_end_track                          add_metal_fill
[02/11 18:36:27     68s] add_metal_fill_signoff                       add_mim_cap                               add_notch_fill                              add_obj_on_bump
[02/11 18:36:27     68s] add_partition_feedthrus                      add_power_mesh_colors                     add_power_switches                          add_reinforce_pg
[02/11 18:36:27     68s] add_repeater_by_rule                         add_rings                                 add_route_via_defs                          add_sai_boundary_flops
[02/11 18:36:27     68s] add_sdp_rows_blockages                       add_spare_insts                           add_split_power_vias                        add_stripes
[02/11 18:36:27     68s] add_tap_walls                                add_target_pg                             add_tieoffs                                 add_to_collection
[02/11 18:36:27     68s] add_tracks                                   add_tsv                                   add_via_fill                                add_well_taps
[02/11 18:36:27     68s] add_what_if_shapes                           after                                     alias                                       align_partition_clones
[02/11 18:36:27     68s] align_pins                                   align_selected                            all_clocks                                  all_connected
[02/11 18:36:27     68s] all_fanin                                    all_fanout                                all_inputs                                  all_instances
[02/11 18:36:27     68s] all_outputs                                  all_registers                             analyze_paths_by_bottleneck                 analyze_paths_by_clock_domain
[02/11 18:36:27     68s] analyze_paths_by_critical_false_path         analyze_paths_by_default_path_group       analyze_paths_by_drv                        analyze_paths_by_hier_port
[02/11 18:36:27     68s] analyze_paths_by_hierarchy                   analyze_paths_by_view                     append                                      append_to_collection
[02/11 18:36:27     68s] apply                                        array                                     assemble_design                             assemble_proto_model
[02/11 18:36:27     68s] assign_bumps                                 assign_clock_tree_source_groups           assign_io_pins                              assign_partition_pins
[02/11 18:36:27     68s] assign_pg_bumps                              assign_signal_to_bump                     assign_tsv                                  auto_execok
[02/11 18:36:27     68s] auto_import                                  auto_load                                 auto_load_index                             auto_mkindex
[02/11 18:36:27     68s] auto_mkindex_old                             auto_qualify                              auto_reset                                  bell
[02/11 18:36:27     68s] binary                                       bind                                      bindtags                                    break
[02/11 18:36:27     68s] button                                       calculate_glitch_peak                     canvas                                      case
[02/11 18:36:27     68s] catch                                        ccopt_design                              cd                                          chan
[02/11 18:36:27     68s] check_ac_limits                              check_antenna                             check_bond_pad_spacing                      check_bumps
[02/11 18:36:27     68s] check_ccr                                    check_clock_tree_convergence              check_connectivity                          check_cts_config
[02/11 18:36:27     68s] check_cut_density                            check_design                              check_drc                                   check_endcaps
[02/11 18:36:27     68s] check_filler                                 check_flip_chip_constraints               check_floorplan                             check_floorplan_space
[02/11 18:36:27     68s] check_flow                                   check_footprint                           check_hier_route                            check_io_inst_overlap
[02/11 18:36:27     68s] check_io_to_bump_connectivity                check_isolated_cuts                       check_ldb_version                           check_library
[02/11 18:36:27     68s] check_macro_lower_left_on_track              check_macro_place_constraint              check_metal_density                         check_module_model
[02/11 18:36:27     68s] check_multi_cpu_usage                        check_netlist                             check_noise                                 check_partition_sdc
[02/11 18:36:27     68s] check_pg_library                             check_pg_shorts                           check_pgv                                   check_pin_assignment
[02/11 18:36:27     68s] check_place                                  check_power_domains                       check_power_switches                        check_power_vias
[02/11 18:36:27     68s] check_process_antenna                        check_sdps                                check_stacked_die                           check_syntax
[02/11 18:36:27     68s] check_tieoffs                                check_timing                              check_timing_library                        check_timing_library_consistency
[02/11 18:36:27     68s] check_timing_model                           check_tquantus_model_file                 check_tracks                                check_ufc
[02/11 18:36:27     68s] check_unique                                 check_well_antenna                        check_well_taps                             check_wire_gaps
[02/11 18:36:27     68s] checkbutton                                  clear_active_logic_view                   clear_all_rulers                            clipboard
[02/11 18:36:27     68s] clock                                        clock_design                              clock_post_route_repair                     clone_msv_gate[145D[42A[145C[42B
[02/11 18:36:27     68s] 
[02/11 18:36:27     68s] README                        debug.txt            fv/                        genus.cmd                  genus.cmd1                 genus.cmd2                 genus.log             genus.log1
[02/11 18:36:27     68s] genus.log2                    innovus.cmd          innovus.cmd1               innovus.cmd10              innovus.cmd11              innovus.cmd12              innovus.cmd14         innovus.cmd15
[02/11 18:36:27     68s] innovus.cmd16                 innovus.cmd17        innovus.cmd18              innovus.cmd19              innovus.cmd2               innovus.cmd3               innovus.cmd4          innovus.cmd5
[02/11 18:36:27     68s] innovus.cmd6                  innovus.cmd7         innovus.cmd8               innovus.cmd9               innovus.log                innovus.log1               innovus.log10         innovus.log11
[02/11 18:36:27     68s] innovus.log12                 innovus.log13        innovus.log14              innovus.log15              innovus.log16              innovus.log17              innovus.log18         innovus.log19
[02/11 18:36:27     68s] innovus.log2                  innovus.log3         innovus.log4               innovus.log5               innovus.log6               innovus.log7               innovus.log8          innovus.log9
[02/11 18:36:27     68s] innovus.logv                  innovus.logv1        innovus.logv10             innovus.logv11             innovus.logv12             innovus.logv13             innovus.logv14        innovus.logv15
[02/11 18:36:27     68s] innovus.logv16                innovus.logv17       innovus.logv18             innovus.logv19             innovus.logv2              innovus.logv3              innovus.logv4         innovus.logv5
[02/11 18:36:27     68s] innovus.logv6                 innovus.logv7        innovus.logv8              innovus.logv9              lp_riscv_top.conn.rpt      lp_riscv_top.conn.rpt.old  lp_riscv_top.def      lp_riscv_top.drc.rpt
[02/11 18:36:27     68s] lp_riscv_top.drc.rpt.old      lp_riscv_top.fp      lp_riscv_top.fp.relFPlan   lp_riscv_top.fp.spr        lp_riscv_top.geom.rpt      lp_riscv_top.geom.rpt.old  lp_riscv_top.save.io  lp_riscv_top.welltap.rpt
[02/11 18:36:27     68s] lp_riscv_top.welltap.rpt.old  pvsUI_ipvs.log       scheduling_file.cts.11050  scheduling_file.cts.14490  scheduling_file.cts.25165  scheduling_file.cts.30446  sroute.log            sroute.log1
[02/11 18:36:27     68s] sroute.log2                   sroute.log3          sroute.log4                sroute.log5                sroute.log6                sroute.log7                sroute.log8           sroute.log9
[02/11 18:36:27     68s] timingReports/                trace_core_00_0.log  waves.shm/                 xcelium.d/                 xrun.history               xrun.log[140D[12A[140C[12B
[02/11 18:36:27     68s] 
[02/11 18:36:27     68s] README                        debug.txt            fv/                        genus.cmd                  genus.cmd1                 genus.cmd2                 genus.log             genus.log1
[02/11 18:36:27     68s] genus.log2                    innovus.cmd          innovus.cmd1               innovus.cmd10              innovus.cmd11              innovus.cmd12              innovus.cmd14         innovus.cmd15
[02/11 18:36:27     68s] innovus.cmd16                 innovus.cmd17        innovus.cmd18              innovus.cmd19              innovus.cmd2               innovus.cmd3               innovus.cmd4          innovus.cmd5
[02/11 18:36:27     68s] innovus.cmd6                  innovus.cmd7         innovus.cmd8               innovus.cmd9               innovus.log                innovus.log1               innovus.log10         innovus.log11
[02/11 18:36:27     68s] innovus.log12                 innovus.log13        innovus.log14              innovus.log15              innovus.log16              innovus.log17              innovus.log18         innovus.log19
[02/11 18:36:27     68s] innovus.log2                  innovus.log3         innovus.log4               innovus.log5               innovus.log6               innovus.log7               innovus.log8          innovus.log9
[02/11 18:36:27     68s] innovus.logv                  innovus.logv1        innovus.logv10             innovus.logv11             innovus.logv12             innovus.logv13             innovus.logv14        innovus.logv15
[02/11 18:36:27     68s] innovus.logv16                innovus.logv17       innovus.logv18             innovus.logv19             innovus.logv2              innovus.logv3              innovus.logv4         innovus.logv5
[02/11 18:36:27     68s] innovus.logv6                 innovus.logv7        innovus.logv8              innovus.logv9              lp_riscv_top.conn.rpt      lp_riscv_top.conn.rpt.old  lp_riscv_top.def      lp_riscv_top.drc.rpt
[02/11 18:36:27     68s] lp_riscv_top.drc.rpt.old      lp_riscv_top.fp      lp_riscv_top.fp.relFPlan   lp_riscv_top.fp.spr        lp_riscv_top.geom.rpt      lp_riscv_top.geom.rpt.old  lp_riscv_top.save.io  lp_riscv_top.welltap.rpt
[02/11 18:36:27     68s] lp_riscv_top.welltap.rpt.old  pvsUI_ipvs.log       scheduling_file.cts.11050  scheduling_file.cts.14490  scheduling_file.cts.25165  scheduling_file.cts.30446  sroute.log            sroute.log1
[02/11 18:36:27     68s] sroute.log2                   sroute.log3          sroute.log4                sroute.log5                sroute.log6                sroute.log7                sroute.log8           sroute.log9
[02/11 18:36:27     68s] timingReports/                trace_core_00_0.log  waves.shm/                 xcelium.d/                 xrun.history               xrun.log[140D[12A[140C[12B
[02/11 18:36:27     68s] 
[02/11 18:36:27     68s] README                        debug.txt            fv/                        genus.cmd                  genus.cmd1                 genus.cmd2                 genus.log             genus.log1
[02/11 18:36:27     68s] genus.log2                    innovus.cmd          innovus.cmd1               innovus.cmd10              innovus.cmd11              innovus.cmd12              innovus.cmd14         innovus.cmd15
[02/11 18:36:27     68s] innovus.cmd16                 innovus.cmd17        innovus.cmd18              innovus.cmd19              innovus.cmd2               innovus.cmd3               innovus.cmd4          innovus.cmd5
[02/11 18:36:27     68s] innovus.cmd6                  innovus.cmd7         innovus.cmd8               innovus.cmd9               innovus.log                innovus.log1               innovus.log10         innovus.log11
[02/11 18:36:27     68s] innovus.log12                 innovus.log13        innovus.log14              innovus.log15              innovus.log16              innovus.log17              innovus.log18         innovus.log19
[02/11 18:36:27     68s] innovus.log2                  innovus.log3         innovus.log4               innovus.log5               innovus.log6               innovus.log7               innovus.log8          innovus.log9
[02/11 18:36:27     68s] innovus.logv                  innovus.logv1        innovus.logv10             innovus.logv11             innovus.logv12             innovus.logv13             innovus.logv14        innovus.logv15
[02/11 18:36:27     68s] innovus.logv16                innovus.logv17       innovus.logv18             innovus.logv19             innovus.logv2              innovus.logv3              innovus.logv4         innovus.logv5
[02/11 18:36:27     68s] innovus.logv6                 innovus.logv7        innovus.logv8              innovus.logv9              lp_riscv_top.conn.rpt      lp_riscv_top.conn.rpt.old  lp_riscv_top.def      lp_riscv_top.drc.rpt
[02/11 18:36:27     68s] lp_riscv_top.drc.rpt.old      lp_riscv_top.fp      lp_riscv_top.fp.relFPlan   lp_riscv_top.fp.spr        lp_riscv_top.geom.rpt      lp_riscv_top.geom.rpt.old  lp_riscv_top.save.io  lp_riscv_top.welltap.rpt
[02/11 18:36:27     68s] lp_riscv_top.welltap.rpt.old  pvsUI_ipvs.log       scheduling_file.cts.11050  scheduling_file.cts.14490  scheduling_file.cts.25165  scheduling_file.cts.30446  sroute.log            sroute.log1
[02/11 18:36:27     68s] sroute.log2                   sroute.log3          sroute.log4                sroute.log5                sroute.log6                sroute.log7                sroute.log8           sroute.log9
[02/11 18:36:27     68s] timingReports/                trace_core_00_0.log  waves.shm/                 xcelium.d/                 xrun.history               xrun.log[140D[12A[140C[12B
[02/11 18:36:27     68s] 
[02/11 18:36:27     68s] .                                            CompStatus_RegisterPct                    Debug_RegisterChkStop                       Debug_UnregisterChkStop
[02/11 18:36:27     68s] _close.pre_expect                            _report_partition_info                    _tixDeleteFlags                             _tixRecordFlags
[02/11 18:36:27     68s] add_area_io_fillers                          add_area_io_rows                          add_clock_tree_exclusion_drivers            add_clock_tree_source_group_roots
[02/11 18:36:27     68s] add_connection_to_neighbor_partition         add_decap_cell_candidates                 add_decaps                                  add_decomp_filler
[02/11 18:36:27     68s] add_dummy_boundary_wires                     add_endcaps                               add_fences                                  add_filler_gaps
[02/11 18:36:27     68s] add_fillers                                  add_gate_array_filler                     add_io_buffers                              add_io_fillers
[02/11 18:36:27     68s] add_io_insts                                 add_io_row_fillers                        add_line_end_track                          add_metal_fill
[02/11 18:36:27     68s] add_metal_fill_signoff                       add_mim_cap                               add_notch_fill                              add_obj_on_bump
[02/11 18:36:27     68s] add_partition_feedthrus                      add_power_mesh_colors                     add_power_switches                          add_reinforce_pg
[02/11 18:36:27     68s] add_repeater_by_rule                         add_rings                                 add_route_via_defs                          add_sai_boundary_flops
[02/11 18:36:27     68s] add_sdp_rows_blockages                       add_spare_insts                           add_split_power_vias                        add_stripes
[02/11 18:36:27     68s] add_tap_walls                                add_target_pg                             add_tieoffs                                 add_to_collection
[02/11 18:36:27     68s] add_tracks                                   add_tsv                                   add_via_fill                                add_well_taps
[02/11 18:36:27     68s] add_what_if_shapes                           after                                     alias                                       align_partition_clones
[02/11 18:36:27     68s] align_pins                                   align_selected                            all_clocks                                  all_connected
[02/11 18:36:27     68s] all_fanin                                    all_fanout                                all_inputs                                  all_instances
[02/11 18:36:27     68s] all_outputs                                  all_registers                             analyze_paths_by_bottleneck                 analyze_paths_by_clock_domain
[02/11 18:36:27     68s] analyze_paths_by_critical_false_path         analyze_paths_by_default_path_group       analyze_paths_by_drv                        analyze_paths_by_hier_port
[02/11 18:36:27     68s] analyze_paths_by_hierarchy                   analyze_paths_by_view                     append                                      append_to_collection
[02/11 18:36:27     68s] apply                                        array                                     assemble_design                             assemble_proto_model
[02/11 18:36:27     68s] assign_bumps                                 assign_clock_tree_source_groups           assign_io_pins                              assign_partition_pins
[02/11 18:36:27     68s] assign_pg_bumps                              assign_signal_to_bump                     assign_tsv                                  auto_execok
[02/11 18:36:27     68s] auto_import                                  auto_load                                 auto_load_index                             auto_mkindex
[02/11 18:36:27     68s] auto_mkindex_old                             auto_qualify                              auto_reset                                  bell
[02/11 18:36:27     68s] binary                                       bind                                      bindtags                                    break
[02/11 18:36:27     68s] button                                       calculate_glitch_peak                     canvas                                      case
[02/11 18:36:27     68s] catch                                        ccopt_design                              cd                                          chan
[02/11 18:36:27     68s] check_ac_limits                              check_antenna                             check_bond_pad_spacing                      check_bumps
[02/11 18:36:27     68s] check_ccr                                    check_clock_tree_convergence              check_connectivity                          check_cts_config
[02/11 18:36:27     68s] check_cut_density                            check_design                              check_drc                                   check_endcaps
[02/11 18:36:27     68s] check_filler                                 check_flip_chip_constraints               check_floorplan                             check_floorplan_space
[02/11 18:36:27     68s] check_flow                                   check_footprint                           check_hier_route                            check_io_inst_overlap
[02/11 18:36:27     68s] check_io_to_bump_connectivity                check_isolated_cuts                       check_ldb_version                           check_library
[02/11 18:36:27     68s] check_macro_lower_left_on_track              check_macro_place_constraint              check_metal_density                         check_module_model
[02/11 18:36:27     68s] check_multi_cpu_usage                        check_netlist                             check_noise                                 check_partition_sdc
[02/11 18:36:27     68s] check_pg_library                             check_pg_shorts                           check_pgv                                   check_pin_assignment
[02/11 18:36:27     68s] check_place                                  check_power_domains                       check_power_switches                        check_power_vias
[02/11 18:36:27     68s] check_process_antenna                        check_sdps                                check_stacked_die                           check_syntax
[02/11 18:36:27     68s] check_tieoffs                                check_timing                              check_timing_library                        check_timing_library_consistency
[02/11 18:36:27     68s] check_timing_model                           check_tquantus_model_file                 check_tracks                                check_ufc
[02/11 18:36:27     68s] check_unique                                 check_well_antenna                        check_well_taps                             check_wire_gaps
[02/11 18:36:27     68s] checkbutton                                  clear_active_logic_view                   clear_all_rulers                            clipboard
[02/11 18:36:27     68s] clock                                        clock_design                              clock_post_route_repair                     clone_msv_gate[145D[42A[145C[42B
[02/11 18:36:27     68s] 
[02/11 18:36:27     68s] README                        debug.txt            fv/                        genus.cmd                  genus.cmd1                 genus.cmd2                 genus.log             genus.log1
[02/11 18:36:27     68s] genus.log2                    innovus.cmd          innovus.cmd1               innovus.cmd10              innovus.cmd11              innovus.cmd12              innovus.cmd14         innovus.cmd15
[02/11 18:36:27     68s] innovus.cmd16                 innovus.cmd17        innovus.cmd18              innovus.cmd19              innovus.cmd2               innovus.cmd3               innovus.cmd4          innovus.cmd5
[02/11 18:36:27     68s] innovus.cmd6                  innovus.cmd7         innovus.cmd8               innovus.cmd9               innovus.log                innovus.log1               innovus.log10         innovus.log11
[02/11 18:36:27     68s] innovus.log12                 innovus.log13        innovus.log14              innovus.log15              innovus.log16              innovus.log17              innovus.log18         innovus.log19
[02/11 18:36:27     68s] innovus.log2                  innovus.log3         innovus.log4               innovus.log5               innovus.log6               innovus.log7               innovus.log8          innovus.log9
[02/11 18:36:27     68s] innovus.logv                  innovus.logv1        innovus.logv10             innovus.logv11             innovus.logv12             innovus.logv13             innovus.logv14        innovus.logv15
[02/11 18:36:27     68s] innovus.logv16                innovus.logv17       innovus.logv18             innovus.logv19             innovus.logv2              innovus.logv3              innovus.logv4         innovus.logv5
[02/11 18:36:27     68s] innovus.logv6                 innovus.logv7        innovus.logv8              innovus.logv9              lp_riscv_top.conn.rpt      lp_riscv_top.conn.rpt.old  lp_riscv_top.def      lp_riscv_top.drc.rpt
[02/11 18:36:27     68s] lp_riscv_top.drc.rpt.old      lp_riscv_top.fp      lp_riscv_top.fp.relFPlan   lp_riscv_top.fp.spr        lp_riscv_top.geom.rpt      lp_riscv_top.geom.rpt.old  lp_riscv_top.save.io  lp_riscv_top.welltap.rpt
[02/11 18:36:27     68s] lp_riscv_top.welltap.rpt.old  pvsUI_ipvs.log       scheduling_file.cts.11050  scheduling_file.cts.14490  scheduling_file.cts.25165  scheduling_file.cts.30446  sroute.log            sroute.log1
[02/11 18:36:27     68s] sroute.log2                   sroute.log3          sroute.log4                sroute.log5                sroute.log6                sroute.log7                sroute.log8           sroute.log9
[02/11 18:36:27     68s] timingReports/                trace_core_00_0.log  waves.shm/                 xcelium.d/                 xrun.history               xrun.log[140D[12A[140C[12B
[02/11 18:36:27     68s] @innovus 185> if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
[02/11 18:36:27     68s] + enics_message "Defining IO Ring" medium
[02/11 18:36:27     68s] + # Reload the IO file after resizing the floorplan
[02/11 18:36:27     68s] + read_io_file $design(io_file)
[02/11 18:36:27     68s] + # Add IO Fillers
[02/11 18:36:27     68s] + add_io_fillers -cells $tech(IO_FILLERS) -prefix IOFILLER
[02/11 18:36:27     68s] + # Connect Pad Rings
[02/11 18:36:27     68s] + #route_special -connect {pad_ring} \
[02/11 18:36:27     68s] + #-nets "$design(digital_gnd) $design(digital_vdd) $design(io_gnd) $design(io_vdd)"
[02/11 18:36:27     68s] + } elseif {$design(FULLCHIP_OR_MACRO)=="MACRO"} {
[02/11 18:36:27     68s] + enics_message "Spreading Pins around Macro" medium
[02/11 18:36:27     68s] +     # Spread pins
[02/11 18:36:27     68s] + set pins_to_spread  [get_db ports .name] ;#[get_object_name [get_ports]]
[02/11 18:36:27     68s] + #edit_pin -fix_overlap 1 -spread_direction clockwise -side Bottom -layer 4 -spread_type side 
[02/11 18:36:27     68s] + edit_pin -spread_type start -start {0 0} -spread_direction clockwise -layer {3 4}  \
[02/11 18:36:27     68s] +         -pin $pins_to_spread -fix_overlap 1 -spacing 6
[02/11 18:36:27     68s] + 
[02/11 18:36:27     68s] + }
if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
enics_message "Defining IO Ring" medium
# Reload the IO file after resizing the floorplan
read_io_file $design(io_file)
# Add IO Fillers
add_io_fillers -cells $tech(IO_FILLERS) -prefix IOFILLER
# Connect Pad Rings
#route_special -connect {pad_ring} \
#-nets "$design(digital_gnd) $design(digital_vdd) $design(io_gnd) $design(io_vdd)"
} elseif {$design(FULLCHIP_OR_MACRO)=="MACRO"} {
enics_message "Spreading Pins around Macro" medium
    # Spread pins
set pins_to_spread  [get_db ports .name] ;#[get_object_name [get_ports]]
#edit_pin -fix_overlap 1 -spread_direction clockwise -side Bottom -layer 4 -spread_type side 
edit_pin -spread_type start -start {0 0} -spread_direction clockwise -layer {3 4}  \
        -pin $pins_to_spread -fix_overlap 1 -spacing 6

}
[02/11 18:36:27     68s] 
[02/11 18:36:27     68s] ENICSINFO: Defining IO Ring
[02/11 18:36:27     68s] ---------------------------
[02/11 18:36:27     68s] Reading IO assignment file "/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../inputs/ioring.io" ...
[02/11 18:36:27     68s] WARNING (IMPFP-3997): The Floorplan box has been changed from {(0.0000000000 , 0.0000000000) (2300.0000000000 , 2000.0000000000)} to {(-28.2925000000 , 0.0000000000) (2328.2925000000 , 2000.0000000000)}.
[02/11 18:36:27     68s] Start create_tracks
[02/11 18:36:27     68s] **ERROR: (IMPDB-2003):	Instance IOFILLER_N_0 already exists.
[02/11 18:36:27     68s] Innovus terminated by internal (SEGV) error/signal...
[02/11 18:36:27     68s] *** Stack trace:
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus[0x18b77b2b]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(syStackTrace+0x9c)[0x18b77fa7]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus[0x6a108e6]
[02/11 18:36:27     68s] /lib64/libpthread.so.0(+0x118df)[0x15496509b8df]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_Z22dbGetOrCreatePropByIdFPvPP7dbsPropi+0x0)[0x15c57810]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus[0x1227bb2d]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_Z20dbiFillGapWithFillerP7dbsCelliiS0_Pccbcciicj+0x29b)[0x1227ddbb]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_Z15dbAddFillerPadsiPPc+0x88a)[0x1227e6da]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus[0x1211c694]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x1a8)[0x1b7d9778]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0x6c1)[0x1b7ccc51]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x7a)[0x292c661a]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x71)[0x292cb111]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus[0x292cd323]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x12)[0x292cdd72]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_Z17rdaEditCmdLineEndPc+0x334)[0x6b0bf44]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_ZN9seConsole7sesMode9DoExecuteERKSsPv+0xee)[0x14debf9e]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_ZN7Redline9EmacsMode10AcceptLineEv+0x3f)[0x1648a0bf]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_ZN7Redline11ModeCommandINS_9EmacsModeEE15CommandFnNoKeysERKN5boost8functionIFvRS1_EEERNS_6EditorE+0x60)[0x16491880]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_ZN5boost6detail8function26void_function_obj_invoker2INS_3_bi6bind_tINS3_11unspecifiedENS_8functionIFvRN7Redline6EditorEEEENS3_5list1INS_3argILi1EEEEEEEvS9_RKNS7_14KeyCombinationEE6invokeERNS1_15function_bufferES9_SJ_+0x1a)[0x1649fa1a]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_ZNK7Redline7Command3RunERNS_6EditorERKNS_14KeyCombinationE+0x1b)[0x1649f23b]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_ZN7Redline6Editor9Internals3RunEb+0xc6)[0x16486df6]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus[0x293cf2dd]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(Tcl_ServiceEvent+0x88)[0x2938fae8]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(Tcl_DoOneEvent+0x148)[0x2938fdf8]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/lib/64bit/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0x69)[0x15496d5db239]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0xe9)[0x15496c7860c9]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN16QCoreApplication4execEv+0x83)[0x15496c78e953]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/lib/64bit/libtq.so(_ZN13TqApplication4execEv+0x176)[0x15496d5da896]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_Z12edi_app_initP10Tcl_Interp+0x2cb)[0x6ae92db]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(Tcl_MainEx+0x17b)[0x2938a53b]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(main+0x800)[0x5e7a680]
[02/11 18:36:27     68s] /lib64/libc.so.6(__libc_start_main+0xe9)[0x15496452a139]
[02/11 18:36:27     68s] /tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus[0x6a0de66]
[02/11 18:36:27     68s] ========================================
[02/11 18:36:27     68s]                pstack
[02/11 18:36:27     68s] ========================================
[02/11 18:36:36     68s] Thread 14 (Thread 0x154926211700 (LWP 2962)):
[02/11 18:36:36     68s] #0  0x0000154965097377 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
[02/11 18:36:36     68s] #1  0x0000000028cc450e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
[02/11 18:36:36     68s] #2  0x0000000028cc46bf in CRL::Threading::ThreadPoolBase::thread(void*) ()
[02/11 18:36:36     68s] #3  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:36     68s] #4  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:36     68s] #5  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:36     68s] Thread 13 (Thread 0x15491420f700 (LWP 2961)):
[02/11 18:36:36     68s] #0  0x0000154965097377 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
[02/11 18:36:36     68s] #1  0x0000000028cc450e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
[02/11 18:36:36     68s] #2  0x0000000028cc46bf in CRL::Threading::ThreadPoolBase::thread(void*) ()
[02/11 18:36:36     68s] #3  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:36     68s] #4  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:36     68s] #5  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:36     68s] Thread 12 (Thread 0x15492ca27700 (LWP 2509)):
[02/11 18:36:36     68s] #0  0x0000154965097377 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
[02/11 18:36:36     68s] #1  0x000015496c5a9fbb in QWaitCondition::wait(QMutex*, unsigned long) () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
[02/11 18:36:36     68s] #2  0x000015496c1f5e22 in ?? () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
[02/11 18:36:36     68s] #3  0x000015496c5a917a in ?? () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
[02/11 18:36:36     68s] #4  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:36     68s] #5  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:36     68s] #6  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:36     68s] Thread 11 (Thread 0x15494b783700 (LWP 2444)):
[02/11 18:36:36     68s] #0  0x000015496509b42a in do_sigwait () from /lib64/libpthread.so.0
[02/11 18:36:36     68s] #1  0x000015496509b4ac in sigwait () from /lib64/libpthread.so.0
[02/11 18:36:36     68s] #2  0x0000000006a0e7b0 in ctrlCHandle(void*) ()
[02/11 18:36:36     68s] #3  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:36     68s] #4  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:36     68s] #5  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:36     68s] Thread 10 (Thread 0x15494bfb3700 (LWP 2376)):
[02/11 18:36:36     68s] #0  0x00001549645f03dc in select () from /lib64/libc.so.6
[02/11 18:36:36     68s] #1  0x00000000293cefd8 in NotifierThreadProc ()
[02/11 18:36:36     68s] #2  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:36     68s] #3  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:36     68s] #4  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:36     68s] Thread 9 (Thread 0x15494c2fb700 (LWP 2375)):
[02/11 18:36:36     68s] #0  0x0000154965097377 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
[02/11 18:36:36     68s] #1  0x000015494fde70bf in thread_function () from /usr/lib64/dri/swrast_dri.so
[02/11 18:36:36     68s] #2  0x000015494fde6f47 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
[02/11 18:36:36     68s] #3  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:36     68s] #4  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:36     68s] #5  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:36     68s] Thread 8 (Thread 0x15494c4fc700 (LWP 2374)):
[02/11 18:36:36     68s] #0  0x0000154965097377 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
[02/11 18:36:36     68s] #1  0x000015494fde70bf in thread_function () from /usr/lib64/dri/swrast_dri.so
[02/11 18:36:36     68s] #2  0x000015494fde6f47 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
[02/11 18:36:36     68s] #3  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:36     68s] #4  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:36     68s] #5  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:36     68s] Thread 7 (Thread 0x154952468700 (LWP 2373)):
[02/11 18:36:36     68s] #0  0x00001549645ee639 in poll () from /lib64/libc.so.6
[02/11 18:36:36     68s] #1  0x000015496936c007 in _xcb_conn_wait () from /lib64/libxcb.so.1
[02/11 18:36:36     68s] #2  0x000015496936ddfa in xcb_wait_for_event () from /lib64/libxcb.so.1
[02/11 18:36:36     68s] #3  0x00001549524bda59 in ?? () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
[02/11 18:36:36     68s] #4  0x000015496c5a917a in ?? () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
[02/11 18:36:36     68s] #5  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:36     68s] #6  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:36     68s] #7  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:36     68s] Thread 6 (Thread 0x154952a8b700 (LWP 2306)):
[02/11 18:36:36     68s] #0  0x00001549645c8c2b in nanosleep () from /lib64/libc.so.6
[02/11 18:36:36     68s] #1  0x00001549645c8b4a in sleep () from /lib64/libc.so.6
[02/11 18:36:36     68s] #2  0x0000000018b9159a in syiPeakMem(void*) ()
[02/11 18:36:36     68s] #3  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:36     68s] #4  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:36     68s] #5  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:36     68s] Thread 5 (Thread 0x154953297700 (LWP 2304)):
[02/11 18:36:36     68s] #0  0x000015496509adfb in nanosleep () from /lib64/libpthread.so.0
[02/11 18:36:36     68s] #1  0x0000000008ac0a8d in rdaiLicRecheck(void*) ()
[02/11 18:36:36     68s] #2  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:36     68s] #3  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:36     68s] #4  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:36     68s] Thread 4 (Thread 0x154953599700 (LWP 2303)):
[02/11 18:36:36     68s] #0  0x00001549645f03dc in select () from /lib64/libc.so.6
[02/11 18:36:36     68s] #1  0x0000000018b9b225 in syiMonitorStdOE(void*) ()
[02/11 18:36:36     68s] #2  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:36     68s] #3  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:36     68s] #4  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:36     68s] Thread 3 (Thread 0x15495379a700 (LWP 2299)):
[02/11 18:36:36     68s] #0  0x00001549645f03dc in select () from /lib64/libc.so.6
[02/11 18:36:36     68s] #1  0x0000000027b3d0cb in ProcessInfo::sampleUsage(void*) ()
[02/11 18:36:36     68s] #2  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:36     68s] #3  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:36     68s] #4  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:36     68s] Thread 2 (Thread 0x15495399b700 (LWP 2298)):
[02/11 18:36:36     68s] #0  0x000015496509a8c9 in accept () from /lib64/libpthread.so.0
[02/11 18:36:36     68s] #1  0x0000000027b444ca in ProcessInfo::handleConnection(void*) ()
[02/11 18:36:36     68s] #2  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:36     68s] #3  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:36     68s] #4  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:36     68s] Thread 1 (Thread 0x15495c023740 (LWP 2167)):
[02/11 18:36:36     68s] #0  0x00001549645c8993 in waitpid () from /lib64/libc.so.6
[02/11 18:36:36     68s] #1  0x00001549645495b0 in do_system () from /lib64/libc.so.6
[02/11 18:36:36     68s] #2  0x0000000018b77c0e in syStackTraceDump(_IO_FILE*, bool) ()
[02/11 18:36:36     68s] #3  0x0000000018b77fa8 in syStackTrace ()
[02/11 18:36:36     68s] #4  0x0000000006a108e7 in rdaiErrorHandler(int, siginfo_t*, void*) ()
[02/11 18:36:36     68s] #5  <signal handler called>
[02/11 18:36:36     68s] #6  0x0000000015c57810 in dbGetOrCreatePropByIdF(void*, dbsProp**, int) ()
[02/11 18:36:36     68s] #7  0x000000001227bb2e in dbiAddFillerPadsOnSide(dbsCell*, dbsIo**, int, int, dbsCell*, char*, char, bool, char, char, int, int, char, unsigned int) ()
[02/11 18:36:36     68s] #8  0x000000001227ddbc in dbiFillGapWithFiller(dbsCell*, int, int, dbsCell*, char*, char, bool, char, char, int, int, char, unsigned int) ()
[02/11 18:36:36     68s] #9  0x000000001227e6db in dbAddFillerPads(int, char**) ()
[02/11 18:36:36     68s] #10 0x000000001211c695 in rdaiAddIoFillerCmd ()
[02/11 18:36:36     68s] #11 0x000000001b7d9779 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
[02/11 18:36:36     68s] #12 0x000000001b7ccc52 in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
[02/11 18:36:36     68s] #13 0x00000000292c661b in TclInvokeStringCommand ()
[02/11 18:36:36     68s] #14 0x00000000292cb112 in TclNRRunCallbacks ()
[02/11 18:36:36     68s] #15 0x00000000292cd324 in TclEvalEx ()
[02/11 18:36:36     68s] #16 0x00000000292cdd73 in Tcl_EvalEx ()
[02/11 18:36:36     68s] #17 0x0000000006b0bf45 in rdaEditCmdLineEnd(char*) ()
[02/11 18:36:36     68s] #18 0x0000000014debf9f in seConsole::sesMode::DoExecute(std::string const&, void*) ()
[02/11 18:36:36     68s] #19 0x000000001648a0c0 in Redline::EmacsMode::AcceptLine() ()
[02/11 18:36:36     68s] #20 0x0000000016491881 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
[02/11 18:36:36     68s] #21 0x000000001649fa1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
[02/11 18:36:36     68s] #22 0x000000001649f23c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
[02/11 18:36:36     68s] #23 0x0000000016486df7 in Redline::Editor::Internals::Run(bool) ()
[02/11 18:36:36     68s] #24 0x00000000293cf2de in FileHandlerEventProc ()
[02/11 18:36:36     68s] #25 0x000000002938fae9 in Tcl_ServiceEvent ()
[02/11 18:36:36     68s] #26 0x000000002938fdf9 in Tcl_DoOneEvent ()
[02/11 18:36:36     68s] #27 0x000015496d5db23a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /tools/cadence/INNOVUS/21.15/tools/lib/64bit/libtq.so
[02/11 18:36:36     68s] #28 0x000015496c7860ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
[02/11 18:36:36     68s] #29 0x000015496c78e954 in QCoreApplication::exec() () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
[02/11 18:36:36     68s] #30 0x000015496d5da897 in TqApplication::exec() () from /tools/cadence/INNOVUS/21.15/tools/lib/64bit/libtq.so
[02/11 18:36:36     68s] #31 0x0000000006ae92dc in edi_app_init(Tcl_Interp*) ()
[02/11 18:36:36     68s] #32 0x000000002938a53c in Tcl_MainEx ()
[02/11 18:36:36     68s] #33 0x0000000005e7a681 in main ()
[02/11 18:36:36     68s] ========================================
[02/11 18:36:36     68s]                 gdb
[02/11 18:36:36     68s] ========================================
[02/11 18:36:36     68s] Using: gdb
[02/11 18:36:44     68s] [New LWP 2298]
[02/11 18:36:44     68s] [New LWP 2299]
[02/11 18:36:44     68s] [New LWP 2303]
[02/11 18:36:44     68s] [New LWP 2304]
[02/11 18:36:44     68s] [New LWP 2306]
[02/11 18:36:44     68s] [New LWP 2373]
[02/11 18:36:44     68s] [New LWP 2374]
[02/11 18:36:44     68s] [New LWP 2375]
[02/11 18:36:44     68s] [New LWP 2376]
[02/11 18:36:44     68s] [New LWP 2444]
[02/11 18:36:44     68s] [New LWP 2509]
[02/11 18:36:44     68s] [New LWP 2961]
[02/11 18:36:44     68s] [New LWP 2962]
[02/11 18:36:44     68s] BFD: warning: /lib64/libjpeg.so.62: unsupported GNU_PROPERTY_TYPE (5) type: 0xc0000002
[02/11 18:36:44     68s] Missing separate debuginfo for /tools/cadence/INNOVUS/21.15/tools/OrbitIO/jre/lib/server/libjvm.so
[02/11 18:36:44     68s] BFD: warning: /lib64/libjpeg.so.62: unsupported GNU_PROPERTY_TYPE (5) type: 0xc0000002
[02/11 18:36:44     68s] 
[02/11 18:36:44     68s] warning: Loadable section ".note.gnu.property" outside of ELF segments
[02/11 18:36:44     68s] [Thread debugging using libthread_db enabled]
[02/11 18:36:44     68s] Using host libthread_db library "/lib64/libthread_db.so.1".
[02/11 18:36:44     68s] 0x00001549645c8993 in waitpid () from /lib64/libc.so.6
[02/11 18:36:44     68s] 
[02/11 18:36:44     68s] Thread 14 (Thread 0x154926211700 (LWP 2962)):
[02/11 18:36:44     68s] #0  0x0000154965097377 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
[02/11 18:36:44     68s] #1  0x0000000028cc450e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
[02/11 18:36:44     68s] #2  0x0000000028cc46bf in CRL::Threading::ThreadPoolBase::thread(void*) ()
[02/11 18:36:44     68s] #3  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:44     68s] #4  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:44     68s] #5  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:44     68s] 
[02/11 18:36:44     68s] Thread 13 (Thread 0x15491420f700 (LWP 2961)):
[02/11 18:36:44     68s] #0  0x0000154965097377 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
[02/11 18:36:44     68s] #1  0x0000000028cc450e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
[02/11 18:36:44     68s] #2  0x0000000028cc46bf in CRL::Threading::ThreadPoolBase::thread(void*) ()
[02/11 18:36:44     68s] #3  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:44     68s] #4  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:44     68s] #5  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:44     68s] 
[02/11 18:36:44     68s] Thread 12 (Thread 0x15492ca27700 (LWP 2509)):
[02/11 18:36:44     68s] #0  0x0000154965097377 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
[02/11 18:36:44     68s] #1  0x000015496c5a9fbb in QWaitCondition::wait(QMutex*, unsigned long) () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
[02/11 18:36:44     68s] #2  0x000015496c1f5e22 in ?? () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
[02/11 18:36:44     68s] #3  0x000015496c5a917a in ?? () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
[02/11 18:36:44     68s] #4  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:44     68s] #5  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:44     68s] #6  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:44     68s] 
[02/11 18:36:44     68s] Thread 11 (Thread 0x15494b783700 (LWP 2444)):
[02/11 18:36:44     68s] #0  0x000015496509b42a in do_sigwait () from /lib64/libpthread.so.0
[02/11 18:36:44     68s] #1  0x000015496509b4ac in sigwait () from /lib64/libpthread.so.0
[02/11 18:36:44     68s] #2  0x0000000006a0e7b0 in ctrlCHandle(void*) ()
[02/11 18:36:44     68s] #3  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:44     68s] #4  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:44     68s] #5  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:44     68s] 
[02/11 18:36:44     68s] Thread 10 (Thread 0x15494bfb3700 (LWP 2376)):
[02/11 18:36:44     68s] #0  0x00001549645f03dc in select () from /lib64/libc.so.6
[02/11 18:36:44     68s] #1  0x00000000293cefd8 in NotifierThreadProc ()
[02/11 18:36:44     68s] #2  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:44     68s] #3  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:44     68s] #4  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:44     68s] 
[02/11 18:36:44     68s] Thread 9 (Thread 0x15494c2fb700 (LWP 2375)):
[02/11 18:36:44     68s] #0  0x0000154965097377 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
[02/11 18:36:44     68s] #1  0x000015494fde70bf in thread_function () from /usr/lib64/dri/swrast_dri.so
[02/11 18:36:44     68s] #2  0x000015494fde6f47 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
[02/11 18:36:44     68s] #3  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:44     68s] #4  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:44     68s] #5  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:44     68s] 
[02/11 18:36:44     68s] Thread 8 (Thread 0x15494c4fc700 (LWP 2374)):
[02/11 18:36:44     68s] #0  0x0000154965097377 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
[02/11 18:36:44     68s] #1  0x000015494fde70bf in thread_function () from /usr/lib64/dri/swrast_dri.so
[02/11 18:36:44     68s] #2  0x000015494fde6f47 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
[02/11 18:36:44     68s] #3  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:44     68s] #4  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:44     68s] #5  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:44     68s] 
[02/11 18:36:44     68s] Thread 7 (Thread 0x154952468700 (LWP 2373)):
[02/11 18:36:44     68s] #0  0x00001549645ee639 in poll () from /lib64/libc.so.6
[02/11 18:36:44     68s] #1  0x000015496936c007 in _xcb_conn_wait () from /lib64/libxcb.so.1
[02/11 18:36:44     68s] #2  0x000015496936ddfa in xcb_wait_for_event () from /lib64/libxcb.so.1
[02/11 18:36:44     68s] #3  0x00001549524bda59 in ?? () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
[02/11 18:36:44     68s] #4  0x000015496c5a917a in ?? () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
[02/11 18:36:44     68s] #5  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:44     68s] #6  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:44     68s] #7  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:44     68s] 
[02/11 18:36:44     68s] Thread 6 (Thread 0x154952a8b700 (LWP 2306)):
[02/11 18:36:44     68s] #0  0x00001549645c8c2b in nanosleep () from /lib64/libc.so.6
[02/11 18:36:44     68s] #1  0x00001549645c8b4a in sleep () from /lib64/libc.so.6
[02/11 18:36:44     68s] #2  0x0000000018b9159a in syiPeakMem(void*) ()
[02/11 18:36:44     68s] #3  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:44     68s] #4  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:44     68s] #5  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:44     68s] 
[02/11 18:36:44     68s] Thread 5 (Thread 0x154953297700 (LWP 2304)):
[02/11 18:36:44     68s] #0  0x000015496509adfb in nanosleep () from /lib64/libpthread.so.0
[02/11 18:36:44     68s] #1  0x0000000008ac0a8d in rdaiLicRecheck(void*) ()
[02/11 18:36:44     68s] #2  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:44     68s] #3  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:44     68s] #4  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:44     68s] 
[02/11 18:36:44     68s] Thread 4 (Thread 0x154953599700 (LWP 2303)):
[02/11 18:36:44     68s] #0  0x00001549645f03dc in select () from /lib64/libc.so.6
[02/11 18:36:44     68s] #1  0x0000000018b9b225 in syiMonitorStdOE(void*) ()
[02/11 18:36:44     68s] #2  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:44     68s] #3  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:44     68s] #4  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:44     68s] 
[02/11 18:36:44     68s] Thread 3 (Thread 0x15495379a700 (LWP 2299)):
[02/11 18:36:44     68s] #0  0x00001549645f03dc in select () from /lib64/libc.so.6
[02/11 18:36:44     68s] #1  0x0000000027b3d0cb in ProcessInfo::sampleUsage(void*) ()
[02/11 18:36:44     68s] #2  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:44     68s] #3  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:44     68s] #4  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:44     68s] 
[02/11 18:36:44     68s] Thread 2 (Thread 0x15495399b700 (LWP 2298)):
[02/11 18:36:44     68s] #0  0x000015496509a8c9 in accept () from /lib64/libpthread.so.0
[02/11 18:36:44     68s] #1  0x0000000027b444ca in ProcessInfo::handleConnection(void*) ()
[02/11 18:36:44     68s] #2  0x0000000006e1e085 in create_head(void*) ()
[02/11 18:36:44     68s] #3  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
[02/11 18:36:44     68s] #4  0x00001549645f852f in clone () from /lib64/libc.so.6
[02/11 18:36:44     68s] 
[02/11 18:36:44     68s] Thread 1 (Thread 0x15495c023740 (LWP 2167)):
[02/11 18:36:44     68s] #0  0x00001549645c8993 in waitpid () from /lib64/libc.so.6
[02/11 18:36:44     68s] #1  0x00001549645495b0 in do_system () from /lib64/libc.so.6
[02/11 18:36:44     68s] #2  0x0000000018b77c0e in syStackTraceDump(_IO_FILE*, bool) ()
[02/11 18:36:44     68s] #3  0x0000000018b77fa8 in syStackTrace ()
[02/11 18:36:44     68s] #4  0x0000000006a108e7 in rdaiErrorHandler(int, siginfo_t*, void*) ()
[02/11 18:36:44     68s] #5  <signal handler called>
[02/11 18:36:44     68s] #6  0x0000000015c57810 in dbGetOrCreatePropByIdF(void*, dbsProp**, int) ()
[02/11 18:36:44     68s] #7  0x000000001227bb2e in dbiAddFillerPadsOnSide(dbsCell*, dbsIo**, int, int, dbsCell*, char*, char, bool, char, char, int, int, char, unsigned int) ()
[02/11 18:36:44     68s] #8  0x000000001227ddbc in dbiFillGapWithFiller(dbsCell*, int, int, dbsCell*, char*, char, bool, char, char, int, int, char, unsigned int) ()
[02/11 18:36:44     68s] #9  0x000000001227e6db in dbAddFillerPads(int, char**) ()
[02/11 18:36:44     68s] #10 0x000000001211c695 in rdaiAddIoFillerCmd ()
[02/11 18:36:44     68s] #11 0x000000001b7d9779 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
[02/11 18:36:44     68s] #12 0x000000001b7ccc52 in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
[02/11 18:36:44     68s] #13 0x00000000292c661b in TclInvokeStringCommand ()
[02/11 18:36:44     68s] #14 0x00000000292cb112 in TclNRRunCallbacks ()
[02/11 18:36:44     68s] #15 0x00000000292cd324 in TclEvalEx ()
[02/11 18:36:44     68s] #16 0x00000000292cdd73 in Tcl_EvalEx ()
[02/11 18:36:44     68s] #17 0x0000000006b0bf45 in rdaEditCmdLineEnd(char*) ()
[02/11 18:36:44     68s] #18 0x0000000014debf9f in seConsole::sesMode::DoExecute(std::string const&, void*) ()
[02/11 18:36:44     68s] #19 0x000000001648a0c0 in Redline::EmacsMode::AcceptLine() ()
[02/11 18:36:44     68s] #20 0x0000000016491881 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
[02/11 18:36:44     68s] #21 0x000000001649fa1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
[02/11 18:36:44     68s] #22 0x000000001649f23c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
[02/11 18:36:44     68s] #23 0x0000000016486df7 in Redline::Editor::Internals::Run(bool) ()
[02/11 18:36:44     68s] #24 0x00000000293cf2de in FileHandlerEventProc ()
[02/11 18:36:44     68s] #25 0x000000002938fae9 in Tcl_ServiceEvent ()
[02/11 18:36:44     68s] #26 0x000000002938fdf9 in Tcl_DoOneEvent ()
[02/11 18:36:44     68s] #27 0x000015496d5db23a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /tools/cadence/INNOVUS/21.15/tools/lib/64bit/libtq.so
[02/11 18:36:44     68s] #28 0x000015496c7860ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
[02/11 18:36:44     68s] #29 0x000015496c78e954 in QCoreApplication::exec() () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
[02/11 18:36:44     68s] #30 0x000015496d5da897 in TqApplication::exec() () from /tools/cadence/INNOVUS/21.15/tools/lib/64bit/libtq.so
[02/11 18:36:44     68s] #31 0x0000000006ae92dc in edi_app_init(Tcl_Interp*) ()
[02/11 18:36:44     68s] #32 0x000000002938a53c in Tcl_MainEx ()
[02/11 18:36:44     68s] #33 0x0000000005e7a681 in main ()
[02/11 18:36:44     68s] A debugging session is active.
[02/11 18:36:44     68s] 
[02/11 18:36:44     68s] 	Inferior 1 [process 2167] will be detached.
[02/11 18:36:44     68s] 
[02/11 18:36:44     68s] Quit anyway? (y or n) [answered Y; input not from terminal]
[02/11 18:36:44     68s] *** Stack trace in log file.
*** Stack trace:
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus[0x18b77a86]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(syStackTrace+0xbe)[0x18b77fc9]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus[0x6a108e6]
/lib64/libpthread.so.0(+0x118df)[0x15496509b8df]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_Z22dbGetOrCreatePropByIdFPvPP7dbsPropi+0x0)[0x15c57810]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus[0x1227bb2d]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_Z20dbiFillGapWithFillerP7dbsCelliiS0_Pccbcciicj+0x29b)[0x1227ddbb]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_Z15dbAddFillerPadsiPPc+0x88a)[0x1227e6da]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus[0x1211c694]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x1a8)[0x1b7d9778]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0x6c1)[0x1b7ccc51]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x7a)[0x292c661a]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x71)[0x292cb111]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus[0x292cd323]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x12)[0x292cdd72]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_Z17rdaEditCmdLineEndPc+0x334)[0x6b0bf44]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_ZN9seConsole7sesMode9DoExecuteERKSsPv+0xee)[0x14debf9e]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_ZN7Redline9EmacsMode10AcceptLineEv+0x3f)[0x1648a0bf]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_ZN7Redline11ModeCommandINS_9EmacsModeEE15CommandFnNoKeysERKN5boost8functionIFvRS1_EEERNS_6EditorE+0x60)[0x16491880]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_ZN5boost6detail8function26void_function_obj_invoker2INS_3_bi6bind_tINS3_11unspecifiedENS_8functionIFvRN7Redline6EditorEEEENS3_5list1INS_3argILi1EEEEEEEvS9_RKNS7_14KeyCombinationEE6invokeERNS1_15function_bufferES9_SJ_+0x1a)[0x1649fa1a]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_ZNK7Redline7Command3RunERNS_6EditorERKNS_14KeyCombinationE+0x1b)[0x1649f23b]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_ZN7Redline6Editor9Internals3RunEb+0xc6)[0x16486df6]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus[0x293cf2dd]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(Tcl_ServiceEvent+0x88)[0x2938fae8]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(Tcl_DoOneEvent+0x148)[0x2938fdf8]
/tools/cadence/INNOVUS/21.15/tools/lib/64bit/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0x69)[0x15496d5db239]
/tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0xe9)[0x15496c7860c9]
/tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN16QCoreApplication4execEv+0x83)[0x15496c78e953]
/tools/cadence/INNOVUS/21.15/tools/lib/64bit/libtq.so(_ZN13TqApplication4execEv+0x176)[0x15496d5da896]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(_Z12edi_app_initP10Tcl_Interp+0x2cb)[0x6ae92db]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(Tcl_MainEx+0x17b)[0x2938a53b]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus(main+0x800)[0x5e7a680]
/lib64/libc.so.6(__libc_start_main+0xe9)[0x15496452a139]
/tools/cadence/INNOVUS/21.15/tools/innovus/bin/64bit/innovus[0x6a0de66]
========================================
               pstack
========================================
Thread 14 (Thread 0x154926211700 (LWP 2962)):
#0  0x0000154965097377 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000028cc450e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000028cc46bf in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000006e1e085 in create_head(void*) ()
#4  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#5  0x00001549645f852f in clone () from /lib64/libc.so.6
Thread 13 (Thread 0x15491420f700 (LWP 2961)):
#0  0x0000154965097377 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000028cc450e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000028cc46bf in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000006e1e085 in create_head(void*) ()
#4  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#5  0x00001549645f852f in clone () from /lib64/libc.so.6
Thread 12 (Thread 0x15492ca27700 (LWP 2509)):
#0  0x0000154965097377 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000015496c5a9fbb in QWaitCondition::wait(QMutex*, unsigned long) () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x000015496c1f5e22 in ?? () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x000015496c5a917a in ?? () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000006e1e085 in create_head(void*) ()
#5  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#6  0x00001549645f852f in clone () from /lib64/libc.so.6
Thread 11 (Thread 0x15494b783700 (LWP 2444)):
#0  0x000015496509b42a in do_sigwait () from /lib64/libpthread.so.0
#1  0x000015496509b4ac in sigwait () from /lib64/libpthread.so.0
#2  0x0000000006a0e7b0 in ctrlCHandle(void*) ()
#3  0x0000000006e1e085 in create_head(void*) ()
#4  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#5  0x00001549645f852f in clone () from /lib64/libc.so.6
Thread 10 (Thread 0x15494bfb3700 (LWP 2376)):
#0  0x00001549645f03dc in select () from /lib64/libc.so.6
#1  0x00000000293cefd8 in NotifierThreadProc ()
#2  0x0000000006e1e085 in create_head(void*) ()
#3  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#4  0x00001549645f852f in clone () from /lib64/libc.so.6
Thread 9 (Thread 0x15494c2fb700 (LWP 2375)):
#0  0x0000154965097377 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000015494fde70bf in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x000015494fde6f47 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000006e1e085 in create_head(void*) ()
#4  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#5  0x00001549645f852f in clone () from /lib64/libc.so.6
Thread 8 (Thread 0x15494c4fc700 (LWP 2374)):
#0  0x0000154965097377 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000015494fde70bf in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x000015494fde6f47 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000006e1e085 in create_head(void*) ()
#4  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#5  0x00001549645f852f in clone () from /lib64/libc.so.6
Thread 7 (Thread 0x154952468700 (LWP 2373)):
#0  0x00001549645ee639 in poll () from /lib64/libc.so.6
#1  0x000015496936c007 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x000015496936ddfa in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00001549524bda59 in ?? () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x000015496c5a917a in ?? () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000006e1e085 in create_head(void*) ()
#6  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#7  0x00001549645f852f in clone () from /lib64/libc.so.6
Thread 6 (Thread 0x154952a8b700 (LWP 2306)):
#0  0x00001549645c8c2b in nanosleep () from /lib64/libc.so.6
#1  0x00001549645c8b4a in sleep () from /lib64/libc.so.6
#2  0x0000000018b9159a in syiPeakMem(void*) ()
#3  0x0000000006e1e085 in create_head(void*) ()
#4  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#5  0x00001549645f852f in clone () from /lib64/libc.so.6
Thread 5 (Thread 0x154953297700 (LWP 2304)):
#0  0x000015496509adfb in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000008ac0a8d in rdaiLicRecheck(void*) ()
#2  0x0000000006e1e085 in create_head(void*) ()
#3  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#4  0x00001549645f852f in clone () from /lib64/libc.so.6
Thread 4 (Thread 0x154953599700 (LWP 2303)):
#0  0x00001549645f03dc in select () from /lib64/libc.so.6
#1  0x0000000018b9b225 in syiMonitorStdOE(void*) ()
#2  0x0000000006e1e085 in create_head(void*) ()
#3  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#4  0x00001549645f852f in clone () from /lib64/libc.so.6
Thread 3 (Thread 0x15495379a700 (LWP 2299)):
#0  0x00001549645f03dc in select () from /lib64/libc.so.6
#1  0x0000000027b3d0cb in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000006e1e085 in create_head(void*) ()
#3  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#4  0x00001549645f852f in clone () from /lib64/libc.so.6
Thread 2 (Thread 0x15495399b700 (LWP 2298)):
#0  0x000015496509a8c9 in accept () from /lib64/libpthread.so.0
#1  0x0000000027b444ca in ProcessInfo::handleConnection(void*) ()
#2  0x0000000006e1e085 in create_head(void*) ()
#3  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#4  0x00001549645f852f in clone () from /lib64/libc.so.6
Thread 1 (Thread 0x15495c023740 (LWP 2167)):
#0  0x00001549645c8993 in waitpid () from /lib64/libc.so.6
#1  0x00001549645495b0 in do_system () from /lib64/libc.so.6
#2  0x0000000018b77bb2 in syStackTraceDump(_IO_FILE*, bool) ()
#3  0x0000000018b77fca in syStackTrace ()
#4  0x0000000006a108e7 in rdaiErrorHandler(int, siginfo_t*, void*) ()
#5  <signal handler called>
#6  0x0000000015c57810 in dbGetOrCreatePropByIdF(void*, dbsProp**, int) ()
#7  0x000000001227bb2e in dbiAddFillerPadsOnSide(dbsCell*, dbsIo**, int, int, dbsCell*, char*, char, bool, char, char, int, int, char, unsigned int) ()
#8  0x000000001227ddbc in dbiFillGapWithFiller(dbsCell*, int, int, dbsCell*, char*, char, bool, char, char, int, int, char, unsigned int) ()
#9  0x000000001227e6db in dbAddFillerPads(int, char**) ()
#10 0x000000001211c695 in rdaiAddIoFillerCmd ()
#11 0x000000001b7d9779 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#12 0x000000001b7ccc52 in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#13 0x00000000292c661b in TclInvokeStringCommand ()
#14 0x00000000292cb112 in TclNRRunCallbacks ()
#15 0x00000000292cd324 in TclEvalEx ()
#16 0x00000000292cdd73 in Tcl_EvalEx ()
#17 0x0000000006b0bf45 in rdaEditCmdLineEnd(char*) ()
#18 0x0000000014debf9f in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#19 0x000000001648a0c0 in Redline::EmacsMode::AcceptLine() ()
#20 0x0000000016491881 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#21 0x000000001649fa1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#22 0x000000001649f23c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#23 0x0000000016486df7 in Redline::Editor::Internals::Run(bool) ()
#24 0x00000000293cf2de in FileHandlerEventProc ()
#25 0x000000002938fae9 in Tcl_ServiceEvent ()
#26 0x000000002938fdf9 in Tcl_DoOneEvent ()
#27 0x000015496d5db23a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /tools/cadence/INNOVUS/21.15/tools/lib/64bit/libtq.so
#28 0x000015496c7860ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#29 0x000015496c78e954 in QCoreApplication::exec() () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#30 0x000015496d5da897 in TqApplication::exec() () from /tools/cadence/INNOVUS/21.15/tools/lib/64bit/libtq.so
#31 0x0000000006ae92dc in edi_app_init(Tcl_Interp*) ()
#32 0x000000002938a53c in Tcl_MainEx ()
#33 0x0000000005e7a681 in main ()
========================================
                gdb
========================================
Using: gdb
[New LWP 2298]
[New LWP 2299]
[New LWP 2303]
[New LWP 2304]
[New LWP 2306]
[New LWP 2373]
[New LWP 2374]
[New LWP 2375]
[New LWP 2376]
[New LWP 2444]
[New LWP 2509]
[New LWP 2961]
[New LWP 2962]
BFD: warning: /lib64/libjpeg.so.62: unsupported GNU_PROPERTY_TYPE (5) type: 0xc0000002
Missing separate debuginfo for /tools/cadence/INNOVUS/21.15/tools/OrbitIO/jre/lib/server/libjvm.so
BFD: warning: /lib64/libjpeg.so.62: unsupported GNU_PROPERTY_TYPE (5) type: 0xc0000002

warning: Loadable section ".note.gnu.property" outside of ELF segments
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/lib64/libthread_db.so.1".
0x00001549645c8993 in waitpid () from /lib64/libc.so.6

Thread 14 (Thread 0x154926211700 (LWP 2962)):
#0  0x0000154965097377 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000028cc450e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000028cc46bf in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000006e1e085 in create_head(void*) ()
#4  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#5  0x00001549645f852f in clone () from /lib64/libc.so.6

Thread 13 (Thread 0x15491420f700 (LWP 2961)):
#0  0x0000154965097377 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000028cc450e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000028cc46bf in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000006e1e085 in create_head(void*) ()
#4  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#5  0x00001549645f852f in clone () from /lib64/libc.so.6

Thread 12 (Thread 0x15492ca27700 (LWP 2509)):
#0  0x0000154965097377 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000015496c5a9fbb in QWaitCondition::wait(QMutex*, unsigned long) () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x000015496c1f5e22 in ?? () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x000015496c5a917a in ?? () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000006e1e085 in create_head(void*) ()
#5  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#6  0x00001549645f852f in clone () from /lib64/libc.so.6

Thread 11 (Thread 0x15494b783700 (LWP 2444)):
#0  0x000015496509b42a in do_sigwait () from /lib64/libpthread.so.0
#1  0x000015496509b4ac in sigwait () from /lib64/libpthread.so.0
#2  0x0000000006a0e7b0 in ctrlCHandle(void*) ()
#3  0x0000000006e1e085 in create_head(void*) ()
#4  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#5  0x00001549645f852f in clone () from /lib64/libc.so.6

Thread 10 (Thread 0x15494bfb3700 (LWP 2376)):
#0  0x00001549645f03dc in select () from /lib64/libc.so.6
#1  0x00000000293cefd8 in NotifierThreadProc ()
#2  0x0000000006e1e085 in create_head(void*) ()
#3  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#4  0x00001549645f852f in clone () from /lib64/libc.so.6

Thread 9 (Thread 0x15494c2fb700 (LWP 2375)):
#0  0x0000154965097377 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000015494fde70bf in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x000015494fde6f47 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000006e1e085 in create_head(void*) ()
#4  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#5  0x00001549645f852f in clone () from /lib64/libc.so.6

Thread 8 (Thread 0x15494c4fc700 (LWP 2374)):
#0  0x0000154965097377 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000015494fde70bf in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x000015494fde6f47 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000006e1e085 in create_head(void*) ()
#4  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#5  0x00001549645f852f in clone () from /lib64/libc.so.6

Thread 7 (Thread 0x154952468700 (LWP 2373)):
#0  0x00001549645ee639 in poll () from /lib64/libc.so.6
#1  0x000015496936c007 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x000015496936ddfa in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00001549524bda59 in ?? () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x000015496c5a917a in ?? () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000006e1e085 in create_head(void*) ()
#6  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#7  0x00001549645f852f in clone () from /lib64/libc.so.6

Thread 6 (Thread 0x154952a8b700 (LWP 2306)):
#0  0x00001549645c8c2b in nanosleep () from /lib64/libc.so.6
#1  0x00001549645c8b4a in sleep () from /lib64/libc.so.6
#2  0x0000000018b9159a in syiPeakMem(void*) ()
#3  0x0000000006e1e085 in create_head(void*) ()
#4  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#5  0x00001549645f852f in clone () from /lib64/libc.so.6

Thread 5 (Thread 0x154953297700 (LWP 2304)):
#0  0x000015496509adfb in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000008ac0a8d in rdaiLicRecheck(void*) ()
#2  0x0000000006e1e085 in create_head(void*) ()
#3  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#4  0x00001549645f852f in clone () from /lib64/libc.so.6

Thread 4 (Thread 0x154953599700 (LWP 2303)):
#0  0x00001549645f03dc in select () from /lib64/libc.so.6
#1  0x0000000018b9b225 in syiMonitorStdOE(void*) ()
#2  0x0000000006e1e085 in create_head(void*) ()
#3  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#4  0x00001549645f852f in clone () from /lib64/libc.so.6

Thread 3 (Thread 0x15495379a700 (LWP 2299)):
#0  0x00001549645f03dc in select () from /lib64/libc.so.6
#1  0x0000000027b3d0cb in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000006e1e085 in create_head(void*) ()
#3  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#4  0x00001549645f852f in clone () from /lib64/libc.so.6

Thread 2 (Thread 0x15495399b700 (LWP 2298)):
#0  0x000015496509a8c9 in accept () from /lib64/libpthread.so.0
#1  0x0000000027b444ca in ProcessInfo::handleConnection(void*) ()
#2  0x0000000006e1e085 in create_head(void*) ()
#3  0x000015496509144b in start_thread () from /lib64/libpthread.so.0
#4  0x00001549645f852f in clone () from /lib64/libc.so.6

Thread 1 (Thread 0x15495c023740 (LWP 2167)):
#0  0x00001549645c8993 in waitpid () from /lib64/libc.so.6
#1  0x00001549645495b0 in do_system () from /lib64/libc.so.6
#2  0x0000000018b77bb2 in syStackTraceDump(_IO_FILE*, bool) ()
#3  0x0000000018b77fca in syStackTrace ()
#4  0x0000000006a108e7 in rdaiErrorHandler(int, siginfo_t*, void*) ()
#5  <signal handler called>
#6  0x0000000015c57810 in dbGetOrCreatePropByIdF(void*, dbsProp**, int) ()
#7  0x000000001227bb2e in dbiAddFillerPadsOnSide(dbsCell*, dbsIo**, int, int, dbsCell*, char*, char, bool, char, char, int, int, char, unsigned int) ()
#8  0x000000001227ddbc in dbiFillGapWithFiller(dbsCell*, int, int, dbsCell*, char*, char, bool, char, char, int, int, char, unsigned int) ()
#9  0x000000001227e6db in dbAddFillerPads(int, char**) ()
#10 0x000000001211c695 in rdaiAddIoFillerCmd ()
#11 0x000000001b7d9779 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#12 0x000000001b7ccc52 in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#13 0x00000000292c661b in TclInvokeStringCommand ()
#14 0x00000000292cb112 in TclNRRunCallbacks ()
#15 0x00000000292cd324 in TclEvalEx ()
#16 0x00000000292cdd73 in Tcl_EvalEx ()
#17 0x0000000006b0bf45 in rdaEditCmdLineEnd(char*) ()
#18 0x0000000014debf9f in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#19 0x000000001648a0c0 in Redline::EmacsMode::AcceptLine() ()
#20 0x0000000016491881 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#21 0x000000001649fa1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#22 0x000000001649f23c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#23 0x0000000016486df7 in Redline::Editor::Internals::Run(bool) ()
#24 0x00000000293cf2de in FileHandlerEventProc ()
#25 0x000000002938fae9 in Tcl_ServiceEvent ()
#26 0x000000002938fdf9 in Tcl_DoOneEvent ()
#27 0x000015496d5db23a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /tools/cadence/INNOVUS/21.15/tools/lib/64bit/libtq.so
#28 0x000015496c7860ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#29 0x000015496c78e954 in QCoreApplication::exec() () from /tools/cadence/INNOVUS/21.15/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#30 0x000015496d5da897 in TqApplication::exec() () from /tools/cadence/INNOVUS/21.15/tools/lib/64bit/libtq.so
#31 0x0000000006ae92dc in edi_app_init(Tcl_Interp*) ()
#32 0x000000002938a53c in Tcl_MainEx ()
#33 0x0000000005e7a681 in main ()
A debugging session is active.

	Inferior 1 [process 2167] will be detached.

Quit anyway? (y or n) [answered Y; input not from terminal]
[02/11 18:37:15     68s] Crashed in AAE on net Unknown net.
[02/11 18:37:15     68s] 
[02/11 18:37:15     68s] *** Memory Usage v#1 (Current mem = 2170.457M, initial mem = 474.215M) ***
[02/11 18:37:15     68s] 
[02/11 18:37:15     68s] *** Summary of all messages that are not suppressed in this session:
[02/11 18:37:15     68s] Severity  ID               Count  Summary                                  
[02/11 18:37:15     68s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[02/11 18:37:15     68s] WARNING   IMPFP-325            2  Floorplan of the design is resized. All ...
[02/11 18:37:15     68s] WARNING   IMPFP-501            1  fplan box is not large enough to accommo...
[02/11 18:37:15     68s] WARNING   IMPMSMV-1810       256  Net %s, driver %s (cell %s) voltage %g d...
[02/11 18:37:15     68s] ERROR     IMPTS-432            1  You must set the %s command before the d...
[02/11 18:37:15     68s] ERROR     IMPDB-2003           1  Instance %s already exists.              
[02/11 18:37:15     68s] WARNING   IMPESI-3478          1  Simulation based Equivalent Waveform Mod...
[02/11 18:37:15     68s] WARNING   IMPOPT-3666          5  Path group %s already exists. Skipping t...
[02/11 18:37:15     68s] ERROR     IMPIMEX-7041         1  Netlist files are not allowed to be read...
[02/11 18:37:15     68s] ERROR     IMPIMEX-12           1  'init_design' failed. You are missing on...
[02/11 18:37:15     68s] ERROR     IMPIMEX-7030         1  LEF files are not allowed to be read in ...
[02/11 18:37:15     68s] WARNING   TCLCMD-1306          1  read_mmmc command should be called once ...
[02/11 18:37:15     68s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[02/11 18:37:15     68s] *** Message Summary: 269 warning(s), 5 error(s)
[02/11 18:37:15     68s] 
[02/11 18:37:15     68s] --- Ending "Innovus" (totcpu=0:01:09, real=0:05:25, mem=2170.5M) ---
