|==============================================================================|
|=========                      OpenRAM v1.2.35                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 12/03/2023 20:41:15
Technology: freepdk45
Total size: 4096 bits
Word size: 256
Words: 16
Banks: 1
Write size: 8
RW ports: 1
R-only ports: 0
W-only ports: 0
Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Only generating nominal corner timing.
Words per row: None
Output files are: 
/home/haor2/ece411/fa23_ece411_CRC/mp4/sram/output/mp3_data_array/mp3_data_array.lvs
/home/haor2/ece411/fa23_ece411_CRC/mp4/sram/output/mp3_data_array/mp3_data_array.sp
/home/haor2/ece411/fa23_ece411_CRC/mp4/sram/output/mp3_data_array/mp3_data_array.v
/home/haor2/ece411/fa23_ece411_CRC/mp4/sram/output/mp3_data_array/mp3_data_array.lib
/home/haor2/ece411/fa23_ece411_CRC/mp4/sram/output/mp3_data_array/mp3_data_array.py
/home/haor2/ece411/fa23_ece411_CRC/mp4/sram/output/mp3_data_array/mp3_data_array.html
/home/haor2/ece411/fa23_ece411_CRC/mp4/sram/output/mp3_data_array/mp3_data_array.log
/home/haor2/ece411/fa23_ece411_CRC/mp4/sram/output/mp3_data_array/mp3_data_array.lef
/home/haor2/ece411/fa23_ece411_CRC/mp4/sram/output/mp3_data_array/mp3_data_array.gds
** Submodules: 18.8 seconds
** Placement: 1.5 seconds
** Routing: 86.5 seconds
** Verification: 0.0 seconds
** SRAM creation: 106.9 seconds
SP: Writing to /home/haor2/ece411/fa23_ece411_CRC/mp4/sram/output/mp3_data_array/mp3_data_array.sp
** Spice writing: 0.5 seconds
DELAY: Writing stimulus...
** DELAY: 0.9 seconds
GDS: Writing to /home/haor2/ece411/fa23_ece411_CRC/mp4/sram/output/mp3_data_array/mp3_data_array.gds
** GDS: 0.5 seconds
LEF: Writing to /home/haor2/ece411/fa23_ece411_CRC/mp4/sram/output/mp3_data_array/mp3_data_array.lef
** LEF: 0.8 seconds
LVS: Writing to /home/haor2/ece411/fa23_ece411_CRC/mp4/sram/output/mp3_data_array/mp3_data_array.lvs.sp
** LVS writing: 0.1 seconds
LIB: Characterizing... 
WARNING: file lib.py: line 778: Failed to retrieve git id

** Characterization: 2.1 seconds
Config: Writing to /home/haor2/ece411/fa23_ece411_CRC/mp4/sram/output/mp3_data_array/mp3_data_array.py
** Config: 0.0 seconds
Datasheet: Writing to /home/haor2/ece411/fa23_ece411_CRC/mp4/sram/output/mp3_data_array/mp3_data_array.html
** Datasheet: 0.0 seconds
Verilog: Writing to /home/haor2/ece411/fa23_ece411_CRC/mp4/sram/output/mp3_data_array/mp3_data_array.v
** Verilog: 0.0 seconds
Extended Config: Writing to /home/haor2/ece411/fa23_ece411_CRC/mp4/sram/output/mp3_data_array/mp3_data_array_extended.py
** Extended Config: 0.0 seconds
** End: 112.1 seconds
