Command: vcs -Mdir=./vcs_work -timescale=1ns/100ps -LDFLAGS -Wl,--no-as-needed -full64 \
-debug_pp -t ps -licqueue -l ./vcs_work/elaborate.log -P /tools/Synopsys/verdi_2018.09/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/novas.tab \
/tools/Synopsys/verdi_2018.09/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a \
tb_my_div
Doing common elaboration 
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Sun Jul 18 12:07:49 2021
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Top Level Modules:
       tb_my_div
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
1 module and 0 UDP read.
	However, due to incremental compilation, no re-compilation is necessary.
make[1]: Entering directory '/home/cym/Desktop/work_trainning/11.div_frequence/odd/my_div/vcs_work' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x /home/cym/Desktop/work_trainning/11.div_frequence/odd/my_div/simv ]; then \
chmod -x /home/cym/Desktop/work_trainning/11.div_frequence/odd/my_div/simv; fi
g++  -o /home/cym/Desktop/work_trainning/11.div_frequence/odd/my_div/simv    -Wl,-rpath-link=./ \
-Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir \
-Wl,--no-as-needed -rdynamic -Wl,-rpath=/tools/Synopsys/vcs_mx_2018.09/vcs-mx/O-2018.09-SP2/linux64/lib \
-L/tools/Synopsys/vcs_mx_2018.09/vcs-mx/O-2018.09-SP2/linux64/lib    _46593_archive_1.so \
_prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o \
rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lerrorinf \
-lsnpsmalloc -lvfs /tools/Synopsys/verdi_2018.09/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a \
-lvcsnew -lsimprofile -lvirsim -luclinative /tools/Synopsys/vcs_mx_2018.09/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /tools/Synopsys/vcs_mx_2018.09/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
-ldl -lm  -lc -lpthread -ldl 
/home/cym/Desktop/work_trainning/11.div_frequence/odd/my_div/simv up to date
make[1]: Leaving directory '/home/cym/Desktop/work_trainning/11.div_frequence/odd/my_div/vcs_work' \

CPU time: .142 seconds to compile + .163 seconds to elab + .173 seconds to link
