|BB_SYSTEM
BB_SYSTEM_max7219DIN_Out << matrix_ctrl:matrix_ctrl_unit_0.max7219_din
BB_SYSTEM_max7219NCS_Out << matrix_ctrl:matrix_ctrl_unit_0.max7219_ncs
BB_SYSTEM_max7219CLK_Out << matrix_ctrl:matrix_ctrl_unit_0.max7219_clk
BB_SYSTEM_CLOCK_50 => BB_SYSTEM_CLOCK_50.IN33
BB_SYSTEM_RESET_InHigh_cwire => BB_SYSTEM_RESET_InHigh_cwire.IN33
BB_SYSTEM_startButton_InLow => _.IN1
BB_SYSTEM_leftButton_InLow => _.IN1
BB_SYSTEM_rightButton_InLow => _.IN1
BB_SYSTEM_leftButton2_InLow => _.IN1
BB_SYSTEM_rightButton2_InLow => _.IN1


|BB_SYSTEM|SC_DEBOUNCE1:SC_DEBOUNCE1_u0
SC_DEBOUNCE1_CLOCK_50 => SC_DEBOUNCE1_button_Out~reg0.CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[0].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[1].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[2].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[3].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[4].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[5].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[6].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[7].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[8].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[9].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[10].CLK
SC_DEBOUNCE1_CLOCK_50 => DFF2.CLK
SC_DEBOUNCE1_CLOCK_50 => DFF1.CLK
SC_DEBOUNCE1_RESET_InHigh => DFF1.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => DFF2.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_button_In => DFF1.DATAA
SC_DEBOUNCE1_button_Out <= SC_DEBOUNCE1_button_Out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BB_SYSTEM|SC_DEBOUNCE1:SC_DEBOUNCE1_u1
SC_DEBOUNCE1_CLOCK_50 => SC_DEBOUNCE1_button_Out~reg0.CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[0].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[1].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[2].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[3].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[4].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[5].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[6].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[7].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[8].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[9].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[10].CLK
SC_DEBOUNCE1_CLOCK_50 => DFF2.CLK
SC_DEBOUNCE1_CLOCK_50 => DFF1.CLK
SC_DEBOUNCE1_RESET_InHigh => DFF1.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => DFF2.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_button_In => DFF1.DATAA
SC_DEBOUNCE1_button_Out <= SC_DEBOUNCE1_button_Out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BB_SYSTEM|SC_DEBOUNCE1:SC_DEBOUNCE1_u2
SC_DEBOUNCE1_CLOCK_50 => SC_DEBOUNCE1_button_Out~reg0.CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[0].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[1].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[2].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[3].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[4].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[5].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[6].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[7].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[8].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[9].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[10].CLK
SC_DEBOUNCE1_CLOCK_50 => DFF2.CLK
SC_DEBOUNCE1_CLOCK_50 => DFF1.CLK
SC_DEBOUNCE1_RESET_InHigh => DFF1.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => DFF2.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_button_In => DFF1.DATAA
SC_DEBOUNCE1_button_Out <= SC_DEBOUNCE1_button_Out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BB_SYSTEM|SC_DEBOUNCE1:SC_DEBOUNCE1_u3
SC_DEBOUNCE1_CLOCK_50 => SC_DEBOUNCE1_button_Out~reg0.CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[0].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[1].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[2].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[3].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[4].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[5].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[6].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[7].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[8].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[9].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[10].CLK
SC_DEBOUNCE1_CLOCK_50 => DFF2.CLK
SC_DEBOUNCE1_CLOCK_50 => DFF1.CLK
SC_DEBOUNCE1_RESET_InHigh => DFF1.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => DFF2.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_button_In => DFF1.DATAA
SC_DEBOUNCE1_button_Out <= SC_DEBOUNCE1_button_Out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BB_SYSTEM|SC_DEBOUNCE1:SC_DEBOUNCE1_u4
SC_DEBOUNCE1_CLOCK_50 => SC_DEBOUNCE1_button_Out~reg0.CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[0].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[1].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[2].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[3].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[4].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[5].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[6].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[7].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[8].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[9].CLK
SC_DEBOUNCE1_CLOCK_50 => q_reg[10].CLK
SC_DEBOUNCE1_CLOCK_50 => DFF2.CLK
SC_DEBOUNCE1_CLOCK_50 => DFF1.CLK
SC_DEBOUNCE1_RESET_InHigh => DFF1.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => DFF2.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_RESET_InHigh => q_reg.OUTPUTSELECT
SC_DEBOUNCE1_button_In => DFF1.DATAA
SC_DEBOUNCE1_button_Out <= SC_DEBOUNCE1_button_Out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BB_SYSTEM|SC_MAIN_STATEMACHINE:SC_MAIN_STATEMACHINE_u0
SC_MAIN_STATEMACHINE_State_Out[0] <= SC_MAIN_STATEMACHINE_State_Out.DB_MAX_OUTPUT_PORT_TYPE
SC_MAIN_STATEMACHINE_State_Out[1] <= SC_MAIN_STATEMACHINE_State_Out.DB_MAX_OUTPUT_PORT_TYPE
SC_MAIN_STATEMACHINE_CLOCK_50 => STATE_Register~1.DATAIN
SC_MAIN_STATEMACHINE_RESET_InHigh => STATE_Signal.DATAA
SC_MAIN_STATEMACHINE_RESET_InHigh => Selector0.IN2
SC_MAIN_STATEMACHINE_RESET_InHigh => STATE_Register~3.DATAIN
SC_MAIN_STATEMACHINE_RESET_InHigh => STATE_Signal.DATAA
SC_MAIN_STATEMACHINE_RESET_InHigh => Selector2.IN2
SC_MAIN_STATEMACHINE_Start_InLow => Selector0.IN3
SC_MAIN_STATEMACHINE_Start_InLow => STATE_Signal.STATE_PENDING_1.DATAB
SC_MAIN_STATEMACHINE_End_InLow => STATE_Signal.OUTPUTSELECT
SC_MAIN_STATEMACHINE_End_InLow => STATE_Signal.OUTPUTSELECT
SC_MAIN_STATEMACHINE_End_InLow => Selector2.IN1


|BB_SYSTEM|SC_LEVEL_STATEMACHINE:SC_LEVEL_STATEMACHINE_u0
SC_LEVEL_STATEMACHINE_LevelEnd_Out <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
SC_LEVEL_STATEMACHINE_GameEnd_Out <= SC_LEVEL_STATEMACHINE_GameEnd_Out.DB_MAX_OUTPUT_PORT_TYPE
SC_LEVEL_STATEMACHINE_upCount_out <= SC_LEVEL_STATEMACHINE_upCount_out.DB_MAX_OUTPUT_PORT_TYPE
SC_LEVEL_STATEMACHINE_ProgressUpCount_out <= SC_LEVEL_STATEMACHINE_ProgressUpCount_out.DB_MAX_OUTPUT_PORT_TYPE
SC_LEVEL_STATEMACHINE_CurrentLevel_In[0] => Equal0.IN0
SC_LEVEL_STATEMACHINE_CurrentLevel_In[0] => Equal1.IN2
SC_LEVEL_STATEMACHINE_CurrentLevel_In[0] => Equal2.IN31
SC_LEVEL_STATEMACHINE_CurrentLevel_In[0] => Equal3.IN1
SC_LEVEL_STATEMACHINE_CurrentLevel_In[0] => Equal4.IN31
SC_LEVEL_STATEMACHINE_CurrentLevel_In[0] => Equal5.IN1
SC_LEVEL_STATEMACHINE_CurrentLevel_In[0] => Equal6.IN31
SC_LEVEL_STATEMACHINE_CurrentLevel_In[1] => Equal0.IN31
SC_LEVEL_STATEMACHINE_CurrentLevel_In[1] => Equal1.IN1
SC_LEVEL_STATEMACHINE_CurrentLevel_In[1] => Equal2.IN0
SC_LEVEL_STATEMACHINE_CurrentLevel_In[1] => Equal3.IN0
SC_LEVEL_STATEMACHINE_CurrentLevel_In[1] => Equal4.IN30
SC_LEVEL_STATEMACHINE_CurrentLevel_In[1] => Equal5.IN31
SC_LEVEL_STATEMACHINE_CurrentLevel_In[1] => Equal6.IN1
SC_LEVEL_STATEMACHINE_CurrentLevel_In[2] => Equal0.IN30
SC_LEVEL_STATEMACHINE_CurrentLevel_In[2] => Equal1.IN0
SC_LEVEL_STATEMACHINE_CurrentLevel_In[2] => Equal2.IN30
SC_LEVEL_STATEMACHINE_CurrentLevel_In[2] => Equal3.IN31
SC_LEVEL_STATEMACHINE_CurrentLevel_In[2] => Equal4.IN0
SC_LEVEL_STATEMACHINE_CurrentLevel_In[2] => Equal5.IN0
SC_LEVEL_STATEMACHINE_CurrentLevel_In[2] => Equal6.IN0
SC_LEVEL_STATEMACHINE_ProgressCount_In[0] => Equal7.IN1
SC_LEVEL_STATEMACHINE_ProgressCount_In[0] => Equal8.IN2
SC_LEVEL_STATEMACHINE_ProgressCount_In[0] => Equal9.IN31
SC_LEVEL_STATEMACHINE_ProgressCount_In[1] => Equal7.IN31
SC_LEVEL_STATEMACHINE_ProgressCount_In[1] => Equal8.IN31
SC_LEVEL_STATEMACHINE_ProgressCount_In[1] => Equal9.IN3
SC_LEVEL_STATEMACHINE_ProgressCount_In[2] => Equal7.IN30
SC_LEVEL_STATEMACHINE_ProgressCount_In[2] => Equal8.IN1
SC_LEVEL_STATEMACHINE_ProgressCount_In[2] => Equal9.IN2
SC_LEVEL_STATEMACHINE_ProgressCount_In[3] => Equal7.IN29
SC_LEVEL_STATEMACHINE_ProgressCount_In[3] => Equal8.IN30
SC_LEVEL_STATEMACHINE_ProgressCount_In[3] => Equal9.IN1
SC_LEVEL_STATEMACHINE_ProgressCount_In[4] => Equal7.IN0
SC_LEVEL_STATEMACHINE_ProgressCount_In[4] => Equal8.IN0
SC_LEVEL_STATEMACHINE_ProgressCount_In[4] => Equal9.IN0
SC_LEVEL_STATEMACHINE_CLOCK_50 => STATE_Register~1.DATAIN
SC_LEVEL_STATEMACHINE_RESET_InHigh => Selector0.IN3
SC_LEVEL_STATEMACHINE_RESET_InHigh => STATE_Register~3.DATAIN
SC_LEVEL_STATEMACHINE_RESET_InHigh => Selector4.IN2
SC_LEVEL_STATEMACHINE_T0_InLow => STATE_Signal.DATAA
SC_LEVEL_STATEMACHINE_T0_InLow => STATE_Signal.DATAA
SC_LEVEL_STATEMACHINE_T0_InLow => STATE_Signal.DATAA
SC_LEVEL_STATEMACHINE_T0_InLow => STATE_Signal.DATAA
SC_LEVEL_STATEMACHINE_T0_InLow => STATE_Signal.DATAA
SC_LEVEL_STATEMACHINE_T0_InLow => STATE_Signal.DATAA
SC_LEVEL_STATEMACHINE_T0_InLow => STATE_Signal.DATAA
SC_LEVEL_STATEMACHINE_T0_InLow => STATE_Signal.DATAA
SC_LEVEL_STATEMACHINE_T0_InLow => STATE_Signal.DATAA
SC_LEVEL_STATEMACHINE_T0_InLow => STATE_Signal.DATAA
SC_LEVEL_STATEMACHINE_T0_InLow => STATE_Signal.DATAA
SC_LEVEL_STATEMACHINE_T0_InLow => STATE_Signal.DATAA


|BB_SYSTEM|SC_PLAYER_STATEMACHINE:SC_PLAYER_STATEMACHINE_u0
SC_PLAYER_STATEMACHINE_ShiftSelection_Out[0] <= SC_PLAYER_STATEMACHINE_ShiftSelection_Out[0].DB_MAX_OUTPUT_PORT_TYPE
SC_PLAYER_STATEMACHINE_ShiftSelection_Out[1] <= SC_PLAYER_STATEMACHINE_ShiftSelection_Out[1].DB_MAX_OUTPUT_PORT_TYPE
SC_PLAYER_STATEMACHINE_LoadData_Out <= SC_PLAYER_STATEMACHINE_PlayerData_Out[1].DB_MAX_OUTPUT_PORT_TYPE
SC_PLAYER_STATEMACHINE_PlayerData_Out[0] <= <GND>
SC_PLAYER_STATEMACHINE_PlayerData_Out[1] <= SC_PLAYER_STATEMACHINE_PlayerData_Out[1].DB_MAX_OUTPUT_PORT_TYPE
SC_PLAYER_STATEMACHINE_PlayerData_Out[2] <= <GND>
SC_PLAYER_STATEMACHINE_PlayerData_Out[3] <= <GND>
SC_PLAYER_STATEMACHINE_PlayerData_Out[4] <= <GND>
SC_PLAYER_STATEMACHINE_PlayerData_Out[5] <= <GND>
SC_PLAYER_STATEMACHINE_PlayerData_Out[6] <= <GND>
SC_PLAYER_STATEMACHINE_PlayerData_Out[7] <= <GND>
SC_PLAYER_STATEMACHINE_Lost_Out <= SC_PLAYER_STATEMACHINE_Lost_Out.DB_MAX_OUTPUT_PORT_TYPE
SC_PLAYER_STATEMACHINE_CLOCK_50 => STATE_Register~1.DATAIN
SC_PLAYER_STATEMACHINE_RESET_InHigh => STATE_Register~3.DATAIN
SC_PLAYER_STATEMACHINE_LeftButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_LeftButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_LeftButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_LeftButton_InLow => Selector0.IN4
SC_PLAYER_STATEMACHINE_LeftButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_LeftButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_LeftButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_LeftButton_InLow => Selector1.IN1
SC_PLAYER_STATEMACHINE_LeftButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_LeftButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_LeftButton_InLow => STATE_Signal.DATAA
SC_PLAYER_STATEMACHINE_RightButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_RightButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_RightButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_RightButton_InLow => Selector0.IN5
SC_PLAYER_STATEMACHINE_RightButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_RightButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_RightButton_InLow => STATE_Signal.DATAA
SC_PLAYER_STATEMACHINE_RightButton_InLow => STATE_Signal.DATAA
SC_PLAYER_STATEMACHINE_Lost_InLow => STATE_Signal.DATAA
SC_PLAYER_STATEMACHINE_Lost_InLow => STATE_Signal.DATAA
SC_PLAYER_STATEMACHINE_Lost_InLow => STATE_Signal.DATAA
SC_PLAYER_STATEMACHINE_Lost_InLow => STATE_Signal.DATAA
SC_PLAYER_STATEMACHINE_FinishedLevel_InLow => Selector5.IN5
SC_PLAYER_STATEMACHINE_FinishedLevel_InLow => STATE_Signal.STATE_LOAD.DATAB


|BB_SYSTEM|SC_PLAYER_STATEMACHINE:SC_PLAYER_STATEMACHINE_u1
SC_PLAYER_STATEMACHINE_ShiftSelection_Out[0] <= SC_PLAYER_STATEMACHINE_ShiftSelection_Out[0].DB_MAX_OUTPUT_PORT_TYPE
SC_PLAYER_STATEMACHINE_ShiftSelection_Out[1] <= SC_PLAYER_STATEMACHINE_ShiftSelection_Out[1].DB_MAX_OUTPUT_PORT_TYPE
SC_PLAYER_STATEMACHINE_LoadData_Out <= SC_PLAYER_STATEMACHINE_PlayerData_Out[1].DB_MAX_OUTPUT_PORT_TYPE
SC_PLAYER_STATEMACHINE_PlayerData_Out[0] <= <GND>
SC_PLAYER_STATEMACHINE_PlayerData_Out[1] <= SC_PLAYER_STATEMACHINE_PlayerData_Out[1].DB_MAX_OUTPUT_PORT_TYPE
SC_PLAYER_STATEMACHINE_PlayerData_Out[2] <= <GND>
SC_PLAYER_STATEMACHINE_PlayerData_Out[3] <= <GND>
SC_PLAYER_STATEMACHINE_PlayerData_Out[4] <= <GND>
SC_PLAYER_STATEMACHINE_PlayerData_Out[5] <= <GND>
SC_PLAYER_STATEMACHINE_PlayerData_Out[6] <= <GND>
SC_PLAYER_STATEMACHINE_PlayerData_Out[7] <= <GND>
SC_PLAYER_STATEMACHINE_Lost_Out <= SC_PLAYER_STATEMACHINE_Lost_Out.DB_MAX_OUTPUT_PORT_TYPE
SC_PLAYER_STATEMACHINE_CLOCK_50 => STATE_Register~1.DATAIN
SC_PLAYER_STATEMACHINE_RESET_InHigh => STATE_Register~3.DATAIN
SC_PLAYER_STATEMACHINE_LeftButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_LeftButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_LeftButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_LeftButton_InLow => Selector0.IN4
SC_PLAYER_STATEMACHINE_LeftButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_LeftButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_LeftButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_LeftButton_InLow => Selector1.IN1
SC_PLAYER_STATEMACHINE_LeftButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_LeftButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_LeftButton_InLow => STATE_Signal.DATAA
SC_PLAYER_STATEMACHINE_RightButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_RightButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_RightButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_RightButton_InLow => Selector0.IN5
SC_PLAYER_STATEMACHINE_RightButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_RightButton_InLow => STATE_Signal.OUTPUTSELECT
SC_PLAYER_STATEMACHINE_RightButton_InLow => STATE_Signal.DATAA
SC_PLAYER_STATEMACHINE_RightButton_InLow => STATE_Signal.DATAA
SC_PLAYER_STATEMACHINE_Lost_InLow => STATE_Signal.DATAA
SC_PLAYER_STATEMACHINE_Lost_InLow => STATE_Signal.DATAA
SC_PLAYER_STATEMACHINE_Lost_InLow => STATE_Signal.DATAA
SC_PLAYER_STATEMACHINE_Lost_InLow => STATE_Signal.DATAA
SC_PLAYER_STATEMACHINE_FinishedLevel_InLow => Selector5.IN5
SC_PLAYER_STATEMACHINE_FinishedLevel_InLow => STATE_Signal.STATE_LOAD.DATAB


|BB_SYSTEM|SC_LEVELCOUNTER:SC_LEVELCOUNTER_u0
SC_LEVELCOUNTER_Data_OutBus[0] <= LEVELCOUNTER_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_LEVELCOUNTER_Data_OutBus[1] <= LEVELCOUNTER_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_LEVELCOUNTER_Data_OutBus[2] <= LEVELCOUNTER_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_LEVELCOUNTER_CurrentState_Inbus[0] => Equal0.IN31
SC_LEVELCOUNTER_CurrentState_Inbus[0] => Equal1.IN1
SC_LEVELCOUNTER_CurrentState_Inbus[0] => Equal2.IN0
SC_LEVELCOUNTER_CurrentState_Inbus[0] => Equal3.IN31
SC_LEVELCOUNTER_CurrentState_Inbus[1] => Equal0.IN30
SC_LEVELCOUNTER_CurrentState_Inbus[1] => Equal1.IN0
SC_LEVELCOUNTER_CurrentState_Inbus[1] => Equal2.IN31
SC_LEVELCOUNTER_CurrentState_Inbus[1] => Equal3.IN0
SC_LEVELCOUNTER_CountSignal_InLow => LEVELCOUNTER_Signal.OUTPUTSELECT
SC_LEVELCOUNTER_CountSignal_InLow => LEVELCOUNTER_Signal.OUTPUTSELECT
SC_LEVELCOUNTER_CountSignal_InLow => LEVELCOUNTER_Signal.OUTPUTSELECT
SC_LEVELCOUNTER_CLOCK_50 => LEVELCOUNTER_Register[0].CLK
SC_LEVELCOUNTER_CLOCK_50 => LEVELCOUNTER_Register[1].CLK
SC_LEVELCOUNTER_CLOCK_50 => LEVELCOUNTER_Register[2].CLK
SC_LEVELCOUNTER_RESET_InHigh => LEVELCOUNTER_Register[0].ACLR
SC_LEVELCOUNTER_RESET_InHigh => LEVELCOUNTER_Register[1].ACLR
SC_LEVELCOUNTER_RESET_InHigh => LEVELCOUNTER_Register[2].ACLR


|BB_SYSTEM|SC_LEVELPROGRESS:SC_LEVELPROGRESS_u0
SC_LEVELPROGRESS_Data_OutBus[0] <= LEVELPROGRESSCOUNTER_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_LEVELPROGRESS_Data_OutBus[1] <= LEVELPROGRESSCOUNTER_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_LEVELPROGRESS_Data_OutBus[2] <= LEVELPROGRESSCOUNTER_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_LEVELPROGRESS_Data_OutBus[3] <= LEVELPROGRESSCOUNTER_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_LEVELPROGRESS_Data_OutBus[4] <= LEVELPROGRESSCOUNTER_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_LEVELPROGRESS_CountSignal_in => LEVELPROGRESSCOUNTER_Signal.OUTPUTSELECT
SC_LEVELPROGRESS_CountSignal_in => LEVELPROGRESSCOUNTER_Signal.OUTPUTSELECT
SC_LEVELPROGRESS_CountSignal_in => LEVELPROGRESSCOUNTER_Signal.OUTPUTSELECT
SC_LEVELPROGRESS_CountSignal_in => LEVELPROGRESSCOUNTER_Signal.OUTPUTSELECT
SC_LEVELPROGRESS_CountSignal_in => LEVELPROGRESSCOUNTER_Signal.OUTPUTSELECT
SC_LEVELPROGRESS_EndLevel_in => LEVELPROGRESSCOUNTER_Signal.OUTPUTSELECT
SC_LEVELPROGRESS_EndLevel_in => LEVELPROGRESSCOUNTER_Signal.OUTPUTSELECT
SC_LEVELPROGRESS_EndLevel_in => LEVELPROGRESSCOUNTER_Signal.OUTPUTSELECT
SC_LEVELPROGRESS_EndLevel_in => LEVELPROGRESSCOUNTER_Signal.OUTPUTSELECT
SC_LEVELPROGRESS_EndLevel_in => LEVELPROGRESSCOUNTER_Signal.OUTPUTSELECT
SC_LEVELPROGRESS_EndGame_in => LEVELPROGRESSCOUNTER_Signal[4].OUTPUTSELECT
SC_LEVELPROGRESS_EndGame_in => LEVELPROGRESSCOUNTER_Signal[3].OUTPUTSELECT
SC_LEVELPROGRESS_EndGame_in => LEVELPROGRESSCOUNTER_Signal[2].OUTPUTSELECT
SC_LEVELPROGRESS_EndGame_in => LEVELPROGRESSCOUNTER_Signal[1].OUTPUTSELECT
SC_LEVELPROGRESS_EndGame_in => LEVELPROGRESSCOUNTER_Signal[0].OUTPUTSELECT
SC_LEVELPROGRESS_CLOCK_50 => LEVELPROGRESSCOUNTER_Register[0].CLK
SC_LEVELPROGRESS_CLOCK_50 => LEVELPROGRESSCOUNTER_Register[1].CLK
SC_LEVELPROGRESS_CLOCK_50 => LEVELPROGRESSCOUNTER_Register[2].CLK
SC_LEVELPROGRESS_CLOCK_50 => LEVELPROGRESSCOUNTER_Register[3].CLK
SC_LEVELPROGRESS_CLOCK_50 => LEVELPROGRESSCOUNTER_Register[4].CLK
SC_LEVELPROGRESS_RESET_InHigh => LEVELPROGRESSCOUNTER_Register[0].ACLR
SC_LEVELPROGRESS_RESET_InHigh => LEVELPROGRESSCOUNTER_Register[1].ACLR
SC_LEVELPROGRESS_RESET_InHigh => LEVELPROGRESSCOUNTER_Register[2].ACLR
SC_LEVELPROGRESS_RESET_InHigh => LEVELPROGRESSCOUNTER_Register[3].ACLR
SC_LEVELPROGRESS_RESET_InHigh => LEVELPROGRESSCOUNTER_Register[4].ACLR


|BB_SYSTEM|SC_upSPEEDCOUNTER:SC_upSPEEDCOUNTER_u0
SC_upSPEEDCOUNTER_data_OutBUS[0] <= upSPEEDCOUNTER_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_upSPEEDCOUNTER_data_OutBUS[1] <= upSPEEDCOUNTER_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_upSPEEDCOUNTER_data_OutBUS[2] <= upSPEEDCOUNTER_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_upSPEEDCOUNTER_data_OutBUS[3] <= upSPEEDCOUNTER_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_upSPEEDCOUNTER_data_OutBUS[4] <= upSPEEDCOUNTER_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_upSPEEDCOUNTER_data_OutBUS[5] <= upSPEEDCOUNTER_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_upSPEEDCOUNTER_data_OutBUS[6] <= upSPEEDCOUNTER_Register[6].DB_MAX_OUTPUT_PORT_TYPE
SC_upSPEEDCOUNTER_data_OutBUS[7] <= upSPEEDCOUNTER_Register[7].DB_MAX_OUTPUT_PORT_TYPE
SC_upSPEEDCOUNTER_data_OutBUS[8] <= upSPEEDCOUNTER_Register[8].DB_MAX_OUTPUT_PORT_TYPE
SC_upSPEEDCOUNTER_data_OutBUS[9] <= upSPEEDCOUNTER_Register[9].DB_MAX_OUTPUT_PORT_TYPE
SC_upSPEEDCOUNTER_data_OutBUS[10] <= upSPEEDCOUNTER_Register[10].DB_MAX_OUTPUT_PORT_TYPE
SC_upSPEEDCOUNTER_data_OutBUS[11] <= upSPEEDCOUNTER_Register[11].DB_MAX_OUTPUT_PORT_TYPE
SC_upSPEEDCOUNTER_data_OutBUS[12] <= upSPEEDCOUNTER_Register[12].DB_MAX_OUTPUT_PORT_TYPE
SC_upSPEEDCOUNTER_data_OutBUS[13] <= upSPEEDCOUNTER_Register[13].DB_MAX_OUTPUT_PORT_TYPE
SC_upSPEEDCOUNTER_data_OutBUS[14] <= upSPEEDCOUNTER_Register[14].DB_MAX_OUTPUT_PORT_TYPE
SC_upSPEEDCOUNTER_data_OutBUS[15] <= upSPEEDCOUNTER_Register[15].DB_MAX_OUTPUT_PORT_TYPE
SC_upSPEEDCOUNTER_data_OutBUS[16] <= upSPEEDCOUNTER_Register[16].DB_MAX_OUTPUT_PORT_TYPE
SC_upSPEEDCOUNTER_data_OutBUS[17] <= upSPEEDCOUNTER_Register[17].DB_MAX_OUTPUT_PORT_TYPE
SC_upSPEEDCOUNTER_data_OutBUS[18] <= upSPEEDCOUNTER_Register[18].DB_MAX_OUTPUT_PORT_TYPE
SC_upSPEEDCOUNTER_data_OutBUS[19] <= upSPEEDCOUNTER_Register[19].DB_MAX_OUTPUT_PORT_TYPE
SC_upSPEEDCOUNTER_data_OutBUS[20] <= upSPEEDCOUNTER_Register[20].DB_MAX_OUTPUT_PORT_TYPE
SC_upSPEEDCOUNTER_data_OutBUS[21] <= upSPEEDCOUNTER_Register[21].DB_MAX_OUTPUT_PORT_TYPE
SC_upSPEEDCOUNTER_data_OutBUS[22] <= upSPEEDCOUNTER_Register[22].DB_MAX_OUTPUT_PORT_TYPE
SC_upSPEEDCOUNTER_CLOCK_50 => upSPEEDCOUNTER_Register[0].CLK
SC_upSPEEDCOUNTER_CLOCK_50 => upSPEEDCOUNTER_Register[1].CLK
SC_upSPEEDCOUNTER_CLOCK_50 => upSPEEDCOUNTER_Register[2].CLK
SC_upSPEEDCOUNTER_CLOCK_50 => upSPEEDCOUNTER_Register[3].CLK
SC_upSPEEDCOUNTER_CLOCK_50 => upSPEEDCOUNTER_Register[4].CLK
SC_upSPEEDCOUNTER_CLOCK_50 => upSPEEDCOUNTER_Register[5].CLK
SC_upSPEEDCOUNTER_CLOCK_50 => upSPEEDCOUNTER_Register[6].CLK
SC_upSPEEDCOUNTER_CLOCK_50 => upSPEEDCOUNTER_Register[7].CLK
SC_upSPEEDCOUNTER_CLOCK_50 => upSPEEDCOUNTER_Register[8].CLK
SC_upSPEEDCOUNTER_CLOCK_50 => upSPEEDCOUNTER_Register[9].CLK
SC_upSPEEDCOUNTER_CLOCK_50 => upSPEEDCOUNTER_Register[10].CLK
SC_upSPEEDCOUNTER_CLOCK_50 => upSPEEDCOUNTER_Register[11].CLK
SC_upSPEEDCOUNTER_CLOCK_50 => upSPEEDCOUNTER_Register[12].CLK
SC_upSPEEDCOUNTER_CLOCK_50 => upSPEEDCOUNTER_Register[13].CLK
SC_upSPEEDCOUNTER_CLOCK_50 => upSPEEDCOUNTER_Register[14].CLK
SC_upSPEEDCOUNTER_CLOCK_50 => upSPEEDCOUNTER_Register[15].CLK
SC_upSPEEDCOUNTER_CLOCK_50 => upSPEEDCOUNTER_Register[16].CLK
SC_upSPEEDCOUNTER_CLOCK_50 => upSPEEDCOUNTER_Register[17].CLK
SC_upSPEEDCOUNTER_CLOCK_50 => upSPEEDCOUNTER_Register[18].CLK
SC_upSPEEDCOUNTER_CLOCK_50 => upSPEEDCOUNTER_Register[19].CLK
SC_upSPEEDCOUNTER_CLOCK_50 => upSPEEDCOUNTER_Register[20].CLK
SC_upSPEEDCOUNTER_CLOCK_50 => upSPEEDCOUNTER_Register[21].CLK
SC_upSPEEDCOUNTER_CLOCK_50 => upSPEEDCOUNTER_Register[22].CLK
SC_upSPEEDCOUNTER_RESET_InHigh => upSPEEDCOUNTER_Register[0].ACLR
SC_upSPEEDCOUNTER_RESET_InHigh => upSPEEDCOUNTER_Register[1].ACLR
SC_upSPEEDCOUNTER_RESET_InHigh => upSPEEDCOUNTER_Register[2].ACLR
SC_upSPEEDCOUNTER_RESET_InHigh => upSPEEDCOUNTER_Register[3].ACLR
SC_upSPEEDCOUNTER_RESET_InHigh => upSPEEDCOUNTER_Register[4].ACLR
SC_upSPEEDCOUNTER_RESET_InHigh => upSPEEDCOUNTER_Register[5].ACLR
SC_upSPEEDCOUNTER_RESET_InHigh => upSPEEDCOUNTER_Register[6].ACLR
SC_upSPEEDCOUNTER_RESET_InHigh => upSPEEDCOUNTER_Register[7].ACLR
SC_upSPEEDCOUNTER_RESET_InHigh => upSPEEDCOUNTER_Register[8].ACLR
SC_upSPEEDCOUNTER_RESET_InHigh => upSPEEDCOUNTER_Register[9].ACLR
SC_upSPEEDCOUNTER_RESET_InHigh => upSPEEDCOUNTER_Register[10].ACLR
SC_upSPEEDCOUNTER_RESET_InHigh => upSPEEDCOUNTER_Register[11].ACLR
SC_upSPEEDCOUNTER_RESET_InHigh => upSPEEDCOUNTER_Register[12].ACLR
SC_upSPEEDCOUNTER_RESET_InHigh => upSPEEDCOUNTER_Register[13].ACLR
SC_upSPEEDCOUNTER_RESET_InHigh => upSPEEDCOUNTER_Register[14].ACLR
SC_upSPEEDCOUNTER_RESET_InHigh => upSPEEDCOUNTER_Register[15].ACLR
SC_upSPEEDCOUNTER_RESET_InHigh => upSPEEDCOUNTER_Register[16].ACLR
SC_upSPEEDCOUNTER_RESET_InHigh => upSPEEDCOUNTER_Register[17].ACLR
SC_upSPEEDCOUNTER_RESET_InHigh => upSPEEDCOUNTER_Register[18].ACLR
SC_upSPEEDCOUNTER_RESET_InHigh => upSPEEDCOUNTER_Register[19].ACLR
SC_upSPEEDCOUNTER_RESET_InHigh => upSPEEDCOUNTER_Register[20].ACLR
SC_upSPEEDCOUNTER_RESET_InHigh => upSPEEDCOUNTER_Register[21].ACLR
SC_upSPEEDCOUNTER_RESET_InHigh => upSPEEDCOUNTER_Register[22].ACLR
SC_upSPEEDCOUNTER_upcount_InLow => upSPEEDCOUNTER_Signal[22].OUTPUTSELECT
SC_upSPEEDCOUNTER_upcount_InLow => upSPEEDCOUNTER_Signal[21].OUTPUTSELECT
SC_upSPEEDCOUNTER_upcount_InLow => upSPEEDCOUNTER_Signal[20].OUTPUTSELECT
SC_upSPEEDCOUNTER_upcount_InLow => upSPEEDCOUNTER_Signal[19].OUTPUTSELECT
SC_upSPEEDCOUNTER_upcount_InLow => upSPEEDCOUNTER_Signal[18].OUTPUTSELECT
SC_upSPEEDCOUNTER_upcount_InLow => upSPEEDCOUNTER_Signal[17].OUTPUTSELECT
SC_upSPEEDCOUNTER_upcount_InLow => upSPEEDCOUNTER_Signal[16].OUTPUTSELECT
SC_upSPEEDCOUNTER_upcount_InLow => upSPEEDCOUNTER_Signal[15].OUTPUTSELECT
SC_upSPEEDCOUNTER_upcount_InLow => upSPEEDCOUNTER_Signal[14].OUTPUTSELECT
SC_upSPEEDCOUNTER_upcount_InLow => upSPEEDCOUNTER_Signal[13].OUTPUTSELECT
SC_upSPEEDCOUNTER_upcount_InLow => upSPEEDCOUNTER_Signal[12].OUTPUTSELECT
SC_upSPEEDCOUNTER_upcount_InLow => upSPEEDCOUNTER_Signal[11].OUTPUTSELECT
SC_upSPEEDCOUNTER_upcount_InLow => upSPEEDCOUNTER_Signal[10].OUTPUTSELECT
SC_upSPEEDCOUNTER_upcount_InLow => upSPEEDCOUNTER_Signal[9].OUTPUTSELECT
SC_upSPEEDCOUNTER_upcount_InLow => upSPEEDCOUNTER_Signal[8].OUTPUTSELECT
SC_upSPEEDCOUNTER_upcount_InLow => upSPEEDCOUNTER_Signal[7].OUTPUTSELECT
SC_upSPEEDCOUNTER_upcount_InLow => upSPEEDCOUNTER_Signal[6].OUTPUTSELECT
SC_upSPEEDCOUNTER_upcount_InLow => upSPEEDCOUNTER_Signal[5].OUTPUTSELECT
SC_upSPEEDCOUNTER_upcount_InLow => upSPEEDCOUNTER_Signal[4].OUTPUTSELECT
SC_upSPEEDCOUNTER_upcount_InLow => upSPEEDCOUNTER_Signal[3].OUTPUTSELECT
SC_upSPEEDCOUNTER_upcount_InLow => upSPEEDCOUNTER_Signal[2].OUTPUTSELECT
SC_upSPEEDCOUNTER_upcount_InLow => upSPEEDCOUNTER_Signal[1].OUTPUTSELECT
SC_upSPEEDCOUNTER_upcount_InLow => upSPEEDCOUNTER_Signal[0].OUTPUTSELECT
SC_upSPEEDCOUNTER_T0_InLow => upSPEEDCOUNTER_Signal.OUTPUTSELECT
SC_upSPEEDCOUNTER_T0_InLow => upSPEEDCOUNTER_Signal.OUTPUTSELECT
SC_upSPEEDCOUNTER_T0_InLow => upSPEEDCOUNTER_Signal.OUTPUTSELECT
SC_upSPEEDCOUNTER_T0_InLow => upSPEEDCOUNTER_Signal.OUTPUTSELECT
SC_upSPEEDCOUNTER_T0_InLow => upSPEEDCOUNTER_Signal.OUTPUTSELECT
SC_upSPEEDCOUNTER_T0_InLow => upSPEEDCOUNTER_Signal.OUTPUTSELECT
SC_upSPEEDCOUNTER_T0_InLow => upSPEEDCOUNTER_Signal.OUTPUTSELECT
SC_upSPEEDCOUNTER_T0_InLow => upSPEEDCOUNTER_Signal.OUTPUTSELECT
SC_upSPEEDCOUNTER_T0_InLow => upSPEEDCOUNTER_Signal.OUTPUTSELECT
SC_upSPEEDCOUNTER_T0_InLow => upSPEEDCOUNTER_Signal.OUTPUTSELECT
SC_upSPEEDCOUNTER_T0_InLow => upSPEEDCOUNTER_Signal.OUTPUTSELECT
SC_upSPEEDCOUNTER_T0_InLow => upSPEEDCOUNTER_Signal.OUTPUTSELECT
SC_upSPEEDCOUNTER_T0_InLow => upSPEEDCOUNTER_Signal.OUTPUTSELECT
SC_upSPEEDCOUNTER_T0_InLow => upSPEEDCOUNTER_Signal.OUTPUTSELECT
SC_upSPEEDCOUNTER_T0_InLow => upSPEEDCOUNTER_Signal.OUTPUTSELECT
SC_upSPEEDCOUNTER_T0_InLow => upSPEEDCOUNTER_Signal.OUTPUTSELECT
SC_upSPEEDCOUNTER_T0_InLow => upSPEEDCOUNTER_Signal.OUTPUTSELECT
SC_upSPEEDCOUNTER_T0_InLow => upSPEEDCOUNTER_Signal.OUTPUTSELECT
SC_upSPEEDCOUNTER_T0_InLow => upSPEEDCOUNTER_Signal.OUTPUTSELECT
SC_upSPEEDCOUNTER_T0_InLow => upSPEEDCOUNTER_Signal.OUTPUTSELECT
SC_upSPEEDCOUNTER_T0_InLow => upSPEEDCOUNTER_Signal.OUTPUTSELECT
SC_upSPEEDCOUNTER_T0_InLow => upSPEEDCOUNTER_Signal.OUTPUTSELECT
SC_upSPEEDCOUNTER_T0_InLow => upSPEEDCOUNTER_Signal.OUTPUTSELECT


|BB_SYSTEM|CC_SPEEDCOMPARATOR:CC_SPEEDCOMPARATOR_u0
CC_SPEEDCOMPARATOR_T0_OutLow <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
CC_SPEEDCOMPARATOR_data_InBUS[0] => Equal0.IN22
CC_SPEEDCOMPARATOR_data_InBUS[0] => Equal1.IN11
CC_SPEEDCOMPARATOR_data_InBUS[0] => Equal2.IN22
CC_SPEEDCOMPARATOR_data_InBUS[1] => Equal0.IN11
CC_SPEEDCOMPARATOR_data_InBUS[1] => Equal1.IN22
CC_SPEEDCOMPARATOR_data_InBUS[1] => Equal2.IN21
CC_SPEEDCOMPARATOR_data_InBUS[2] => Equal0.IN10
CC_SPEEDCOMPARATOR_data_InBUS[2] => Equal1.IN10
CC_SPEEDCOMPARATOR_data_InBUS[2] => Equal2.IN20
CC_SPEEDCOMPARATOR_data_InBUS[3] => Equal0.IN9
CC_SPEEDCOMPARATOR_data_InBUS[3] => Equal1.IN9
CC_SPEEDCOMPARATOR_data_InBUS[3] => Equal2.IN19
CC_SPEEDCOMPARATOR_data_InBUS[4] => Equal0.IN8
CC_SPEEDCOMPARATOR_data_InBUS[4] => Equal1.IN8
CC_SPEEDCOMPARATOR_data_InBUS[4] => Equal2.IN18
CC_SPEEDCOMPARATOR_data_InBUS[5] => Equal0.IN21
CC_SPEEDCOMPARATOR_data_InBUS[5] => Equal1.IN7
CC_SPEEDCOMPARATOR_data_InBUS[5] => Equal2.IN17
CC_SPEEDCOMPARATOR_data_InBUS[6] => Equal0.IN20
CC_SPEEDCOMPARATOR_data_InBUS[6] => Equal1.IN21
CC_SPEEDCOMPARATOR_data_InBUS[6] => Equal2.IN16
CC_SPEEDCOMPARATOR_data_InBUS[7] => Equal0.IN19
CC_SPEEDCOMPARATOR_data_InBUS[7] => Equal1.IN20
CC_SPEEDCOMPARATOR_data_InBUS[7] => Equal2.IN15
CC_SPEEDCOMPARATOR_data_InBUS[8] => Equal0.IN18
CC_SPEEDCOMPARATOR_data_InBUS[8] => Equal1.IN19
CC_SPEEDCOMPARATOR_data_InBUS[8] => Equal2.IN14
CC_SPEEDCOMPARATOR_data_InBUS[9] => Equal0.IN17
CC_SPEEDCOMPARATOR_data_InBUS[9] => Equal1.IN18
CC_SPEEDCOMPARATOR_data_InBUS[9] => Equal2.IN13
CC_SPEEDCOMPARATOR_data_InBUS[10] => Equal0.IN7
CC_SPEEDCOMPARATOR_data_InBUS[10] => Equal1.IN17
CC_SPEEDCOMPARATOR_data_InBUS[10] => Equal2.IN12
CC_SPEEDCOMPARATOR_data_InBUS[11] => Equal0.IN6
CC_SPEEDCOMPARATOR_data_InBUS[11] => Equal1.IN6
CC_SPEEDCOMPARATOR_data_InBUS[11] => Equal2.IN11
CC_SPEEDCOMPARATOR_data_InBUS[12] => Equal0.IN5
CC_SPEEDCOMPARATOR_data_InBUS[12] => Equal1.IN5
CC_SPEEDCOMPARATOR_data_InBUS[12] => Equal2.IN10
CC_SPEEDCOMPARATOR_data_InBUS[13] => Equal0.IN4
CC_SPEEDCOMPARATOR_data_InBUS[13] => Equal1.IN4
CC_SPEEDCOMPARATOR_data_InBUS[13] => Equal2.IN9
CC_SPEEDCOMPARATOR_data_InBUS[14] => Equal0.IN3
CC_SPEEDCOMPARATOR_data_InBUS[14] => Equal1.IN3
CC_SPEEDCOMPARATOR_data_InBUS[14] => Equal2.IN8
CC_SPEEDCOMPARATOR_data_InBUS[15] => Equal0.IN16
CC_SPEEDCOMPARATOR_data_InBUS[15] => Equal1.IN2
CC_SPEEDCOMPARATOR_data_InBUS[15] => Equal2.IN7
CC_SPEEDCOMPARATOR_data_InBUS[16] => Equal0.IN15
CC_SPEEDCOMPARATOR_data_InBUS[16] => Equal1.IN16
CC_SPEEDCOMPARATOR_data_InBUS[16] => Equal2.IN6
CC_SPEEDCOMPARATOR_data_InBUS[17] => Equal0.IN14
CC_SPEEDCOMPARATOR_data_InBUS[17] => Equal1.IN15
CC_SPEEDCOMPARATOR_data_InBUS[17] => Equal2.IN5
CC_SPEEDCOMPARATOR_data_InBUS[18] => Equal0.IN13
CC_SPEEDCOMPARATOR_data_InBUS[18] => Equal1.IN14
CC_SPEEDCOMPARATOR_data_InBUS[18] => Equal2.IN4
CC_SPEEDCOMPARATOR_data_InBUS[19] => Equal0.IN12
CC_SPEEDCOMPARATOR_data_InBUS[19] => Equal1.IN13
CC_SPEEDCOMPARATOR_data_InBUS[19] => Equal2.IN3
CC_SPEEDCOMPARATOR_data_InBUS[20] => Equal0.IN2
CC_SPEEDCOMPARATOR_data_InBUS[20] => Equal1.IN12
CC_SPEEDCOMPARATOR_data_InBUS[20] => Equal2.IN2
CC_SPEEDCOMPARATOR_data_InBUS[21] => Equal0.IN1
CC_SPEEDCOMPARATOR_data_InBUS[21] => Equal1.IN1
CC_SPEEDCOMPARATOR_data_InBUS[21] => Equal2.IN1
CC_SPEEDCOMPARATOR_data_InBUS[22] => Equal0.IN0
CC_SPEEDCOMPARATOR_data_InBUS[22] => Equal1.IN0
CC_SPEEDCOMPARATOR_data_InBUS[22] => Equal2.IN0
CC_SPEEDCOMPARATOR_CurrentLevel_In[0] => Mux0.IN10
CC_SPEEDCOMPARATOR_CurrentLevel_In[1] => Mux0.IN9
CC_SPEEDCOMPARATOR_CurrentLevel_In[2] => Mux0.IN8


|BB_SYSTEM|CC_LEVELMANAGER:CC_LEVELMANAGER_u0
CC_LEVELMANAGER_Lv_OutBus[0] <= <GND>
CC_LEVELMANAGER_Lv_OutBus[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
CC_LEVELMANAGER_Lv_OutBus[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
CC_LEVELMANAGER_Lv_OutBus[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
CC_LEVELMANAGER_Lv_OutBus[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
CC_LEVELMANAGER_Lv_OutBus[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
CC_LEVELMANAGER_Lv_OutBus[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
CC_LEVELMANAGER_Lv_OutBus[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
CC_LEVELMANAGER_Progress[0] => Equal0.IN0
CC_LEVELMANAGER_Progress[0] => Equal1.IN31
CC_LEVELMANAGER_Progress[0] => Equal2.IN1
CC_LEVELMANAGER_Progress[0] => Equal3.IN31
CC_LEVELMANAGER_Progress[0] => Equal4.IN1
CC_LEVELMANAGER_Progress[0] => Equal5.IN31
CC_LEVELMANAGER_Progress[0] => Equal6.IN2
CC_LEVELMANAGER_Progress[0] => Equal7.IN31
CC_LEVELMANAGER_Progress[0] => Equal8.IN1
CC_LEVELMANAGER_Progress[0] => Equal9.IN31
CC_LEVELMANAGER_Progress[0] => Equal10.IN2
CC_LEVELMANAGER_Progress[0] => Equal11.IN31
CC_LEVELMANAGER_Progress[0] => Equal12.IN2
CC_LEVELMANAGER_Progress[0] => Equal13.IN31
CC_LEVELMANAGER_Progress[0] => Equal14.IN3
CC_LEVELMANAGER_Progress[0] => Equal15.IN31
CC_LEVELMANAGER_Progress[0] => Equal16.IN1
CC_LEVELMANAGER_Progress[0] => Equal17.IN31
CC_LEVELMANAGER_Progress[0] => Equal18.IN2
CC_LEVELMANAGER_Progress[0] => Equal19.IN31
CC_LEVELMANAGER_Progress[1] => Equal0.IN31
CC_LEVELMANAGER_Progress[1] => Equal1.IN0
CC_LEVELMANAGER_Progress[1] => Equal2.IN0
CC_LEVELMANAGER_Progress[1] => Equal3.IN30
CC_LEVELMANAGER_Progress[1] => Equal4.IN31
CC_LEVELMANAGER_Progress[1] => Equal5.IN1
CC_LEVELMANAGER_Progress[1] => Equal6.IN1
CC_LEVELMANAGER_Progress[1] => Equal7.IN30
CC_LEVELMANAGER_Progress[1] => Equal8.IN31
CC_LEVELMANAGER_Progress[1] => Equal9.IN1
CC_LEVELMANAGER_Progress[1] => Equal10.IN1
CC_LEVELMANAGER_Progress[1] => Equal11.IN30
CC_LEVELMANAGER_Progress[1] => Equal12.IN31
CC_LEVELMANAGER_Progress[1] => Equal13.IN2
CC_LEVELMANAGER_Progress[1] => Equal14.IN2
CC_LEVELMANAGER_Progress[1] => Equal15.IN30
CC_LEVELMANAGER_Progress[1] => Equal16.IN31
CC_LEVELMANAGER_Progress[1] => Equal17.IN1
CC_LEVELMANAGER_Progress[1] => Equal18.IN1
CC_LEVELMANAGER_Progress[1] => Equal19.IN30
CC_LEVELMANAGER_Progress[2] => Equal0.IN30
CC_LEVELMANAGER_Progress[2] => Equal1.IN30
CC_LEVELMANAGER_Progress[2] => Equal2.IN31
CC_LEVELMANAGER_Progress[2] => Equal3.IN0
CC_LEVELMANAGER_Progress[2] => Equal4.IN0
CC_LEVELMANAGER_Progress[2] => Equal5.IN0
CC_LEVELMANAGER_Progress[2] => Equal6.IN0
CC_LEVELMANAGER_Progress[2] => Equal7.IN29
CC_LEVELMANAGER_Progress[2] => Equal8.IN30
CC_LEVELMANAGER_Progress[2] => Equal9.IN30
CC_LEVELMANAGER_Progress[2] => Equal10.IN31
CC_LEVELMANAGER_Progress[2] => Equal11.IN1
CC_LEVELMANAGER_Progress[2] => Equal12.IN1
CC_LEVELMANAGER_Progress[2] => Equal13.IN1
CC_LEVELMANAGER_Progress[2] => Equal14.IN1
CC_LEVELMANAGER_Progress[2] => Equal15.IN29
CC_LEVELMANAGER_Progress[2] => Equal16.IN30
CC_LEVELMANAGER_Progress[2] => Equal17.IN30
CC_LEVELMANAGER_Progress[2] => Equal18.IN31
CC_LEVELMANAGER_Progress[2] => Equal19.IN1
CC_LEVELMANAGER_Progress[3] => Equal0.IN29
CC_LEVELMANAGER_Progress[3] => Equal1.IN29
CC_LEVELMANAGER_Progress[3] => Equal2.IN30
CC_LEVELMANAGER_Progress[3] => Equal3.IN29
CC_LEVELMANAGER_Progress[3] => Equal4.IN30
CC_LEVELMANAGER_Progress[3] => Equal5.IN30
CC_LEVELMANAGER_Progress[3] => Equal6.IN31
CC_LEVELMANAGER_Progress[3] => Equal7.IN0
CC_LEVELMANAGER_Progress[3] => Equal8.IN0
CC_LEVELMANAGER_Progress[3] => Equal9.IN0
CC_LEVELMANAGER_Progress[3] => Equal10.IN0
CC_LEVELMANAGER_Progress[3] => Equal11.IN0
CC_LEVELMANAGER_Progress[3] => Equal12.IN0
CC_LEVELMANAGER_Progress[3] => Equal13.IN0
CC_LEVELMANAGER_Progress[3] => Equal14.IN0
CC_LEVELMANAGER_Progress[3] => Equal15.IN28
CC_LEVELMANAGER_Progress[3] => Equal16.IN29
CC_LEVELMANAGER_Progress[3] => Equal17.IN29
CC_LEVELMANAGER_Progress[3] => Equal18.IN30
CC_LEVELMANAGER_Progress[3] => Equal19.IN29
CC_LEVELMANAGER_Progress[4] => Equal0.IN28
CC_LEVELMANAGER_Progress[4] => Equal1.IN28
CC_LEVELMANAGER_Progress[4] => Equal2.IN29
CC_LEVELMANAGER_Progress[4] => Equal3.IN28
CC_LEVELMANAGER_Progress[4] => Equal4.IN29
CC_LEVELMANAGER_Progress[4] => Equal5.IN29
CC_LEVELMANAGER_Progress[4] => Equal6.IN30
CC_LEVELMANAGER_Progress[4] => Equal7.IN28
CC_LEVELMANAGER_Progress[4] => Equal8.IN29
CC_LEVELMANAGER_Progress[4] => Equal9.IN29
CC_LEVELMANAGER_Progress[4] => Equal10.IN30
CC_LEVELMANAGER_Progress[4] => Equal11.IN29
CC_LEVELMANAGER_Progress[4] => Equal12.IN30
CC_LEVELMANAGER_Progress[4] => Equal13.IN30
CC_LEVELMANAGER_Progress[4] => Equal14.IN31
CC_LEVELMANAGER_Progress[4] => Equal15.IN0
CC_LEVELMANAGER_Progress[4] => Equal16.IN0
CC_LEVELMANAGER_Progress[4] => Equal17.IN0
CC_LEVELMANAGER_Progress[4] => Equal18.IN0
CC_LEVELMANAGER_Progress[4] => Equal19.IN0
CC_LEVELMANAGER_Current[0] => Mux0.IN10
CC_LEVELMANAGER_Current[0] => Mux1.IN10
CC_LEVELMANAGER_Current[0] => Mux2.IN10
CC_LEVELMANAGER_Current[0] => Mux3.IN10
CC_LEVELMANAGER_Current[0] => Mux4.IN10
CC_LEVELMANAGER_Current[0] => Mux5.IN10
CC_LEVELMANAGER_Current[0] => Mux6.IN10
CC_LEVELMANAGER_Current[1] => Mux0.IN9
CC_LEVELMANAGER_Current[1] => Mux1.IN9
CC_LEVELMANAGER_Current[1] => Mux2.IN9
CC_LEVELMANAGER_Current[1] => Mux3.IN9
CC_LEVELMANAGER_Current[1] => Mux4.IN9
CC_LEVELMANAGER_Current[1] => Mux5.IN9
CC_LEVELMANAGER_Current[1] => Mux6.IN9
CC_LEVELMANAGER_Current[2] => Mux0.IN8
CC_LEVELMANAGER_Current[2] => Mux1.IN8
CC_LEVELMANAGER_Current[2] => Mux2.IN8
CC_LEVELMANAGER_Current[2] => Mux3.IN8
CC_LEVELMANAGER_Current[2] => Mux4.IN8
CC_LEVELMANAGER_Current[2] => Mux5.IN8
CC_LEVELMANAGER_Current[2] => Mux6.IN8


|BB_SYSTEM|SC_RegGENERAL:SC_RegGENERAL_u0
SC_RegGENERAL_data_OutBUS[0] <= RegGENERAL_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[1] <= RegGENERAL_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[2] <= RegGENERAL_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[3] <= RegGENERAL_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[4] <= RegGENERAL_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[5] <= RegGENERAL_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[6] <= RegGENERAL_Register[6].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[7] <= RegGENERAL_Register[7].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[0].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[1].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[2].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[3].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[4].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[5].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[6].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[7].CLK
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[0].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[1].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[2].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[3].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[4].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[5].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[6].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[7].ACLR
SC_RegGENERAL_load_InLow => RegGENERAL_Register[0].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[7].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[6].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[5].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[4].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[3].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[2].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[1].ENA
SC_RegGENERAL_data_InBUS[0] => RegGENERAL_Register[0].DATAIN
SC_RegGENERAL_data_InBUS[1] => RegGENERAL_Register[1].DATAIN
SC_RegGENERAL_data_InBUS[2] => RegGENERAL_Register[2].DATAIN
SC_RegGENERAL_data_InBUS[3] => RegGENERAL_Register[3].DATAIN
SC_RegGENERAL_data_InBUS[4] => RegGENERAL_Register[4].DATAIN
SC_RegGENERAL_data_InBUS[5] => RegGENERAL_Register[5].DATAIN
SC_RegGENERAL_data_InBUS[6] => RegGENERAL_Register[6].DATAIN
SC_RegGENERAL_data_InBUS[7] => RegGENERAL_Register[7].DATAIN


|BB_SYSTEM|SC_RegGENERAL:SC_RegGENERAL_u1
SC_RegGENERAL_data_OutBUS[0] <= RegGENERAL_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[1] <= RegGENERAL_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[2] <= RegGENERAL_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[3] <= RegGENERAL_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[4] <= RegGENERAL_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[5] <= RegGENERAL_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[6] <= RegGENERAL_Register[6].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[7] <= RegGENERAL_Register[7].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[0].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[1].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[2].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[3].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[4].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[5].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[6].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[7].CLK
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[0].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[1].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[2].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[3].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[4].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[5].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[6].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[7].ACLR
SC_RegGENERAL_load_InLow => RegGENERAL_Register[0].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[7].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[6].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[5].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[4].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[3].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[2].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[1].ENA
SC_RegGENERAL_data_InBUS[0] => RegGENERAL_Register[0].DATAIN
SC_RegGENERAL_data_InBUS[1] => RegGENERAL_Register[1].DATAIN
SC_RegGENERAL_data_InBUS[2] => RegGENERAL_Register[2].DATAIN
SC_RegGENERAL_data_InBUS[3] => RegGENERAL_Register[3].DATAIN
SC_RegGENERAL_data_InBUS[4] => RegGENERAL_Register[4].DATAIN
SC_RegGENERAL_data_InBUS[5] => RegGENERAL_Register[5].DATAIN
SC_RegGENERAL_data_InBUS[6] => RegGENERAL_Register[6].DATAIN
SC_RegGENERAL_data_InBUS[7] => RegGENERAL_Register[7].DATAIN


|BB_SYSTEM|SC_RegGENERAL:SC_RegGENERAL_u2
SC_RegGENERAL_data_OutBUS[0] <= RegGENERAL_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[1] <= RegGENERAL_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[2] <= RegGENERAL_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[3] <= RegGENERAL_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[4] <= RegGENERAL_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[5] <= RegGENERAL_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[6] <= RegGENERAL_Register[6].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[7] <= RegGENERAL_Register[7].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[0].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[1].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[2].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[3].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[4].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[5].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[6].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[7].CLK
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[0].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[1].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[2].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[3].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[4].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[5].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[6].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[7].ACLR
SC_RegGENERAL_load_InLow => RegGENERAL_Register[0].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[7].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[6].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[5].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[4].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[3].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[2].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[1].ENA
SC_RegGENERAL_data_InBUS[0] => RegGENERAL_Register[0].DATAIN
SC_RegGENERAL_data_InBUS[1] => RegGENERAL_Register[1].DATAIN
SC_RegGENERAL_data_InBUS[2] => RegGENERAL_Register[2].DATAIN
SC_RegGENERAL_data_InBUS[3] => RegGENERAL_Register[3].DATAIN
SC_RegGENERAL_data_InBUS[4] => RegGENERAL_Register[4].DATAIN
SC_RegGENERAL_data_InBUS[5] => RegGENERAL_Register[5].DATAIN
SC_RegGENERAL_data_InBUS[6] => RegGENERAL_Register[6].DATAIN
SC_RegGENERAL_data_InBUS[7] => RegGENERAL_Register[7].DATAIN


|BB_SYSTEM|SC_RegGENERAL:SC_RegGENERAL_u3
SC_RegGENERAL_data_OutBUS[0] <= RegGENERAL_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[1] <= RegGENERAL_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[2] <= RegGENERAL_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[3] <= RegGENERAL_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[4] <= RegGENERAL_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[5] <= RegGENERAL_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[6] <= RegGENERAL_Register[6].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[7] <= RegGENERAL_Register[7].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[0].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[1].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[2].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[3].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[4].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[5].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[6].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[7].CLK
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[0].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[1].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[2].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[3].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[4].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[5].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[6].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[7].ACLR
SC_RegGENERAL_load_InLow => RegGENERAL_Register[0].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[7].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[6].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[5].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[4].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[3].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[2].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[1].ENA
SC_RegGENERAL_data_InBUS[0] => RegGENERAL_Register[0].DATAIN
SC_RegGENERAL_data_InBUS[1] => RegGENERAL_Register[1].DATAIN
SC_RegGENERAL_data_InBUS[2] => RegGENERAL_Register[2].DATAIN
SC_RegGENERAL_data_InBUS[3] => RegGENERAL_Register[3].DATAIN
SC_RegGENERAL_data_InBUS[4] => RegGENERAL_Register[4].DATAIN
SC_RegGENERAL_data_InBUS[5] => RegGENERAL_Register[5].DATAIN
SC_RegGENERAL_data_InBUS[6] => RegGENERAL_Register[6].DATAIN
SC_RegGENERAL_data_InBUS[7] => RegGENERAL_Register[7].DATAIN


|BB_SYSTEM|SC_RegGENERAL:SC_RegGENERAL_u4
SC_RegGENERAL_data_OutBUS[0] <= RegGENERAL_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[1] <= RegGENERAL_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[2] <= RegGENERAL_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[3] <= RegGENERAL_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[4] <= RegGENERAL_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[5] <= RegGENERAL_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[6] <= RegGENERAL_Register[6].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[7] <= RegGENERAL_Register[7].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[0].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[1].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[2].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[3].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[4].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[5].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[6].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[7].CLK
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[0].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[1].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[2].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[3].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[4].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[5].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[6].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[7].ACLR
SC_RegGENERAL_load_InLow => RegGENERAL_Register[0].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[7].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[6].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[5].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[4].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[3].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[2].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[1].ENA
SC_RegGENERAL_data_InBUS[0] => RegGENERAL_Register[0].DATAIN
SC_RegGENERAL_data_InBUS[1] => RegGENERAL_Register[1].DATAIN
SC_RegGENERAL_data_InBUS[2] => RegGENERAL_Register[2].DATAIN
SC_RegGENERAL_data_InBUS[3] => RegGENERAL_Register[3].DATAIN
SC_RegGENERAL_data_InBUS[4] => RegGENERAL_Register[4].DATAIN
SC_RegGENERAL_data_InBUS[5] => RegGENERAL_Register[5].DATAIN
SC_RegGENERAL_data_InBUS[6] => RegGENERAL_Register[6].DATAIN
SC_RegGENERAL_data_InBUS[7] => RegGENERAL_Register[7].DATAIN


|BB_SYSTEM|SC_RegGENERAL:SC_RegGENERAL_u5
SC_RegGENERAL_data_OutBUS[0] <= RegGENERAL_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[1] <= RegGENERAL_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[2] <= RegGENERAL_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[3] <= RegGENERAL_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[4] <= RegGENERAL_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[5] <= RegGENERAL_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[6] <= RegGENERAL_Register[6].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[7] <= RegGENERAL_Register[7].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[0].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[1].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[2].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[3].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[4].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[5].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[6].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[7].CLK
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[0].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[1].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[2].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[3].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[4].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[5].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[6].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[7].ACLR
SC_RegGENERAL_load_InLow => RegGENERAL_Register[0].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[7].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[6].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[5].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[4].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[3].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[2].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[1].ENA
SC_RegGENERAL_data_InBUS[0] => RegGENERAL_Register[0].DATAIN
SC_RegGENERAL_data_InBUS[1] => RegGENERAL_Register[1].DATAIN
SC_RegGENERAL_data_InBUS[2] => RegGENERAL_Register[2].DATAIN
SC_RegGENERAL_data_InBUS[3] => RegGENERAL_Register[3].DATAIN
SC_RegGENERAL_data_InBUS[4] => RegGENERAL_Register[4].DATAIN
SC_RegGENERAL_data_InBUS[5] => RegGENERAL_Register[5].DATAIN
SC_RegGENERAL_data_InBUS[6] => RegGENERAL_Register[6].DATAIN
SC_RegGENERAL_data_InBUS[7] => RegGENERAL_Register[7].DATAIN


|BB_SYSTEM|SC_RegGENERAL:SC_RegGENERAL_u6
SC_RegGENERAL_data_OutBUS[0] <= RegGENERAL_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[1] <= RegGENERAL_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[2] <= RegGENERAL_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[3] <= RegGENERAL_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[4] <= RegGENERAL_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[5] <= RegGENERAL_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[6] <= RegGENERAL_Register[6].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[7] <= RegGENERAL_Register[7].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[0].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[1].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[2].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[3].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[4].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[5].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[6].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[7].CLK
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[0].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[1].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[2].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[3].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[4].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[5].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[6].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[7].ACLR
SC_RegGENERAL_load_InLow => RegGENERAL_Register[0].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[7].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[6].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[5].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[4].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[3].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[2].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[1].ENA
SC_RegGENERAL_data_InBUS[0] => RegGENERAL_Register[0].DATAIN
SC_RegGENERAL_data_InBUS[1] => RegGENERAL_Register[1].DATAIN
SC_RegGENERAL_data_InBUS[2] => RegGENERAL_Register[2].DATAIN
SC_RegGENERAL_data_InBUS[3] => RegGENERAL_Register[3].DATAIN
SC_RegGENERAL_data_InBUS[4] => RegGENERAL_Register[4].DATAIN
SC_RegGENERAL_data_InBUS[5] => RegGENERAL_Register[5].DATAIN
SC_RegGENERAL_data_InBUS[6] => RegGENERAL_Register[6].DATAIN
SC_RegGENERAL_data_InBUS[7] => RegGENERAL_Register[7].DATAIN


|BB_SYSTEM|SC_RegGENERAL:SC_RegGENERAL_u7
SC_RegGENERAL_data_OutBUS[0] <= RegGENERAL_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[1] <= RegGENERAL_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[2] <= RegGENERAL_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[3] <= RegGENERAL_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[4] <= RegGENERAL_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[5] <= RegGENERAL_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[6] <= RegGENERAL_Register[6].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[7] <= RegGENERAL_Register[7].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[0].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[1].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[2].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[3].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[4].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[5].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[6].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[7].CLK
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[0].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[1].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[2].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[3].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[4].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[5].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[6].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[7].ACLR
SC_RegGENERAL_load_InLow => RegGENERAL_Register[0].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[7].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[6].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[5].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[4].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[3].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[2].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[1].ENA
SC_RegGENERAL_data_InBUS[0] => RegGENERAL_Register[0].DATAIN
SC_RegGENERAL_data_InBUS[1] => RegGENERAL_Register[1].DATAIN
SC_RegGENERAL_data_InBUS[2] => RegGENERAL_Register[2].DATAIN
SC_RegGENERAL_data_InBUS[3] => RegGENERAL_Register[3].DATAIN
SC_RegGENERAL_data_InBUS[4] => RegGENERAL_Register[4].DATAIN
SC_RegGENERAL_data_InBUS[5] => RegGENERAL_Register[5].DATAIN
SC_RegGENERAL_data_InBUS[6] => RegGENERAL_Register[6].DATAIN
SC_RegGENERAL_data_InBUS[7] => RegGENERAL_Register[7].DATAIN


|BB_SYSTEM|CC_DELAY:CC_DELAY_u0
CC_DELAY_Data_outBus[0] <= CC_DELAY_Data_inBus[0].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[1] <= CC_DELAY_Data_inBus[1].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[2] <= CC_DELAY_Data_inBus[2].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[3] <= CC_DELAY_Data_inBus[3].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[4] <= CC_DELAY_Data_inBus[4].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[5] <= CC_DELAY_Data_inBus[5].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[6] <= CC_DELAY_Data_inBus[6].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[7] <= CC_DELAY_Data_inBus[7].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_inBus[0] => CC_DELAY_Data_outBus[0].DATAIN
CC_DELAY_Data_inBus[1] => CC_DELAY_Data_outBus[1].DATAIN
CC_DELAY_Data_inBus[2] => CC_DELAY_Data_outBus[2].DATAIN
CC_DELAY_Data_inBus[3] => CC_DELAY_Data_outBus[3].DATAIN
CC_DELAY_Data_inBus[4] => CC_DELAY_Data_outBus[4].DATAIN
CC_DELAY_Data_inBus[5] => CC_DELAY_Data_outBus[5].DATAIN
CC_DELAY_Data_inBus[6] => CC_DELAY_Data_outBus[6].DATAIN
CC_DELAY_Data_inBus[7] => CC_DELAY_Data_outBus[7].DATAIN


|BB_SYSTEM|CC_DELAY:CC_DELAY_u1
CC_DELAY_Data_outBus[0] <= CC_DELAY_Data_inBus[0].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[1] <= CC_DELAY_Data_inBus[1].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[2] <= CC_DELAY_Data_inBus[2].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[3] <= CC_DELAY_Data_inBus[3].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[4] <= CC_DELAY_Data_inBus[4].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[5] <= CC_DELAY_Data_inBus[5].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[6] <= CC_DELAY_Data_inBus[6].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[7] <= CC_DELAY_Data_inBus[7].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_inBus[0] => CC_DELAY_Data_outBus[0].DATAIN
CC_DELAY_Data_inBus[1] => CC_DELAY_Data_outBus[1].DATAIN
CC_DELAY_Data_inBus[2] => CC_DELAY_Data_outBus[2].DATAIN
CC_DELAY_Data_inBus[3] => CC_DELAY_Data_outBus[3].DATAIN
CC_DELAY_Data_inBus[4] => CC_DELAY_Data_outBus[4].DATAIN
CC_DELAY_Data_inBus[5] => CC_DELAY_Data_outBus[5].DATAIN
CC_DELAY_Data_inBus[6] => CC_DELAY_Data_outBus[6].DATAIN
CC_DELAY_Data_inBus[7] => CC_DELAY_Data_outBus[7].DATAIN


|BB_SYSTEM|CC_DELAY:CC_DELAY_u2
CC_DELAY_Data_outBus[0] <= CC_DELAY_Data_inBus[0].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[1] <= CC_DELAY_Data_inBus[1].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[2] <= CC_DELAY_Data_inBus[2].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[3] <= CC_DELAY_Data_inBus[3].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[4] <= CC_DELAY_Data_inBus[4].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[5] <= CC_DELAY_Data_inBus[5].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[6] <= CC_DELAY_Data_inBus[6].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[7] <= CC_DELAY_Data_inBus[7].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_inBus[0] => CC_DELAY_Data_outBus[0].DATAIN
CC_DELAY_Data_inBus[1] => CC_DELAY_Data_outBus[1].DATAIN
CC_DELAY_Data_inBus[2] => CC_DELAY_Data_outBus[2].DATAIN
CC_DELAY_Data_inBus[3] => CC_DELAY_Data_outBus[3].DATAIN
CC_DELAY_Data_inBus[4] => CC_DELAY_Data_outBus[4].DATAIN
CC_DELAY_Data_inBus[5] => CC_DELAY_Data_outBus[5].DATAIN
CC_DELAY_Data_inBus[6] => CC_DELAY_Data_outBus[6].DATAIN
CC_DELAY_Data_inBus[7] => CC_DELAY_Data_outBus[7].DATAIN


|BB_SYSTEM|CC_DELAY:CC_DELAY_u3
CC_DELAY_Data_outBus[0] <= CC_DELAY_Data_inBus[0].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[1] <= CC_DELAY_Data_inBus[1].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[2] <= CC_DELAY_Data_inBus[2].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[3] <= CC_DELAY_Data_inBus[3].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[4] <= CC_DELAY_Data_inBus[4].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[5] <= CC_DELAY_Data_inBus[5].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[6] <= CC_DELAY_Data_inBus[6].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[7] <= CC_DELAY_Data_inBus[7].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_inBus[0] => CC_DELAY_Data_outBus[0].DATAIN
CC_DELAY_Data_inBus[1] => CC_DELAY_Data_outBus[1].DATAIN
CC_DELAY_Data_inBus[2] => CC_DELAY_Data_outBus[2].DATAIN
CC_DELAY_Data_inBus[3] => CC_DELAY_Data_outBus[3].DATAIN
CC_DELAY_Data_inBus[4] => CC_DELAY_Data_outBus[4].DATAIN
CC_DELAY_Data_inBus[5] => CC_DELAY_Data_outBus[5].DATAIN
CC_DELAY_Data_inBus[6] => CC_DELAY_Data_outBus[6].DATAIN
CC_DELAY_Data_inBus[7] => CC_DELAY_Data_outBus[7].DATAIN


|BB_SYSTEM|CC_DELAY:CC_DELAY_u4
CC_DELAY_Data_outBus[0] <= CC_DELAY_Data_inBus[0].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[1] <= CC_DELAY_Data_inBus[1].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[2] <= CC_DELAY_Data_inBus[2].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[3] <= CC_DELAY_Data_inBus[3].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[4] <= CC_DELAY_Data_inBus[4].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[5] <= CC_DELAY_Data_inBus[5].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[6] <= CC_DELAY_Data_inBus[6].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[7] <= CC_DELAY_Data_inBus[7].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_inBus[0] => CC_DELAY_Data_outBus[0].DATAIN
CC_DELAY_Data_inBus[1] => CC_DELAY_Data_outBus[1].DATAIN
CC_DELAY_Data_inBus[2] => CC_DELAY_Data_outBus[2].DATAIN
CC_DELAY_Data_inBus[3] => CC_DELAY_Data_outBus[3].DATAIN
CC_DELAY_Data_inBus[4] => CC_DELAY_Data_outBus[4].DATAIN
CC_DELAY_Data_inBus[5] => CC_DELAY_Data_outBus[5].DATAIN
CC_DELAY_Data_inBus[6] => CC_DELAY_Data_outBus[6].DATAIN
CC_DELAY_Data_inBus[7] => CC_DELAY_Data_outBus[7].DATAIN


|BB_SYSTEM|CC_DELAY:CC_DELAY_u5
CC_DELAY_Data_outBus[0] <= CC_DELAY_Data_inBus[0].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[1] <= CC_DELAY_Data_inBus[1].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[2] <= CC_DELAY_Data_inBus[2].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[3] <= CC_DELAY_Data_inBus[3].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[4] <= CC_DELAY_Data_inBus[4].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[5] <= CC_DELAY_Data_inBus[5].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[6] <= CC_DELAY_Data_inBus[6].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[7] <= CC_DELAY_Data_inBus[7].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_inBus[0] => CC_DELAY_Data_outBus[0].DATAIN
CC_DELAY_Data_inBus[1] => CC_DELAY_Data_outBus[1].DATAIN
CC_DELAY_Data_inBus[2] => CC_DELAY_Data_outBus[2].DATAIN
CC_DELAY_Data_inBus[3] => CC_DELAY_Data_outBus[3].DATAIN
CC_DELAY_Data_inBus[4] => CC_DELAY_Data_outBus[4].DATAIN
CC_DELAY_Data_inBus[5] => CC_DELAY_Data_outBus[5].DATAIN
CC_DELAY_Data_inBus[6] => CC_DELAY_Data_outBus[6].DATAIN
CC_DELAY_Data_inBus[7] => CC_DELAY_Data_outBus[7].DATAIN


|BB_SYSTEM|CC_DELAY:CC_DELAY_u6
CC_DELAY_Data_outBus[0] <= CC_DELAY_Data_inBus[0].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[1] <= CC_DELAY_Data_inBus[1].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[2] <= CC_DELAY_Data_inBus[2].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[3] <= CC_DELAY_Data_inBus[3].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[4] <= CC_DELAY_Data_inBus[4].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[5] <= CC_DELAY_Data_inBus[5].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[6] <= CC_DELAY_Data_inBus[6].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[7] <= CC_DELAY_Data_inBus[7].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_inBus[0] => CC_DELAY_Data_outBus[0].DATAIN
CC_DELAY_Data_inBus[1] => CC_DELAY_Data_outBus[1].DATAIN
CC_DELAY_Data_inBus[2] => CC_DELAY_Data_outBus[2].DATAIN
CC_DELAY_Data_inBus[3] => CC_DELAY_Data_outBus[3].DATAIN
CC_DELAY_Data_inBus[4] => CC_DELAY_Data_outBus[4].DATAIN
CC_DELAY_Data_inBus[5] => CC_DELAY_Data_outBus[5].DATAIN
CC_DELAY_Data_inBus[6] => CC_DELAY_Data_outBus[6].DATAIN
CC_DELAY_Data_inBus[7] => CC_DELAY_Data_outBus[7].DATAIN


|BB_SYSTEM|CC_MUX3_1:CC_MUX3_1_u0
CC_MUX3_1_DataBus_Out[0] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[1] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[2] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[3] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[4] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[5] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[6] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[7] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_Selector_In[0] => Equal0.IN1
CC_MUX3_1_Selector_In[0] => Equal1.IN0
CC_MUX3_1_Selector_In[1] => Equal0.IN0
CC_MUX3_1_Selector_In[1] => Equal1.IN1
CC_MUX3_1_DataBus1_In[0] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[1] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[2] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[3] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[4] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[5] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[6] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[7] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[0] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[1] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[2] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[3] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[4] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[5] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[6] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[7] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus3_In[0] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[1] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[2] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[3] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[4] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[5] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[6] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[7] => CC_MUX3_1_DataBus_Out.DATAA


|BB_SYSTEM|CC_MUX3_1:CC_MUX3_1_u1
CC_MUX3_1_DataBus_Out[0] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[1] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[2] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[3] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[4] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[5] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[6] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[7] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_Selector_In[0] => Equal0.IN1
CC_MUX3_1_Selector_In[0] => Equal1.IN0
CC_MUX3_1_Selector_In[1] => Equal0.IN0
CC_MUX3_1_Selector_In[1] => Equal1.IN1
CC_MUX3_1_DataBus1_In[0] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[1] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[2] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[3] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[4] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[5] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[6] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[7] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[0] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[1] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[2] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[3] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[4] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[5] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[6] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[7] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus3_In[0] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[1] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[2] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[3] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[4] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[5] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[6] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[7] => CC_MUX3_1_DataBus_Out.DATAA


|BB_SYSTEM|CC_MUX3_1:CC_MUX3_1_u2
CC_MUX3_1_DataBus_Out[0] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[1] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[2] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[3] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[4] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[5] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[6] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[7] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_Selector_In[0] => Equal0.IN1
CC_MUX3_1_Selector_In[0] => Equal1.IN0
CC_MUX3_1_Selector_In[1] => Equal0.IN0
CC_MUX3_1_Selector_In[1] => Equal1.IN1
CC_MUX3_1_DataBus1_In[0] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[1] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[2] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[3] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[4] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[5] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[6] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[7] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[0] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[1] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[2] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[3] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[4] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[5] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[6] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[7] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus3_In[0] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[1] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[2] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[3] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[4] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[5] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[6] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[7] => CC_MUX3_1_DataBus_Out.DATAA


|BB_SYSTEM|CC_MUX3_1:CC_MUX3_1_u3
CC_MUX3_1_DataBus_Out[0] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[1] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[2] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[3] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[4] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[5] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[6] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[7] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_Selector_In[0] => Equal0.IN1
CC_MUX3_1_Selector_In[0] => Equal1.IN0
CC_MUX3_1_Selector_In[1] => Equal0.IN0
CC_MUX3_1_Selector_In[1] => Equal1.IN1
CC_MUX3_1_DataBus1_In[0] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[1] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[2] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[3] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[4] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[5] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[6] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[7] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[0] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[1] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[2] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[3] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[4] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[5] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[6] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[7] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus3_In[0] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[1] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[2] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[3] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[4] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[5] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[6] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[7] => CC_MUX3_1_DataBus_Out.DATAA


|BB_SYSTEM|CC_MUX3_1:CC_MUX3_1_u4
CC_MUX3_1_DataBus_Out[0] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[1] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[2] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[3] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[4] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[5] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[6] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[7] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_Selector_In[0] => Equal0.IN1
CC_MUX3_1_Selector_In[0] => Equal1.IN0
CC_MUX3_1_Selector_In[1] => Equal0.IN0
CC_MUX3_1_Selector_In[1] => Equal1.IN1
CC_MUX3_1_DataBus1_In[0] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[1] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[2] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[3] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[4] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[5] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[6] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[7] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[0] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[1] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[2] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[3] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[4] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[5] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[6] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[7] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus3_In[0] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[1] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[2] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[3] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[4] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[5] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[6] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[7] => CC_MUX3_1_DataBus_Out.DATAA


|BB_SYSTEM|CC_MUX3_1:CC_MUX3_1_u5
CC_MUX3_1_DataBus_Out[0] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[1] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[2] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[3] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[4] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[5] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[6] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[7] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_Selector_In[0] => Equal0.IN1
CC_MUX3_1_Selector_In[0] => Equal1.IN0
CC_MUX3_1_Selector_In[1] => Equal0.IN0
CC_MUX3_1_Selector_In[1] => Equal1.IN1
CC_MUX3_1_DataBus1_In[0] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[1] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[2] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[3] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[4] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[5] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[6] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[7] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[0] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[1] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[2] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[3] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[4] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[5] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[6] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[7] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus3_In[0] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[1] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[2] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[3] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[4] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[5] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[6] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[7] => CC_MUX3_1_DataBus_Out.DATAA


|BB_SYSTEM|CC_MUX3_1:CC_MUX3_1_u6
CC_MUX3_1_DataBus_Out[0] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[1] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[2] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[3] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[4] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[5] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[6] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[7] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_Selector_In[0] => Equal0.IN1
CC_MUX3_1_Selector_In[0] => Equal1.IN0
CC_MUX3_1_Selector_In[1] => Equal0.IN0
CC_MUX3_1_Selector_In[1] => Equal1.IN1
CC_MUX3_1_DataBus1_In[0] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[1] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[2] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[3] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[4] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[5] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[6] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[7] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[0] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[1] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[2] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[3] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[4] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[5] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[6] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[7] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus3_In[0] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[1] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[2] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[3] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[4] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[5] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[6] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[7] => CC_MUX3_1_DataBus_Out.DATAA


|BB_SYSTEM|CC_MUX3_1:CC_MUX3_1_u7
CC_MUX3_1_DataBus_Out[0] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[1] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[2] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[3] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[4] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[5] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[6] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_DataBus_Out[7] <= CC_MUX3_1_DataBus_Out.DB_MAX_OUTPUT_PORT_TYPE
CC_MUX3_1_Selector_In[0] => Equal0.IN1
CC_MUX3_1_Selector_In[0] => Equal1.IN0
CC_MUX3_1_Selector_In[1] => Equal0.IN0
CC_MUX3_1_Selector_In[1] => Equal1.IN1
CC_MUX3_1_DataBus1_In[0] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[1] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[2] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[3] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[4] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[5] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[6] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus1_In[7] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[0] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[1] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[2] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[3] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[4] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[5] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[6] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus2_In[7] => CC_MUX3_1_DataBus_Out.DATAB
CC_MUX3_1_DataBus3_In[0] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[1] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[2] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[3] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[4] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[5] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[6] => CC_MUX3_1_DataBus_Out.DATAA
CC_MUX3_1_DataBus3_In[7] => CC_MUX3_1_DataBus_Out.DATAA


|BB_SYSTEM|SC_RegSHIFTER_P1:SC_RegSHIFTER_P1_u0
SC_RegSHIFTER_P1_data_OutBUS[0] <= RegSHIFTER_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_RegSHIFTER_P1_data_OutBUS[1] <= RegSHIFTER_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_RegSHIFTER_P1_data_OutBUS[2] <= RegSHIFTER_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_RegSHIFTER_P1_data_OutBUS[3] <= RegSHIFTER_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_RegSHIFTER_P1_data_OutBUS[4] <= RegSHIFTER_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_RegSHIFTER_P1_data_OutBUS[5] <= RegSHIFTER_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_RegSHIFTER_P1_data_OutBUS[6] <= RegSHIFTER_Register[6].DB_MAX_OUTPUT_PORT_TYPE
SC_RegSHIFTER_P1_data_OutBUS[7] <= RegSHIFTER_Register[7].DB_MAX_OUTPUT_PORT_TYPE
SC_RegSHIFTER_P1_CLOCK_50 => RegSHIFTER_Register[0].CLK
SC_RegSHIFTER_P1_CLOCK_50 => RegSHIFTER_Register[1].CLK
SC_RegSHIFTER_P1_CLOCK_50 => RegSHIFTER_Register[2].CLK
SC_RegSHIFTER_P1_CLOCK_50 => RegSHIFTER_Register[3].CLK
SC_RegSHIFTER_P1_CLOCK_50 => RegSHIFTER_Register[4].CLK
SC_RegSHIFTER_P1_CLOCK_50 => RegSHIFTER_Register[5].CLK
SC_RegSHIFTER_P1_CLOCK_50 => RegSHIFTER_Register[6].CLK
SC_RegSHIFTER_P1_CLOCK_50 => RegSHIFTER_Register[7].CLK
SC_RegSHIFTER_P1_RESET_InHigh => RegSHIFTER_Register[0].ACLR
SC_RegSHIFTER_P1_RESET_InHigh => RegSHIFTER_Register[1].ACLR
SC_RegSHIFTER_P1_RESET_InHigh => RegSHIFTER_Register[2].ACLR
SC_RegSHIFTER_P1_RESET_InHigh => RegSHIFTER_Register[3].ACLR
SC_RegSHIFTER_P1_RESET_InHigh => RegSHIFTER_Register[4].ACLR
SC_RegSHIFTER_P1_RESET_InHigh => RegSHIFTER_Register[5].ACLR
SC_RegSHIFTER_P1_RESET_InHigh => RegSHIFTER_Register[6].ACLR
SC_RegSHIFTER_P1_RESET_InHigh => RegSHIFTER_Register[7].ACLR
SC_RegSHIFTER_P1_load_InLow => RegSHIFTER_Signal[7].OUTPUTSELECT
SC_RegSHIFTER_P1_load_InLow => RegSHIFTER_Signal[6].OUTPUTSELECT
SC_RegSHIFTER_P1_load_InLow => RegSHIFTER_Signal[5].OUTPUTSELECT
SC_RegSHIFTER_P1_load_InLow => RegSHIFTER_Signal[4].OUTPUTSELECT
SC_RegSHIFTER_P1_load_InLow => RegSHIFTER_Signal[3].OUTPUTSELECT
SC_RegSHIFTER_P1_load_InLow => RegSHIFTER_Signal[2].OUTPUTSELECT
SC_RegSHIFTER_P1_load_InLow => RegSHIFTER_Signal[1].OUTPUTSELECT
SC_RegSHIFTER_P1_load_InLow => RegSHIFTER_Signal[0].OUTPUTSELECT
SC_RegSHIFTER_P1_shiftselection_In[0] => Equal1.IN0
SC_RegSHIFTER_P1_shiftselection_In[0] => Equal3.IN1
SC_RegSHIFTER_P1_shiftselection_In[1] => Equal1.IN1
SC_RegSHIFTER_P1_shiftselection_In[1] => Equal3.IN0
SC_RegSHIFTER_P1_data_InBUS[0] => Equal0.IN7
SC_RegSHIFTER_P1_data_InBUS[1] => Equal0.IN0
SC_RegSHIFTER_P1_data_InBUS[2] => Equal0.IN6
SC_RegSHIFTER_P1_data_InBUS[3] => Equal0.IN5
SC_RegSHIFTER_P1_data_InBUS[4] => Equal0.IN4
SC_RegSHIFTER_P1_data_InBUS[5] => Equal0.IN3
SC_RegSHIFTER_P1_data_InBUS[6] => Equal0.IN2
SC_RegSHIFTER_P1_data_InBUS[7] => Equal0.IN1


|BB_SYSTEM|CC_PLAYER_COMPARATOR:CC_PLAYER_COMPARATOR_u0
CC_PLAYER_COMPARATOR_Data_OutBus[0] <= CC_PLAYER_COMPARATOR_Data_OutBus.DB_MAX_OUTPUT_PORT_TYPE
CC_PLAYER_COMPARATOR_Data_OutBus[1] <= CC_PLAYER_COMPARATOR_Data_OutBus.DB_MAX_OUTPUT_PORT_TYPE
CC_PLAYER_COMPARATOR_Data_OutBus[2] <= CC_PLAYER_COMPARATOR_Data_OutBus.DB_MAX_OUTPUT_PORT_TYPE
CC_PLAYER_COMPARATOR_Data_OutBus[3] <= CC_PLAYER_COMPARATOR_Data_OutBus.DB_MAX_OUTPUT_PORT_TYPE
CC_PLAYER_COMPARATOR_Data_OutBus[4] <= CC_PLAYER_COMPARATOR_Data_OutBus.DB_MAX_OUTPUT_PORT_TYPE
CC_PLAYER_COMPARATOR_Data_OutBus[5] <= CC_PLAYER_COMPARATOR_Data_OutBus.DB_MAX_OUTPUT_PORT_TYPE
CC_PLAYER_COMPARATOR_Data_OutBus[6] <= CC_PLAYER_COMPARATOR_Data_OutBus.DB_MAX_OUTPUT_PORT_TYPE
CC_PLAYER_COMPARATOR_Data_OutBus[7] <= CC_PLAYER_COMPARATOR_Data_OutBus.DB_MAX_OUTPUT_PORT_TYPE
CC_PLAYER_COMPARATOR_Lost_OutLow <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
CC_PLAYER_COMPARATOR_Player_InBus[0] => always0.IN0
CC_PLAYER_COMPARATOR_Player_InBus[0] => CC_PLAYER_COMPARATOR_Data_OutBus.IN0
CC_PLAYER_COMPARATOR_Player_InBus[1] => always0.IN0
CC_PLAYER_COMPARATOR_Player_InBus[1] => CC_PLAYER_COMPARATOR_Data_OutBus.IN0
CC_PLAYER_COMPARATOR_Player_InBus[2] => always0.IN0
CC_PLAYER_COMPARATOR_Player_InBus[2] => CC_PLAYER_COMPARATOR_Data_OutBus.IN0
CC_PLAYER_COMPARATOR_Player_InBus[3] => always0.IN0
CC_PLAYER_COMPARATOR_Player_InBus[3] => CC_PLAYER_COMPARATOR_Data_OutBus.IN0
CC_PLAYER_COMPARATOR_Player_InBus[4] => always0.IN0
CC_PLAYER_COMPARATOR_Player_InBus[4] => CC_PLAYER_COMPARATOR_Data_OutBus.IN0
CC_PLAYER_COMPARATOR_Player_InBus[5] => always0.IN0
CC_PLAYER_COMPARATOR_Player_InBus[5] => CC_PLAYER_COMPARATOR_Data_OutBus.IN0
CC_PLAYER_COMPARATOR_Player_InBus[6] => always0.IN0
CC_PLAYER_COMPARATOR_Player_InBus[6] => CC_PLAYER_COMPARATOR_Data_OutBus.IN0
CC_PLAYER_COMPARATOR_Player_InBus[7] => always0.IN0
CC_PLAYER_COMPARATOR_Player_InBus[7] => CC_PLAYER_COMPARATOR_Data_OutBus.IN0
CC_PLAYER_COMPARATOR_Obstacle_InBus[0] => always0.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[0] => CC_PLAYER_COMPARATOR_Data_OutBus.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[1] => always0.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[1] => CC_PLAYER_COMPARATOR_Data_OutBus.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[2] => always0.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[2] => CC_PLAYER_COMPARATOR_Data_OutBus.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[3] => always0.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[3] => CC_PLAYER_COMPARATOR_Data_OutBus.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[4] => always0.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[4] => CC_PLAYER_COMPARATOR_Data_OutBus.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[5] => always0.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[5] => CC_PLAYER_COMPARATOR_Data_OutBus.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[6] => always0.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[6] => CC_PLAYER_COMPARATOR_Data_OutBus.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[7] => always0.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[7] => CC_PLAYER_COMPARATOR_Data_OutBus.IN1


|BB_SYSTEM|SC_POINTCOUNTER:SC_POINTCOUNTER_u0
SC_POINTCOUNTER_Data_OutBus[0] <= SC_POINTCOUNTER_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_POINTCOUNTER_Data_OutBus[1] <= SC_POINTCOUNTER_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_POINTCOUNTER_Data_OutBus[2] <= SC_POINTCOUNTER_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_POINTCOUNTER_Data_OutBus[3] <= SC_POINTCOUNTER_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_POINTCOUNTER_Data_OutBus[4] <= SC_POINTCOUNTER_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_POINTCOUNTER_Data_OutBus[5] <= SC_POINTCOUNTER_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_POINTCOUNTER_Progress_inLow[0] => LessThan0.IN10
SC_POINTCOUNTER_Progress_inLow[1] => LessThan0.IN9
SC_POINTCOUNTER_Progress_inLow[2] => LessThan0.IN8
SC_POINTCOUNTER_Progress_inLow[3] => LessThan0.IN7
SC_POINTCOUNTER_Progress_inLow[4] => LessThan0.IN6
SC_POINTCOUNTER_CLOCK_50 => SC_POINTCOUNTER_Register[0].CLK
SC_POINTCOUNTER_CLOCK_50 => SC_POINTCOUNTER_Register[1].CLK
SC_POINTCOUNTER_CLOCK_50 => SC_POINTCOUNTER_Register[2].CLK
SC_POINTCOUNTER_CLOCK_50 => SC_POINTCOUNTER_Register[3].CLK
SC_POINTCOUNTER_CLOCK_50 => SC_POINTCOUNTER_Register[4].CLK
SC_POINTCOUNTER_CLOCK_50 => SC_POINTCOUNTER_Register[5].CLK
SC_POINTCOUNTER_RESET_InHigh => SC_POINTCOUNTER_Register[0].ACLR
SC_POINTCOUNTER_RESET_InHigh => SC_POINTCOUNTER_Register[1].ACLR
SC_POINTCOUNTER_RESET_InHigh => SC_POINTCOUNTER_Register[2].ACLR
SC_POINTCOUNTER_RESET_InHigh => SC_POINTCOUNTER_Register[3].ACLR
SC_POINTCOUNTER_RESET_InHigh => SC_POINTCOUNTER_Register[4].ACLR
SC_POINTCOUNTER_RESET_InHigh => SC_POINTCOUNTER_Register[5].ACLR
SC_POINTCOUNTER_Current_In[0] => ~NO_FANOUT~
SC_POINTCOUNTER_Current_In[1] => ~NO_FANOUT~
SC_POINTCOUNTER_Current_In[2] => ~NO_FANOUT~
SC_POINTCOUNTER_Lost_inLow => always0.IN1
SC_POINTCOUNTER_upCount_inLow => always0.IN1


|BB_SYSTEM|CC_LEVELMANAGER_P2:CC_LEVELMANAGER_P2_u0
CC_LEVELMANAGER_P2_Lv_OutBus[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
CC_LEVELMANAGER_P2_Lv_OutBus[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
CC_LEVELMANAGER_P2_Lv_OutBus[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
CC_LEVELMANAGER_P2_Lv_OutBus[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
CC_LEVELMANAGER_P2_Lv_OutBus[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
CC_LEVELMANAGER_P2_Lv_OutBus[5] <= <GND>
CC_LEVELMANAGER_P2_Lv_OutBus[6] <= <GND>
CC_LEVELMANAGER_P2_Lv_OutBus[7] <= <GND>
CC_LEVELMANAGER_P2_Progress[0] => Equal0.IN31
CC_LEVELMANAGER_P2_Progress[0] => Equal1.IN0
CC_LEVELMANAGER_P2_Progress[0] => Equal2.IN31
CC_LEVELMANAGER_P2_Progress[0] => Equal3.IN1
CC_LEVELMANAGER_P2_Progress[0] => Equal4.IN31
CC_LEVELMANAGER_P2_Progress[0] => Equal5.IN1
CC_LEVELMANAGER_P2_Progress[0] => Equal6.IN31
CC_LEVELMANAGER_P2_Progress[0] => Equal7.IN2
CC_LEVELMANAGER_P2_Progress[0] => Equal8.IN31
CC_LEVELMANAGER_P2_Progress[0] => Equal9.IN1
CC_LEVELMANAGER_P2_Progress[0] => Equal10.IN2
CC_LEVELMANAGER_P2_Progress[0] => Equal11.IN31
CC_LEVELMANAGER_P2_Progress[0] => Equal12.IN2
CC_LEVELMANAGER_P2_Progress[0] => Equal13.IN31
CC_LEVELMANAGER_P2_Progress[0] => Equal14.IN3
CC_LEVELMANAGER_P2_Progress[0] => Equal15.IN31
CC_LEVELMANAGER_P2_Progress[0] => Equal16.IN1
CC_LEVELMANAGER_P2_Progress[0] => Equal17.IN31
CC_LEVELMANAGER_P2_Progress[0] => Equal18.IN2
CC_LEVELMANAGER_P2_Progress[0] => Equal19.IN31
CC_LEVELMANAGER_P2_Progress[1] => Equal0.IN1
CC_LEVELMANAGER_P2_Progress[1] => Equal1.IN31
CC_LEVELMANAGER_P2_Progress[1] => Equal2.IN0
CC_LEVELMANAGER_P2_Progress[1] => Equal3.IN0
CC_LEVELMANAGER_P2_Progress[1] => Equal4.IN30
CC_LEVELMANAGER_P2_Progress[1] => Equal5.IN31
CC_LEVELMANAGER_P2_Progress[1] => Equal6.IN1
CC_LEVELMANAGER_P2_Progress[1] => Equal7.IN1
CC_LEVELMANAGER_P2_Progress[1] => Equal8.IN30
CC_LEVELMANAGER_P2_Progress[1] => Equal9.IN31
CC_LEVELMANAGER_P2_Progress[1] => Equal10.IN1
CC_LEVELMANAGER_P2_Progress[1] => Equal11.IN30
CC_LEVELMANAGER_P2_Progress[1] => Equal12.IN31
CC_LEVELMANAGER_P2_Progress[1] => Equal13.IN2
CC_LEVELMANAGER_P2_Progress[1] => Equal14.IN2
CC_LEVELMANAGER_P2_Progress[1] => Equal15.IN30
CC_LEVELMANAGER_P2_Progress[1] => Equal16.IN31
CC_LEVELMANAGER_P2_Progress[1] => Equal17.IN1
CC_LEVELMANAGER_P2_Progress[1] => Equal18.IN1
CC_LEVELMANAGER_P2_Progress[1] => Equal19.IN30
CC_LEVELMANAGER_P2_Progress[2] => Equal0.IN30
CC_LEVELMANAGER_P2_Progress[2] => Equal1.IN30
CC_LEVELMANAGER_P2_Progress[2] => Equal2.IN30
CC_LEVELMANAGER_P2_Progress[2] => Equal3.IN31
CC_LEVELMANAGER_P2_Progress[2] => Equal4.IN0
CC_LEVELMANAGER_P2_Progress[2] => Equal5.IN0
CC_LEVELMANAGER_P2_Progress[2] => Equal6.IN0
CC_LEVELMANAGER_P2_Progress[2] => Equal7.IN0
CC_LEVELMANAGER_P2_Progress[2] => Equal8.IN29
CC_LEVELMANAGER_P2_Progress[2] => Equal9.IN30
CC_LEVELMANAGER_P2_Progress[2] => Equal10.IN31
CC_LEVELMANAGER_P2_Progress[2] => Equal11.IN1
CC_LEVELMANAGER_P2_Progress[2] => Equal12.IN1
CC_LEVELMANAGER_P2_Progress[2] => Equal13.IN1
CC_LEVELMANAGER_P2_Progress[2] => Equal14.IN1
CC_LEVELMANAGER_P2_Progress[2] => Equal15.IN29
CC_LEVELMANAGER_P2_Progress[2] => Equal16.IN30
CC_LEVELMANAGER_P2_Progress[2] => Equal17.IN30
CC_LEVELMANAGER_P2_Progress[2] => Equal18.IN31
CC_LEVELMANAGER_P2_Progress[2] => Equal19.IN1
CC_LEVELMANAGER_P2_Progress[3] => Equal0.IN0
CC_LEVELMANAGER_P2_Progress[3] => Equal1.IN29
CC_LEVELMANAGER_P2_Progress[3] => Equal2.IN29
CC_LEVELMANAGER_P2_Progress[3] => Equal3.IN30
CC_LEVELMANAGER_P2_Progress[3] => Equal4.IN29
CC_LEVELMANAGER_P2_Progress[3] => Equal5.IN30
CC_LEVELMANAGER_P2_Progress[3] => Equal6.IN30
CC_LEVELMANAGER_P2_Progress[3] => Equal7.IN31
CC_LEVELMANAGER_P2_Progress[3] => Equal8.IN0
CC_LEVELMANAGER_P2_Progress[3] => Equal9.IN0
CC_LEVELMANAGER_P2_Progress[3] => Equal10.IN0
CC_LEVELMANAGER_P2_Progress[3] => Equal11.IN0
CC_LEVELMANAGER_P2_Progress[3] => Equal12.IN0
CC_LEVELMANAGER_P2_Progress[3] => Equal13.IN0
CC_LEVELMANAGER_P2_Progress[3] => Equal14.IN0
CC_LEVELMANAGER_P2_Progress[3] => Equal15.IN28
CC_LEVELMANAGER_P2_Progress[3] => Equal16.IN29
CC_LEVELMANAGER_P2_Progress[3] => Equal17.IN29
CC_LEVELMANAGER_P2_Progress[3] => Equal18.IN30
CC_LEVELMANAGER_P2_Progress[3] => Equal19.IN29
CC_LEVELMANAGER_P2_Progress[4] => Equal0.IN29
CC_LEVELMANAGER_P2_Progress[4] => Equal1.IN28
CC_LEVELMANAGER_P2_Progress[4] => Equal2.IN28
CC_LEVELMANAGER_P2_Progress[4] => Equal3.IN29
CC_LEVELMANAGER_P2_Progress[4] => Equal4.IN28
CC_LEVELMANAGER_P2_Progress[4] => Equal5.IN29
CC_LEVELMANAGER_P2_Progress[4] => Equal6.IN29
CC_LEVELMANAGER_P2_Progress[4] => Equal7.IN30
CC_LEVELMANAGER_P2_Progress[4] => Equal8.IN28
CC_LEVELMANAGER_P2_Progress[4] => Equal9.IN29
CC_LEVELMANAGER_P2_Progress[4] => Equal10.IN30
CC_LEVELMANAGER_P2_Progress[4] => Equal11.IN29
CC_LEVELMANAGER_P2_Progress[4] => Equal12.IN30
CC_LEVELMANAGER_P2_Progress[4] => Equal13.IN30
CC_LEVELMANAGER_P2_Progress[4] => Equal14.IN31
CC_LEVELMANAGER_P2_Progress[4] => Equal15.IN0
CC_LEVELMANAGER_P2_Progress[4] => Equal16.IN0
CC_LEVELMANAGER_P2_Progress[4] => Equal17.IN0
CC_LEVELMANAGER_P2_Progress[4] => Equal18.IN0
CC_LEVELMANAGER_P2_Progress[4] => Equal19.IN0
CC_LEVELMANAGER_P2_Current[0] => Mux0.IN10
CC_LEVELMANAGER_P2_Current[0] => Mux1.IN10
CC_LEVELMANAGER_P2_Current[0] => Mux2.IN10
CC_LEVELMANAGER_P2_Current[0] => Mux3.IN10
CC_LEVELMANAGER_P2_Current[0] => Mux4.IN10
CC_LEVELMANAGER_P2_Current[1] => Mux0.IN9
CC_LEVELMANAGER_P2_Current[1] => Mux1.IN9
CC_LEVELMANAGER_P2_Current[1] => Mux2.IN9
CC_LEVELMANAGER_P2_Current[1] => Mux3.IN9
CC_LEVELMANAGER_P2_Current[1] => Mux4.IN9
CC_LEVELMANAGER_P2_Current[2] => Mux0.IN8
CC_LEVELMANAGER_P2_Current[2] => Mux1.IN8
CC_LEVELMANAGER_P2_Current[2] => Mux2.IN8
CC_LEVELMANAGER_P2_Current[2] => Mux3.IN8
CC_LEVELMANAGER_P2_Current[2] => Mux4.IN8


|BB_SYSTEM|SC_RegGENERAL:SC_RegGENERAL_P2_u0
SC_RegGENERAL_data_OutBUS[0] <= RegGENERAL_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[1] <= RegGENERAL_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[2] <= RegGENERAL_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[3] <= RegGENERAL_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[4] <= RegGENERAL_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[5] <= RegGENERAL_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[6] <= RegGENERAL_Register[6].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[7] <= RegGENERAL_Register[7].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[0].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[1].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[2].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[3].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[4].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[5].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[6].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[7].CLK
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[0].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[1].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[2].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[3].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[4].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[5].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[6].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[7].ACLR
SC_RegGENERAL_load_InLow => RegGENERAL_Register[0].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[7].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[6].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[5].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[4].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[3].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[2].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[1].ENA
SC_RegGENERAL_data_InBUS[0] => RegGENERAL_Register[0].DATAIN
SC_RegGENERAL_data_InBUS[1] => RegGENERAL_Register[1].DATAIN
SC_RegGENERAL_data_InBUS[2] => RegGENERAL_Register[2].DATAIN
SC_RegGENERAL_data_InBUS[3] => RegGENERAL_Register[3].DATAIN
SC_RegGENERAL_data_InBUS[4] => RegGENERAL_Register[4].DATAIN
SC_RegGENERAL_data_InBUS[5] => RegGENERAL_Register[5].DATAIN
SC_RegGENERAL_data_InBUS[6] => RegGENERAL_Register[6].DATAIN
SC_RegGENERAL_data_InBUS[7] => RegGENERAL_Register[7].DATAIN


|BB_SYSTEM|SC_RegGENERAL:SC_RegGENERAL_P2_u1
SC_RegGENERAL_data_OutBUS[0] <= RegGENERAL_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[1] <= RegGENERAL_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[2] <= RegGENERAL_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[3] <= RegGENERAL_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[4] <= RegGENERAL_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[5] <= RegGENERAL_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[6] <= RegGENERAL_Register[6].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[7] <= RegGENERAL_Register[7].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[0].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[1].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[2].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[3].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[4].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[5].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[6].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[7].CLK
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[0].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[1].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[2].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[3].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[4].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[5].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[6].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[7].ACLR
SC_RegGENERAL_load_InLow => RegGENERAL_Register[0].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[7].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[6].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[5].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[4].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[3].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[2].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[1].ENA
SC_RegGENERAL_data_InBUS[0] => RegGENERAL_Register[0].DATAIN
SC_RegGENERAL_data_InBUS[1] => RegGENERAL_Register[1].DATAIN
SC_RegGENERAL_data_InBUS[2] => RegGENERAL_Register[2].DATAIN
SC_RegGENERAL_data_InBUS[3] => RegGENERAL_Register[3].DATAIN
SC_RegGENERAL_data_InBUS[4] => RegGENERAL_Register[4].DATAIN
SC_RegGENERAL_data_InBUS[5] => RegGENERAL_Register[5].DATAIN
SC_RegGENERAL_data_InBUS[6] => RegGENERAL_Register[6].DATAIN
SC_RegGENERAL_data_InBUS[7] => RegGENERAL_Register[7].DATAIN


|BB_SYSTEM|SC_RegGENERAL:SC_RegGENERAL_P2_u2
SC_RegGENERAL_data_OutBUS[0] <= RegGENERAL_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[1] <= RegGENERAL_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[2] <= RegGENERAL_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[3] <= RegGENERAL_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[4] <= RegGENERAL_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[5] <= RegGENERAL_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[6] <= RegGENERAL_Register[6].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[7] <= RegGENERAL_Register[7].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[0].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[1].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[2].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[3].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[4].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[5].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[6].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[7].CLK
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[0].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[1].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[2].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[3].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[4].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[5].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[6].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[7].ACLR
SC_RegGENERAL_load_InLow => RegGENERAL_Register[0].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[7].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[6].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[5].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[4].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[3].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[2].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[1].ENA
SC_RegGENERAL_data_InBUS[0] => RegGENERAL_Register[0].DATAIN
SC_RegGENERAL_data_InBUS[1] => RegGENERAL_Register[1].DATAIN
SC_RegGENERAL_data_InBUS[2] => RegGENERAL_Register[2].DATAIN
SC_RegGENERAL_data_InBUS[3] => RegGENERAL_Register[3].DATAIN
SC_RegGENERAL_data_InBUS[4] => RegGENERAL_Register[4].DATAIN
SC_RegGENERAL_data_InBUS[5] => RegGENERAL_Register[5].DATAIN
SC_RegGENERAL_data_InBUS[6] => RegGENERAL_Register[6].DATAIN
SC_RegGENERAL_data_InBUS[7] => RegGENERAL_Register[7].DATAIN


|BB_SYSTEM|SC_RegGENERAL:SC_RegGENERAL_P2_u3
SC_RegGENERAL_data_OutBUS[0] <= RegGENERAL_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[1] <= RegGENERAL_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[2] <= RegGENERAL_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[3] <= RegGENERAL_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[4] <= RegGENERAL_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[5] <= RegGENERAL_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[6] <= RegGENERAL_Register[6].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[7] <= RegGENERAL_Register[7].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[0].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[1].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[2].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[3].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[4].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[5].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[6].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[7].CLK
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[0].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[1].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[2].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[3].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[4].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[5].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[6].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[7].ACLR
SC_RegGENERAL_load_InLow => RegGENERAL_Register[0].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[7].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[6].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[5].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[4].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[3].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[2].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[1].ENA
SC_RegGENERAL_data_InBUS[0] => RegGENERAL_Register[0].DATAIN
SC_RegGENERAL_data_InBUS[1] => RegGENERAL_Register[1].DATAIN
SC_RegGENERAL_data_InBUS[2] => RegGENERAL_Register[2].DATAIN
SC_RegGENERAL_data_InBUS[3] => RegGENERAL_Register[3].DATAIN
SC_RegGENERAL_data_InBUS[4] => RegGENERAL_Register[4].DATAIN
SC_RegGENERAL_data_InBUS[5] => RegGENERAL_Register[5].DATAIN
SC_RegGENERAL_data_InBUS[6] => RegGENERAL_Register[6].DATAIN
SC_RegGENERAL_data_InBUS[7] => RegGENERAL_Register[7].DATAIN


|BB_SYSTEM|SC_RegGENERAL:SC_RegGENERAL_P2_u4
SC_RegGENERAL_data_OutBUS[0] <= RegGENERAL_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[1] <= RegGENERAL_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[2] <= RegGENERAL_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[3] <= RegGENERAL_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[4] <= RegGENERAL_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[5] <= RegGENERAL_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[6] <= RegGENERAL_Register[6].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[7] <= RegGENERAL_Register[7].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[0].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[1].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[2].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[3].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[4].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[5].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[6].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[7].CLK
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[0].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[1].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[2].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[3].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[4].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[5].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[6].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[7].ACLR
SC_RegGENERAL_load_InLow => RegGENERAL_Register[0].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[7].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[6].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[5].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[4].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[3].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[2].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[1].ENA
SC_RegGENERAL_data_InBUS[0] => RegGENERAL_Register[0].DATAIN
SC_RegGENERAL_data_InBUS[1] => RegGENERAL_Register[1].DATAIN
SC_RegGENERAL_data_InBUS[2] => RegGENERAL_Register[2].DATAIN
SC_RegGENERAL_data_InBUS[3] => RegGENERAL_Register[3].DATAIN
SC_RegGENERAL_data_InBUS[4] => RegGENERAL_Register[4].DATAIN
SC_RegGENERAL_data_InBUS[5] => RegGENERAL_Register[5].DATAIN
SC_RegGENERAL_data_InBUS[6] => RegGENERAL_Register[6].DATAIN
SC_RegGENERAL_data_InBUS[7] => RegGENERAL_Register[7].DATAIN


|BB_SYSTEM|SC_RegGENERAL:SC_RegGENERAL_P2_u5
SC_RegGENERAL_data_OutBUS[0] <= RegGENERAL_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[1] <= RegGENERAL_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[2] <= RegGENERAL_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[3] <= RegGENERAL_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[4] <= RegGENERAL_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[5] <= RegGENERAL_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[6] <= RegGENERAL_Register[6].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[7] <= RegGENERAL_Register[7].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[0].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[1].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[2].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[3].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[4].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[5].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[6].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[7].CLK
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[0].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[1].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[2].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[3].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[4].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[5].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[6].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[7].ACLR
SC_RegGENERAL_load_InLow => RegGENERAL_Register[0].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[7].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[6].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[5].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[4].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[3].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[2].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[1].ENA
SC_RegGENERAL_data_InBUS[0] => RegGENERAL_Register[0].DATAIN
SC_RegGENERAL_data_InBUS[1] => RegGENERAL_Register[1].DATAIN
SC_RegGENERAL_data_InBUS[2] => RegGENERAL_Register[2].DATAIN
SC_RegGENERAL_data_InBUS[3] => RegGENERAL_Register[3].DATAIN
SC_RegGENERAL_data_InBUS[4] => RegGENERAL_Register[4].DATAIN
SC_RegGENERAL_data_InBUS[5] => RegGENERAL_Register[5].DATAIN
SC_RegGENERAL_data_InBUS[6] => RegGENERAL_Register[6].DATAIN
SC_RegGENERAL_data_InBUS[7] => RegGENERAL_Register[7].DATAIN


|BB_SYSTEM|SC_RegGENERAL:SC_RegGENERAL_P2_u6
SC_RegGENERAL_data_OutBUS[0] <= RegGENERAL_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[1] <= RegGENERAL_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[2] <= RegGENERAL_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[3] <= RegGENERAL_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[4] <= RegGENERAL_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[5] <= RegGENERAL_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[6] <= RegGENERAL_Register[6].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[7] <= RegGENERAL_Register[7].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[0].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[1].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[2].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[3].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[4].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[5].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[6].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[7].CLK
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[0].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[1].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[2].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[3].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[4].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[5].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[6].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[7].ACLR
SC_RegGENERAL_load_InLow => RegGENERAL_Register[0].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[7].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[6].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[5].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[4].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[3].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[2].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[1].ENA
SC_RegGENERAL_data_InBUS[0] => RegGENERAL_Register[0].DATAIN
SC_RegGENERAL_data_InBUS[1] => RegGENERAL_Register[1].DATAIN
SC_RegGENERAL_data_InBUS[2] => RegGENERAL_Register[2].DATAIN
SC_RegGENERAL_data_InBUS[3] => RegGENERAL_Register[3].DATAIN
SC_RegGENERAL_data_InBUS[4] => RegGENERAL_Register[4].DATAIN
SC_RegGENERAL_data_InBUS[5] => RegGENERAL_Register[5].DATAIN
SC_RegGENERAL_data_InBUS[6] => RegGENERAL_Register[6].DATAIN
SC_RegGENERAL_data_InBUS[7] => RegGENERAL_Register[7].DATAIN


|BB_SYSTEM|SC_RegGENERAL:SC_RegGENERAL_P2_u7
SC_RegGENERAL_data_OutBUS[0] <= RegGENERAL_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[1] <= RegGENERAL_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[2] <= RegGENERAL_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[3] <= RegGENERAL_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[4] <= RegGENERAL_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[5] <= RegGENERAL_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[6] <= RegGENERAL_Register[6].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_data_OutBUS[7] <= RegGENERAL_Register[7].DB_MAX_OUTPUT_PORT_TYPE
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[0].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[1].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[2].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[3].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[4].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[5].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[6].CLK
SC_RegGENERAL_CLOCK_50 => RegGENERAL_Register[7].CLK
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[0].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[1].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[2].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[3].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[4].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[5].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[6].ACLR
SC_RegGENERAL_RESET_InHigh => RegGENERAL_Register[7].ACLR
SC_RegGENERAL_load_InLow => RegGENERAL_Register[0].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[7].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[6].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[5].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[4].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[3].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[2].ENA
SC_RegGENERAL_load_InLow => RegGENERAL_Register[1].ENA
SC_RegGENERAL_data_InBUS[0] => RegGENERAL_Register[0].DATAIN
SC_RegGENERAL_data_InBUS[1] => RegGENERAL_Register[1].DATAIN
SC_RegGENERAL_data_InBUS[2] => RegGENERAL_Register[2].DATAIN
SC_RegGENERAL_data_InBUS[3] => RegGENERAL_Register[3].DATAIN
SC_RegGENERAL_data_InBUS[4] => RegGENERAL_Register[4].DATAIN
SC_RegGENERAL_data_InBUS[5] => RegGENERAL_Register[5].DATAIN
SC_RegGENERAL_data_InBUS[6] => RegGENERAL_Register[6].DATAIN
SC_RegGENERAL_data_InBUS[7] => RegGENERAL_Register[7].DATAIN


|BB_SYSTEM|CC_DELAY:CC_DELAY_PLAYER2_u0
CC_DELAY_Data_outBus[0] <= CC_DELAY_Data_inBus[0].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[1] <= CC_DELAY_Data_inBus[1].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[2] <= CC_DELAY_Data_inBus[2].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[3] <= CC_DELAY_Data_inBus[3].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[4] <= CC_DELAY_Data_inBus[4].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[5] <= CC_DELAY_Data_inBus[5].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[6] <= CC_DELAY_Data_inBus[6].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[7] <= CC_DELAY_Data_inBus[7].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_inBus[0] => CC_DELAY_Data_outBus[0].DATAIN
CC_DELAY_Data_inBus[1] => CC_DELAY_Data_outBus[1].DATAIN
CC_DELAY_Data_inBus[2] => CC_DELAY_Data_outBus[2].DATAIN
CC_DELAY_Data_inBus[3] => CC_DELAY_Data_outBus[3].DATAIN
CC_DELAY_Data_inBus[4] => CC_DELAY_Data_outBus[4].DATAIN
CC_DELAY_Data_inBus[5] => CC_DELAY_Data_outBus[5].DATAIN
CC_DELAY_Data_inBus[6] => CC_DELAY_Data_outBus[6].DATAIN
CC_DELAY_Data_inBus[7] => CC_DELAY_Data_outBus[7].DATAIN


|BB_SYSTEM|CC_DELAY:CC_DELAY_PLAYER2_u1
CC_DELAY_Data_outBus[0] <= CC_DELAY_Data_inBus[0].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[1] <= CC_DELAY_Data_inBus[1].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[2] <= CC_DELAY_Data_inBus[2].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[3] <= CC_DELAY_Data_inBus[3].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[4] <= CC_DELAY_Data_inBus[4].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[5] <= CC_DELAY_Data_inBus[5].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[6] <= CC_DELAY_Data_inBus[6].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[7] <= CC_DELAY_Data_inBus[7].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_inBus[0] => CC_DELAY_Data_outBus[0].DATAIN
CC_DELAY_Data_inBus[1] => CC_DELAY_Data_outBus[1].DATAIN
CC_DELAY_Data_inBus[2] => CC_DELAY_Data_outBus[2].DATAIN
CC_DELAY_Data_inBus[3] => CC_DELAY_Data_outBus[3].DATAIN
CC_DELAY_Data_inBus[4] => CC_DELAY_Data_outBus[4].DATAIN
CC_DELAY_Data_inBus[5] => CC_DELAY_Data_outBus[5].DATAIN
CC_DELAY_Data_inBus[6] => CC_DELAY_Data_outBus[6].DATAIN
CC_DELAY_Data_inBus[7] => CC_DELAY_Data_outBus[7].DATAIN


|BB_SYSTEM|CC_DELAY:CC_DELAY_PLAYER2_u2
CC_DELAY_Data_outBus[0] <= CC_DELAY_Data_inBus[0].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[1] <= CC_DELAY_Data_inBus[1].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[2] <= CC_DELAY_Data_inBus[2].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[3] <= CC_DELAY_Data_inBus[3].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[4] <= CC_DELAY_Data_inBus[4].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[5] <= CC_DELAY_Data_inBus[5].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[6] <= CC_DELAY_Data_inBus[6].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[7] <= CC_DELAY_Data_inBus[7].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_inBus[0] => CC_DELAY_Data_outBus[0].DATAIN
CC_DELAY_Data_inBus[1] => CC_DELAY_Data_outBus[1].DATAIN
CC_DELAY_Data_inBus[2] => CC_DELAY_Data_outBus[2].DATAIN
CC_DELAY_Data_inBus[3] => CC_DELAY_Data_outBus[3].DATAIN
CC_DELAY_Data_inBus[4] => CC_DELAY_Data_outBus[4].DATAIN
CC_DELAY_Data_inBus[5] => CC_DELAY_Data_outBus[5].DATAIN
CC_DELAY_Data_inBus[6] => CC_DELAY_Data_outBus[6].DATAIN
CC_DELAY_Data_inBus[7] => CC_DELAY_Data_outBus[7].DATAIN


|BB_SYSTEM|CC_DELAY:CC_DELAY_PLAYER2_u3
CC_DELAY_Data_outBus[0] <= CC_DELAY_Data_inBus[0].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[1] <= CC_DELAY_Data_inBus[1].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[2] <= CC_DELAY_Data_inBus[2].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[3] <= CC_DELAY_Data_inBus[3].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[4] <= CC_DELAY_Data_inBus[4].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[5] <= CC_DELAY_Data_inBus[5].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[6] <= CC_DELAY_Data_inBus[6].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[7] <= CC_DELAY_Data_inBus[7].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_inBus[0] => CC_DELAY_Data_outBus[0].DATAIN
CC_DELAY_Data_inBus[1] => CC_DELAY_Data_outBus[1].DATAIN
CC_DELAY_Data_inBus[2] => CC_DELAY_Data_outBus[2].DATAIN
CC_DELAY_Data_inBus[3] => CC_DELAY_Data_outBus[3].DATAIN
CC_DELAY_Data_inBus[4] => CC_DELAY_Data_outBus[4].DATAIN
CC_DELAY_Data_inBus[5] => CC_DELAY_Data_outBus[5].DATAIN
CC_DELAY_Data_inBus[6] => CC_DELAY_Data_outBus[6].DATAIN
CC_DELAY_Data_inBus[7] => CC_DELAY_Data_outBus[7].DATAIN


|BB_SYSTEM|CC_DELAY:CC_DELAY_PLAYER2_u4
CC_DELAY_Data_outBus[0] <= CC_DELAY_Data_inBus[0].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[1] <= CC_DELAY_Data_inBus[1].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[2] <= CC_DELAY_Data_inBus[2].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[3] <= CC_DELAY_Data_inBus[3].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[4] <= CC_DELAY_Data_inBus[4].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[5] <= CC_DELAY_Data_inBus[5].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[6] <= CC_DELAY_Data_inBus[6].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[7] <= CC_DELAY_Data_inBus[7].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_inBus[0] => CC_DELAY_Data_outBus[0].DATAIN
CC_DELAY_Data_inBus[1] => CC_DELAY_Data_outBus[1].DATAIN
CC_DELAY_Data_inBus[2] => CC_DELAY_Data_outBus[2].DATAIN
CC_DELAY_Data_inBus[3] => CC_DELAY_Data_outBus[3].DATAIN
CC_DELAY_Data_inBus[4] => CC_DELAY_Data_outBus[4].DATAIN
CC_DELAY_Data_inBus[5] => CC_DELAY_Data_outBus[5].DATAIN
CC_DELAY_Data_inBus[6] => CC_DELAY_Data_outBus[6].DATAIN
CC_DELAY_Data_inBus[7] => CC_DELAY_Data_outBus[7].DATAIN


|BB_SYSTEM|CC_DELAY:CC_DELAY_PLAYER2_u5
CC_DELAY_Data_outBus[0] <= CC_DELAY_Data_inBus[0].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[1] <= CC_DELAY_Data_inBus[1].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[2] <= CC_DELAY_Data_inBus[2].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[3] <= CC_DELAY_Data_inBus[3].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[4] <= CC_DELAY_Data_inBus[4].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[5] <= CC_DELAY_Data_inBus[5].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[6] <= CC_DELAY_Data_inBus[6].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[7] <= CC_DELAY_Data_inBus[7].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_inBus[0] => CC_DELAY_Data_outBus[0].DATAIN
CC_DELAY_Data_inBus[1] => CC_DELAY_Data_outBus[1].DATAIN
CC_DELAY_Data_inBus[2] => CC_DELAY_Data_outBus[2].DATAIN
CC_DELAY_Data_inBus[3] => CC_DELAY_Data_outBus[3].DATAIN
CC_DELAY_Data_inBus[4] => CC_DELAY_Data_outBus[4].DATAIN
CC_DELAY_Data_inBus[5] => CC_DELAY_Data_outBus[5].DATAIN
CC_DELAY_Data_inBus[6] => CC_DELAY_Data_outBus[6].DATAIN
CC_DELAY_Data_inBus[7] => CC_DELAY_Data_outBus[7].DATAIN


|BB_SYSTEM|CC_DELAY:CC_DELAY_PLAYER2_u6
CC_DELAY_Data_outBus[0] <= CC_DELAY_Data_inBus[0].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[1] <= CC_DELAY_Data_inBus[1].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[2] <= CC_DELAY_Data_inBus[2].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[3] <= CC_DELAY_Data_inBus[3].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[4] <= CC_DELAY_Data_inBus[4].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[5] <= CC_DELAY_Data_inBus[5].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[6] <= CC_DELAY_Data_inBus[6].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_outBus[7] <= CC_DELAY_Data_inBus[7].DB_MAX_OUTPUT_PORT_TYPE
CC_DELAY_Data_inBus[0] => CC_DELAY_Data_outBus[0].DATAIN
CC_DELAY_Data_inBus[1] => CC_DELAY_Data_outBus[1].DATAIN
CC_DELAY_Data_inBus[2] => CC_DELAY_Data_outBus[2].DATAIN
CC_DELAY_Data_inBus[3] => CC_DELAY_Data_outBus[3].DATAIN
CC_DELAY_Data_inBus[4] => CC_DELAY_Data_outBus[4].DATAIN
CC_DELAY_Data_inBus[5] => CC_DELAY_Data_outBus[5].DATAIN
CC_DELAY_Data_inBus[6] => CC_DELAY_Data_outBus[6].DATAIN
CC_DELAY_Data_inBus[7] => CC_DELAY_Data_outBus[7].DATAIN


|BB_SYSTEM|SC_RegSHIFTER_P2:SC_RegSHIFTER_P2_u0
SC_RegSHIFTER_P2_data_OutBUS[0] <= RegSHIFTER_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_RegSHIFTER_P2_data_OutBUS[1] <= RegSHIFTER_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_RegSHIFTER_P2_data_OutBUS[2] <= RegSHIFTER_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_RegSHIFTER_P2_data_OutBUS[3] <= RegSHIFTER_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_RegSHIFTER_P2_data_OutBUS[4] <= RegSHIFTER_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_RegSHIFTER_P2_data_OutBUS[5] <= RegSHIFTER_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_RegSHIFTER_P2_data_OutBUS[6] <= RegSHIFTER_Register[6].DB_MAX_OUTPUT_PORT_TYPE
SC_RegSHIFTER_P2_data_OutBUS[7] <= RegSHIFTER_Register[7].DB_MAX_OUTPUT_PORT_TYPE
SC_RegSHIFTER_P2_CLOCK_50 => RegSHIFTER_Register[0].CLK
SC_RegSHIFTER_P2_CLOCK_50 => RegSHIFTER_Register[1].CLK
SC_RegSHIFTER_P2_CLOCK_50 => RegSHIFTER_Register[2].CLK
SC_RegSHIFTER_P2_CLOCK_50 => RegSHIFTER_Register[3].CLK
SC_RegSHIFTER_P2_CLOCK_50 => RegSHIFTER_Register[4].CLK
SC_RegSHIFTER_P2_CLOCK_50 => RegSHIFTER_Register[5].CLK
SC_RegSHIFTER_P2_CLOCK_50 => RegSHIFTER_Register[6].CLK
SC_RegSHIFTER_P2_CLOCK_50 => RegSHIFTER_Register[7].CLK
SC_RegSHIFTER_P2_RESET_InHigh => RegSHIFTER_Register[0].ACLR
SC_RegSHIFTER_P2_RESET_InHigh => RegSHIFTER_Register[1].ACLR
SC_RegSHIFTER_P2_RESET_InHigh => RegSHIFTER_Register[2].ACLR
SC_RegSHIFTER_P2_RESET_InHigh => RegSHIFTER_Register[3].ACLR
SC_RegSHIFTER_P2_RESET_InHigh => RegSHIFTER_Register[4].ACLR
SC_RegSHIFTER_P2_RESET_InHigh => RegSHIFTER_Register[5].ACLR
SC_RegSHIFTER_P2_RESET_InHigh => RegSHIFTER_Register[6].ACLR
SC_RegSHIFTER_P2_RESET_InHigh => RegSHIFTER_Register[7].ACLR
SC_RegSHIFTER_P2_load_InLow => RegSHIFTER_Signal[7].OUTPUTSELECT
SC_RegSHIFTER_P2_load_InLow => RegSHIFTER_Signal[6].OUTPUTSELECT
SC_RegSHIFTER_P2_load_InLow => RegSHIFTER_Signal[5].OUTPUTSELECT
SC_RegSHIFTER_P2_load_InLow => RegSHIFTER_Signal[4].OUTPUTSELECT
SC_RegSHIFTER_P2_load_InLow => RegSHIFTER_Signal[3].OUTPUTSELECT
SC_RegSHIFTER_P2_load_InLow => RegSHIFTER_Signal[2].OUTPUTSELECT
SC_RegSHIFTER_P2_load_InLow => RegSHIFTER_Signal[1].OUTPUTSELECT
SC_RegSHIFTER_P2_load_InLow => RegSHIFTER_Signal[0].OUTPUTSELECT
SC_RegSHIFTER_P2_shiftselection_In[0] => Equal0.IN0
SC_RegSHIFTER_P2_shiftselection_In[0] => Equal2.IN1
SC_RegSHIFTER_P2_shiftselection_In[1] => Equal0.IN1
SC_RegSHIFTER_P2_shiftselection_In[1] => Equal2.IN0
SC_RegSHIFTER_P2_data_InBUS[0] => RegSHIFTER_Signal[0].DATAB
SC_RegSHIFTER_P2_data_InBUS[1] => RegSHIFTER_Signal[1].DATAB
SC_RegSHIFTER_P2_data_InBUS[2] => RegSHIFTER_Signal[2].DATAB
SC_RegSHIFTER_P2_data_InBUS[3] => RegSHIFTER_Signal[3].DATAB
SC_RegSHIFTER_P2_data_InBUS[4] => RegSHIFTER_Signal[4].DATAB
SC_RegSHIFTER_P2_data_InBUS[5] => RegSHIFTER_Signal[5].DATAB
SC_RegSHIFTER_P2_data_InBUS[6] => RegSHIFTER_Signal[6].DATAB
SC_RegSHIFTER_P2_data_InBUS[7] => RegSHIFTER_Signal[7].DATAB


|BB_SYSTEM|CC_PLAYER_COMPARATOR:CC_PLAYER_COMPARATOR_u1
CC_PLAYER_COMPARATOR_Data_OutBus[0] <= CC_PLAYER_COMPARATOR_Data_OutBus.DB_MAX_OUTPUT_PORT_TYPE
CC_PLAYER_COMPARATOR_Data_OutBus[1] <= CC_PLAYER_COMPARATOR_Data_OutBus.DB_MAX_OUTPUT_PORT_TYPE
CC_PLAYER_COMPARATOR_Data_OutBus[2] <= CC_PLAYER_COMPARATOR_Data_OutBus.DB_MAX_OUTPUT_PORT_TYPE
CC_PLAYER_COMPARATOR_Data_OutBus[3] <= CC_PLAYER_COMPARATOR_Data_OutBus.DB_MAX_OUTPUT_PORT_TYPE
CC_PLAYER_COMPARATOR_Data_OutBus[4] <= CC_PLAYER_COMPARATOR_Data_OutBus.DB_MAX_OUTPUT_PORT_TYPE
CC_PLAYER_COMPARATOR_Data_OutBus[5] <= CC_PLAYER_COMPARATOR_Data_OutBus.DB_MAX_OUTPUT_PORT_TYPE
CC_PLAYER_COMPARATOR_Data_OutBus[6] <= CC_PLAYER_COMPARATOR_Data_OutBus.DB_MAX_OUTPUT_PORT_TYPE
CC_PLAYER_COMPARATOR_Data_OutBus[7] <= CC_PLAYER_COMPARATOR_Data_OutBus.DB_MAX_OUTPUT_PORT_TYPE
CC_PLAYER_COMPARATOR_Lost_OutLow <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
CC_PLAYER_COMPARATOR_Player_InBus[0] => always0.IN0
CC_PLAYER_COMPARATOR_Player_InBus[0] => CC_PLAYER_COMPARATOR_Data_OutBus.IN0
CC_PLAYER_COMPARATOR_Player_InBus[1] => always0.IN0
CC_PLAYER_COMPARATOR_Player_InBus[1] => CC_PLAYER_COMPARATOR_Data_OutBus.IN0
CC_PLAYER_COMPARATOR_Player_InBus[2] => always0.IN0
CC_PLAYER_COMPARATOR_Player_InBus[2] => CC_PLAYER_COMPARATOR_Data_OutBus.IN0
CC_PLAYER_COMPARATOR_Player_InBus[3] => always0.IN0
CC_PLAYER_COMPARATOR_Player_InBus[3] => CC_PLAYER_COMPARATOR_Data_OutBus.IN0
CC_PLAYER_COMPARATOR_Player_InBus[4] => always0.IN0
CC_PLAYER_COMPARATOR_Player_InBus[4] => CC_PLAYER_COMPARATOR_Data_OutBus.IN0
CC_PLAYER_COMPARATOR_Player_InBus[5] => always0.IN0
CC_PLAYER_COMPARATOR_Player_InBus[5] => CC_PLAYER_COMPARATOR_Data_OutBus.IN0
CC_PLAYER_COMPARATOR_Player_InBus[6] => always0.IN0
CC_PLAYER_COMPARATOR_Player_InBus[6] => CC_PLAYER_COMPARATOR_Data_OutBus.IN0
CC_PLAYER_COMPARATOR_Player_InBus[7] => always0.IN0
CC_PLAYER_COMPARATOR_Player_InBus[7] => CC_PLAYER_COMPARATOR_Data_OutBus.IN0
CC_PLAYER_COMPARATOR_Obstacle_InBus[0] => always0.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[0] => CC_PLAYER_COMPARATOR_Data_OutBus.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[1] => always0.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[1] => CC_PLAYER_COMPARATOR_Data_OutBus.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[2] => always0.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[2] => CC_PLAYER_COMPARATOR_Data_OutBus.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[3] => always0.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[3] => CC_PLAYER_COMPARATOR_Data_OutBus.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[4] => always0.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[4] => CC_PLAYER_COMPARATOR_Data_OutBus.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[5] => always0.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[5] => CC_PLAYER_COMPARATOR_Data_OutBus.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[6] => always0.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[6] => CC_PLAYER_COMPARATOR_Data_OutBus.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[7] => always0.IN1
CC_PLAYER_COMPARATOR_Obstacle_InBus[7] => CC_PLAYER_COMPARATOR_Data_OutBus.IN1


|BB_SYSTEM|SC_POINTCOUNTER:SC_POINTCOUNTER_u1
SC_POINTCOUNTER_Data_OutBus[0] <= SC_POINTCOUNTER_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_POINTCOUNTER_Data_OutBus[1] <= SC_POINTCOUNTER_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_POINTCOUNTER_Data_OutBus[2] <= SC_POINTCOUNTER_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_POINTCOUNTER_Data_OutBus[3] <= SC_POINTCOUNTER_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_POINTCOUNTER_Data_OutBus[4] <= SC_POINTCOUNTER_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_POINTCOUNTER_Data_OutBus[5] <= SC_POINTCOUNTER_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_POINTCOUNTER_Progress_inLow[0] => LessThan0.IN10
SC_POINTCOUNTER_Progress_inLow[1] => LessThan0.IN9
SC_POINTCOUNTER_Progress_inLow[2] => LessThan0.IN8
SC_POINTCOUNTER_Progress_inLow[3] => LessThan0.IN7
SC_POINTCOUNTER_Progress_inLow[4] => LessThan0.IN6
SC_POINTCOUNTER_CLOCK_50 => SC_POINTCOUNTER_Register[0].CLK
SC_POINTCOUNTER_CLOCK_50 => SC_POINTCOUNTER_Register[1].CLK
SC_POINTCOUNTER_CLOCK_50 => SC_POINTCOUNTER_Register[2].CLK
SC_POINTCOUNTER_CLOCK_50 => SC_POINTCOUNTER_Register[3].CLK
SC_POINTCOUNTER_CLOCK_50 => SC_POINTCOUNTER_Register[4].CLK
SC_POINTCOUNTER_CLOCK_50 => SC_POINTCOUNTER_Register[5].CLK
SC_POINTCOUNTER_RESET_InHigh => SC_POINTCOUNTER_Register[0].ACLR
SC_POINTCOUNTER_RESET_InHigh => SC_POINTCOUNTER_Register[1].ACLR
SC_POINTCOUNTER_RESET_InHigh => SC_POINTCOUNTER_Register[2].ACLR
SC_POINTCOUNTER_RESET_InHigh => SC_POINTCOUNTER_Register[3].ACLR
SC_POINTCOUNTER_RESET_InHigh => SC_POINTCOUNTER_Register[4].ACLR
SC_POINTCOUNTER_RESET_InHigh => SC_POINTCOUNTER_Register[5].ACLR
SC_POINTCOUNTER_Current_In[0] => ~NO_FANOUT~
SC_POINTCOUNTER_Current_In[1] => ~NO_FANOUT~
SC_POINTCOUNTER_Current_In[2] => ~NO_FANOUT~
SC_POINTCOUNTER_Lost_inLow => always0.IN1
SC_POINTCOUNTER_upCount_inLow => always0.IN1


|BB_SYSTEM|CC_JUDGE:CC_JUDGE_u0
CC_JUDGE_D0_outBus[0] <= <VCC>
CC_JUDGE_D0_outBus[1] <= <VCC>
CC_JUDGE_D0_outBus[2] <= <VCC>
CC_JUDGE_D0_outBus[3] <= <VCC>
CC_JUDGE_D0_outBus[4] <= <VCC>
CC_JUDGE_D0_outBus[5] <= <VCC>
CC_JUDGE_D0_outBus[6] <= <VCC>
CC_JUDGE_D0_outBus[7] <= <VCC>
CC_JUDGE_D1_outBus[0] <= <VCC>
CC_JUDGE_D1_outBus[1] <= <VCC>
CC_JUDGE_D1_outBus[2] <= CC_JUDGE_D1_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D1_outBus[3] <= CC_JUDGE_D1_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D1_outBus[4] <= CC_JUDGE_D1_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D1_outBus[5] <= CC_JUDGE_D1_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D1_outBus[6] <= <VCC>
CC_JUDGE_D1_outBus[7] <= <VCC>
CC_JUDGE_D2_outBus[0] <= <VCC>
CC_JUDGE_D2_outBus[1] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D2_outBus[2] <= CC_JUDGE_D2_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D2_outBus[3] <= CC_JUDGE_D2_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D2_outBus[4] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D2_outBus[5] <= CC_JUDGE_D2_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D2_outBus[6] <= CC_JUDGE_D2_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D2_outBus[7] <= CC_JUDGE_D2_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D3_outBus[0] <= CC_JUDGE_D3_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D3_outBus[1] <= <VCC>
CC_JUDGE_D3_outBus[2] <= CC_JUDGE_D3_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D3_outBus[3] <= CC_JUDGE_D3_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D3_outBus[4] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D3_outBus[5] <= <VCC>
CC_JUDGE_D3_outBus[6] <= CC_JUDGE_D3_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D3_outBus[7] <= <VCC>
CC_JUDGE_D4_outBus[0] <= CC_JUDGE_D4_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D4_outBus[1] <= <VCC>
CC_JUDGE_D4_outBus[2] <= <VCC>
CC_JUDGE_D4_outBus[3] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D4_outBus[4] <= CC_JUDGE_D4_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D4_outBus[5] <= <VCC>
CC_JUDGE_D4_outBus[6] <= CC_JUDGE_D4_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D4_outBus[7] <= <VCC>
CC_JUDGE_D5_outBus[0] <= <VCC>
CC_JUDGE_D5_outBus[1] <= CC_JUDGE_D5_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D5_outBus[2] <= CC_JUDGE_D5_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D5_outBus[3] <= CC_JUDGE_D5_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D5_outBus[4] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D5_outBus[5] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D5_outBus[6] <= <VCC>
CC_JUDGE_D5_outBus[7] <= CC_JUDGE_D5_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D6_outBus[0] <= <VCC>
CC_JUDGE_D6_outBus[1] <= CC_JUDGE_D6_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D6_outBus[2] <= CC_JUDGE_D6_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D6_outBus[3] <= CC_JUDGE_D6_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D6_outBus[4] <= CC_JUDGE_D6_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D6_outBus[5] <= CC_JUDGE_D6_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D6_outBus[6] <= CC_JUDGE_D6_outBus.DB_MAX_OUTPUT_PORT_TYPE
CC_JUDGE_D6_outBus[7] <= <VCC>
CC_JUDGE_D7_outBus[0] <= <VCC>
CC_JUDGE_D7_outBus[1] <= <VCC>
CC_JUDGE_D7_outBus[2] <= <VCC>
CC_JUDGE_D7_outBus[3] <= <VCC>
CC_JUDGE_D7_outBus[4] <= <VCC>
CC_JUDGE_D7_outBus[5] <= <VCC>
CC_JUDGE_D7_outBus[6] <= <VCC>
CC_JUDGE_D7_outBus[7] <= <VCC>
CC_JUDGE_DataP1_In[0] => LessThan0.IN6
CC_JUDGE_DataP1_In[0] => LessThan1.IN6
CC_JUDGE_DataP1_In[1] => LessThan0.IN5
CC_JUDGE_DataP1_In[1] => LessThan1.IN5
CC_JUDGE_DataP1_In[2] => LessThan0.IN4
CC_JUDGE_DataP1_In[2] => LessThan1.IN4
CC_JUDGE_DataP1_In[3] => LessThan0.IN3
CC_JUDGE_DataP1_In[3] => LessThan1.IN3
CC_JUDGE_DataP1_In[4] => LessThan0.IN2
CC_JUDGE_DataP1_In[4] => LessThan1.IN2
CC_JUDGE_DataP1_In[5] => LessThan0.IN1
CC_JUDGE_DataP1_In[5] => LessThan1.IN1
CC_JUDGE_DataP2_In[0] => LessThan0.IN12
CC_JUDGE_DataP2_In[0] => LessThan1.IN12
CC_JUDGE_DataP2_In[1] => LessThan0.IN11
CC_JUDGE_DataP2_In[1] => LessThan1.IN11
CC_JUDGE_DataP2_In[2] => LessThan0.IN10
CC_JUDGE_DataP2_In[2] => LessThan1.IN10
CC_JUDGE_DataP2_In[3] => LessThan0.IN9
CC_JUDGE_DataP2_In[3] => LessThan1.IN9
CC_JUDGE_DataP2_In[4] => LessThan0.IN8
CC_JUDGE_DataP2_In[4] => LessThan1.IN8
CC_JUDGE_DataP2_In[5] => LessThan0.IN7
CC_JUDGE_DataP2_In[5] => LessThan1.IN7


|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0
clk => clk.IN1
reset => reset.IN1
disp_data[0] => Selector24.IN5
disp_data[1] => Selector23.IN4
disp_data[2] => Selector22.IN4
disp_data[3] => Selector21.IN3
disp_data[4] => serial_data_reg.DATAB
disp_data[5] => serial_data_reg.DATAB
disp_data[6] => serial_data_reg.DATAB
disp_data[7] => serial_data_reg.DATAB
intensity[0] => Selector24.IN4
intensity[1] => Selector23.IN3
intensity[2] => Selector22.IN3
intensity[3] => Selector21.IN2
disp_addr[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
disp_addr[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
disp_addr[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
max7219_din <= shift_reg_start_done:shift_reg_start_done_unit_0.q
max7219_ncs <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
max7219_clk <= Trig_SignalPOS.DB_MAX_OUTPUT_PORT_TYPE


|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0
clk => cnt_reg[0].CLK
clk => cnt_reg[1].CLK
clk => cnt_reg[2].CLK
clk => cnt_reg[3].CLK
clk => cnt_reg[4].CLK
clk => cnt_reg[5].CLK
clk => cnt_reg[6].CLK
clk => cnt_reg[7].CLK
clk => cnt_reg[8].CLK
clk => cnt_reg[9].CLK
clk => cnt_reg[10].CLK
clk => cnt_reg[11].CLK
clk => cnt_reg[12].CLK
clk => cnt_reg[13].CLK
clk => cnt_reg[14].CLK
clk => cnt_reg[15].CLK
clk => r_reg[0].CLK
clk => r_reg[1].CLK
clk => r_reg[2].CLK
clk => r_reg[3].CLK
clk => r_reg[4].CLK
clk => r_reg[5].CLK
clk => r_reg[6].CLK
clk => r_reg[7].CLK
clk => r_reg[8].CLK
clk => r_reg[9].CLK
clk => r_reg[10].CLK
clk => r_reg[11].CLK
clk => r_reg[12].CLK
clk => r_reg[13].CLK
clk => r_reg[14].CLK
clk => r_reg[15].CLK
reset => cnt_reg[0].ACLR
reset => cnt_reg[1].ACLR
reset => cnt_reg[2].ACLR
reset => cnt_reg[3].ACLR
reset => cnt_reg[4].ACLR
reset => cnt_reg[5].ACLR
reset => cnt_reg[6].ACLR
reset => cnt_reg[7].ACLR
reset => cnt_reg[8].ACLR
reset => cnt_reg[9].ACLR
reset => cnt_reg[10].ACLR
reset => cnt_reg[11].ACLR
reset => cnt_reg[12].ACLR
reset => cnt_reg[13].ACLR
reset => cnt_reg[14].ACLR
reset => cnt_reg[15].ACLR
reset => r_reg[0].ACLR
reset => r_reg[1].ACLR
reset => r_reg[2].ACLR
reset => r_reg[3].ACLR
reset => r_reg[4].ACLR
reset => r_reg[5].ACLR
reset => r_reg[6].ACLR
reset => r_reg[7].ACLR
reset => r_reg[8].ACLR
reset => r_reg[9].ACLR
reset => r_reg[10].ACLR
reset => r_reg[11].ACLR
reset => r_reg[12].ACLR
reset => r_reg[13].ACLR
reset => r_reg[14].ACLR
reset => r_reg[15].ACLR
Trigger => r_reg[15].ENA
Trigger => r_reg[14].ENA
Trigger => r_reg[13].ENA
Trigger => r_reg[12].ENA
Trigger => r_reg[11].ENA
Trigger => r_reg[10].ENA
Trigger => r_reg[9].ENA
Trigger => r_reg[8].ENA
Trigger => r_reg[7].ENA
Trigger => r_reg[6].ENA
Trigger => r_reg[5].ENA
Trigger => r_reg[4].ENA
Trigger => r_reg[3].ENA
Trigger => r_reg[2].ENA
Trigger => r_reg[1].ENA
Trigger => r_reg[0].ENA
Trigger => cnt_reg[15].ENA
Trigger => cnt_reg[14].ENA
Trigger => cnt_reg[13].ENA
Trigger => cnt_reg[12].ENA
Trigger => cnt_reg[11].ENA
Trigger => cnt_reg[10].ENA
Trigger => cnt_reg[9].ENA
Trigger => cnt_reg[8].ENA
Trigger => cnt_reg[7].ENA
Trigger => cnt_reg[6].ENA
Trigger => cnt_reg[5].ENA
Trigger => cnt_reg[4].ENA
Trigger => cnt_reg[3].ENA
Trigger => cnt_reg[2].ENA
Trigger => cnt_reg[1].ENA
Trigger => cnt_reg[0].ENA
ctrl[0] => Mux0.IN2
ctrl[0] => Mux1.IN1
ctrl[0] => Mux2.IN1
ctrl[0] => Mux3.IN1
ctrl[0] => Mux4.IN1
ctrl[0] => Mux5.IN1
ctrl[0] => Mux6.IN1
ctrl[0] => Mux7.IN1
ctrl[0] => Mux8.IN1
ctrl[0] => Mux9.IN1
ctrl[0] => Mux10.IN1
ctrl[0] => Mux11.IN1
ctrl[0] => Mux12.IN1
ctrl[0] => Mux13.IN1
ctrl[0] => Mux14.IN1
ctrl[0] => Mux15.IN2
ctrl[0] => Decoder0.IN1
ctrl[1] => Mux0.IN1
ctrl[1] => Mux1.IN0
ctrl[1] => Mux2.IN0
ctrl[1] => Mux3.IN0
ctrl[1] => Mux4.IN0
ctrl[1] => Mux5.IN0
ctrl[1] => Mux6.IN0
ctrl[1] => Mux7.IN0
ctrl[1] => Mux8.IN0
ctrl[1] => Mux9.IN0
ctrl[1] => Mux10.IN0
ctrl[1] => Mux11.IN0
ctrl[1] => Mux12.IN0
ctrl[1] => Mux13.IN0
ctrl[1] => Mux14.IN0
ctrl[1] => Mux15.IN1
ctrl[1] => Decoder0.IN0
d[0] => Mux15.IN3
d[1] => Mux14.IN2
d[2] => Mux13.IN2
d[3] => Mux12.IN2
d[4] => Mux11.IN2
d[5] => Mux10.IN2
d[6] => Mux9.IN2
d[7] => Mux8.IN2
d[8] => Mux7.IN2
d[9] => Mux6.IN2
d[10] => Mux5.IN2
d[11] => Mux4.IN2
d[12] => Mux3.IN2
d[13] => Mux2.IN2
d[14] => Mux1.IN2
d[15] => Mux0.IN3
q <= r_reg[15].DB_MAX_OUTPUT_PORT_TYPE
last_tick <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


