# DMA æŒ‡ä»¤å®ç°å¿«é€Ÿå‚è€ƒ

æœ¬æ–‡æ¡£åŒ…å«å®ç° DMA è½¬ç½®æŒ‡ä»¤æ‰€éœ€çš„æ‰€æœ‰ä»£ç ç‰‡æ®µã€‚

---

## ğŸ“ æ–‡ä»¶ 1: target/riscv/insn32.decode

**ä½ç½®**: åœ¨æ–‡ä»¶æœ«å°¾æ·»åŠ 

```decode
# Custom DMA instruction for G233 Board
dma       0000110  ..... ..... 110 ..... 1111011 @r
```

---

## ğŸ“ æ–‡ä»¶ 2: target/riscv/insn_trans/trans_dma.c.inc (æ–°å»º)

**å®Œæ•´æ–‡ä»¶å†…å®¹**:

```c
/*
 * RISC-V translation routines for the DMA instruction (G233 Board)
 *
 * Copyright (c) 2025 Learning QEMU
 *
 * SPDX-License-Identifier: GPL-2.0-or-later
 */

static bool trans_dma(DisasContext *ctx, arg_dma *a)
{
    TCGv src_addr, dst_addr, grain_size;
    
    src_addr = tcg_temp_new();
    dst_addr = tcg_temp_new();
    grain_size = tcg_temp_new();
    
    gen_get_gpr(ctx, src_addr, a->rs1);
    gen_get_gpr(ctx, dst_addr, a->rd);
    gen_get_gpr(ctx, grain_size, a->rs2);
    
    gen_helper_dma(tcg_env, dst_addr, src_addr, grain_size);
    
    return true;
}
```

---

## ğŸ“ æ–‡ä»¶ 3: target/riscv/helper.h

**ä½ç½®**: åœ¨æ–‡ä»¶æœ«å°¾æˆ– RV32/RV64 æŒ‡ä»¤ helper åŒºåŸŸæ·»åŠ 

```c
/* Custom DMA instruction for G233 Board */
DEF_HELPER_4(dma, void, env, tl, tl, tl)
```

---

## ğŸ“ æ–‡ä»¶ 4: target/riscv/op_helper.c

**ä½ç½®**: åœ¨æ–‡ä»¶æœ«å°¾æ·»åŠ 

```c
/*
 * DMA è½¬ç½® Helper å‡½æ•°
 */
void helper_dma(CPURISCVState *env, target_ulong dst_addr,
                target_ulong src_addr, target_ulong grain_size)
{
    int M, N;
    M = N = 8 << grain_size;
    
    uintptr_t ra = GETPC();
    
    for (int i = 0; i < N; i++) {
        for (int j = 0; j < M; j++) {
            target_ulong src_offset = (j * N + i) * 4;
            uint32_t value = cpu_ldl_data_ra(env, src_addr + src_offset,
                                             GETPC());
            
            target_ulong dst_offset = (i * M + j) * 4;
            cpu_stl_data_ra(env, dst_addr + dst_offset, value, ra);
        }
    }
}
```

---

## ğŸ“ æ–‡ä»¶ 5: target/riscv/translate.c

**ä½ç½®**: åœ¨åŒ…å«å…¶ä»– trans_*.c.inc æ–‡ä»¶çš„åŒºåŸŸæ·»åŠ 

æ‰¾åˆ°ç±»ä¼¼è¿™æ ·çš„ä»£ç å—:
```c
#include "insn_trans/trans_rvi.c.inc"
#include "insn_trans/trans_rvm.c.inc"
// ... å…¶ä»– include
```

åœ¨å…¶ä¸­æ·»åŠ :
```c
#include "insn_trans/trans_dma.c.inc"
```

**å»ºè®®**: æ”¾åœ¨ `#include "insn_trans/trans_rvi.c.inc"` ä¹‹å

---

## ğŸ“ æ–‡ä»¶ 6: disas/riscv.c (å¯é€‰ - åæ±‡ç¼–æ”¯æŒ)

### 6.1 æ·»åŠ æ“ä½œç æšä¸¾

**ä½ç½®**: åœ¨ `rv_op` æšä¸¾ä¸­

```c
typedef enum {
    // ... ç°æœ‰æšä¸¾ ...
    rv_op_dma,
    // ... æ›´å¤šæšä¸¾ ...
} rv_opcode;
```

### 6.2 æ·»åŠ æ“ä½œç åç§°

**ä½ç½®**: åœ¨ `rv_op_name` æ•°ç»„ä¸­ï¼ˆä½ç½®è¦å’Œæšä¸¾å¯¹åº”ï¼‰

```c
static const char *rv_op_name[] = {
    // ... ç°æœ‰åç§° ...
    "dma",
    // ... æ›´å¤šåç§° ...
};
```

### 6.3 æ·»åŠ è§£ç é€»è¾‘

**ä½ç½®**: åœ¨ `decode_inst_opcode()` å‡½æ•°ä¸­

æ‰¾åˆ°æˆ–åˆ›å»º opcode 0x7b çš„å¤„ç†:

```c
static void decode_inst_opcode(rv_decode *dec, rv_isa isa)
{
    rv_inst inst = dec->inst;
    rv_opcode op = rv_op_illegal;
    
    switch ((inst >> 0) & 0b11) {
    // ... å…¶ä»– case ...
    
    case 3:  // 32-bit instructions
        switch ((inst >> 2) & 0b11111) {
        // ... å…¶ä»– case ...
        
        case 30:  // opcode = 1111011 (0x7b), bits[6:2] = 30
            switch ((inst >> 12) & 0b111) {  // funct3
            case 6:  // funct3 = 110
                switch ((inst >> 25) & 0b1111111) {  // funct7
                case 6:  // funct7 = 0000110
                    op = rv_op_dma;
                    break;
                }
                break;
            }
            break;
        
        // ... å…¶ä»– case ...
        }
        break;
    }
    
    dec->op = op;
}
```

### 6.4 æ·»åŠ æ ¼å¼åŒ–è¾“å‡º

**ä½ç½®**: åœ¨ `format_inst()` å‡½æ•°ä¸­

```c
static void format_inst(char *buf, size_t buflen, rv_decode *dec)
{
    // ... å…¶ä»– case ...
    
    case rv_op_dma:
        format_r(buf, buflen, "dma", dec);
        break;
    
    // ... å…¶ä»– case ...
}
```

---

## ğŸ”¨ ç¼–è¯‘å‘½ä»¤

```bash
# é…ç½® (é¦–æ¬¡æˆ–ä¿®æ”¹é…ç½®æ—¶)
./configure --target-list=riscv64-softmmu,riscv64-linux-user

# ç¼–è¯‘ QEMU
make -j$(nproc)

# ç¼–è¯‘æµ‹è¯•ç¨‹åº
cd tests/gevico/tcg
make -C riscv64
```

---

## ğŸ§ª æµ‹è¯•å‘½ä»¤

```bash
# è¿è¡Œæµ‹è¯•
./build/qemu-riscv64 tests/gevico/tcg/riscv64/test-insn-dma

# è°ƒè¯•ï¼šæŸ¥çœ‹åæ±‡ç¼–
./build/qemu-riscv64 -d in_asm tests/gevico/tcg/riscv64/test-insn-dma 2>&1 | less

# è°ƒè¯•ï¼šæŸ¥çœ‹ TCG IR
./build/qemu-riscv64 -d op tests/gevico/tcg/riscv64/test-insn-dma 2>&1 | less

# è°ƒè¯•ï¼šæŸ¥çœ‹æ‰§è¡Œæµç¨‹
./build/qemu-riscv64 -d exec tests/gevico/tcg/riscv64/test-insn-dma 2>&1 | less
```

---

## âœ… å®ç°æ£€æŸ¥æ¸…å•

### å¿…éœ€çš„ä¿®æ”¹:
- [ ] `target/riscv/insn32.decode` - æ·»åŠ  DMA æŒ‡ä»¤å®šä¹‰
- [ ] `target/riscv/insn_trans/trans_dma.c.inc` - åˆ›å»ºç¿»è¯‘å‡½æ•°
- [ ] `target/riscv/helper.h` - å£°æ˜ helper å‡½æ•°
- [ ] `target/riscv/op_helper.c` - å®ç° helper å‡½æ•°
- [ ] `target/riscv/translate.c` - åŒ…å« trans_dma.c.inc

### å¯é€‰çš„ä¿®æ”¹:
- [ ] `disas/riscv.c` - æ·»åŠ åæ±‡ç¼–æ”¯æŒï¼ˆå¼ºçƒˆæ¨èï¼‰

---

## ğŸ“Š é¢„æœŸæµ‹è¯•ç»“æœ

æˆåŠŸå®ç°åï¼Œè¿è¡Œæµ‹è¯•ç¨‹åºåº”è¾“å‡º:

```
A = 
   0    1    2    3    4    5    6    7 
   8    9   10   11   12   13   14   15 
  ...

Grain: 8x8, compare sucessful!
Grain: 16x16, compare sucessful!
Grain: 32x32, compare sucessful!
```

---

## ğŸ› å¸¸è§é—®é¢˜æ’æŸ¥

### é—®é¢˜ 1: ç¼–è¯‘é”™è¯¯ "unknown type name 'arg_dma'"

**æ£€æŸ¥**:
- `insn32.decode` ä¸­æ˜¯å¦æ­£ç¡®æ·»åŠ äº† dma æŒ‡ä»¤å®šä¹‰
- æ ¼å¼æ˜¯å¦ä½¿ç”¨äº† `@r`
- æ˜¯å¦é‡æ–°è¿è¡Œäº† makeï¼ˆdecodetree ä¼šé‡æ–°ç”Ÿæˆï¼‰

### é—®é¢˜ 2: é“¾æ¥é”™è¯¯ "undefined reference to 'helper_dma'"

**æ£€æŸ¥**:
- `helper.h` ä¸­æ˜¯å¦æ·»åŠ äº† `DEF_HELPER_4(dma, void, env, tl, tl, tl)`
- `op_helper.c` ä¸­æ˜¯å¦å®ç°äº† `helper_dma()` å‡½æ•°
- å‡½æ•°ç­¾åæ˜¯å¦å®Œå…¨åŒ¹é…

### é—®é¢˜ 3: è¿è¡Œæ—¶æ®µé”™è¯¯

**æ£€æŸ¥**:
- helper å‡½æ•°ä¸­çš„åœ°å€è®¡ç®—æ˜¯å¦æ­£ç¡®
- å†…å­˜è®¿é—®æ˜¯å¦è¶Šç•Œ
- grain_size çš„å¤„ç†æ˜¯å¦æ­£ç¡® (8 << grain_size)

### é—®é¢˜ 4: æµ‹è¯•ç»“æœä¸æ­£ç¡®

**æ£€æŸ¥**:
- è½¬ç½®é€»è¾‘ï¼š`src_offset = (j * N + i) * 4`, `dst_offset = (i * M + j) * 4`
- æ˜¯å¦ä½¿ç”¨äº† FP32 (4å­—èŠ‚)
- çŸ©é˜µå¤§å°è®¡ç®—æ˜¯å¦æ­£ç¡®

---

## ğŸ’¡ å®ç°æç¤º

### 1. æŒ‡ä»¤æ ¼å¼è¯´æ˜

```
dma rd, rs1, rs2

ç­‰ä»·äºæ±‡ç¼–:
.insn r 0x7b, 6, 6, rd, rs1, rs2

å¯¹åº”æµ‹è¯•ä»£ç ä¸­çš„:
asm volatile (
   ".insn r 0x7b, 6, 6, %0, %1, %2"
    : :"r"(dst), "r"(src), "r"(grain_size));
```

### 2. å‚æ•°æ˜ å°„

| æŒ‡ä»¤å­—æ®µ | æµ‹è¯•ä»£ç  | helper å‡½æ•°å‚æ•° | å«ä¹‰ |
|---------|---------|----------------|------|
| rd | dst | dst_addr | ç›®æ ‡åœ°å€ |
| rs1 | src | src_addr | æºåœ°å€ |
| rs2 | grain_size | grain_size | çŸ©é˜µè§„æ¨¡ |

### 3. çŸ©é˜µå¤§å°æ˜ å°„

| grain_size | çŸ©é˜µå¤§å° | å…ƒç´ æ€»æ•° | å†…å­˜å ç”¨ |
|-----------|---------|---------|---------|
| 0 | 8Ã—8 | 64 | 256 å­—èŠ‚ |
| 1 | 16Ã—16 | 256 | 1024 å­—èŠ‚ |
| 2 | 32Ã—32 | 1024 | 4096 å­—èŠ‚ |

### 4. åœ°å€è®¡ç®—ç¤ºä¾‹

å¯¹äº 8Ã—8 çŸ©é˜µï¼Œè½¬ç½® A[3][5] åˆ° C[5][3]:

```c
// è¯»å– A[3][5]
src_offset = (3 * 8 + 5) * 4 = 29 * 4 = 116 å­—èŠ‚

// å†™å…¥ C[5][3]  
dst_offset = (5 * 8 + 3) * 4 = 43 * 4 = 172 å­—èŠ‚
```

---

## ğŸ¯ ä¸‹ä¸€æ­¥

å®ç°å®Œæˆåï¼Œå¯ä»¥å°è¯•:

1. **æ€§èƒ½æµ‹è¯•**: å¯¹æ¯”è½¯ä»¶è½¬ç½®å’Œ DMA æŒ‡ä»¤çš„æ€§èƒ½
2. **æ‰©å±•åŠŸèƒ½**: æ·»åŠ å¯¹å…¶ä»–çŸ©é˜µè¿ç®—çš„æ”¯æŒ
3. **é”™è¯¯å¤„ç†**: æ·»åŠ åœ°å€å¯¹é½æ£€æŸ¥ã€è¶Šç•Œæ£€æŸ¥ç­‰
4. **ä¼˜åŒ–**: ä½¿ç”¨æ‰¹é‡å†…å­˜è®¿é—®ä¼˜åŒ–æ€§èƒ½

ç¥å®ç°é¡ºåˆ©ï¼ğŸš€
