// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module rs_pipelined_kernel3_entry_proc_entry_proc_U0 #(
    parameter ap_ST_fsm_state1 = 1'd1
) (
    input wire  [63:0] C,
    output wire [63:0] C_c_din,
    input wire  [ 6:0] C_c_fifo_cap,
    input wire         C_c_full_n,
    input wire  [ 6:0] C_c_num_data_valid,
    output wire        C_c_write,
    input wire         ap_clk,
    input wire         ap_continue,
    output wire        ap_done,
    output wire        ap_idle,
    output wire        ap_ready,
    input wire         ap_rst,
    input wire         ap_start
);

wire        rs_pipelined_ap_ready;
wire        rs_pipelined_ap_rst;
wire        rs_pipelined_ap_start;


kernel3_entry_proc _ /**   design_1_i/kernel3_0/inst/entry_proc_U0   **/ (
    .C                  (C),
    .C_c_din            (C_c_din),
    .C_c_fifo_cap       (C_c_fifo_cap),
    .C_c_full_n         (C_c_full_n),
    .C_c_num_data_valid (C_c_num_data_valid),
    .C_c_write          (C_c_write),
    .ap_clk             (ap_clk),
    .ap_continue        (ap_continue),
    .ap_done            (ap_done),
    .ap_idle            (ap_idle),
    .ap_ready           (rs_pipelined_ap_ready),
    .ap_rst             (rs_pipelined_ap_rst),
    .ap_start           (rs_pipelined_ap_start)
);

__rs_ap_ctrl_pipeline #(
    .BODY_LEVEL      (0),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__BODY_1_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__BODY_2_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__BODY_3_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__BODY_4_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__BODY_5_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__BODY_6_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__BODY_7_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__BODY_8_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__HEAD_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__TAIL_REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) ap_ctrl_no_data_ap_start_ap_ready /**   Generated by RapidStream   **/ (
    .clk        (ap_clk),
    .if_empty_n (rs_pipelined_ap_start),
    .if_full_n  (ap_ready),
    .if_read    (rs_pipelined_ap_ready),
    .if_write   (ap_start),
    .reset      (1'b0)
);

__rs_ff_pipeline #(
    .BODY_LEVEL      (1),
    .DATA_WIDTH      (1),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_1_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__BODY_2_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__BODY_3_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__BODY_4_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__BODY_5_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__BODY_6_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__BODY_7_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__BODY_8_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__HEAD_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__TAIL_REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) ff_ap_rst /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  ({ ap_rst }),
    .if_dout ({ rs_pipelined_ap_rst })
);

endmodule  // rs_pipelined_kernel3_entry_proc_entry_proc_U0
