@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: MT529 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\cores\flashram.vhd":119:4:119:19|Found inferred clock pll|CLKOS_inferred_clock which controls 1455 sequential elements including THE_FLASH_RAM.flashram_0_0_0_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\cores\flashram.vhd":119:4:119:19|Found inferred clock pll|CLKOP_inferred_clock which controls 247 sequential elements including THE_FLASH_RAM.flashram_0_0_0_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
