{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733700926764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700926765 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700926765 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700926765 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700926765 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700926765 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700926765 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700926765 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700926765 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700926765 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700926765 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700926765 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700926765 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700926765 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700926765 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700926765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  8 17:35:26 2024 " "Processing started: Sun Dec  8 17:35:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733700926765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733700926765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733700926766 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733700927283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733700928353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733700928353 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1733700928401 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1733700928401 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1733700930360 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1733700931344 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q " "Node: IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALUcontrol:ALUCtrl\|s_out\[2\] IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q " "Latch ALUcontrol:ALUCtrl\|s_out\[2\] is being clocked by IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733700931683 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1733700931683 "|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q"}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733700932051 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733700932100 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733700933560 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733700933560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.088 " "Worst-case setup slack is -8.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700933564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700933564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.088            -365.518 iCLK  " "   -8.088            -365.518 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700933564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733700933564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700933812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700933812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 iCLK  " "    0.385               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700933812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733700933812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -16.049 " "Worst-case recovery slack is -16.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700933946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700933946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.049           -4513.181 iCLK  " "  -16.049           -4513.181 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700933946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733700933946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.220 " "Worst-case removal slack is 2.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700934068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700934068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.220               0.000 iCLK  " "    2.220               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700934068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733700934068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.622 " "Worst-case minimum pulse width slack is 9.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700934101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700934101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.622               0.000 iCLK  " "    9.622               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700934101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733700934101 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -8.088 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -8.088" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936299 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700936299 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -8.088 (VIOLATED) " "Path #1: Setup slack is -8.088 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:18:DFFGI\|s_Q " "From Node    : IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:18:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_reg:pcreg\|dffg:\\generateLower:9:DFFGIL\|s_Q " "To Node      : pc_reg:pcreg\|dffg:\\generateLower:9:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.069      3.069  R        clock network delay " "     3.069      3.069  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.301      0.232     uTco  IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:18:DFFGI\|s_Q " "     3.301      0.232     uTco  IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:18:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.301      0.000 FF  CELL  IDEX\|Inst_Reg\|\\G_NBit_DFFG:18:DFFGI\|s_Q\|q " "     3.301      0.000 FF  CELL  IDEX\|Inst_Reg\|\\G_NBit_DFFG:18:DFFGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.907      1.606 FF    IC  Fwd\|process_0~21\|datad " "     4.907      1.606 FF    IC  Fwd\|process_0~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.057      0.150 FR  CELL  Fwd\|process_0~21\|combout " "     5.057      0.150 FR  CELL  Fwd\|process_0~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.868      1.811 RR    IC  Fwd\|process_0~22\|dataa " "     6.868      1.811 RR    IC  Fwd\|process_0~22\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.285      0.417 RR  CELL  Fwd\|process_0~22\|combout " "     7.285      0.417 RR  CELL  Fwd\|process_0~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.718      0.433 RR    IC  Fwd\|process_0~23\|datab " "     7.718      0.433 RR    IC  Fwd\|process_0~23\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.060      0.342 RR  CELL  Fwd\|process_0~23\|combout " "     8.060      0.342 RR  CELL  Fwd\|process_0~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.294      0.234 RR    IC  fwdMuxA\|Mux20~1\|datab " "     8.294      0.234 RR    IC  fwdMuxA\|Mux20~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.737      0.443 RF  CELL  fwdMuxA\|Mux20~1\|combout " "     8.737      0.443 RF  CELL  fwdMuxA\|Mux20~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.582      0.845 FF    IC  fwdMuxA\|Mux31~0\|dataa " "     9.582      0.845 FF    IC  fwdMuxA\|Mux31~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.006      0.424 FF  CELL  fwdMuxA\|Mux31~0\|combout " "    10.006      0.424 FF  CELL  fwdMuxA\|Mux31~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.273      0.267 FF    IC  fwdMuxA\|Mux31~1\|datab " "    10.273      0.267 FF    IC  fwdMuxA\|Mux31~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.698      0.425 FF  CELL  fwdMuxA\|Mux31~1\|combout " "    10.698      0.425 FF  CELL  fwdMuxA\|Mux31~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.989      0.291 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:0:adder\|and2\|o_F\|datac " "    10.989      0.291 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:0:adder\|and2\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.250      0.261 FR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:0:adder\|and2\|o_F\|combout " "    11.250      0.261 FR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:0:adder\|and2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.096      1.846 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:1:adder\|or1\|o_F~0\|datab " "    13.096      1.846 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:1:adder\|or1\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.498      0.402 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:1:adder\|or1\|o_F~0\|combout " "    13.498      0.402 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:1:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.726      0.228 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:2:adder\|or1\|o_F~0\|datad " "    13.726      0.228 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:2:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.881      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:2:adder\|or1\|o_F~0\|combout " "    13.881      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:2:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.109      0.228 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:3:adder\|or1\|o_F~0\|datad " "    14.109      0.228 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:3:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.264      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:3:adder\|or1\|o_F~0\|combout " "    14.264      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:3:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.491      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:4:adder\|or1\|o_F~0\|datad " "    14.491      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:4:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.646      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:4:adder\|or1\|o_F~0\|combout " "    14.646      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:4:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.873      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:5:adder\|or1\|o_F~0\|datad " "    14.873      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:5:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.028      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:5:adder\|or1\|o_F~0\|combout " "    15.028      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:5:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.256      0.228 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:6:adder\|or1\|o_F~0\|datad " "    15.256      0.228 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:6:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.411      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:6:adder\|or1\|o_F~0\|combout " "    15.411      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:6:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.638      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:7:adder\|or1\|o_F~0\|datad " "    15.638      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:7:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.793      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:7:adder\|or1\|o_F~0\|combout " "    15.793      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:7:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.017      0.224 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:8:adder\|or1\|o_F~0\|datac " "    16.017      0.224 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:8:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.304      0.287 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:8:adder\|or1\|o_F~0\|combout " "    16.304      0.287 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:8:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.532      0.228 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:9:adder\|or1\|o_F~0\|datad " "    16.532      0.228 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:9:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.687      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:9:adder\|or1\|o_F~0\|combout " "    16.687      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:9:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.913      0.226 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:10:adder\|or1\|o_F~0\|datad " "    16.913      0.226 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:10:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.068      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:10:adder\|or1\|o_F~0\|combout " "    17.068      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:10:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.292      0.224 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:11:adder\|or1\|o_F~0\|datac " "    17.292      0.224 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:11:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.579      0.287 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:11:adder\|or1\|o_F~0\|combout " "    17.579      0.287 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:11:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.806      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:12:adder\|or1\|o_F~0\|datad " "    17.806      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:12:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.961      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:12:adder\|or1\|o_F~0\|combout " "    17.961      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:12:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.356      0.395 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:13:adder\|or1\|o_F~0\|datad " "    18.356      0.395 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:13:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.511      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:13:adder\|or1\|o_F~0\|combout " "    18.511      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:13:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.723      0.212 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:14:adder\|or1\|o_F~0\|datad " "    18.723      0.212 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:14:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.878      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:14:adder\|or1\|o_F~0\|combout " "    18.878      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:14:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.106      0.228 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:15:adder\|or1\|o_F~0\|datad " "    19.106      0.228 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:15:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.261      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:15:adder\|or1\|o_F~0\|combout " "    19.261      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:15:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.488      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:16:adder\|or1\|o_F~0\|datad " "    19.488      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:16:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.643      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:16:adder\|or1\|o_F~0\|combout " "    19.643      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:16:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.867      0.224 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:17:adder\|or1\|o_F~0\|datac " "    19.867      0.224 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:17:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.154      0.287 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:17:adder\|or1\|o_F~0\|combout " "    20.154      0.287 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:17:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.380      0.226 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:18:adder\|or1\|o_F~0\|datad " "    20.380      0.226 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:18:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.535      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:18:adder\|or1\|o_F~0\|combout " "    20.535      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:18:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.762      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:19:adder\|or1\|o_F~0\|datad " "    20.762      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:19:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.917      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:19:adder\|or1\|o_F~0\|combout " "    20.917      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:19:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.144      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:20:adder\|or1\|o_F~0\|datad " "    21.144      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:20:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.299      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:20:adder\|or1\|o_F~0\|combout " "    21.299      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:20:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.527      0.228 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:21:adder\|or1\|o_F~0\|datad " "    21.527      0.228 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:21:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.682      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:21:adder\|or1\|o_F~0\|combout " "    21.682      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:21:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.894      0.212 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:22:adder\|or1\|o_F~0\|datad " "    21.894      0.212 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:22:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.049      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:22:adder\|or1\|o_F~0\|combout " "    22.049      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:22:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.276      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:23:adder\|or1\|o_F~0\|datad " "    22.276      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:23:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.431      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:23:adder\|or1\|o_F~0\|combout " "    22.431      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:23:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.658      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:24:adder\|or1\|o_F~0\|datad " "    22.658      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:24:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.813      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:24:adder\|or1\|o_F~0\|combout " "    22.813      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:24:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.193      0.380 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:25:adder\|or1\|o_F~0\|datad " "    23.193      0.380 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:25:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.348      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:25:adder\|or1\|o_F~0\|combout " "    23.348      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:25:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.575      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:26:adder\|or1\|o_F~0\|datad " "    23.575      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:26:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.730      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:26:adder\|or1\|o_F~0\|combout " "    23.730      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:26:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.956      0.226 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:27:adder\|or1\|o_F~0\|datad " "    23.956      0.226 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:27:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.111      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:27:adder\|or1\|o_F~0\|combout " "    24.111      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:27:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.338      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:28:adder\|or1\|o_F~0\|datac " "    24.338      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:28:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.625      0.287 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:28:adder\|or1\|o_F~0\|combout " "    24.625      0.287 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:28:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.851      0.226 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:29:adder\|or1\|o_F~0\|datad " "    24.851      0.226 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:29:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.006      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:29:adder\|or1\|o_F~0\|combout " "    25.006      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:29:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.248      0.242 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:30:adder\|or1\|o_F~0\|dataa " "    25.248      0.242 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:30:adder\|or1\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.648      0.400 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:30:adder\|or1\|o_F~0\|combout " "    25.648      0.400 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:30:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.283      0.635 RR    IC  ALU0\|Mux40~7\|datad " "    26.283      0.635 RR    IC  ALU0\|Mux40~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.422      0.139 RF  CELL  ALU0\|Mux40~7\|combout " "    26.422      0.139 RF  CELL  ALU0\|Mux40~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.647      0.225 FF    IC  ALU0\|Mux40~8\|datad " "    26.647      0.225 FF    IC  ALU0\|Mux40~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.797      0.150 FR  CELL  ALU0\|Mux40~8\|combout " "    26.797      0.150 FR  CELL  ALU0\|Mux40~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.003      0.206 RR    IC  ALU0\|Mux40~5\|datad " "    27.003      0.206 RR    IC  ALU0\|Mux40~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.158      0.155 RR  CELL  ALU0\|Mux40~5\|combout " "    27.158      0.155 RR  CELL  ALU0\|Mux40~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.783      0.625 RR    IC  ALU0\|Equal0~18\|datac " "    27.783      0.625 RR    IC  ALU0\|Equal0~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.053      0.270 RF  CELL  ALU0\|Equal0~18\|combout " "    28.053      0.270 RF  CELL  ALU0\|Equal0~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.291      0.238 FF    IC  pcFetch\|branchOr\|o_F~0\|datad " "    28.291      0.238 FF    IC  pcFetch\|branchOr\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.441      0.150 FR  CELL  pcFetch\|branchOr\|o_F~0\|combout " "    28.441      0.150 FR  CELL  pcFetch\|branchOr\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.692      0.251 RR    IC  pcFetch\|outMux\|\\G_NBit_MUX:19:MUXI\|o_O~2\|datad " "    28.692      0.251 RR    IC  pcFetch\|outMux\|\\G_NBit_MUX:19:MUXI\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.831      0.139 RF  CELL  pcFetch\|outMux\|\\G_NBit_MUX:19:MUXI\|o_O~2\|combout " "    28.831      0.139 RF  CELL  pcFetch\|outMux\|\\G_NBit_MUX:19:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.489      1.658 FF    IC  pcFetch\|outMux\|\\G_NBit_MUX:9:MUXI\|o_O~0\|datab " "    30.489      1.658 FF    IC  pcFetch\|outMux\|\\G_NBit_MUX:9:MUXI\|o_O~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.914      0.425 FF  CELL  pcFetch\|outMux\|\\G_NBit_MUX:9:MUXI\|o_O~0\|combout " "    30.914      0.425 FF  CELL  pcFetch\|outMux\|\\G_NBit_MUX:9:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.310      0.396 FF    IC  pcFetch\|outMux\|\\G_NBit_MUX:9:MUXI\|o_O~1\|datad " "    31.310      0.396 FF    IC  pcFetch\|outMux\|\\G_NBit_MUX:9:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.460      0.150 FR  CELL  pcFetch\|outMux\|\\G_NBit_MUX:9:MUXI\|o_O~1\|combout " "    31.460      0.150 FR  CELL  pcFetch\|outMux\|\\G_NBit_MUX:9:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.460      0.000 RR    IC  pcreg\|\\generateLower:9:DFFGIL\|s_Q\|d " "    31.460      0.000 RR    IC  pcreg\|\\generateLower:9:DFFGIL\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.547      0.087 RR  CELL  pc_reg:pcreg\|dffg:\\generateLower:9:DFFGIL\|s_Q " "    31.547      0.087 RR  CELL  pc_reg:pcreg\|dffg:\\generateLower:9:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.429      3.429  R        clock network delay " "    23.429      3.429  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.461      0.032           clock pessimism removed " "    23.461      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.441     -0.020           clock uncertainty " "    23.441     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.459      0.018     uTsu  pc_reg:pcreg\|dffg:\\generateLower:9:DFFGIL\|s_Q " "    23.459      0.018     uTsu  pc_reg:pcreg\|dffg:\\generateLower:9:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    31.547 " "Data Arrival Time  :    31.547" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.459 " "Data Required Time :    23.459" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -8.088 (VIOLATED) " "Slack              :    -8.088 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936300 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700936300 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.385 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.385" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936687 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700936687 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.385  " "Path #1: Hold slack is 0.385 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_reg:pcreg\|dffg:\\generateLower:1:DFFGIL\|s_Q " "From Node    : pc_reg:pcreg\|dffg:\\generateLower:1:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_reg:pcreg\|dffg:\\generateLower:1:DFFGIL\|s_Q " "To Node      : pc_reg:pcreg\|dffg:\\generateLower:1:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.378      3.378  R        clock network delay " "     3.378      3.378  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.610      0.232     uTco  pc_reg:pcreg\|dffg:\\generateLower:1:DFFGIL\|s_Q " "     3.610      0.232     uTco  pc_reg:pcreg\|dffg:\\generateLower:1:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.610      0.000 FF  CELL  pcreg\|\\generateLower:1:DFFGIL\|s_Q\|q " "     3.610      0.000 FF  CELL  pcreg\|\\generateLower:1:DFFGIL\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.610      0.000 FF    IC  pcFetch\|outMux\|\\G_NBit_MUX:1:MUXI\|o_O~1\|datac " "     3.610      0.000 FF    IC  pcFetch\|outMux\|\\G_NBit_MUX:1:MUXI\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.971      0.361 FF  CELL  pcFetch\|outMux\|\\G_NBit_MUX:1:MUXI\|o_O~1\|combout " "     3.971      0.361 FF  CELL  pcFetch\|outMux\|\\G_NBit_MUX:1:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.971      0.000 FF    IC  pcreg\|\\generateLower:1:DFFGIL\|s_Q\|d " "     3.971      0.000 FF    IC  pcreg\|\\generateLower:1:DFFGIL\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.047      0.076 FF  CELL  pc_reg:pcreg\|dffg:\\generateLower:1:DFFGIL\|s_Q " "     4.047      0.076 FF  CELL  pc_reg:pcreg\|dffg:\\generateLower:1:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.508      3.508  R        clock network delay " "     3.508      3.508  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.476     -0.032           clock pessimism removed " "     3.476     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.476      0.000           clock uncertainty " "     3.476      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.662      0.186      uTh  pc_reg:pcreg\|dffg:\\generateLower:1:DFFGIL\|s_Q " "     3.662      0.186      uTh  pc_reg:pcreg\|dffg:\\generateLower:1:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.047 " "Data Arrival Time  :     4.047" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.662 " "Data Required Time :     3.662" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.385  " "Slack              :     0.385 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936688 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700936688 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -16.049 " "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -16.049" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936825 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700936825 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is -16.049 (VIOLATED) " "Path #1: Recovery slack is -16.049 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:18:DFFGI\|s_Q " "From Node    : IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:18:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IDEX_Reg:IDEX\|reg_N:BranchAddr_Reg\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q " "To Node      : IDEX_Reg:IDEX\|reg_N:BranchAddr_Reg\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.069      3.069  R        clock network delay " "     3.069      3.069  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.301      0.232     uTco  IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:18:DFFGI\|s_Q " "     3.301      0.232     uTco  IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:18:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.301      0.000 FF  CELL  IDEX\|Inst_Reg\|\\G_NBit_DFFG:18:DFFGI\|s_Q\|q " "     3.301      0.000 FF  CELL  IDEX\|Inst_Reg\|\\G_NBit_DFFG:18:DFFGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.907      1.606 FF    IC  Fwd\|process_0~21\|datad " "     4.907      1.606 FF    IC  Fwd\|process_0~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.057      0.150 FR  CELL  Fwd\|process_0~21\|combout " "     5.057      0.150 FR  CELL  Fwd\|process_0~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.868      1.811 RR    IC  Fwd\|process_0~22\|dataa " "     6.868      1.811 RR    IC  Fwd\|process_0~22\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.285      0.417 RR  CELL  Fwd\|process_0~22\|combout " "     7.285      0.417 RR  CELL  Fwd\|process_0~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.718      0.433 RR    IC  Fwd\|process_0~23\|datab " "     7.718      0.433 RR    IC  Fwd\|process_0~23\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.060      0.342 RR  CELL  Fwd\|process_0~23\|combout " "     8.060      0.342 RR  CELL  Fwd\|process_0~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.294      0.234 RR    IC  fwdMuxA\|Mux20~1\|datab " "     8.294      0.234 RR    IC  fwdMuxA\|Mux20~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.737      0.443 RF  CELL  fwdMuxA\|Mux20~1\|combout " "     8.737      0.443 RF  CELL  fwdMuxA\|Mux20~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.582      0.845 FF    IC  fwdMuxA\|Mux31~0\|dataa " "     9.582      0.845 FF    IC  fwdMuxA\|Mux31~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.006      0.424 FF  CELL  fwdMuxA\|Mux31~0\|combout " "    10.006      0.424 FF  CELL  fwdMuxA\|Mux31~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.273      0.267 FF    IC  fwdMuxA\|Mux31~1\|datab " "    10.273      0.267 FF    IC  fwdMuxA\|Mux31~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.698      0.425 FF  CELL  fwdMuxA\|Mux31~1\|combout " "    10.698      0.425 FF  CELL  fwdMuxA\|Mux31~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.989      0.291 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:0:adder\|and2\|o_F\|datac " "    10.989      0.291 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:0:adder\|and2\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.250      0.261 FR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:0:adder\|and2\|o_F\|combout " "    11.250      0.261 FR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:0:adder\|and2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.096      1.846 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:1:adder\|or1\|o_F~0\|datab " "    13.096      1.846 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:1:adder\|or1\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.498      0.402 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:1:adder\|or1\|o_F~0\|combout " "    13.498      0.402 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:1:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.726      0.228 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:2:adder\|or1\|o_F~0\|datad " "    13.726      0.228 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:2:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.881      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:2:adder\|or1\|o_F~0\|combout " "    13.881      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:2:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.109      0.228 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:3:adder\|or1\|o_F~0\|datad " "    14.109      0.228 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:3:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.264      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:3:adder\|or1\|o_F~0\|combout " "    14.264      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:3:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.491      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:4:adder\|or1\|o_F~0\|datad " "    14.491      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:4:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.646      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:4:adder\|or1\|o_F~0\|combout " "    14.646      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:4:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.873      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:5:adder\|or1\|o_F~0\|datad " "    14.873      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:5:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.028      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:5:adder\|or1\|o_F~0\|combout " "    15.028      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:5:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.256      0.228 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:6:adder\|or1\|o_F~0\|datad " "    15.256      0.228 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:6:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.411      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:6:adder\|or1\|o_F~0\|combout " "    15.411      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:6:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.638      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:7:adder\|or1\|o_F~0\|datad " "    15.638      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:7:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.793      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:7:adder\|or1\|o_F~0\|combout " "    15.793      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:7:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.017      0.224 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:8:adder\|or1\|o_F~0\|datac " "    16.017      0.224 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:8:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.304      0.287 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:8:adder\|or1\|o_F~0\|combout " "    16.304      0.287 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:8:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.532      0.228 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:9:adder\|or1\|o_F~0\|datad " "    16.532      0.228 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:9:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.687      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:9:adder\|or1\|o_F~0\|combout " "    16.687      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:9:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.913      0.226 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:10:adder\|or1\|o_F~0\|datad " "    16.913      0.226 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:10:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.068      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:10:adder\|or1\|o_F~0\|combout " "    17.068      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:10:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.292      0.224 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:11:adder\|or1\|o_F~0\|datac " "    17.292      0.224 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:11:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.579      0.287 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:11:adder\|or1\|o_F~0\|combout " "    17.579      0.287 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:11:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.806      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:12:adder\|or1\|o_F~0\|datad " "    17.806      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:12:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.961      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:12:adder\|or1\|o_F~0\|combout " "    17.961      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:12:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.356      0.395 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:13:adder\|or1\|o_F~0\|datad " "    18.356      0.395 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:13:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.511      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:13:adder\|or1\|o_F~0\|combout " "    18.511      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:13:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.723      0.212 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:14:adder\|or1\|o_F~0\|datad " "    18.723      0.212 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:14:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.878      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:14:adder\|or1\|o_F~0\|combout " "    18.878      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:14:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.106      0.228 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:15:adder\|or1\|o_F~0\|datad " "    19.106      0.228 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:15:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.261      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:15:adder\|or1\|o_F~0\|combout " "    19.261      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:15:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.488      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:16:adder\|or1\|o_F~0\|datad " "    19.488      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:16:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.643      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:16:adder\|or1\|o_F~0\|combout " "    19.643      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:16:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.867      0.224 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:17:adder\|or1\|o_F~0\|datac " "    19.867      0.224 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:17:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.154      0.287 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:17:adder\|or1\|o_F~0\|combout " "    20.154      0.287 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:17:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.380      0.226 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:18:adder\|or1\|o_F~0\|datad " "    20.380      0.226 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:18:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.535      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:18:adder\|or1\|o_F~0\|combout " "    20.535      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:18:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.762      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:19:adder\|or1\|o_F~0\|datad " "    20.762      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:19:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.917      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:19:adder\|or1\|o_F~0\|combout " "    20.917      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:19:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.144      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:20:adder\|or1\|o_F~0\|datad " "    21.144      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:20:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.299      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:20:adder\|or1\|o_F~0\|combout " "    21.299      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:20:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.527      0.228 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:21:adder\|or1\|o_F~0\|datad " "    21.527      0.228 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:21:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.682      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:21:adder\|or1\|o_F~0\|combout " "    21.682      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:21:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.894      0.212 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:22:adder\|or1\|o_F~0\|datad " "    21.894      0.212 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:22:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.049      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:22:adder\|or1\|o_F~0\|combout " "    22.049      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:22:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.276      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:23:adder\|or1\|o_F~0\|datad " "    22.276      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:23:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.431      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:23:adder\|or1\|o_F~0\|combout " "    22.431      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:23:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.658      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:24:adder\|or1\|o_F~0\|datad " "    22.658      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:24:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.813      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:24:adder\|or1\|o_F~0\|combout " "    22.813      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:24:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.193      0.380 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:25:adder\|or1\|o_F~0\|datad " "    23.193      0.380 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:25:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.348      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:25:adder\|or1\|o_F~0\|combout " "    23.348      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:25:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.575      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:26:adder\|or1\|o_F~0\|datad " "    23.575      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:26:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.730      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:26:adder\|or1\|o_F~0\|combout " "    23.730      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:26:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.956      0.226 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:27:adder\|or1\|o_F~0\|datad " "    23.956      0.226 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:27:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.111      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:27:adder\|or1\|o_F~0\|combout " "    24.111      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:27:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.338      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:28:adder\|or1\|o_F~0\|datac " "    24.338      0.227 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:28:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.625      0.287 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:28:adder\|or1\|o_F~0\|combout " "    24.625      0.287 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:28:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.851      0.226 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:29:adder\|or1\|o_F~0\|datad " "    24.851      0.226 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:29:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.006      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:29:adder\|or1\|o_F~0\|combout " "    25.006      0.155 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:29:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.248      0.242 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:30:adder\|or1\|o_F~0\|dataa " "    25.248      0.242 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:30:adder\|or1\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.648      0.400 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:30:adder\|or1\|o_F~0\|combout " "    25.648      0.400 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:30:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.283      0.635 RR    IC  ALU0\|Mux40~7\|datad " "    26.283      0.635 RR    IC  ALU0\|Mux40~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.422      0.139 RF  CELL  ALU0\|Mux40~7\|combout " "    26.422      0.139 RF  CELL  ALU0\|Mux40~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.647      0.225 FF    IC  ALU0\|Mux40~8\|datad " "    26.647      0.225 FF    IC  ALU0\|Mux40~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.797      0.150 FR  CELL  ALU0\|Mux40~8\|combout " "    26.797      0.150 FR  CELL  ALU0\|Mux40~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.003      0.206 RR    IC  ALU0\|Mux40~5\|datad " "    27.003      0.206 RR    IC  ALU0\|Mux40~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.158      0.155 RR  CELL  ALU0\|Mux40~5\|combout " "    27.158      0.155 RR  CELL  ALU0\|Mux40~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.783      0.625 RR    IC  ALU0\|Equal0~18\|datac " "    27.783      0.625 RR    IC  ALU0\|Equal0~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.053      0.270 RF  CELL  ALU0\|Equal0~18\|combout " "    28.053      0.270 RF  CELL  ALU0\|Equal0~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.291      0.238 FF    IC  pcFetch\|branchOr\|o_F~0\|datad " "    28.291      0.238 FF    IC  pcFetch\|branchOr\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.416      0.125 FF  CELL  pcFetch\|branchOr\|o_F~0\|combout " "    28.416      0.125 FF  CELL  pcFetch\|branchOr\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.690      0.274 FF    IC  pcFetch\|outMux\|\\G_NBit_MUX:19:MUXI\|o_O~2\|datad " "    28.690      0.274 FF    IC  pcFetch\|outMux\|\\G_NBit_MUX:19:MUXI\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.840      0.150 FR  CELL  pcFetch\|outMux\|\\G_NBit_MUX:19:MUXI\|o_O~2\|combout " "    28.840      0.150 FR  CELL  pcFetch\|outMux\|\\G_NBit_MUX:19:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.506      1.666 RR    IC  pcFetch\|outMux\|\\G_NBit_MUX:2:MUXI\|o_O~0\|datac " "    30.506      1.666 RR    IC  pcFetch\|outMux\|\\G_NBit_MUX:2:MUXI\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.793      0.287 RR  CELL  pcFetch\|outMux\|\\G_NBit_MUX:2:MUXI\|o_O~0\|combout " "    30.793      0.287 RR  CELL  pcFetch\|outMux\|\\G_NBit_MUX:2:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.195      0.402 RR    IC  pcFetch\|outMux\|\\G_NBit_MUX:2:MUXI\|o_O~1\|datad " "    31.195      0.402 RR    IC  pcFetch\|outMux\|\\G_NBit_MUX:2:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.334      0.139 RF  CELL  pcFetch\|outMux\|\\G_NBit_MUX:2:MUXI\|o_O~1\|combout " "    31.334      0.139 RF  CELL  pcFetch\|outMux\|\\G_NBit_MUX:2:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.611      0.277 FF    IC  pcFetch\|Equal0~24\|dataa " "    31.611      0.277 FF    IC  pcFetch\|Equal0~24\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.023      0.412 FR  CELL  pcFetch\|Equal0~24\|combout " "    32.023      0.412 FR  CELL  pcFetch\|Equal0~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.223      0.200 RR    IC  pcFetch\|Equal0~6\|datac " "    32.223      0.200 RR    IC  pcFetch\|Equal0~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.508      0.285 RR  CELL  pcFetch\|Equal0~6\|combout " "    32.508      0.285 RR  CELL  pcFetch\|Equal0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.195      1.687 RR    IC  pcFetch\|Equal0~9\|datad " "    34.195      1.687 RR    IC  pcFetch\|Equal0~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.350      0.155 RR  CELL  pcFetch\|Equal0~9\|combout " "    34.350      0.155 RR  CELL  pcFetch\|Equal0~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.556      0.206 RR    IC  pcFetch\|Equal0~23\|datad " "    34.556      0.206 RR    IC  pcFetch\|Equal0~23\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.711      0.155 RR  CELL  pcFetch\|Equal0~23\|combout " "    34.711      0.155 RR  CELL  pcFetch\|Equal0~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.931      0.220 RR    IC  HzdDetection\|o_IFID_Flush~1\|datad " "    34.931      0.220 RR    IC  HzdDetection\|o_IFID_Flush~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.070      0.139 RF  CELL  HzdDetection\|o_IFID_Flush~1\|combout " "    35.070      0.139 RF  CELL  HzdDetection\|o_IFID_Flush~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.710      1.640 FF    IC  HzdDetection\|o_IFID_Flush~1clkctrl\|inclk\[0\] " "    36.710      1.640 FF    IC  HzdDetection\|o_IFID_Flush~1clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.710      0.000 FF  CELL  HzdDetection\|o_IFID_Flush~1clkctrl\|outclk " "    36.710      0.000 FF  CELL  HzdDetection\|o_IFID_Flush~1clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.248      1.538 FF    IC  IDEX\|BranchAddr_Reg\|\\G_NBit_DFFG:13:DFFGI\|s_Q\|clrn " "    38.248      1.538 FF    IC  IDEX\|BranchAddr_Reg\|\\G_NBit_DFFG:13:DFFGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.029      0.781 FR  CELL  IDEX_Reg:IDEX\|reg_N:BranchAddr_Reg\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q " "    39.029      0.781 FR  CELL  IDEX_Reg:IDEX\|reg_N:BranchAddr_Reg\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.950      2.950  R        clock network delay " "    22.950      2.950  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.982      0.032           clock pessimism removed " "    22.982      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.962     -0.020           clock uncertainty " "    22.962     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.980      0.018     uTsu  IDEX_Reg:IDEX\|reg_N:BranchAddr_Reg\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q " "    22.980      0.018     uTsu  IDEX_Reg:IDEX\|reg_N:BranchAddr_Reg\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    39.029 " "Data Arrival Time  :    39.029" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.980 " "Data Required Time :    22.980" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -16.049 (VIOLATED) " "Slack              :   -16.049 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936826 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700936826 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.220 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.220" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936978 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700936978 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.220  " "Path #1: Removal slack is 2.220 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_reg:pcreg\|dffg:\\generateLower:0:DFFGIL\|s_Q " "From Node    : pc_reg:pcreg\|dffg:\\generateLower:0:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IFID_Reg:IFID\|reg_N:PC_Reg\|dffg:\\G_NBit_DFFG:9:DFFGI\|s_Q " "To Node      : IFID_Reg:IFID\|reg_N:PC_Reg\|dffg:\\G_NBit_DFFG:9:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.954      2.954  R        clock network delay " "     2.954      2.954  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.186      0.232     uTco  pc_reg:pcreg\|dffg:\\generateLower:0:DFFGIL\|s_Q " "     3.186      0.232     uTco  pc_reg:pcreg\|dffg:\\generateLower:0:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.186      0.000 RR  CELL  pcreg\|\\generateLower:0:DFFGIL\|s_Q\|q " "     3.186      0.000 RR  CELL  pcreg\|\\generateLower:0:DFFGIL\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.186      0.000 RR    IC  pcFetch\|outMux\|\\G_NBit_MUX:0:MUXI\|o_O~1\|datac " "     3.186      0.000 RR    IC  pcFetch\|outMux\|\\G_NBit_MUX:0:MUXI\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.561      0.375 RR  CELL  pcFetch\|outMux\|\\G_NBit_MUX:0:MUXI\|o_O~1\|combout " "     3.561      0.375 RR  CELL  pcFetch\|outMux\|\\G_NBit_MUX:0:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.757      0.196 RR    IC  pcFetch\|Equal0~2\|datad " "     3.757      0.196 RR    IC  pcFetch\|Equal0~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.906      0.149 RR  CELL  pcFetch\|Equal0~2\|combout " "     3.906      0.149 RR  CELL  pcFetch\|Equal0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.146      0.240 RR    IC  HzdDetection\|o_IFID_Flush~11\|datab " "     4.146      0.240 RR    IC  HzdDetection\|o_IFID_Flush~11\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.509      0.363 RF  CELL  HzdDetection\|o_IFID_Flush~11\|combout " "     4.509      0.363 RF  CELL  HzdDetection\|o_IFID_Flush~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.125      0.616 FF    IC  IFID\|PC_Reg\|\\G_NBit_DFFG:9:DFFGI\|s_Q\|clrn " "     5.125      0.616 FF    IC  IFID\|PC_Reg\|\\G_NBit_DFFG:9:DFFGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.864      0.739 FR  CELL  IFID_Reg:IFID\|reg_N:PC_Reg\|dffg:\\G_NBit_DFFG:9:DFFGI\|s_Q " "     5.864      0.739 FR  CELL  IFID_Reg:IFID\|reg_N:PC_Reg\|dffg:\\G_NBit_DFFG:9:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.490      3.490  R        clock network delay " "     3.490      3.490  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.458     -0.032           clock pessimism removed " "     3.458     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.458      0.000           clock uncertainty " "     3.458      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.644      0.186      uTh  IFID_Reg:IFID\|reg_N:PC_Reg\|dffg:\\G_NBit_DFFG:9:DFFGI\|s_Q " "     3.644      0.186      uTh  IFID_Reg:IFID\|reg_N:PC_Reg\|dffg:\\G_NBit_DFFG:9:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.864 " "Data Arrival Time  :     5.864" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.644 " "Data Required Time :     3.644" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.220  " "Slack              :     2.220 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700936979 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700936979 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733700936980 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733700937084 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733700941004 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q " "Node: IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALUcontrol:ALUCtrl\|s_out\[2\] IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q " "Latch ALUcontrol:ALUCtrl\|s_out\[2\] is being clocked by IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733700942557 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1733700942557 "|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733700943326 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733700943326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.958 " "Worst-case setup slack is -5.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700943329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700943329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.958            -186.632 iCLK  " "   -5.958            -186.632 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700943329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733700943329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700943542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700943542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 iCLK  " "    0.338               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700943542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733700943542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -13.236 " "Worst-case recovery slack is -13.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700943670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700943670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.236           -3687.835 iCLK  " "  -13.236           -3687.835 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700943670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733700943670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.990 " "Worst-case removal slack is 1.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700943780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700943780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.990               0.000 iCLK  " "    1.990               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700943780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733700943780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.629 " "Worst-case minimum pulse width slack is 9.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700943813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700943813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.629               0.000 iCLK  " "    9.629               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700943813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733700943813 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -5.958 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -5.958" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946295 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700946295 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -5.958 (VIOLATED) " "Path #1: Setup slack is -5.958 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:18:DFFGI\|s_Q " "From Node    : IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:18:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_reg:pcreg\|dffg:\\generateLower:9:DFFGIL\|s_Q " "To Node      : pc_reg:pcreg\|dffg:\\generateLower:9:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.784      2.784  R        clock network delay " "     2.784      2.784  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.997      0.213     uTco  IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:18:DFFGI\|s_Q " "     2.997      0.213     uTco  IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:18:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.997      0.000 RR  CELL  IDEX\|Inst_Reg\|\\G_NBit_DFFG:18:DFFGI\|s_Q\|q " "     2.997      0.000 RR  CELL  IDEX\|Inst_Reg\|\\G_NBit_DFFG:18:DFFGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.496      1.499 RR    IC  Fwd\|process_0~21\|datad " "     4.496      1.499 RR    IC  Fwd\|process_0~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.640      0.144 RR  CELL  Fwd\|process_0~21\|combout " "     4.640      0.144 RR  CELL  Fwd\|process_0~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.340      1.700 RR    IC  Fwd\|process_0~22\|dataa " "     6.340      1.700 RR    IC  Fwd\|process_0~22\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.720      0.380 RR  CELL  Fwd\|process_0~22\|combout " "     6.720      0.380 RR  CELL  Fwd\|process_0~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.131      0.411 RR    IC  Fwd\|process_0~23\|datab " "     7.131      0.411 RR    IC  Fwd\|process_0~23\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.442      0.311 RR  CELL  Fwd\|process_0~23\|combout " "     7.442      0.311 RR  CELL  Fwd\|process_0~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.659      0.217 RR    IC  fwdMuxA\|Mux20~1\|datab " "     7.659      0.217 RR    IC  fwdMuxA\|Mux20~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.058      0.399 RF  CELL  fwdMuxA\|Mux20~1\|combout " "     8.058      0.399 RF  CELL  fwdMuxA\|Mux20~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.816      0.758 FF    IC  fwdMuxA\|Mux31~0\|dataa " "     8.816      0.758 FF    IC  fwdMuxA\|Mux31~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.193      0.377 FF  CELL  fwdMuxA\|Mux31~0\|combout " "     9.193      0.377 FF  CELL  fwdMuxA\|Mux31~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.435      0.242 FF    IC  fwdMuxA\|Mux31~1\|datab " "     9.435      0.242 FF    IC  fwdMuxA\|Mux31~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.813      0.378 FF  CELL  fwdMuxA\|Mux31~1\|combout " "     9.813      0.378 FF  CELL  fwdMuxA\|Mux31~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.077      0.264 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:0:adder\|and2\|o_F\|datac " "    10.077      0.264 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:0:adder\|and2\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.315      0.238 FR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:0:adder\|and2\|o_F\|combout " "    10.315      0.238 FR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:0:adder\|and2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.054      1.739 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:1:adder\|or1\|o_F~0\|datab " "    12.054      1.739 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:1:adder\|or1\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.423      0.369 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:1:adder\|or1\|o_F~0\|combout " "    12.423      0.369 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:1:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.633      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:2:adder\|or1\|o_F~0\|datad " "    12.633      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:2:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.777      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:2:adder\|or1\|o_F~0\|combout " "    12.777      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:2:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.987      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:3:adder\|or1\|o_F~0\|datad " "    12.987      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:3:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.131      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:3:adder\|or1\|o_F~0\|combout " "    13.131      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:3:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.341      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:4:adder\|or1\|o_F~0\|datad " "    13.341      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:4:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.485      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:4:adder\|or1\|o_F~0\|combout " "    13.485      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:4:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.694      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:5:adder\|or1\|o_F~0\|datad " "    13.694      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:5:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.838      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:5:adder\|or1\|o_F~0\|combout " "    13.838      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:5:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.048      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:6:adder\|or1\|o_F~0\|datad " "    14.048      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:6:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.192      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:6:adder\|or1\|o_F~0\|combout " "    14.192      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:6:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.402      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:7:adder\|or1\|o_F~0\|datad " "    14.402      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:7:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.546      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:7:adder\|or1\|o_F~0\|combout " "    14.546      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:7:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.752      0.206 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:8:adder\|or1\|o_F~0\|datac " "    14.752      0.206 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:8:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.017      0.265 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:8:adder\|or1\|o_F~0\|combout " "    15.017      0.265 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:8:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.228      0.211 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:9:adder\|or1\|o_F~0\|datad " "    15.228      0.211 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:9:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.372      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:9:adder\|or1\|o_F~0\|combout " "    15.372      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:9:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.581      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:10:adder\|or1\|o_F~0\|datad " "    15.581      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:10:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.725      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:10:adder\|or1\|o_F~0\|combout " "    15.725      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:10:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.931      0.206 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:11:adder\|or1\|o_F~0\|datac " "    15.931      0.206 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:11:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.196      0.265 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:11:adder\|or1\|o_F~0\|combout " "    16.196      0.265 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:11:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.406      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:12:adder\|or1\|o_F~0\|datad " "    16.406      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:12:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.550      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:12:adder\|or1\|o_F~0\|combout " "    16.550      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:12:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.925      0.375 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:13:adder\|or1\|o_F~0\|datad " "    16.925      0.375 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:13:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.069      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:13:adder\|or1\|o_F~0\|combout " "    17.069      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:13:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.264      0.195 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:14:adder\|or1\|o_F~0\|datad " "    17.264      0.195 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:14:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.408      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:14:adder\|or1\|o_F~0\|combout " "    17.408      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:14:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.618      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:15:adder\|or1\|o_F~0\|datad " "    17.618      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:15:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.762      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:15:adder\|or1\|o_F~0\|combout " "    17.762      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:15:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.971      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:16:adder\|or1\|o_F~0\|datad " "    17.971      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:16:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.115      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:16:adder\|or1\|o_F~0\|combout " "    18.115      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:16:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.321      0.206 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:17:adder\|or1\|o_F~0\|datac " "    18.321      0.206 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:17:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.586      0.265 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:17:adder\|or1\|o_F~0\|combout " "    18.586      0.265 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:17:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.795      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:18:adder\|or1\|o_F~0\|datad " "    18.795      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:18:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.939      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:18:adder\|or1\|o_F~0\|combout " "    18.939      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:18:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.148      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:19:adder\|or1\|o_F~0\|datad " "    19.148      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:19:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.292      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:19:adder\|or1\|o_F~0\|combout " "    19.292      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:19:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.502      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:20:adder\|or1\|o_F~0\|datad " "    19.502      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:20:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.646      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:20:adder\|or1\|o_F~0\|combout " "    19.646      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:20:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.857      0.211 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:21:adder\|or1\|o_F~0\|datad " "    19.857      0.211 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:21:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.001      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:21:adder\|or1\|o_F~0\|combout " "    20.001      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:21:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.196      0.195 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:22:adder\|or1\|o_F~0\|datad " "    20.196      0.195 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:22:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.340      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:22:adder\|or1\|o_F~0\|combout " "    20.340      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:22:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.549      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:23:adder\|or1\|o_F~0\|datad " "    20.549      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:23:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.693      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:23:adder\|or1\|o_F~0\|combout " "    20.693      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:23:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.902      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:24:adder\|or1\|o_F~0\|datad " "    20.902      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:24:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.046      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:24:adder\|or1\|o_F~0\|combout " "    21.046      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:24:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.405      0.359 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:25:adder\|or1\|o_F~0\|datad " "    21.405      0.359 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:25:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.549      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:25:adder\|or1\|o_F~0\|combout " "    21.549      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:25:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.758      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:26:adder\|or1\|o_F~0\|datad " "    21.758      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:26:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.902      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:26:adder\|or1\|o_F~0\|combout " "    21.902      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:26:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.110      0.208 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:27:adder\|or1\|o_F~0\|datad " "    22.110      0.208 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:27:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.254      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:27:adder\|or1\|o_F~0\|combout " "    22.254      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:27:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.462      0.208 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:28:adder\|or1\|o_F~0\|datac " "    22.462      0.208 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:28:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.727      0.265 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:28:adder\|or1\|o_F~0\|combout " "    22.727      0.265 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:28:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.935      0.208 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:29:adder\|or1\|o_F~0\|datad " "    22.935      0.208 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:29:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.079      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:29:adder\|or1\|o_F~0\|combout " "    23.079      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:29:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.304      0.225 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:30:adder\|or1\|o_F~0\|dataa " "    23.304      0.225 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:30:adder\|or1\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.671      0.367 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:30:adder\|or1\|o_F~0\|combout " "    23.671      0.367 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:30:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.279      0.608 RR    IC  ALU0\|Mux40~7\|datad " "    24.279      0.608 RR    IC  ALU0\|Mux40~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.423      0.144 RR  CELL  ALU0\|Mux40~7\|combout " "    24.423      0.144 RR  CELL  ALU0\|Mux40~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.609      0.186 RR    IC  ALU0\|Mux40~8\|datad " "    24.609      0.186 RR    IC  ALU0\|Mux40~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.753      0.144 RR  CELL  ALU0\|Mux40~8\|combout " "    24.753      0.144 RR  CELL  ALU0\|Mux40~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.943      0.190 RR    IC  ALU0\|Mux40~5\|datad " "    24.943      0.190 RR    IC  ALU0\|Mux40~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.087      0.144 RR  CELL  ALU0\|Mux40~5\|combout " "    25.087      0.144 RR  CELL  ALU0\|Mux40~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.677      0.590 RR    IC  ALU0\|Equal0~18\|datac " "    25.677      0.590 RR    IC  ALU0\|Equal0~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.922      0.245 RF  CELL  ALU0\|Equal0~18\|combout " "    25.922      0.245 RF  CELL  ALU0\|Equal0~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.138      0.216 FF    IC  pcFetch\|branchOr\|o_F~0\|datad " "    26.138      0.216 FF    IC  pcFetch\|branchOr\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.248      0.110 FF  CELL  pcFetch\|branchOr\|o_F~0\|combout " "    26.248      0.110 FF  CELL  pcFetch\|branchOr\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.497      0.249 FF    IC  pcFetch\|outMux\|\\G_NBit_MUX:19:MUXI\|o_O~2\|datad " "    26.497      0.249 FF    IC  pcFetch\|outMux\|\\G_NBit_MUX:19:MUXI\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.631      0.134 FR  CELL  pcFetch\|outMux\|\\G_NBit_MUX:19:MUXI\|o_O~2\|combout " "    26.631      0.134 FR  CELL  pcFetch\|outMux\|\\G_NBit_MUX:19:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.133      1.502 RR    IC  pcFetch\|outMux\|\\G_NBit_MUX:9:MUXI\|o_O~0\|datab " "    28.133      1.502 RR    IC  pcFetch\|outMux\|\\G_NBit_MUX:9:MUXI\|o_O~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.514      0.381 RR  CELL  pcFetch\|outMux\|\\G_NBit_MUX:9:MUXI\|o_O~0\|combout " "    28.514      0.381 RR  CELL  pcFetch\|outMux\|\\G_NBit_MUX:9:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.885      0.371 RR    IC  pcFetch\|outMux\|\\G_NBit_MUX:9:MUXI\|o_O~1\|datad " "    28.885      0.371 RR    IC  pcFetch\|outMux\|\\G_NBit_MUX:9:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.029      0.144 RR  CELL  pcFetch\|outMux\|\\G_NBit_MUX:9:MUXI\|o_O~1\|combout " "    29.029      0.144 RR  CELL  pcFetch\|outMux\|\\G_NBit_MUX:9:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.029      0.000 RR    IC  pcreg\|\\generateLower:9:DFFGIL\|s_Q\|d " "    29.029      0.000 RR    IC  pcreg\|\\generateLower:9:DFFGIL\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.109      0.080 RR  CELL  pc_reg:pcreg\|dffg:\\generateLower:9:DFFGIL\|s_Q " "    29.109      0.080 RR  CELL  pc_reg:pcreg\|dffg:\\generateLower:9:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.124      3.124  R        clock network delay " "    23.124      3.124  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.152      0.028           clock pessimism removed " "    23.152      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.132     -0.020           clock uncertainty " "    23.132     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.151      0.019     uTsu  pc_reg:pcreg\|dffg:\\generateLower:9:DFFGIL\|s_Q " "    23.151      0.019     uTsu  pc_reg:pcreg\|dffg:\\generateLower:9:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    29.109 " "Data Arrival Time  :    29.109" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.151 " "Data Required Time :    23.151" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -5.958 (VIOLATED) " "Slack              :    -5.958 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946296 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700946296 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.338 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.338" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946575 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700946575 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.338  " "Path #1: Hold slack is 0.338 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_reg:pcreg\|dffg:\\generateLower:1:DFFGIL\|s_Q " "From Node    : pc_reg:pcreg\|dffg:\\generateLower:1:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_reg:pcreg\|dffg:\\generateLower:1:DFFGIL\|s_Q " "To Node      : pc_reg:pcreg\|dffg:\\generateLower:1:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.072      3.072  R        clock network delay " "     3.072      3.072  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.285      0.213     uTco  pc_reg:pcreg\|dffg:\\generateLower:1:DFFGIL\|s_Q " "     3.285      0.213     uTco  pc_reg:pcreg\|dffg:\\generateLower:1:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.285      0.000 FF  CELL  pcreg\|\\generateLower:1:DFFGIL\|s_Q\|q " "     3.285      0.000 FF  CELL  pcreg\|\\generateLower:1:DFFGIL\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.285      0.000 FF    IC  pcFetch\|outMux\|\\G_NBit_MUX:1:MUXI\|o_O~1\|datac " "     3.285      0.000 FF    IC  pcFetch\|outMux\|\\G_NBit_MUX:1:MUXI\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.604      0.319 FF  CELL  pcFetch\|outMux\|\\G_NBit_MUX:1:MUXI\|o_O~1\|combout " "     3.604      0.319 FF  CELL  pcFetch\|outMux\|\\G_NBit_MUX:1:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.604      0.000 FF    IC  pcreg\|\\generateLower:1:DFFGIL\|s_Q\|d " "     3.604      0.000 FF    IC  pcreg\|\\generateLower:1:DFFGIL\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.669      0.065 FF  CELL  pc_reg:pcreg\|dffg:\\generateLower:1:DFFGIL\|s_Q " "     3.669      0.065 FF  CELL  pc_reg:pcreg\|dffg:\\generateLower:1:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.188      3.188  R        clock network delay " "     3.188      3.188  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.160     -0.028           clock pessimism removed " "     3.160     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.160      0.000           clock uncertainty " "     3.160      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.331      0.171      uTh  pc_reg:pcreg\|dffg:\\generateLower:1:DFFGIL\|s_Q " "     3.331      0.171      uTh  pc_reg:pcreg\|dffg:\\generateLower:1:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.669 " "Data Arrival Time  :     3.669" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.331 " "Data Required Time :     3.331" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.338  " "Slack              :     0.338 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946576 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700946576 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -13.236 " "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -13.236" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946687 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700946687 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is -13.236 (VIOLATED) " "Path #1: Recovery slack is -13.236 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:18:DFFGI\|s_Q " "From Node    : IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:18:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IDEX_Reg:IDEX\|reg_N:BranchAddr_Reg\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q " "To Node      : IDEX_Reg:IDEX\|reg_N:BranchAddr_Reg\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.784      2.784  R        clock network delay " "     2.784      2.784  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.997      0.213     uTco  IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:18:DFFGI\|s_Q " "     2.997      0.213     uTco  IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:18:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.997      0.000 RR  CELL  IDEX\|Inst_Reg\|\\G_NBit_DFFG:18:DFFGI\|s_Q\|q " "     2.997      0.000 RR  CELL  IDEX\|Inst_Reg\|\\G_NBit_DFFG:18:DFFGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.496      1.499 RR    IC  Fwd\|process_0~21\|datad " "     4.496      1.499 RR    IC  Fwd\|process_0~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.640      0.144 RR  CELL  Fwd\|process_0~21\|combout " "     4.640      0.144 RR  CELL  Fwd\|process_0~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.340      1.700 RR    IC  Fwd\|process_0~22\|dataa " "     6.340      1.700 RR    IC  Fwd\|process_0~22\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.720      0.380 RR  CELL  Fwd\|process_0~22\|combout " "     6.720      0.380 RR  CELL  Fwd\|process_0~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.131      0.411 RR    IC  Fwd\|process_0~23\|datab " "     7.131      0.411 RR    IC  Fwd\|process_0~23\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.442      0.311 RR  CELL  Fwd\|process_0~23\|combout " "     7.442      0.311 RR  CELL  Fwd\|process_0~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.659      0.217 RR    IC  fwdMuxA\|Mux20~1\|datab " "     7.659      0.217 RR    IC  fwdMuxA\|Mux20~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.058      0.399 RF  CELL  fwdMuxA\|Mux20~1\|combout " "     8.058      0.399 RF  CELL  fwdMuxA\|Mux20~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.816      0.758 FF    IC  fwdMuxA\|Mux31~0\|dataa " "     8.816      0.758 FF    IC  fwdMuxA\|Mux31~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.193      0.377 FF  CELL  fwdMuxA\|Mux31~0\|combout " "     9.193      0.377 FF  CELL  fwdMuxA\|Mux31~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.435      0.242 FF    IC  fwdMuxA\|Mux31~1\|datab " "     9.435      0.242 FF    IC  fwdMuxA\|Mux31~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.813      0.378 FF  CELL  fwdMuxA\|Mux31~1\|combout " "     9.813      0.378 FF  CELL  fwdMuxA\|Mux31~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.077      0.264 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:0:adder\|and2\|o_F\|datac " "    10.077      0.264 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:0:adder\|and2\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.315      0.238 FR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:0:adder\|and2\|o_F\|combout " "    10.315      0.238 FR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:0:adder\|and2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.054      1.739 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:1:adder\|or1\|o_F~0\|datab " "    12.054      1.739 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:1:adder\|or1\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.423      0.369 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:1:adder\|or1\|o_F~0\|combout " "    12.423      0.369 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:1:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.633      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:2:adder\|or1\|o_F~0\|datad " "    12.633      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:2:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.777      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:2:adder\|or1\|o_F~0\|combout " "    12.777      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:2:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.987      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:3:adder\|or1\|o_F~0\|datad " "    12.987      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:3:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.131      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:3:adder\|or1\|o_F~0\|combout " "    13.131      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:3:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.341      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:4:adder\|or1\|o_F~0\|datad " "    13.341      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:4:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.485      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:4:adder\|or1\|o_F~0\|combout " "    13.485      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:4:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.694      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:5:adder\|or1\|o_F~0\|datad " "    13.694      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:5:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.838      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:5:adder\|or1\|o_F~0\|combout " "    13.838      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:5:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.048      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:6:adder\|or1\|o_F~0\|datad " "    14.048      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:6:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.192      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:6:adder\|or1\|o_F~0\|combout " "    14.192      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:6:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.402      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:7:adder\|or1\|o_F~0\|datad " "    14.402      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:7:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.546      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:7:adder\|or1\|o_F~0\|combout " "    14.546      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:7:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.752      0.206 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:8:adder\|or1\|o_F~0\|datac " "    14.752      0.206 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:8:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.017      0.265 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:8:adder\|or1\|o_F~0\|combout " "    15.017      0.265 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:8:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.228      0.211 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:9:adder\|or1\|o_F~0\|datad " "    15.228      0.211 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:9:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.372      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:9:adder\|or1\|o_F~0\|combout " "    15.372      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:9:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.581      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:10:adder\|or1\|o_F~0\|datad " "    15.581      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:10:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.725      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:10:adder\|or1\|o_F~0\|combout " "    15.725      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:10:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.931      0.206 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:11:adder\|or1\|o_F~0\|datac " "    15.931      0.206 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:11:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.196      0.265 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:11:adder\|or1\|o_F~0\|combout " "    16.196      0.265 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:11:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.406      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:12:adder\|or1\|o_F~0\|datad " "    16.406      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:12:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.550      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:12:adder\|or1\|o_F~0\|combout " "    16.550      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:12:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.925      0.375 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:13:adder\|or1\|o_F~0\|datad " "    16.925      0.375 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:13:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.069      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:13:adder\|or1\|o_F~0\|combout " "    17.069      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:13:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.264      0.195 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:14:adder\|or1\|o_F~0\|datad " "    17.264      0.195 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:14:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.408      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:14:adder\|or1\|o_F~0\|combout " "    17.408      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:14:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.618      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:15:adder\|or1\|o_F~0\|datad " "    17.618      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:15:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.762      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:15:adder\|or1\|o_F~0\|combout " "    17.762      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:15:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.971      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:16:adder\|or1\|o_F~0\|datad " "    17.971      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:16:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.115      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:16:adder\|or1\|o_F~0\|combout " "    18.115      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:16:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.321      0.206 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:17:adder\|or1\|o_F~0\|datac " "    18.321      0.206 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:17:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.586      0.265 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:17:adder\|or1\|o_F~0\|combout " "    18.586      0.265 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:17:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.795      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:18:adder\|or1\|o_F~0\|datad " "    18.795      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:18:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.939      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:18:adder\|or1\|o_F~0\|combout " "    18.939      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:18:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.148      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:19:adder\|or1\|o_F~0\|datad " "    19.148      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:19:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.292      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:19:adder\|or1\|o_F~0\|combout " "    19.292      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:19:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.502      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:20:adder\|or1\|o_F~0\|datad " "    19.502      0.210 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:20:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.646      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:20:adder\|or1\|o_F~0\|combout " "    19.646      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:20:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.857      0.211 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:21:adder\|or1\|o_F~0\|datad " "    19.857      0.211 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:21:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.001      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:21:adder\|or1\|o_F~0\|combout " "    20.001      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:21:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.196      0.195 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:22:adder\|or1\|o_F~0\|datad " "    20.196      0.195 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:22:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.340      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:22:adder\|or1\|o_F~0\|combout " "    20.340      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:22:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.549      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:23:adder\|or1\|o_F~0\|datad " "    20.549      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:23:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.693      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:23:adder\|or1\|o_F~0\|combout " "    20.693      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:23:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.902      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:24:adder\|or1\|o_F~0\|datad " "    20.902      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:24:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.046      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:24:adder\|or1\|o_F~0\|combout " "    21.046      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:24:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.405      0.359 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:25:adder\|or1\|o_F~0\|datad " "    21.405      0.359 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:25:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.549      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:25:adder\|or1\|o_F~0\|combout " "    21.549      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:25:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.758      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:26:adder\|or1\|o_F~0\|datad " "    21.758      0.209 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:26:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.902      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:26:adder\|or1\|o_F~0\|combout " "    21.902      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:26:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.110      0.208 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:27:adder\|or1\|o_F~0\|datad " "    22.110      0.208 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:27:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.254      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:27:adder\|or1\|o_F~0\|combout " "    22.254      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:27:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.462      0.208 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:28:adder\|or1\|o_F~0\|datac " "    22.462      0.208 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:28:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.727      0.265 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:28:adder\|or1\|o_F~0\|combout " "    22.727      0.265 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:28:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.935      0.208 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:29:adder\|or1\|o_F~0\|datad " "    22.935      0.208 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:29:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.079      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:29:adder\|or1\|o_F~0\|combout " "    23.079      0.144 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:29:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.304      0.225 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:30:adder\|or1\|o_F~0\|dataa " "    23.304      0.225 RR    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:30:adder\|or1\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.671      0.367 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:30:adder\|or1\|o_F~0\|combout " "    23.671      0.367 RR  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:30:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.279      0.608 RR    IC  ALU0\|Mux40~7\|datad " "    24.279      0.608 RR    IC  ALU0\|Mux40~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.423      0.144 RR  CELL  ALU0\|Mux40~7\|combout " "    24.423      0.144 RR  CELL  ALU0\|Mux40~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.609      0.186 RR    IC  ALU0\|Mux40~8\|datad " "    24.609      0.186 RR    IC  ALU0\|Mux40~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.753      0.144 RR  CELL  ALU0\|Mux40~8\|combout " "    24.753      0.144 RR  CELL  ALU0\|Mux40~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.943      0.190 RR    IC  ALU0\|Mux40~5\|datad " "    24.943      0.190 RR    IC  ALU0\|Mux40~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.087      0.144 RR  CELL  ALU0\|Mux40~5\|combout " "    25.087      0.144 RR  CELL  ALU0\|Mux40~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.677      0.590 RR    IC  ALU0\|Equal0~18\|datac " "    25.677      0.590 RR    IC  ALU0\|Equal0~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.922      0.245 RF  CELL  ALU0\|Equal0~18\|combout " "    25.922      0.245 RF  CELL  ALU0\|Equal0~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.138      0.216 FF    IC  pcFetch\|branchOr\|o_F~0\|datad " "    26.138      0.216 FF    IC  pcFetch\|branchOr\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.248      0.110 FF  CELL  pcFetch\|branchOr\|o_F~0\|combout " "    26.248      0.110 FF  CELL  pcFetch\|branchOr\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.497      0.249 FF    IC  pcFetch\|outMux\|\\G_NBit_MUX:19:MUXI\|o_O~2\|datad " "    26.497      0.249 FF    IC  pcFetch\|outMux\|\\G_NBit_MUX:19:MUXI\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.631      0.134 FR  CELL  pcFetch\|outMux\|\\G_NBit_MUX:19:MUXI\|o_O~2\|combout " "    26.631      0.134 FR  CELL  pcFetch\|outMux\|\\G_NBit_MUX:19:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.187      1.556 RR    IC  pcFetch\|outMux\|\\G_NBit_MUX:2:MUXI\|o_O~0\|datac " "    28.187      1.556 RR    IC  pcFetch\|outMux\|\\G_NBit_MUX:2:MUXI\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.452      0.265 RR  CELL  pcFetch\|outMux\|\\G_NBit_MUX:2:MUXI\|o_O~0\|combout " "    28.452      0.265 RR  CELL  pcFetch\|outMux\|\\G_NBit_MUX:2:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.835      0.383 RR    IC  pcFetch\|outMux\|\\G_NBit_MUX:2:MUXI\|o_O~1\|datad " "    28.835      0.383 RR    IC  pcFetch\|outMux\|\\G_NBit_MUX:2:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.979      0.144 RR  CELL  pcFetch\|outMux\|\\G_NBit_MUX:2:MUXI\|o_O~1\|combout " "    28.979      0.144 RR  CELL  pcFetch\|outMux\|\\G_NBit_MUX:2:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.199      0.220 RR    IC  pcFetch\|Equal0~24\|dataa " "    29.199      0.220 RR    IC  pcFetch\|Equal0~24\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.579      0.380 RR  CELL  pcFetch\|Equal0~24\|combout " "    29.579      0.380 RR  CELL  pcFetch\|Equal0~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.763      0.184 RR    IC  pcFetch\|Equal0~6\|datac " "    29.763      0.184 RR    IC  pcFetch\|Equal0~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.026      0.263 RR  CELL  pcFetch\|Equal0~6\|combout " "    30.026      0.263 RR  CELL  pcFetch\|Equal0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.613      1.587 RR    IC  pcFetch\|Equal0~9\|datad " "    31.613      1.587 RR    IC  pcFetch\|Equal0~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.757      0.144 RR  CELL  pcFetch\|Equal0~9\|combout " "    31.757      0.144 RR  CELL  pcFetch\|Equal0~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.947      0.190 RR    IC  pcFetch\|Equal0~23\|datad " "    31.947      0.190 RR    IC  pcFetch\|Equal0~23\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.091      0.144 RR  CELL  pcFetch\|Equal0~23\|combout " "    32.091      0.144 RR  CELL  pcFetch\|Equal0~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.293      0.202 RR    IC  HzdDetection\|o_IFID_Flush~1\|datad " "    32.293      0.202 RR    IC  HzdDetection\|o_IFID_Flush~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.418      0.125 RF  CELL  HzdDetection\|o_IFID_Flush~1\|combout " "    32.418      0.125 RF  CELL  HzdDetection\|o_IFID_Flush~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.899      1.481 FF    IC  HzdDetection\|o_IFID_Flush~1clkctrl\|inclk\[0\] " "    33.899      1.481 FF    IC  HzdDetection\|o_IFID_Flush~1clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.899      0.000 FF  CELL  HzdDetection\|o_IFID_Flush~1clkctrl\|outclk " "    33.899      0.000 FF  CELL  HzdDetection\|o_IFID_Flush~1clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.239      1.340 FF    IC  IDEX\|BranchAddr_Reg\|\\G_NBit_DFFG:13:DFFGI\|s_Q\|clrn " "    35.239      1.340 FF    IC  IDEX\|BranchAddr_Reg\|\\G_NBit_DFFG:13:DFFGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.941      0.702 FR  CELL  IDEX_Reg:IDEX\|reg_N:BranchAddr_Reg\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q " "    35.941      0.702 FR  CELL  IDEX_Reg:IDEX\|reg_N:BranchAddr_Reg\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.678      2.678  R        clock network delay " "    22.678      2.678  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.706      0.028           clock pessimism removed " "    22.706      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.686     -0.020           clock uncertainty " "    22.686     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.705      0.019     uTsu  IDEX_Reg:IDEX\|reg_N:BranchAddr_Reg\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q " "    22.705      0.019     uTsu  IDEX_Reg:IDEX\|reg_N:BranchAddr_Reg\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    35.941 " "Data Arrival Time  :    35.941" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.705 " "Data Required Time :    22.705" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -13.236 (VIOLATED) " "Slack              :   -13.236 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946689 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700946689 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.990 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.990" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700946819 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.990  " "Path #1: Removal slack is 1.990 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_reg:pcreg\|dffg:\\generateLower:0:DFFGIL\|s_Q " "From Node    : pc_reg:pcreg\|dffg:\\generateLower:0:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IFID_Reg:IFID\|reg_N:PC_Reg\|dffg:\\G_NBit_DFFG:9:DFFGI\|s_Q " "To Node      : IFID_Reg:IFID\|reg_N:PC_Reg\|dffg:\\G_NBit_DFFG:9:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.682      2.682  R        clock network delay " "     2.682      2.682  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.895      0.213     uTco  pc_reg:pcreg\|dffg:\\generateLower:0:DFFGIL\|s_Q " "     2.895      0.213     uTco  pc_reg:pcreg\|dffg:\\generateLower:0:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.895      0.000 FF  CELL  pcreg\|\\generateLower:0:DFFGIL\|s_Q\|q " "     2.895      0.000 FF  CELL  pcreg\|\\generateLower:0:DFFGIL\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.895      0.000 FF    IC  pcFetch\|outMux\|\\G_NBit_MUX:0:MUXI\|o_O~1\|datac " "     2.895      0.000 FF    IC  pcFetch\|outMux\|\\G_NBit_MUX:0:MUXI\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.214      0.319 FF  CELL  pcFetch\|outMux\|\\G_NBit_MUX:0:MUXI\|o_O~1\|combout " "     3.214      0.319 FF  CELL  pcFetch\|outMux\|\\G_NBit_MUX:0:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.413      0.199 FF    IC  pcFetch\|Equal0~2\|datad " "     3.413      0.199 FF    IC  pcFetch\|Equal0~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.542      0.129 FR  CELL  pcFetch\|Equal0~2\|combout " "     3.542      0.129 FR  CELL  pcFetch\|Equal0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.764      0.222 RR    IC  HzdDetection\|o_IFID_Flush~11\|datab " "     3.764      0.222 RR    IC  HzdDetection\|o_IFID_Flush~11\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.090      0.326 RF  CELL  HzdDetection\|o_IFID_Flush~11\|combout " "     4.090      0.326 RF  CELL  HzdDetection\|o_IFID_Flush~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.641      0.551 FF    IC  IFID\|PC_Reg\|\\G_NBit_DFFG:9:DFFGI\|s_Q\|clrn " "     4.641      0.551 FF    IC  IFID\|PC_Reg\|\\G_NBit_DFFG:9:DFFGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.304      0.663 FR  CELL  IFID_Reg:IFID\|reg_N:PC_Reg\|dffg:\\G_NBit_DFFG:9:DFFGI\|s_Q " "     5.304      0.663 FR  CELL  IFID_Reg:IFID\|reg_N:PC_Reg\|dffg:\\G_NBit_DFFG:9:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.171      3.171  R        clock network delay " "     3.171      3.171  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.143     -0.028           clock pessimism removed " "     3.143     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.143      0.000           clock uncertainty " "     3.143      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.314      0.171      uTh  IFID_Reg:IFID\|reg_N:PC_Reg\|dffg:\\G_NBit_DFFG:9:DFFGI\|s_Q " "     3.314      0.171      uTh  IFID_Reg:IFID\|reg_N:PC_Reg\|dffg:\\G_NBit_DFFG:9:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.304 " "Data Arrival Time  :     5.304" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.314 " "Data Required Time :     3.314" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.990  " "Slack              :     1.990 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700946819 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700946819 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733700946821 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q " "Node: IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALUcontrol:ALUCtrl\|s_out\[2\] IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q " "Latch ALUcontrol:ALUCtrl\|s_out\[2\] is being clocked by IDEX_Reg:IDEX\|reg_N:ImmExt_Reg\|dffg:\\G_NBit_DFFG:0:DFFGI\|s_Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733700947911 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1733700947911 "|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.600 " "Worst-case setup slack is 5.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700948231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700948231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.600               0.000 iCLK  " "    5.600               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700948231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733700948231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700948483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700948483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 iCLK  " "    0.147               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700948483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733700948483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.015 " "Worst-case recovery slack is 2.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700948598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700948598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.015               0.000 iCLK  " "    2.015               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700948598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733700948598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.072 " "Worst-case removal slack is 1.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700948708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700948708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.072               0.000 iCLK  " "    1.072               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700948708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733700948708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.370 " "Worst-case minimum pulse width slack is 9.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700948746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700948746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.370               0.000 iCLK  " "    9.370               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733700948746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733700948746 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.600 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.600" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951041 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700951041 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.600  " "Path #1: Setup slack is 5.600 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regfile:regFile0\|reg_N:\\G_32_REG:18:reg_inst\|dffg:\\G_NBit_DFFG:16:DFFGI\|s_Q " "From Node    : regfile:regFile0\|reg_N:\\G_32_REG:18:reg_inst\|dffg:\\G_NBit_DFFG:16:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IDEX_Reg:IDEX\|reg_N:ReadB_Reg\|dffg:\\G_NBit_DFFG:16:DFFGI\|s_Q " "To Node      : IDEX_Reg:IDEX\|reg_N:ReadB_Reg\|dffg:\\G_NBit_DFFG:16:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.041      2.041  F        clock network delay " "    12.041      2.041  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.146      0.105     uTco  regfile:regFile0\|reg_N:\\G_32_REG:18:reg_inst\|dffg:\\G_NBit_DFFG:16:DFFGI\|s_Q " "    12.146      0.105     uTco  regfile:regFile0\|reg_N:\\G_32_REG:18:reg_inst\|dffg:\\G_NBit_DFFG:16:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.146      0.000 FF  CELL  regFile0\|\\G_32_REG:18:reg_inst\|\\G_NBit_DFFG:16:DFFGI\|s_Q\|q " "    12.146      0.000 FF  CELL  regFile0\|\\G_32_REG:18:reg_inst\|\\G_NBit_DFFG:16:DFFGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.329      0.183 FF    IC  regFile0\|muxB\|Mux15~6\|dataa " "    12.329      0.183 FF    IC  regFile0\|muxB\|Mux15~6\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.522      0.193 FF  CELL  regFile0\|muxB\|Mux15~6\|combout " "    12.522      0.193 FF  CELL  regFile0\|muxB\|Mux15~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.028      0.506 FF    IC  regFile0\|muxB\|Mux15~7\|datab " "    13.028      0.506 FF    IC  regFile0\|muxB\|Mux15~7\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.220      0.192 FF  CELL  regFile0\|muxB\|Mux15~7\|combout " "    13.220      0.192 FF  CELL  regFile0\|muxB\|Mux15~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.587      0.367 FF    IC  regFile0\|muxB\|Mux15~10\|datac " "    13.587      0.367 FF    IC  regFile0\|muxB\|Mux15~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.720      0.133 FF  CELL  regFile0\|muxB\|Mux15~10\|combout " "    13.720      0.133 FF  CELL  regFile0\|muxB\|Mux15~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.830      0.110 FF    IC  regFile0\|muxB\|Mux15~13\|datac " "    13.830      0.110 FF    IC  regFile0\|muxB\|Mux15~13\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.963      0.133 FF  CELL  regFile0\|muxB\|Mux15~13\|combout " "    13.963      0.133 FF  CELL  regFile0\|muxB\|Mux15~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.465      0.502 FF    IC  regFile0\|muxB\|Mux15~18\|dataa " "    14.465      0.502 FF    IC  regFile0\|muxB\|Mux15~18\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.669      0.204 FF  CELL  regFile0\|muxB\|Mux15~18\|combout " "    14.669      0.204 FF  CELL  regFile0\|muxB\|Mux15~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.186      0.517 FF    IC  regFile0\|muxB\|Mux15~21\|datac " "    15.186      0.517 FF    IC  regFile0\|muxB\|Mux15~21\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.319      0.133 FF  CELL  regFile0\|muxB\|Mux15~21\|combout " "    15.319      0.133 FF  CELL  regFile0\|muxB\|Mux15~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.934      0.615 FF    IC  regFile0\|muxB\|Mux15~22\|datab " "    15.934      0.615 FF    IC  regFile0\|muxB\|Mux15~22\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.141      0.207 FF  CELL  regFile0\|muxB\|Mux15~22\|combout " "    16.141      0.207 FF  CELL  regFile0\|muxB\|Mux15~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.141      0.000 FF    IC  IDEX\|ReadB_Reg\|\\G_NBit_DFFG:16:DFFGI\|s_Q\|d " "    16.141      0.000 FF    IC  IDEX\|ReadB_Reg\|\\G_NBit_DFFG:16:DFFGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.191      0.050 FF  CELL  IDEX_Reg:IDEX\|reg_N:ReadB_Reg\|dffg:\\G_NBit_DFFG:16:DFFGI\|s_Q " "    16.191      0.050 FF  CELL  IDEX_Reg:IDEX\|reg_N:ReadB_Reg\|dffg:\\G_NBit_DFFG:16:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.785      1.785  R        clock network delay " "    21.785      1.785  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.804      0.019           clock pessimism removed " "    21.804      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.784     -0.020           clock uncertainty " "    21.784     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.791      0.007     uTsu  IDEX_Reg:IDEX\|reg_N:ReadB_Reg\|dffg:\\G_NBit_DFFG:16:DFFGI\|s_Q " "    21.791      0.007     uTsu  IDEX_Reg:IDEX\|reg_N:ReadB_Reg\|dffg:\\G_NBit_DFFG:16:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.191 " "Data Arrival Time  :    16.191" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.791 " "Data Required Time :    21.791" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.600  " "Slack              :     5.600 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951042 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700951042 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.147 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.147" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700951363 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.147  " "Path #1: Hold slack is 0.147 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IFID_Reg:IFID\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q " "From Node    : IFID_Reg:IFID\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q " "To Node      : IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.566      1.566  R        clock network delay " "     1.566      1.566  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.671      0.105     uTco  IFID_Reg:IFID\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q " "     1.671      0.105     uTco  IFID_Reg:IFID\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.671      0.000 RR  CELL  IFID\|Inst_Reg\|\\G_NBit_DFFG:29:DFFGI\|s_Q\|q " "     1.671      0.000 RR  CELL  IFID\|Inst_Reg\|\\G_NBit_DFFG:29:DFFGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.025      0.354 RR    IC  IDEX\|Inst_Reg\|\\G_NBit_DFFG:29:DFFGI\|s_Q~feeder\|datad " "     2.025      0.354 RR    IC  IDEX\|Inst_Reg\|\\G_NBit_DFFG:29:DFFGI\|s_Q~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.090      0.065 RR  CELL  IDEX\|Inst_Reg\|\\G_NBit_DFFG:29:DFFGI\|s_Q~feeder\|combout " "     2.090      0.065 RR  CELL  IDEX\|Inst_Reg\|\\G_NBit_DFFG:29:DFFGI\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.090      0.000 RR    IC  IDEX\|Inst_Reg\|\\G_NBit_DFFG:29:DFFGI\|s_Q\|d " "     2.090      0.000 RR    IC  IDEX\|Inst_Reg\|\\G_NBit_DFFG:29:DFFGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.121      0.031 RR  CELL  IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q " "     2.121      0.031 RR  CELL  IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.890      1.890  R        clock network delay " "     1.890      1.890  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.890      0.000           clock uncertainty " "     1.890      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.974      0.084      uTh  IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q " "     1.974      0.084      uTh  IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:29:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.121 " "Data Arrival Time  :     2.121" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.974 " "Data Required Time :     1.974" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.147  " "Slack              :     0.147 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951363 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700951363 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.015 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.015" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951480 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700951480 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 2.015  " "Path #1: Recovery slack is 2.015 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:18:DFFGI\|s_Q " "From Node    : IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:18:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IDEX_Reg:IDEX\|reg_N:BranchAddr_Reg\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q " "To Node      : IDEX_Reg:IDEX\|reg_N:BranchAddr_Reg\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.635      1.635  R        clock network delay " "     1.635      1.635  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.740      0.105     uTco  IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:18:DFFGI\|s_Q " "     1.740      0.105     uTco  IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:18:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.740      0.000 FF  CELL  IDEX\|Inst_Reg\|\\G_NBit_DFFG:18:DFFGI\|s_Q\|q " "     1.740      0.000 FF  CELL  IDEX\|Inst_Reg\|\\G_NBit_DFFG:18:DFFGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.613      0.873 FF    IC  Fwd\|process_0~21\|datad " "     2.613      0.873 FF    IC  Fwd\|process_0~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.676      0.063 FF  CELL  Fwd\|process_0~21\|combout " "     2.676      0.063 FF  CELL  Fwd\|process_0~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.594      0.918 FF    IC  Fwd\|process_0~22\|dataa " "     3.594      0.918 FF    IC  Fwd\|process_0~22\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.787      0.193 FF  CELL  Fwd\|process_0~22\|combout " "     3.787      0.193 FF  CELL  Fwd\|process_0~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.011      0.224 FF    IC  Fwd\|process_0~23\|datab " "     4.011      0.224 FF    IC  Fwd\|process_0~23\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.187      0.176 FF  CELL  Fwd\|process_0~23\|combout " "     4.187      0.176 FF  CELL  Fwd\|process_0~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.318      0.131 FF    IC  fwdMuxA\|Mux20~1\|datab " "     4.318      0.131 FF    IC  fwdMuxA\|Mux20~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.537      0.219 FR  CELL  fwdMuxA\|Mux20~1\|combout " "     4.537      0.219 FR  CELL  fwdMuxA\|Mux20~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.924      0.387 RR    IC  fwdMuxA\|Mux31~0\|dataa " "     4.924      0.387 RR    IC  fwdMuxA\|Mux31~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.099      0.175 RF  CELL  fwdMuxA\|Mux31~0\|combout " "     5.099      0.175 RF  CELL  fwdMuxA\|Mux31~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.229      0.130 FF    IC  fwdMuxA\|Mux31~1\|datab " "     5.229      0.130 FF    IC  fwdMuxA\|Mux31~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.436      0.207 FF  CELL  fwdMuxA\|Mux31~1\|combout " "     5.436      0.207 FF  CELL  fwdMuxA\|Mux31~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.577      0.141 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:0:adder\|and2\|o_F\|datac " "     5.577      0.141 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:0:adder\|and2\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.710      0.133 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:0:adder\|and2\|o_F\|combout " "     5.710      0.133 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:0:adder\|and2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.669      0.959 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:1:adder\|or1\|o_F~0\|datab " "     6.669      0.959 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:1:adder\|or1\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.846      0.177 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:1:adder\|or1\|o_F~0\|combout " "     6.846      0.177 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:1:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.966      0.120 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:2:adder\|or1\|o_F~0\|datad " "     6.966      0.120 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:2:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.029      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:2:adder\|or1\|o_F~0\|combout " "     7.029      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:2:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.150      0.121 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:3:adder\|or1\|o_F~0\|datad " "     7.150      0.121 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:3:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.213      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:3:adder\|or1\|o_F~0\|combout " "     7.213      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:3:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.333      0.120 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:4:adder\|or1\|o_F~0\|datad " "     7.333      0.120 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:4:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.396      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:4:adder\|or1\|o_F~0\|combout " "     7.396      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:4:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.515      0.119 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:5:adder\|or1\|o_F~0\|datad " "     7.515      0.119 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:5:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.578      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:5:adder\|or1\|o_F~0\|combout " "     7.578      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:5:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.699      0.121 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:6:adder\|or1\|o_F~0\|datad " "     7.699      0.121 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:6:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.762      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:6:adder\|or1\|o_F~0\|combout " "     7.762      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:6:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.882      0.120 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:7:adder\|or1\|o_F~0\|datad " "     7.882      0.120 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:7:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.945      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:7:adder\|or1\|o_F~0\|combout " "     7.945      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:7:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.066      0.121 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:8:adder\|or1\|o_F~0\|datac " "     8.066      0.121 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:8:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.199      0.133 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:8:adder\|or1\|o_F~0\|combout " "     8.199      0.133 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:8:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.320      0.121 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:9:adder\|or1\|o_F~0\|datad " "     8.320      0.121 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:9:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.383      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:9:adder\|or1\|o_F~0\|combout " "     8.383      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:9:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.501      0.118 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:10:adder\|or1\|o_F~0\|datad " "     8.501      0.118 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:10:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.564      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:10:adder\|or1\|o_F~0\|combout " "     8.564      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:10:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.685      0.121 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:11:adder\|or1\|o_F~0\|datac " "     8.685      0.121 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:11:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.818      0.133 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:11:adder\|or1\|o_F~0\|combout " "     8.818      0.133 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:11:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.939      0.121 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:12:adder\|or1\|o_F~0\|datad " "     8.939      0.121 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:12:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.002      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:12:adder\|or1\|o_F~0\|combout " "     9.002      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:12:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.196      0.194 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:13:adder\|or1\|o_F~0\|datad " "     9.196      0.194 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:13:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.259      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:13:adder\|or1\|o_F~0\|combout " "     9.259      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:13:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.372      0.113 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:14:adder\|or1\|o_F~0\|datad " "     9.372      0.113 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:14:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.435      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:14:adder\|or1\|o_F~0\|combout " "     9.435      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:14:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.556      0.121 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:15:adder\|or1\|o_F~0\|datad " "     9.556      0.121 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:15:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.619      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:15:adder\|or1\|o_F~0\|combout " "     9.619      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:15:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.737      0.118 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:16:adder\|or1\|o_F~0\|datad " "     9.737      0.118 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:16:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.800      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:16:adder\|or1\|o_F~0\|combout " "     9.800      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:16:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.921      0.121 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:17:adder\|or1\|o_F~0\|datac " "     9.921      0.121 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:17:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.054      0.133 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:17:adder\|or1\|o_F~0\|combout " "    10.054      0.133 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:17:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.174      0.120 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:18:adder\|or1\|o_F~0\|datad " "    10.174      0.120 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:18:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.237      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:18:adder\|or1\|o_F~0\|combout " "    10.237      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:18:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.356      0.119 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:19:adder\|or1\|o_F~0\|datad " "    10.356      0.119 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:19:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.419      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:19:adder\|or1\|o_F~0\|combout " "    10.419      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:19:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.539      0.120 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:20:adder\|or1\|o_F~0\|datad " "    10.539      0.120 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:20:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.602      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:20:adder\|or1\|o_F~0\|combout " "    10.602      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:20:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.723      0.121 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:21:adder\|or1\|o_F~0\|datad " "    10.723      0.121 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:21:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.786      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:21:adder\|or1\|o_F~0\|combout " "    10.786      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:21:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.900      0.114 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:22:adder\|or1\|o_F~0\|datad " "    10.900      0.114 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:22:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.963      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:22:adder\|or1\|o_F~0\|combout " "    10.963      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:22:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.082      0.119 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:23:adder\|or1\|o_F~0\|datad " "    11.082      0.119 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:23:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.145      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:23:adder\|or1\|o_F~0\|combout " "    11.145      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:23:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.265      0.120 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:24:adder\|or1\|o_F~0\|datad " "    11.265      0.120 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:24:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.328      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:24:adder\|or1\|o_F~0\|combout " "    11.328      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:24:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.517      0.189 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:25:adder\|or1\|o_F~0\|datad " "    11.517      0.189 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:25:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.580      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:25:adder\|or1\|o_F~0\|combout " "    11.580      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:25:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.699      0.119 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:26:adder\|or1\|o_F~0\|datad " "    11.699      0.119 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:26:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.762      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:26:adder\|or1\|o_F~0\|combout " "    11.762      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:26:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.881      0.119 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:27:adder\|or1\|o_F~0\|datad " "    11.881      0.119 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:27:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.944      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:27:adder\|or1\|o_F~0\|combout " "    11.944      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:27:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.069      0.125 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:28:adder\|or1\|o_F~0\|datac " "    12.069      0.125 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:28:adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.202      0.133 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:28:adder\|or1\|o_F~0\|combout " "    12.202      0.133 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:28:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.321      0.119 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:29:adder\|or1\|o_F~0\|datad " "    12.321      0.119 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:29:adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.384      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:29:adder\|or1\|o_F~0\|combout " "    12.384      0.063 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:29:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.524      0.140 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:30:adder\|or1\|o_F~0\|dataa " "    12.524      0.140 FF    IC  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:30:adder\|or1\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.728      0.204 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:30:adder\|or1\|o_F~0\|combout " "    12.728      0.204 FF  CELL  ALU0\|addSub\|ripple_add\|\\G_NBit_Adders:30:adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.048      0.320 FF    IC  ALU0\|Mux40~7\|datad " "    13.048      0.320 FF    IC  ALU0\|Mux40~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.111      0.063 FF  CELL  ALU0\|Mux40~7\|combout " "    13.111      0.063 FF  CELL  ALU0\|Mux40~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.218      0.107 FF    IC  ALU0\|Mux40~8\|datad " "    13.218      0.107 FF    IC  ALU0\|Mux40~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.281      0.063 FF  CELL  ALU0\|Mux40~8\|combout " "    13.281      0.063 FF  CELL  ALU0\|Mux40~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.391      0.110 FF    IC  ALU0\|Mux40~5\|datad " "    13.391      0.110 FF    IC  ALU0\|Mux40~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.454      0.063 FF  CELL  ALU0\|Mux40~5\|combout " "    13.454      0.063 FF  CELL  ALU0\|Mux40~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.767      0.313 FF    IC  ALU0\|Equal0~18\|datac " "    13.767      0.313 FF    IC  ALU0\|Equal0~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.886      0.119 FR  CELL  ALU0\|Equal0~18\|combout " "    13.886      0.119 FR  CELL  ALU0\|Equal0~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.981      0.095 RR    IC  pcFetch\|branchOr\|o_F~0\|datad " "    13.981      0.095 RR    IC  pcFetch\|branchOr\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.049      0.068 RR  CELL  pcFetch\|branchOr\|o_F~0\|combout " "    14.049      0.068 RR  CELL  pcFetch\|branchOr\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.165      0.116 RR    IC  pcFetch\|outMux\|\\G_NBit_MUX:19:MUXI\|o_O~2\|datad " "    14.165      0.116 RR    IC  pcFetch\|outMux\|\\G_NBit_MUX:19:MUXI\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.231      0.066 RF  CELL  pcFetch\|outMux\|\\G_NBit_MUX:19:MUXI\|o_O~2\|combout " "    14.231      0.066 RF  CELL  pcFetch\|outMux\|\\G_NBit_MUX:19:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.172      0.941 FF    IC  pcFetch\|outMux\|\\G_NBit_MUX:7:MUXI\|o_O~0\|datab " "    15.172      0.941 FF    IC  pcFetch\|outMux\|\\G_NBit_MUX:7:MUXI\|o_O~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.364      0.192 FF  CELL  pcFetch\|outMux\|\\G_NBit_MUX:7:MUXI\|o_O~0\|combout " "    15.364      0.192 FF  CELL  pcFetch\|outMux\|\\G_NBit_MUX:7:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.547      0.183 FF    IC  pcFetch\|outMux\|\\G_NBit_MUX:7:MUXI\|o_O~1\|datad " "    15.547      0.183 FF    IC  pcFetch\|outMux\|\\G_NBit_MUX:7:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.610      0.063 FF  CELL  pcFetch\|outMux\|\\G_NBit_MUX:7:MUXI\|o_O~1\|combout " "    15.610      0.063 FF  CELL  pcFetch\|outMux\|\\G_NBit_MUX:7:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.720      0.110 FF    IC  pcFetch\|Equal0~4\|datac " "    15.720      0.110 FF    IC  pcFetch\|Equal0~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.853      0.133 FF  CELL  pcFetch\|Equal0~4\|combout " "    15.853      0.133 FF  CELL  pcFetch\|Equal0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.986      0.133 FF    IC  pcFetch\|Equal0~6\|datab " "    15.986      0.133 FF    IC  pcFetch\|Equal0~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.160      0.174 FF  CELL  pcFetch\|Equal0~6\|combout " "    16.160      0.174 FF  CELL  pcFetch\|Equal0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.102      0.942 FF    IC  pcFetch\|Equal0~9\|datad " "    17.102      0.942 FF    IC  pcFetch\|Equal0~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.165      0.063 FF  CELL  pcFetch\|Equal0~9\|combout " "    17.165      0.063 FF  CELL  pcFetch\|Equal0~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.275      0.110 FF    IC  pcFetch\|Equal0~23\|datad " "    17.275      0.110 FF    IC  pcFetch\|Equal0~23\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.338      0.063 FF  CELL  pcFetch\|Equal0~23\|combout " "    17.338      0.063 FF  CELL  pcFetch\|Equal0~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.459      0.121 FF    IC  HzdDetection\|o_IFID_Flush~1\|datad " "    17.459      0.121 FF    IC  HzdDetection\|o_IFID_Flush~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.531      0.072 FR  CELL  HzdDetection\|o_IFID_Flush~1\|combout " "    17.531      0.072 FR  CELL  HzdDetection\|o_IFID_Flush~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.314      0.783 RR    IC  HzdDetection\|o_IFID_Flush~1clkctrl\|inclk\[0\] " "    18.314      0.783 RR    IC  HzdDetection\|o_IFID_Flush~1clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.314      0.000 RR  CELL  HzdDetection\|o_IFID_Flush~1clkctrl\|outclk " "    18.314      0.000 RR  CELL  HzdDetection\|o_IFID_Flush~1clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.173      0.859 RR    IC  IDEX\|BranchAddr_Reg\|\\G_NBit_DFFG:13:DFFGI\|s_Q\|clrn " "    19.173      0.859 RR    IC  IDEX\|BranchAddr_Reg\|\\G_NBit_DFFG:13:DFFGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.559      0.386 RF  CELL  IDEX_Reg:IDEX\|reg_N:BranchAddr_Reg\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q " "    19.559      0.386 RF  CELL  IDEX_Reg:IDEX\|reg_N:BranchAddr_Reg\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.567      1.567  R        clock network delay " "    21.567      1.567  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.587      0.020           clock pessimism removed " "    21.587      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.567     -0.020           clock uncertainty " "    21.567     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.574      0.007     uTsu  IDEX_Reg:IDEX\|reg_N:BranchAddr_Reg\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q " "    21.574      0.007     uTsu  IDEX_Reg:IDEX\|reg_N:BranchAddr_Reg\|dffg:\\G_NBit_DFFG:13:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.559 " "Data Arrival Time  :    19.559" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.574 " "Data Required Time :    21.574" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.015  " "Slack              :     2.015 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951482 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700951482 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.072 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.072" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951602 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700951602 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.072  " "Path #1: Removal slack is 1.072 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_reg:pcreg\|dffg:\\generateLower:0:DFFGIL\|s_Q " "From Node    : pc_reg:pcreg\|dffg:\\generateLower:0:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IFID_Reg:IFID\|reg_N:PC_Reg\|dffg:\\G_NBit_DFFG:9:DFFGI\|s_Q " "To Node      : IFID_Reg:IFID\|reg_N:PC_Reg\|dffg:\\G_NBit_DFFG:9:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.571      1.571  R        clock network delay " "     1.571      1.571  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.676      0.105     uTco  pc_reg:pcreg\|dffg:\\generateLower:0:DFFGIL\|s_Q " "     1.676      0.105     uTco  pc_reg:pcreg\|dffg:\\generateLower:0:DFFGIL\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.676      0.000 RR  CELL  pcreg\|\\generateLower:0:DFFGIL\|s_Q\|q " "     1.676      0.000 RR  CELL  pcreg\|\\generateLower:0:DFFGIL\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.676      0.000 RR    IC  pcFetch\|outMux\|\\G_NBit_MUX:0:MUXI\|o_O~1\|datac " "     1.676      0.000 RR    IC  pcFetch\|outMux\|\\G_NBit_MUX:0:MUXI\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.847      0.171 RR  CELL  pcFetch\|outMux\|\\G_NBit_MUX:0:MUXI\|o_O~1\|combout " "     1.847      0.171 RR  CELL  pcFetch\|outMux\|\\G_NBit_MUX:0:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.933      0.086 RR    IC  pcFetch\|Equal0~2\|datad " "     1.933      0.086 RR    IC  pcFetch\|Equal0~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.998      0.065 RR  CELL  pcFetch\|Equal0~2\|combout " "     1.998      0.065 RR  CELL  pcFetch\|Equal0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.106      0.108 RR    IC  HzdDetection\|o_IFID_Flush~11\|datab " "     2.106      0.108 RR    IC  HzdDetection\|o_IFID_Flush~11\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.276      0.170 RF  CELL  HzdDetection\|o_IFID_Flush~11\|combout " "     2.276      0.170 RF  CELL  HzdDetection\|o_IFID_Flush~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.598      0.322 FF    IC  IFID\|PC_Reg\|\\G_NBit_DFFG:9:DFFGI\|s_Q\|clrn " "     2.598      0.322 FF    IC  IFID\|PC_Reg\|\\G_NBit_DFFG:9:DFFGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.964      0.366 FR  CELL  IFID_Reg:IFID\|reg_N:PC_Reg\|dffg:\\G_NBit_DFFG:9:DFFGI\|s_Q " "     2.964      0.366 FR  CELL  IFID_Reg:IFID\|reg_N:PC_Reg\|dffg:\\G_NBit_DFFG:9:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.828      1.828  R        clock network delay " "     1.828      1.828  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.808     -0.020           clock pessimism removed " "     1.808     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.808      0.000           clock uncertainty " "     1.808      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.892      0.084      uTh  IFID_Reg:IFID\|reg_N:PC_Reg\|dffg:\\G_NBit_DFFG:9:DFFGI\|s_Q " "     1.892      0.084      uTh  IFID_Reg:IFID\|reg_N:PC_Reg\|dffg:\\G_NBit_DFFG:9:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.964 " "Data Arrival Time  :     2.964" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.892 " "Data Required Time :     1.892" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.072  " "Slack              :     1.072 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733700951603 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733700951603 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733700955020 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733700957898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1346 " "Peak virtual memory: 1346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733700958274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  8 17:35:58 2024 " "Processing ended: Sun Dec  8 17:35:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733700958274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733700958274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733700958274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733700958274 ""}
