{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447905614471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447905614471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 18 20:00:14 2015 " "Processing started: Wed Nov 18 20:00:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447905614471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447905614471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447905614471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1447905615368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/reg_file.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447905615488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447905615488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "net_packet_logger_s.sv 1 1 " "Found 1 design units, including 1 entities, in source file net_packet_logger_s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 network_packet_s_logger " "Found entity 1: network_packet_s_logger" {  } { { "net_packet_logger_s.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/net_packet_logger_s.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447905615504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447905615504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "instr_mem.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/instr_mem.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447905615504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447905615504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disassemble.sv 0 0 " "Found 0 design units, including 0 entities, in source file disassemble.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447905615520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 0 0 " "Found 0 design units, including 0 entities, in source file definitions.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447905615520 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_mem.sv(49) " "Verilog HDL warning at data_mem.sv(49): extended using \"x\" or \"z\"" {  } { { "data_mem.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/data_mem.sv" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1447905615535 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_mem.sv(50) " "Verilog HDL warning at data_mem.sv(50): extended using \"x\" or \"z\"" {  } { { "data_mem.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/data_mem.sv" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1447905615535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/data_mem.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447905615535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447905615535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_tb " "Found entity 1: core_tb" {  } { { "core_tb.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/core_tb.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447905615535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447905615535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_flattened.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_flattened.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_flattened " "Found entity 1: core_flattened" {  } { { "core_flattened.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/core_flattened.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447905615551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447905615551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.sv 1 1 " "Found 1 design units, including 1 entities, in source file core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/core.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447905615566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447905615566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cl_state_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file cl_state_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cl_state_machine " "Found entity 1: cl_state_machine" {  } { { "cl_state_machine.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/cl_state_machine.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447905615582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447905615582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cl_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file cl_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cl_decode " "Found entity 1: cl_decode" {  } { { "cl_decode.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/cl_decode.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447905615582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447905615582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447905615598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447905615598 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_val_or_zero_p core.sv(157) " "Verilog HDL Implicit Net warning at core.sv(157): created implicit net for \"rd_val_or_zero_p\"" {  } { { "core.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/core.sv" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447905615598 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_val_or_zero_Q core.sv(179) " "Verilog HDL Implicit Net warning at core.sv(179): created implicit net for \"rd_val_or_zero_Q\"" {  } { { "core.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/core.sv" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447905615598 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_result_n core.sv(199) " "Verilog HDL Implicit Net warning at core.sv(199): created implicit net for \"alu_result_n\"" {  } { { "core.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/core.sv" 199 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447905615598 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "resset core.sv(201) " "Verilog HDL error at core.sv(201): object \"resset\" is not declared" {  } { { "core.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/core.sv" 201 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1447905615613 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "alu_result_Q core.sv(203) " "Verilog HDL error at core.sv(203): object \"alu_result_Q\" is not declared" {  } { { "core.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/core.sv" 203 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1447905615613 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "stall_XM core.sv(205) " "Verilog HDL error at core.sv(205): object \"stall_XM\" is not declared" {  } { { "core.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/core.sv" 205 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1447905615613 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "alu_result_Q core.sv(206) " "Verilog HDL error at core.sv(206): object \"alu_result_Q\" is not declared" {  } { { "core.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/core.sv" 206 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1447905615613 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "stall_XM core.sv(212) " "Verilog HDL error at core.sv(212): object \"stall_XM\" is not declared" {  } { { "core.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/core.sv" 212 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1447905615613 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "is_byte_op_cQ core.sv(333) " "Verilog HDL error at core.sv(333): object \"is_byte_op_cQ\" is not declared" {  } { { "core.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/core.sv" 333 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1447905615613 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "is_byte_op_cQ core.sv(340) " "Verilog HDL error at core.sv(340): object \"is_byte_op_cQ\" is not declared" {  } { { "core.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/core.sv" 340 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1447905615613 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "is_byte_op_cQ2 core.sv(350) " "Verilog HDL error at core.sv(350): object \"is_byte_op_cQ2\" is not declared" {  } { { "core.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/core.sv" 350 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1447905615613 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "stall_XM core.sv(352) " "Verilog HDL error at core.sv(352): object \"stall_XM\" is not declared" {  } { { "core.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/core.sv" 352 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1447905615613 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "is_byte_op_cQ2 core.sv(357) " "Verilog HDL error at core.sv(357): object \"is_byte_op_cQ2\" is not declared" {  } { { "core.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/core.sv" 357 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1447905615613 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "is_byte_op_cQ core.sv(357) " "Verilog HDL error at core.sv(357): object \"is_byte_op_cQ\" is not declared" {  } { { "core.sv" "" { Text "C:/Users/Christine/CSE141LProject/lab3/core.sv" 357 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1447905615613 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Christine/CSE141LProject/lab3/output_files/lab2.map.smsg " "Generated suppressed messages file C:/Users/Christine/CSE141LProject/lab3/output_files/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1447905615676 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 11 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "527 " "Peak virtual memory: 527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447905615771 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 18 20:00:15 2015 " "Processing ended: Wed Nov 18 20:00:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447905615771 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447905615771 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447905615771 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447905615771 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 3 s " "Quartus II Full Compilation was unsuccessful. 13 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447905616385 ""}
