# FIFO_Verfication
This verifies the RTL of a Synchronous FIFO using System Verilog. 
