<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv</a>
defines: 
time_elapsed: 0.776s
ram usage: 38868 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpgxnb6lj5/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:1</a>: No timescale set for &#34;NetsPkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:4</a>: No timescale set for &#34;top&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:10</a>: No timescale set for &#34;lDriver&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:12</a>: No timescale set for &#34;rDriver&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:16</a>: No timescale set for &#34;rlMod&#34;.

[INF:CP0300] Compilation...

[INF:CP0301] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:1</a>: Compile package &#34;NetsPkg&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:10</a>: Compile module &#34;work@lDriver&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:12</a>: Compile module &#34;work@rDriver&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:16</a>: Compile module &#34;work@rlMod&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:4</a>: Compile module &#34;work@top&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:14</a>: Implicit port type (wire) for &#34;out&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:4</a>: Top level module &#34;work@top&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:17</a>: Cannot find a module definition for &#34;work@rlMod::lMod&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:18</a>: Cannot find a module definition for &#34;work@rlMod::rMod&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 6.

[NTE:EL0511] Nb leaf instances: 4.

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[ERR:UH0700] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:6</a>: Unsupported expression &#34;&lt;n&lt;&gt; u&lt;45&gt; t&lt;Bit_select&gt; p&lt;46&gt; c&lt;44&gt; l&lt;6&gt;&gt; lDriver l1(iBus[0]);
&#34;.

[ERR:UH0700] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:7</a>: Unsupported expression &#34;&lt;n&lt;&gt; u&lt;65&gt; t&lt;Bit_select&gt; p&lt;66&gt; c&lt;64&gt; l&lt;7&gt;&gt; rDriver r1(iBus[1]);
&#34;.

[ERR:UH0700] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:17</a>: Unsupported expression &#34;&lt;n&lt;&gt; u&lt;156&gt; t&lt;Bit_select&gt; p&lt;157&gt; c&lt;155&gt; l&lt;17&gt;&gt; lMod l1(iBus[0]);
&#34;.

[ERR:UH0700] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:18</a>: Unsupported expression &#34;&lt;n&lt;&gt; u&lt;175&gt; t&lt;Bit_select&gt; p&lt;176&gt; c&lt;174&gt; l&lt;18&gt;&gt; rMod r1(iBus[1]);
&#34;.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 9
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpgxnb6lj5/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpgxnb6lj5/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpgxnb6lj5/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: NetsPkg, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv</a>, line:1, parent:work@top
   |vpiDefName:NetsPkg
   |vpiFullName:NetsPkg
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@lDriver, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv</a>, line:10, parent:work@top
   |vpiDefName:work@lDriver
   |vpiFullName:work@lDriver
   |vpiPort:
   \_port: (out), line:10
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:10
         |vpiName:out
         |vpiFullName:work@lDriver.out
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (out), line:10
 |uhdmallModules:
 \_module: work@rDriver, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv</a>, line:12, parent:work@top
   |vpiDefName:work@rDriver
   |vpiFullName:work@rDriver
   |vpiPort:
   \_port: (out), line:14
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:14
         |vpiName:out
         |vpiFullName:work@rDriver.out
   |vpiNet:
   \_logic_net: (out), line:14
 |uhdmallModules:
 \_module: work@rlMod, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv</a>, line:16, parent:work@top
   |vpiDefName:work@rlMod
   |vpiFullName:work@rlMod
   |vpiPort:
   \_port: (iBus), line:16
     |vpiName:iBus
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (iBus), line:16
         |vpiName:iBus
         |vpiFullName:work@rlMod.iBus
   |vpiNet:
   \_logic_net: (iBus), line:16
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv</a>, line:4, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv</a>, line:4
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiModule:
   \_module: work@lDriver (l1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv</a>, line:6, parent:work@top
     |vpiDefName:work@lDriver
     |vpiName:l1
     |vpiFullName:work@top.l1
     |vpiPort:
     \_port: (out), line:10, parent:l1
       |vpiName:out
       |vpiDirection:2
       |vpiHighConn:
       \_unsupported_expr: , line:6
         |STRING:lDriver l1(iBus[0]);

       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out), line:10, parent:l1
           |vpiName:out
           |vpiFullName:work@top.l1.out
           |vpiNetType:1
     |vpiNet:
     \_logic_net: (out), line:10, parent:l1
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv</a>, line:4
   |vpiModule:
   \_module: work@rDriver (r1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv</a>, line:7, parent:work@top
     |vpiDefName:work@rDriver
     |vpiName:r1
     |vpiFullName:work@top.r1
     |vpiPort:
     \_port: (out), line:14, parent:r1
       |vpiName:out
       |vpiDirection:2
       |vpiTypedef:
       \_void_typespec: (realNet), line:14
         |vpiName:realNet
       |vpiHighConn:
       \_unsupported_expr: , line:7
         |STRING:rDriver r1(iBus[1]);

       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out), line:14, parent:r1
           |vpiName:out
           |vpiFullName:work@top.r1.out
     |vpiNet:
     \_logic_net: (out), line:14, parent:r1
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv</a>, line:4
   |vpiModule:
   \_module: work@rlMod (m1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv</a>, line:8, parent:work@top
     |vpiDefName:work@rlMod
     |vpiName:m1
     |vpiFullName:work@top.m1
     |vpiPort:
     \_port: (iBus), line:16, parent:m1
       |vpiName:iBus
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (iBus), line:8
         |vpiName:iBus
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (iBus), line:16, parent:m1
           |vpiName:iBus
           |vpiFullName:work@top.m1.iBus
           |vpiRange:
           \_range: , line:16
             |vpiLeftRange:
             \_constant: , line:16
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiRightRange:
             \_constant: , line:16
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
     |vpiModule:
     \_module: work@rlMod::lMod (l1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv</a>, line:17, parent:m1
       |vpiDefName:work@rlMod::lMod
       |vpiName:l1
       |vpiFullName:work@top.m1.l1
       |vpiPort:
       \_port: (iBus), parent:l1
         |vpiName:iBus
         |vpiHighConn:
         \_unsupported_expr: , line:17
           |STRING:lMod l1(iBus[0]);

       |vpiInstance:
       \_module: work@rlMod (m1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv</a>, line:8, parent:work@top
     |vpiModule:
     \_module: work@rlMod::rMod (r1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv</a>, line:18, parent:m1
       |vpiDefName:work@rlMod::rMod
       |vpiName:r1
       |vpiFullName:work@top.m1.r1
       |vpiPort:
       \_port: (iBus), parent:r1
         |vpiName:iBus
         |vpiHighConn:
         \_unsupported_expr: , line:18
           |STRING:rMod r1(iBus[1]);

       |vpiInstance:
       \_module: work@rlMod (m1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv</a>, line:8, parent:work@top
     |vpiNet:
     \_logic_net: (iBus), line:16, parent:m1
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv</a>, line:4
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \l1 of type 32
Object: \out of type 44
Object: \out of type 36
Object: \r1 of type 32
Object: \out of type 44
Object: \out of type 36
Object: \m1 of type 32
Object: \iBus of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \l1 of type 32
Object: \iBus of type 44
Object: \r1 of type 32
Object: \iBus of type 44
Object: \iBus of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_lDriver of type 32
Object: \out of type 44
Object: \out of type 36
Object: \work_rDriver of type 32
Object: \out of type 44
Object: \out of type 36
Object: \work_rlMod of type 32
Object: \iBus of type 44
Object: \iBus of type 36
Object: \work_top of type 32
Object: \NetsPkg of type 600
Object: \builtin of type 600
Generating RTLIL representation for module `\work_rlMod::lMod&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20f5740] str=&#39;\work_rlMod::lMod&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20f5860] str=&#39;\iBus&#39; port=4
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20f5740] str=&#39;\work_rlMod::lMod&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20f5860] str=&#39;\iBus&#39; basic_prep port=4 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20f87d0] str=&#39;\work_top&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:6</a>.0-6.0&gt; [0x20f8a10] str=&#39;\l1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20f91a0] str=&#39;\work_lDriver&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:6</a>.0-6.0&gt; [0x20f3d60] str=&#39;\out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:6</a>.0-6.0&gt; [0x20f3e80]
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:7</a>.0-7.0&gt; [0x20f4080] str=&#39;\r1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20f4540] str=&#39;\work_rDriver&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:7</a>.0-7.0&gt; [0x20f46a0] str=&#39;\out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:7</a>.0-7.0&gt; [0x20f47c0]
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:8</a>.0-8.0&gt; [0x20f49e0] str=&#39;\m1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x210ade0] str=&#39;\work_rlMod&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:8</a>.0-8.0&gt; [0x210af00] str=&#39;\iBus&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:8</a>.0-8.0&gt; [0x210b020] str=&#39;\iBus&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20f87d0] str=&#39;\work_top&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:6</a>.0-6.0&gt; [0x20f8a10] str=&#39;\l1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20f91a0] str=&#39;\work_lDriver&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:6</a>.0-6.0&gt; [0x20f3d60] str=&#39;\out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:6</a>.0-6.0&gt; [0x20f3e80 -&gt; 0x210e260] basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:7</a>.0-7.0&gt; [0x20f4080] str=&#39;\r1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20f4540] str=&#39;\work_rDriver&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:7</a>.0-7.0&gt; [0x20f46a0] str=&#39;\out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:7</a>.0-7.0&gt; [0x20f47c0 -&gt; 0x210e260] basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:8</a>.0-8.0&gt; [0x20f49e0] str=&#39;\m1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x210ade0] str=&#39;\work_rlMod&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:8</a>.0-8.0&gt; [0x210af00] str=&#39;\iBus&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:8</a>.0-8.0&gt; [0x210b020 -&gt; 0x210e020] str=&#39;\iBus&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:0</a>.0-0.0&gt; [0x210e260] basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:0</a>.0-0.0&gt; [0x210e020] str=&#39;\iBus&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:6</a>: Warning: Identifier `&#39; is implicitly declared.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:8</a>: Warning: Identifier `\iBus&#39; is implicitly declared.
Generating RTLIL representation for module `\work_rDriver&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20f4220] str=&#39;\work_rDriver&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:14</a>.0-14.0&gt; [0x20f4340] str=&#39;\out&#39; output reg port=2
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20f4220] str=&#39;\work_rDriver&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:14</a>.0-14.0&gt; [0x20f4340] str=&#39;\out&#39; output reg basic_prep port=2 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_lDriver&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20f8b60] str=&#39;\work_lDriver&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:10</a>.0-10.0&gt; [0x20f8e00] str=&#39;\out&#39; output reg port=1
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20f8b60] str=&#39;\work_lDriver&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:10</a>.0-10.0&gt; [0x20f8e00] str=&#39;\out&#39; output reg basic_prep port=1 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_rlMod::rMod&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x210a600] str=&#39;\work_rlMod::rMod&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x210a720] str=&#39;\iBus&#39; port=5
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x210a600] str=&#39;\work_rlMod::rMod&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x210a720] str=&#39;\iBus&#39; basic_prep port=5 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_rlMod&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20f4b80] str=&#39;\work_rlMod&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:16</a>.0-16.0&gt; [0x20f4ca0] str=&#39;\iBus&#39; input port=3
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:16</a>.0-16.0&gt; [0x20f4e20]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:16</a>.0-16.0&gt; [0x20f5390] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:16</a>.0-16.0&gt; [0x20f5580] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:17</a>.0-17.0&gt; [0x20f51c0] str=&#39;\l1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20f5a20] str=&#39;\work_rlMod::lMod&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:17</a>.0-17.0&gt; [0x20f5b40] str=&#39;\iBus&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:17</a>.0-17.0&gt; [0x210a360]
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:18</a>.0-18.0&gt; [0x210a4e0] str=&#39;\r1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x210a8e0] str=&#39;\work_rlMod::rMod&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:18</a>.0-18.0&gt; [0x210aa60] str=&#39;\iBus&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:18</a>.0-18.0&gt; [0x210ab80]
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20f4b80] str=&#39;\work_rlMod&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:16</a>.0-16.0&gt; [0x20f4ca0] str=&#39;\iBus&#39; input basic_prep port=3 swapped_range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:16</a>.0-16.0&gt; [0x20f4e20] basic_prep swapped_range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:16</a>.0-16.0&gt; [0x20f5390] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:16</a>.0-16.0&gt; [0x20f5580] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:17</a>.0-17.0&gt; [0x20f51c0] str=&#39;\l1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20f5a20] str=&#39;\work_rlMod::lMod&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:17</a>.0-17.0&gt; [0x20f5b40] str=&#39;\iBus&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:17</a>.0-17.0&gt; [0x210a360 -&gt; 0x2114960] basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:18</a>.0-18.0&gt; [0x210a4e0] str=&#39;\r1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x210a8e0] str=&#39;\work_rlMod::rMod&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:18</a>.0-18.0&gt; [0x210aa60] str=&#39;\iBus&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:18</a>.0-18.0&gt; [0x210ab80 -&gt; 0x2114960] basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:0</a>.0-0.0&gt; [0x2114960] basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:17</a>: Warning: Identifier `&#39; is implicitly declared.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_top
Used module:     \work_rlMod
Used module:         \work_rlMod::rMod
Used module:         \work_rlMod::lMod
Generating RTLIL representation for module `\work_top&#39;.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:6</a>: Warning: Identifier `&#39; is implicitly declared.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:8</a>: Warning: Identifier `\iBus&#39; is implicitly declared.
ERROR: Module `work_rlMod::rMod&#39; referenced in module `work_rlMod&#39; in cell `r1&#39; does not have a port named &#39;iBus&#39;.

</pre>
</body>