
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46+124 (git sha1 d1695ad99, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Running command `read_verilog -I ../../../hdl -DCONFIG_HEADER="config_default.vh" /home/a0500701/proj/learn_cxxrtl/exp1/tb/tb.v /home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v; hierarchy -top tb; write_cxxrtl build-tb/dut.cpp' --

1. Executing Verilog-2005 frontend: /home/a0500701/proj/learn_cxxrtl/exp1/tb/tb.v
Parsing Verilog input from `/home/a0500701/proj/learn_cxxrtl/exp1/tb/tb.v' to AST representation.
Generating RTLIL representation for module `\tb'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v
Parsing Verilog input from `/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v' to AST representation.
Generating RTLIL representation for module `\jtag_blinky'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \tb
Used module:     \jtag_blinky
Parameter \N_LEDS = 10
Parameter \IDCODE = 1

3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\jtag_blinky'.
Parameter \N_LEDS = 10
Parameter \IDCODE = 1
Generating RTLIL representation for module `$paramod$0ed8452e94cc94ea418682689fb6ffb9a64c3cbc\jtag_blinky'.

3.3. Analyzing design hierarchy..
Top module:  \tb
Used module:     $paramod$0ed8452e94cc94ea418682689fb6ffb9a64c3cbc\jtag_blinky

3.4. Analyzing design hierarchy..
Top module:  \tb
Used module:     $paramod$0ed8452e94cc94ea418682689fb6ffb9a64c3cbc\jtag_blinky
Removing unused module `\jtag_blinky'.
Removed 1 unused modules.

4. Executing CXXRTL backend.

4.1. Executing HIERARCHY pass (managing design hierarchy).

4.1.1. Analyzing design hierarchy..
Top module:  \tb
Used module:     $paramod$0ed8452e94cc94ea418682689fb6ffb9a64c3cbc\jtag_blinky

4.1.2. Analyzing design hierarchy..
Top module:  \tb
Used module:     $paramod$0ed8452e94cc94ea418682689fb6ffb9a64c3cbc\jtag_blinky
Removed 0 unused modules.

4.2. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$0ed8452e94cc94ea418682689fb6ffb9a64c3cbc\jtag_blinky.
<suppressed ~1 debug messages>

4.3. Executing PROC pass (convert processes to netlists).

4.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:55$42 in module tb.
Removed 1 dead cases from process $flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:63$44 in module tb.
Marked 1 switch rules as full_case in process $flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:63$44 in module tb.
Marked 4 switch rules as full_case in process $flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:86$61 in module tb.
Marked 8 switch rules as full_case in process $flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:108$67 in module tb.
Marked 1 switch rules as full_case in process $flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:138$77 in module tb.
Removed a total of 1 dead cases.

4.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 1 assignment to connection.

4.3.4. Executing PROC_INIT pass (extract init attributes).

4.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \xJTAG.trst_n in `\tb.$flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:55$42'.
Found async reset \xJTAG.trst_n in `\tb.$flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:86$61'.
Found async reset \xJTAG.trst_n in `\tb.$flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:108$67'.
Found async reset \xJTAG.trst_n in `\tb.$flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:138$77'.

4.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~13 debug messages>

4.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\tb.$flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:55$42'.
     1/1: $flatten\xJTAG.$0\cur_tap_state[3:0]
Creating decoders for process `\tb.$flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:63$44'.
     1/1: $flatten\xJTAG.$1\next_tap_state[3:0]
Creating decoders for process `\tb.$flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:86$61'.
     1/2: $flatten\xJTAG.$0\ir[3:0]
     2/2: $flatten\xJTAG.$0\ir_shift[3:0]
Creating decoders for process `\tb.$flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:108$67'.
     1/5: $flatten\xJTAG.$0\dr_shift[31:0] [9:1]
     2/5: $flatten\xJTAG.$0\dr_shift[31:0] [0]
     3/5: $flatten\xJTAG.$0\dr_shift[31:0] [30:10]
     4/5: $flatten\xJTAG.$0\dr_shift[31:0] [31]
     5/5: $flatten\xJTAG.$0\led_reg[9:0]
Creating decoders for process `\tb.$flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:138$77'.
     1/1: $flatten\xJTAG.$0\tdo[0:0]

4.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\tb.\xJTAG.next_tap_state' from process `\tb.$flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:63$44'.

4.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\tb.\xJTAG.cur_tap_state' using process `\tb.$flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:55$42'.
  created $adff cell `$procdff$203' with positive edge clock and positive level reset.
Creating register for signal `\tb.\xJTAG.ir_shift' using process `\tb.$flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:86$61'.
  created $adff cell `$procdff$208' with positive edge clock and positive level reset.
Creating register for signal `\tb.\xJTAG.ir' using process `\tb.$flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:86$61'.
  created $adff cell `$procdff$213' with positive edge clock and positive level reset.
Creating register for signal `\tb.\xJTAG.dr_shift' using process `\tb.$flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:108$67'.
  created $adff cell `$procdff$218' with positive edge clock and positive level reset.
Creating register for signal `\tb.\xJTAG.led_reg' using process `\tb.$flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:108$67'.
  created $dff cell `$procdff$225' with positive edge clock.
Creating register for signal `\tb.\xJTAG.tdo' using process `\tb.$flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:138$77'.
  created $adff cell `$procdff$230' with negative edge clock and positive level reset.

4.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `tb.$flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:55$42'.
Found and cleaned up 1 empty switch in `\tb.$flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:63$44'.
Removing empty process `tb.$flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:63$44'.
Found and cleaned up 4 empty switches in `\tb.$flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:86$61'.
Removing empty process `tb.$flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:86$61'.
Found and cleaned up 8 empty switches in `\tb.$flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:108$67'.
Removing empty process `tb.$flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:108$67'.
Removing empty process `tb.$flatten\xJTAG.$proc$/home/a0500701/proj/learn_cxxrtl/exp1/jtag_blinky.v:138$77'.
Cleaned up 13 empty switches.

4.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module tb.
<suppressed ~15 debug messages>

<suppressed ~12 debug messages>

End of script. Logfile hash: 8494499b99, CPU: user 0.02s system 0.00s, MEM: 13.18 MB peak
Yosys 0.46+124 (git sha1 d1695ad99, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 36% 3x read_verilog (0 sec), 24% 2x hierarchy (0 sec), ...
