Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec 28 23:56:08 2022
| Host         : DESKTOP-SJTLRAL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              52 |           13 |
| Yes          | No                    | No                     |              39 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                Enable Signal               |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  w_4MHz_BUFG         | master/cs_i_1_n_0                          |                                         |                1 |              1 |         1.00 |
|  w_4MHz_BUFG         | master/mosi_i_1_n_0                        |                                         |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                                            |                                         |                4 |              5 |         1.25 |
|  CLK100MHZ_IBUF_BUFG |                                            | clock_generation/counter[4]_i_1_n_0     |                1 |              5 |         5.00 |
|  w_4MHz_BUFG         | master/FSM_sequential_state_reg[6]_i_1_n_0 |                                         |                5 |              7 |         1.40 |
|  CLK100MHZ_IBUF_BUFG |                                            | display_control/anode_timer[16]_i_1_n_0 |                4 |             16 |         4.00 |
|  w_4MHz_BUFG         |                                            |                                         |                9 |             19 |         2.11 |
| ~w_4MHz_BUFG         | master/latch_data                          |                                         |               10 |             30 |         3.00 |
|  w_4MHz_BUFG         |                                            | master/counter[31]_i_1_n_0              |                8 |             31 |         3.88 |
+----------------------+--------------------------------------------+-----------------------------------------+------------------+----------------+--------------+


