<stg><name>gen4</name>


<trans_list>

<trans id="425" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:56 %set_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %set

]]></Node>
<StgValue><ssdm name="set_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:57 %valid_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %valid

]]></Node>
<StgValue><ssdm name="valid_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:58 %and_ln128 = and i1 %valid_read, i1 %set_read

]]></Node>
<StgValue><ssdm name="and_ln128"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:59 %p_Val2_s = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %p_idxs_0

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="34" op_0_bw="64">
<![CDATA[
._crit_edge:60 %trunc_ln128 = trunc i64 %p_Val2_s

]]></Node>
<StgValue><ssdm name="trunc_ln128"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:63 %irow_V_load = load i8 %irow_V

]]></Node>
<StgValue><ssdm name="irow_V_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge:64 %running_load = load i1 %running

]]></Node>
<StgValue><ssdm name="running_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:65 %br_ln128 = br i1 %and_ln128, void, void

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln135 = br i1 %running_load, void %mergeST60, void

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %icmp_ln1064 = icmp_eq  i8 %irow_V_load, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1064"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %p_idxs_1_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %p_idxs_1

]]></Node>
<StgValue><ssdm name="p_idxs_1_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="34" op_0_bw="64">
<![CDATA[
:2 %trunc_ln140 = trunc i64 %p_idxs_1_read

]]></Node>
<StgValue><ssdm name="trunc_ln140"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %p_idxs_2_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %p_idxs_2

]]></Node>
<StgValue><ssdm name="p_idxs_2_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="34" op_0_bw="64">
<![CDATA[
:4 %trunc_ln140_1 = trunc i64 %p_idxs_2_read

]]></Node>
<StgValue><ssdm name="trunc_ln140_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %p_idxs_3_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %p_idxs_3

]]></Node>
<StgValue><ssdm name="p_idxs_3_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="34" op_0_bw="64">
<![CDATA[
:6 %trunc_ln136 = trunc i64 %p_idxs_3_read

]]></Node>
<StgValue><ssdm name="trunc_ln136"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="10">
<![CDATA[
:8 %wptr_load = load i10 %wptr

]]></Node>
<StgValue><ssdm name="wptr_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln136 = br i1 %icmp_ln1064, void, void

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8 %icmp_ln1064_1 = icmp_eq  i8 %irow_V_load, i8 53

]]></Node>
<StgValue><ssdm name="icmp_ln1064_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln162 = br i1 %icmp_ln1064_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %add_ln885 = add i8 %irow_V_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln885"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:1 %store_ln885 = store i8 %add_ln885, i8 %irow_V

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:0 %store_ln163 = store i8 0, i8 %irow_V

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="10">
<![CDATA[
:2 %rptr_load = load i10 %rptr

]]></Node>
<StgValue><ssdm name="rptr_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3 %icmp_ln1068 = icmp_eq  i10 %rptr_load, i10 %wptr_load

]]></Node>
<StgValue><ssdm name="icmp_ln1068"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln166 = br i1 %icmp_ln1068, void, void

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
<literal name="icmp_ln1068" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0 %add_ln885_1 = add i10 %rptr_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln885_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
<literal name="icmp_ln1068" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
:1 %store_ln885 = store i10 %add_ln885_1, i10 %rptr

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
<literal name="icmp_ln1068" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="64">
<![CDATA[
:2 %trunc_ln674_1 = trunc i64 %p_Val2_s

]]></Node>
<StgValue><ssdm name="trunc_ln674_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
<literal name="icmp_ln1068" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="11">
<![CDATA[
:3 %zext_ln587_1 = zext i11 %trunc_ln674_1

]]></Node>
<StgValue><ssdm name="zext_ln587_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
<literal name="icmp_ln1068" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %NLUT_V_addr_1 = getelementptr i11 %NLUT_V, i64 0, i64 %zext_ln587_1

]]></Node>
<StgValue><ssdm name="NLUT_V_addr_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
<literal name="icmp_ln1068" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="11">
<![CDATA[
:5 %NLUT_V_load_1 = load i11 %NLUT_V_addr_1

]]></Node>
<StgValue><ssdm name="NLUT_V_load_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
<literal name="icmp_ln1068" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:0 %store_ln171 = store i1 0, i1 %running

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
<literal name="icmp_ln1068" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln172 = br void

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:10 %store_ln147 = store i8 1, i8 %irow_V

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14 %br_ln175 = br i1 %valid_read, void %._crit_edge4, void

]]></Node>
<StgValue><ssdm name="br_ln175"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="valid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0 %add_ln885_2 = add i10 %wptr_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln885_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="valid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
:1 %store_ln885 = store i10 %add_ln885_2, i10 %wptr

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="valid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln177 = br void %._crit_edge4

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:0 %store_ln130 = store i8 0, i8 %irow_V

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:1 %store_ln131 = store i1 1, i1 %running

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="11" op_0_bw="64">
<![CDATA[
:3 %trunc_ln674 = trunc i64 %p_Val2_s

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="11">
<![CDATA[
:4 %zext_ln587 = zext i11 %trunc_ln674

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %NLUT_V_addr = getelementptr i11 %NLUT_V, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="NLUT_V_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="11">
<![CDATA[
:6 %NLUT_V_load = load i11 %NLUT_V_addr

]]></Node>
<StgValue><ssdm name="NLUT_V_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln135 = br void %mergeST60

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="61" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
<literal name="icmp_ln1068" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="11">
<![CDATA[
:5 %NLUT_V_load_1 = load i11 %NLUT_V_addr_1

]]></Node>
<StgValue><ssdm name="NLUT_V_load_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
<literal name="icmp_ln1068" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="18" op_0_bw="11">
<![CDATA[
:6 %zext_ln1171_1 = zext i11 %NLUT_V_load_1

]]></Node>
<StgValue><ssdm name="zext_ln1171_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
<literal name="icmp_ln1068" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:7 %r_V_1 = mul i18 %zext_ln1171_1, i18 114

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="11">
<![CDATA[
:6 %NLUT_V_load = load i11 %NLUT_V_addr

]]></Node>
<StgValue><ssdm name="NLUT_V_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="18" op_0_bw="11">
<![CDATA[
:7 %zext_ln1171 = zext i11 %NLUT_V_load

]]></Node>
<StgValue><ssdm name="zext_ln1171"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:8 %r_V = mul i18 %zext_ln1171, i18 114

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="67" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
<literal name="icmp_ln1068" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:7 %r_V_1 = mul i18 %zext_ln1171_1, i18 114

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:8 %r_V = mul i18 %zext_ln1171, i18 114

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="69" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
<literal name="icmp_ln1068" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:7 %r_V_1 = mul i18 %zext_ln1171_1, i18 114

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:8 %r_V = mul i18 %zext_ln1171, i18 114

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="71" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
<literal name="icmp_ln1068" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:7 %r_V_1 = mul i18 %zext_ln1171_1, i18 114

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
<literal name="icmp_ln1068" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %N_2 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %r_V_1, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="N_2"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
<literal name="icmp_ln1068" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
:9 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %r_V_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
<literal name="icmp_ln1068" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="1">
<![CDATA[
:10 %zext_ln415_1 = zext i1 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln415_1"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
<literal name="icmp_ln1068" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:11 %N_5 = add i7 %zext_ln415_1, i7 %N_2

]]></Node>
<StgValue><ssdm name="N_5"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:8 %r_V = mul i18 %zext_ln1171, i18 114

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %N = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %r_V, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="N"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
:10 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %r_V, i32 10

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="7" op_0_bw="1">
<![CDATA[
:11 %zext_ln415 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12 %N_4 = add i7 %zext_ln415, i7 %N

]]></Node>
<StgValue><ssdm name="N_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %valid

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %valid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %set

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %set, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_idxs_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_idxs_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_idxs_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_idxs_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_idxs_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_idxs_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_idxs_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_idxs_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %orbit_out_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %orbit_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %orbit_out_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %orbit_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %orbit_out_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %orbit_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %orbit_out_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %orbit_out_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_out_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_out_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_out_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_out_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_out_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:38 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %end_out_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:40 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %end_out_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:42 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %end_out_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:44 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %end_out_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_out_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:46 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %valid_out_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %valid_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:48 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %valid_out_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %valid_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:50 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %valid_out_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %valid_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:52 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %valid_out_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %valid_out_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
._crit_edge:54 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %CLOCK_RATIO_MINUS_ONE

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %CLOCK_RATIO_MINUS_ONE, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="7">
<![CDATA[
._crit_edge:61 %npuppi_V_load = load i7 %npuppi_V

]]></Node>
<StgValue><ssdm name="npuppi_V_load"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge:62 %zext_ln1064 = zext i7 %npuppi_V_load

]]></Node>
<StgValue><ssdm name="zext_ln1064"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8">
<![CDATA[
:7 %lhs = load i8 %nremaining_V

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="8">
<![CDATA[
:0 %nremaining_V_load_cast = zext i8 %lhs

]]></Node>
<StgValue><ssdm name="nremaining_V_load_cast"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %ret = add i9 %nremaining_V_load_cast, i9 508

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln1072 = icmp_ne  i8 %lhs, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1072"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln155 = br i1 %icmp_ln1072, void, void

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %icmp_ln1076 = icmp_slt  i9 %ret, i9 1

]]></Node>
<StgValue><ssdm name="icmp_ln1076"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lhs, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln1072_1 = icmp_ne  i7 %tmp_2, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln1072_1"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln155 = br i1 %icmp_ln1072_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %ret, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln1076_1 = icmp_slt  i8 %tmp_3, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln1076_1"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln1072_2 = icmp_ugt  i8 %lhs, i8 2

]]></Node>
<StgValue><ssdm name="icmp_ln1072_2"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln155 = br i1 %icmp_ln1072_2, void, void

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %icmp_ln1076_2 = icmp_slt  i9 %ret, i9 3

]]></Node>
<StgValue><ssdm name="icmp_ln1076_2"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %lhs, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln1072_3 = icmp_ne  i6 %tmp_4, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln1072_3"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln155 = br i1 %icmp_ln1072_3, void, void

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %ret, i32 2, i32 8

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %icmp_ln1076_3 = icmp_slt  i7 %tmp_5, i7 1

]]></Node>
<StgValue><ssdm name="icmp_ln1076_3"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln1084_6 = icmp_ult  i8 %lhs, i8 5

]]></Node>
<StgValue><ssdm name="icmp_ln1084_6"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %add_ln229_1 = add i8 %lhs, i8 252

]]></Node>
<StgValue><ssdm name="add_ln229_1"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:6 %select_ln161 = select i1 %icmp_ln1084_6, i8 0, i8 %add_ln229_1

]]></Node>
<StgValue><ssdm name="select_ln161"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:7 %store_ln161 = store i8 %select_ln161, i8 %nremaining_V

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
<literal name="icmp_ln1068" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0">
<![CDATA[
:12 %store_ln169 = store i7 %N_5, i7 %npuppi_V

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
<literal name="icmp_ln1068" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
:13 %br_ln170 = br void

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %icmp_ln1084 = icmp_ult  i7 %npuppi_V_load, i7 5

]]></Node>
<StgValue><ssdm name="icmp_ln1084"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln1084_3 = icmp_ult  i7 %npuppi_V_load, i7 6

]]></Node>
<StgValue><ssdm name="icmp_ln1084_3"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6 %icmp_ln1084_4 = icmp_ult  i7 %npuppi_V_load, i7 7

]]></Node>
<StgValue><ssdm name="icmp_ln1084_4"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %tmp_1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %npuppi_V_load, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9 %icmp_ln1084_5 = icmp_eq  i4 %tmp_1, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln1084_5"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11 %add_ln229 = add i8 %zext_ln1064, i8 252

]]></Node>
<StgValue><ssdm name="add_ln229"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:12 %select_ln148 = select i1 %icmp_ln1084, i8 0, i8 %add_ln229

]]></Node>
<StgValue><ssdm name="select_ln148"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:13 %store_ln148 = store i8 %select_ln148, i8 %nremaining_V

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0">
<![CDATA[
:13 %store_ln134 = store i7 %N_4, i7 %npuppi_V

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="173" st_id="7" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:0 %call_ret7 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1072_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:0 %call_ret5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1072_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:0 %call_ret3 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1072_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:0 %call_ret = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:1 %ref_tmp22_assign_6 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="ref_tmp22_assign_6"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:3 %ref_tmp22_assign_5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="ref_tmp22_assign_5"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:5 %ref_tmp22_assign_4 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="ref_tmp22_assign_4"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:7 %ref_tmp22_assign_3 = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="ref_tmp22_assign_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="181" st_id="8" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:0 %call_ret7 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1072_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:0 %call_ret5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1072_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:0 %call_ret3 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1072_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:0 %call_ret = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:1 %ref_tmp22_assign_6 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="ref_tmp22_assign_6"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:3 %ref_tmp22_assign_5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="ref_tmp22_assign_5"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:5 %ref_tmp22_assign_4 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="ref_tmp22_assign_4"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:7 %ref_tmp22_assign_3 = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="ref_tmp22_assign_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="189" st_id="9" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:0 %call_ret7 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1072_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:0 %call_ret5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1072_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:0 %call_ret3 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1072_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:0 %call_ret = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:1 %ref_tmp22_assign_6 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="ref_tmp22_assign_6"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:3 %ref_tmp22_assign_5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="ref_tmp22_assign_5"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:5 %ref_tmp22_assign_4 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="ref_tmp22_assign_4"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:7 %ref_tmp22_assign_3 = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="ref_tmp22_assign_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="197" st_id="10" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:0 %call_ret7 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1072_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:0 %call_ret5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1072_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:0 %call_ret3 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1072_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:0 %call_ret = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1064_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %store_ln164 = store i1 0, i1 %orbit

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:1 %ref_tmp22_assign_6 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="ref_tmp22_assign_6"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:3 %ref_tmp22_assign_5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="ref_tmp22_assign_5"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:5 %ref_tmp22_assign_4 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="ref_tmp22_assign_4"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:7 %ref_tmp22_assign_3 = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="ref_tmp22_assign_3"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %store_ln132 = store i1 1, i1 %orbit

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="207" st_id="11" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:0 %call_ret7 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln155 = br void

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1072_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:0 %call_ret5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1072_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln155 = br void

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1072_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:0 %call_ret3 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1072_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln155 = br void

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1072_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:0 %call_ret = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="icmp_ln1072_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln155 = br void

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1">
<![CDATA[
:0 %orbit_load = load i1 %orbit

]]></Node>
<StgValue><ssdm name="orbit_load"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:1 %ref_tmp22_assign_6 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="ref_tmp22_assign_6"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:3 %ref_tmp22_assign_5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="ref_tmp22_assign_5"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:5 %ref_tmp22_assign_4 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="ref_tmp22_assign_4"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="8">
<![CDATA[
:7 %ref_tmp22_assign_3 = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V

]]></Node>
<StgValue><ssdm name="ref_tmp22_assign_3"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln149 = br void

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %ref_tmp46_0 = phi i64 %call_ret7, void, i64 0, void

]]></Node>
<StgValue><ssdm name="ref_tmp46_0"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %and_ln159 = and i1 %icmp_ln1072, i1 %icmp_ln1076

]]></Node>
<StgValue><ssdm name="and_ln159"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %ref_tmp46_1 = phi i64 %call_ret5, void, i64 0, void

]]></Node>
<StgValue><ssdm name="ref_tmp46_1"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3 %and_ln159_1 = and i1 %icmp_ln1072_1, i1 %icmp_ln1076_1

]]></Node>
<StgValue><ssdm name="and_ln159_1"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %ref_tmp46_2 = phi i64 %call_ret3, void, i64 0, void

]]></Node>
<StgValue><ssdm name="ref_tmp46_2"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %and_ln159_2 = and i1 %icmp_ln1072_2, i1 %icmp_ln1076_2

]]></Node>
<StgValue><ssdm name="and_ln159_2"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %ref_tmp46_3 = phi i64 %call_ret, void, i64 0, void

]]></Node>
<StgValue><ssdm name="ref_tmp46_3"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3 %and_ln159_3 = and i1 %icmp_ln1072_3, i1 %icmp_ln1076_3

]]></Node>
<StgValue><ssdm name="and_ln159_3"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0 %valid_out_0_new_0 = phi i1 1, void, i1 %icmp_ln1072, void

]]></Node>
<StgValue><ssdm name="valid_out_0_new_0"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %orbit_out_0_new_0 = phi i1 %orbit_load, void, i1 0, void

]]></Node>
<StgValue><ssdm name="orbit_out_0_new_0"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %start_out_0_new_0 = phi i1 1, void, i1 0, void

]]></Node>
<StgValue><ssdm name="start_out_0_new_0"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:3 %end_out_0_new_0 = phi i1 %icmp_ln1084, void, i1 %and_ln159, void

]]></Node>
<StgValue><ssdm name="end_out_0_new_0"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:4 %data_out_1_new_0 = phi i64 %ref_tmp22_assign_5, void, i64 %ref_tmp46_1, void

]]></Node>
<StgValue><ssdm name="data_out_1_new_0"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:5 %valid_out_1_new_0 = phi i1 1, void, i1 %icmp_ln1072_1, void

]]></Node>
<StgValue><ssdm name="valid_out_1_new_0"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:6 %end_out_1_new_0 = phi i1 %icmp_ln1084_3, void, i1 %and_ln159_1, void

]]></Node>
<StgValue><ssdm name="end_out_1_new_0"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:7 %data_out_2_new_0 = phi i64 %ref_tmp22_assign_4, void, i64 %ref_tmp46_2, void

]]></Node>
<StgValue><ssdm name="data_out_2_new_0"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:8 %valid_out_2_new_0 = phi i1 1, void, i1 %icmp_ln1072_2, void

]]></Node>
<StgValue><ssdm name="valid_out_2_new_0"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:9 %end_out_2_new_0 = phi i1 %icmp_ln1084_4, void, i1 %and_ln159_2, void

]]></Node>
<StgValue><ssdm name="end_out_2_new_0"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:10 %data_out_3_new_0 = phi i64 %ref_tmp22_assign_3, void, i64 %ref_tmp46_3, void

]]></Node>
<StgValue><ssdm name="data_out_3_new_0"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:11 %valid_out_3_new_0 = phi i1 1, void, i1 %icmp_ln1072_3, void

]]></Node>
<StgValue><ssdm name="valid_out_3_new_0"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:12 %end_out_3_new_0 = phi i1 %icmp_ln1084_5, void, i1 %and_ln159_3, void

]]></Node>
<StgValue><ssdm name="end_out_3_new_0"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:13 %data_out_0_new_0 = phi i64 %ref_tmp22_assign_6, void, i64 %ref_tmp46_0, void

]]></Node>
<StgValue><ssdm name="data_out_0_new_0"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln128" val="0"/>
<literal name="running_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge4:0 %br_ln178 = br void %mergeST60

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
mergeST60:0 %valid_out_0_new_2 = phi i1 0, void, i1 %valid_out_0_new_0, void %._crit_edge4, i1 0, void

]]></Node>
<StgValue><ssdm name="valid_out_0_new_2"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
mergeST60:1 %orbit_out_0_new_2 = phi i1 0, void, i1 %orbit_out_0_new_0, void %._crit_edge4, i1 0, void

]]></Node>
<StgValue><ssdm name="orbit_out_0_new_2"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
mergeST60:2 %start_out_0_new_2 = phi i1 0, void, i1 %start_out_0_new_0, void %._crit_edge4, i1 0, void

]]></Node>
<StgValue><ssdm name="start_out_0_new_2"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
mergeST60:3 %end_out_0_new_2 = phi i1 0, void, i1 %end_out_0_new_0, void %._crit_edge4, i1 0, void

]]></Node>
<StgValue><ssdm name="end_out_0_new_2"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
mergeST60:4 %data_out_1_new_2 = phi i64 0, void, i64 %data_out_1_new_0, void %._crit_edge4, i64 0, void

]]></Node>
<StgValue><ssdm name="data_out_1_new_2"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
mergeST60:5 %valid_out_1_new_2 = phi i1 0, void, i1 %valid_out_1_new_0, void %._crit_edge4, i1 0, void

]]></Node>
<StgValue><ssdm name="valid_out_1_new_2"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
mergeST60:6 %end_out_1_new_2 = phi i1 0, void, i1 %end_out_1_new_0, void %._crit_edge4, i1 0, void

]]></Node>
<StgValue><ssdm name="end_out_1_new_2"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
mergeST60:7 %data_out_2_new_2 = phi i64 0, void, i64 %data_out_2_new_0, void %._crit_edge4, i64 0, void

]]></Node>
<StgValue><ssdm name="data_out_2_new_2"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
mergeST60:8 %valid_out_2_new_2 = phi i1 0, void, i1 %valid_out_2_new_0, void %._crit_edge4, i1 0, void

]]></Node>
<StgValue><ssdm name="valid_out_2_new_2"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
mergeST60:9 %end_out_2_new_2 = phi i1 0, void, i1 %end_out_2_new_0, void %._crit_edge4, i1 0, void

]]></Node>
<StgValue><ssdm name="end_out_2_new_2"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
mergeST60:10 %data_out_3_new_2 = phi i64 0, void, i64 %data_out_3_new_0, void %._crit_edge4, i64 0, void

]]></Node>
<StgValue><ssdm name="data_out_3_new_2"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
mergeST60:11 %valid_out_3_new_2 = phi i1 0, void, i1 %valid_out_3_new_0, void %._crit_edge4, i1 0, void

]]></Node>
<StgValue><ssdm name="valid_out_3_new_2"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
mergeST60:12 %end_out_3_new_2 = phi i1 0, void, i1 %end_out_3_new_0, void %._crit_edge4, i1 0, void

]]></Node>
<StgValue><ssdm name="end_out_3_new_2"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
mergeST60:13 %data_out_0_new_2 = phi i64 0, void, i64 %data_out_0_new_0, void %._crit_edge4, i64 0, void

]]></Node>
<StgValue><ssdm name="data_out_0_new_2"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST60:14 %write_ln125 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %end_out_3, i1 %end_out_3_new_2

]]></Node>
<StgValue><ssdm name="write_ln125"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST60:15 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %start_out_3, i1 %start_out_0_new_2

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST60:16 %write_ln123 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %orbit_out_3, i1 %orbit_out_0_new_2

]]></Node>
<StgValue><ssdm name="write_ln123"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST60:17 %write_ln122 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %valid_out_3, i1 %valid_out_3_new_2

]]></Node>
<StgValue><ssdm name="write_ln122"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
mergeST60:18 %write_ln121 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %data_out_3, i64 %data_out_3_new_2

]]></Node>
<StgValue><ssdm name="write_ln121"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST60:19 %write_ln125 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %end_out_2, i1 %end_out_2_new_2

]]></Node>
<StgValue><ssdm name="write_ln125"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST60:20 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %start_out_2, i1 %start_out_0_new_2

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST60:21 %write_ln123 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %orbit_out_2, i1 %orbit_out_0_new_2

]]></Node>
<StgValue><ssdm name="write_ln123"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST60:22 %write_ln122 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %valid_out_2, i1 %valid_out_2_new_2

]]></Node>
<StgValue><ssdm name="write_ln122"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
mergeST60:23 %write_ln121 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %data_out_2, i64 %data_out_2_new_2

]]></Node>
<StgValue><ssdm name="write_ln121"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST60:24 %write_ln125 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %end_out_1, i1 %end_out_1_new_2

]]></Node>
<StgValue><ssdm name="write_ln125"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST60:25 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %start_out_1, i1 %start_out_0_new_2

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST60:26 %write_ln123 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %orbit_out_1, i1 %orbit_out_0_new_2

]]></Node>
<StgValue><ssdm name="write_ln123"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST60:27 %write_ln122 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %valid_out_1, i1 %valid_out_1_new_2

]]></Node>
<StgValue><ssdm name="write_ln122"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
mergeST60:28 %write_ln121 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %data_out_1, i64 %data_out_1_new_2

]]></Node>
<StgValue><ssdm name="write_ln121"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST60:29 %write_ln125 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %end_out_0, i1 %end_out_0_new_2

]]></Node>
<StgValue><ssdm name="write_ln125"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST60:30 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %start_out_0, i1 %start_out_0_new_2

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST60:31 %write_ln123 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %orbit_out_0, i1 %orbit_out_0_new_2

]]></Node>
<StgValue><ssdm name="write_ln123"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST60:32 %write_ln122 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %valid_out_0, i1 %valid_out_0_new_2

]]></Node>
<StgValue><ssdm name="write_ln122"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
mergeST60:33 %write_ln121 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %data_out_0, i64 %data_out_0_new_2

]]></Node>
<StgValue><ssdm name="write_ln121"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0">
<![CDATA[
mergeST60:34 %ret_ln179 = ret

]]></Node>
<StgValue><ssdm name="ret_ln179"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
