EESchema Schematic File Version 2  date Saturday, March 23, 2013 10:44:52 PM
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:contrib
LIBS:ddr2_sdram_sodimm
LIBS:ep4ce30f29
LIBS:tusb1310a
LIBS:samtec_qth-090-d
LIBS:mic5207-bm5
LIBS:quartzcms4_ground
LIBS:lpc11u1x
LIBS:gsg-microusb
LIBS:pnp_sot23
LIBS:si5351c-b
LIBS:main_board-cache
EELAYER 25  0
EELAYER END
$Descr A3 16535 11700
encoding utf-8
Sheet 1 16
Title "Daisho Project Main Board"
Date "24 mar 2013"
Rev "0"
Comp "ShareBrained Technology, Inc."
Comment1 "Copyright Â© 2013 Jared Boone"
Comment2 "License: GNU General Public License, version 2"
Comment3 ""
Comment4 ""
$EndDescr
Connection ~ 8300 1700
Wire Wire Line
	7100 1700 8600 1700
Connection ~ 3500 3400
Wire Wire Line
	3500 1500 3500 8600
Wire Wire Line
	3500 1500 8600 1500
Connection ~ 7400 7400
Wire Wire Line
	3700 7400 7500 7400
Wire Wire Line
	3100 3800 3300 3800
Wire Wire Line
	3300 3800 3300 8700
Wire Wire Line
	3300 8700 4200 8700
Wire Wire Line
	3100 3000 3700 3000
Wire Wire Line
	4200 8500 3700 8500
Wire Wire Line
	3100 3200 3600 3200
Wire Wire Line
	3600 3200 3600 7800
Wire Wire Line
	3600 7800 4200 7800
Connection ~ 8000 1500
Wire Wire Line
	8000 1500 8000 4800
Wire Wire Line
	8000 4800 8900 4800
Wire Wire Line
	8900 4800 8900 7400
Wire Wire Line
	8900 7400 9500 7400
Wire Wire Line
	11000 8000 11500 8000
Wire Wire Line
	11500 8000 11500 4600
Wire Wire Line
	11500 4600 8200 4600
Wire Wire Line
	8200 4600 8200 3500
Wire Wire Line
	8200 3500 8600 3500
Wire Wire Line
	7500 8200 4000 8200
Wire Wire Line
	4000 8200 4000 3800
Wire Wire Line
	4000 3800 4200 3800
Wire Wire Line
	9300 4200 9300 9000
Wire Wire Line
	9300 4200 11900 4200
Wire Wire Line
	11900 4200 11900 3200
Wire Wire Line
	11900 3200 11600 3200
Wire Bus Line
	10400 3400 10000 3400
Wire Wire Line
	10000 3100 10400 3100
Wire Bus Line
	10000 2800 10400 2800
Wire Wire Line
	10000 2100 10400 2100
Wire Wire Line
	8600 3700 8400 3700
Wire Wire Line
	11000 8100 11600 8100
Wire Wire Line
	11600 8100 11600 4500
Wire Wire Line
	11600 4500 8300 4500
Wire Wire Line
	8300 4500 8300 3600
Wire Wire Line
	8300 3600 8600 3600
Wire Wire Line
	9500 7900 8700 7900
Connection ~ 9300 7200
Wire Wire Line
	9300 9000 9500 9000
Wire Wire Line
	11900 8700 9200 8700
Connection ~ 9200 8000
Wire Wire Line
	11600 3500 11700 3500
Wire Wire Line
	11700 3500 11700 4100
Wire Wire Line
	11700 4100 9200 4100
Wire Wire Line
	9200 4100 9200 8700
Wire Wire Line
	8700 10400 9500 10400
Wire Wire Line
	8700 10200 9500 10200
Wire Wire Line
	8700 9900 9500 9900
Wire Wire Line
	8700 9700 9500 9700
Wire Wire Line
	8700 9400 9500 9400
Wire Wire Line
	8700 9200 9500 9200
Connection ~ 11000 8700
Wire Wire Line
	11000 8700 11000 9100
Wire Wire Line
	11000 9100 10700 9100
Wire Wire Line
	11900 5100 8600 5100
Wire Wire Line
	11000 7500 11900 7500
Wire Wire Line
	11000 7300 11900 7300
Wire Wire Line
	11900 5500 11000 5500
Wire Wire Line
	11000 6100 11900 6100
Connection ~ 8400 1500
Wire Wire Line
	8400 1500 8400 1200
Wire Wire Line
	8400 1200 11800 1200
Wire Wire Line
	11800 1200 11800 1500
Wire Wire Line
	11800 1500 11600 1500
Wire Bus Line
	7800 2900 8600 2900
Wire Wire Line
	7800 3100 8600 3100
Wire Wire Line
	7800 2800 8600 2800
Wire Bus Line
	10000 2400 10400 2400
Wire Bus Line
	11000 6000 11900 6000
Wire Bus Line
	5700 4700 6100 4700
Wire Bus Line
	5700 5100 6100 5100
Wire Wire Line
	5700 5600 6100 5600
Wire Wire Line
	5700 5400 6100 5400
Wire Wire Line
	5700 5000 6100 5000
Wire Wire Line
	5700 4800 6100 4800
Wire Wire Line
	5700 4200 6100 4200
Wire Wire Line
	5700 4500 6100 4500
Wire Wire Line
	5700 2800 6100 2800
Wire Bus Line
	5700 2900 6100 2900
Wire Wire Line
	5700 3500 6100 3500
Wire Bus Line
	5700 3400 6100 3400
Wire Wire Line
	10400 2000 10000 2000
Wire Wire Line
	10000 1500 10400 1500
Wire Wire Line
	10000 1600 10400 1600
Wire Wire Line
	10000 1900 10400 1900
Wire Bus Line
	5700 3300 6100 3300
Wire Wire Line
	5700 3200 6100 3200
Wire Bus Line
	5700 3000 6100 3000
Wire Wire Line
	5700 4400 6100 4400
Wire Bus Line
	5700 4600 6100 4600
Wire Wire Line
	6100 4300 5700 4300
Wire Wire Line
	6100 4900 5700 4900
Wire Wire Line
	6100 5300 5700 5300
Wire Wire Line
	6100 5500 5700 5500
Wire Wire Line
	6100 5700 5700 5700
Wire Bus Line
	6100 5200 5700 5200
Wire Bus Line
	11000 6600 11900 6600
Wire Bus Line
	11000 5400 11900 5400
Wire Bus Line
	10000 2300 10400 2300
Wire Bus Line
	10000 2500 10400 2500
Wire Wire Line
	7800 3000 8600 3000
Wire Wire Line
	7800 3200 8600 3200
Wire Wire Line
	11900 1100 8300 1100
Wire Wire Line
	11900 1100 11900 1700
Wire Wire Line
	11900 1700 11600 1700
Wire Wire Line
	11000 6700 11900 6700
Wire Wire Line
	11000 7200 11900 7200
Wire Wire Line
	11000 7400 11900 7400
Wire Wire Line
	11000 7700 11900 7700
Wire Wire Line
	11900 5000 8600 5000
Wire Wire Line
	10700 9000 10900 9000
Connection ~ 10900 8600
Wire Wire Line
	8700 9100 9500 9100
Wire Wire Line
	8700 9300 9500 9300
Wire Wire Line
	8700 9600 9500 9600
Wire Wire Line
	8700 9800 9500 9800
Wire Wire Line
	8700 10000 9500 10000
Wire Wire Line
	8700 10300 9500 10300
Wire Wire Line
	8700 10500 9500 10500
Wire Wire Line
	9100 4000 9100 8600
Wire Wire Line
	9100 4000 11800 4000
Wire Wire Line
	11800 4000 11800 3400
Wire Wire Line
	11800 3400 11600 3400
Connection ~ 9100 7900
Wire Wire Line
	10900 9000 10900 8600
Wire Wire Line
	9100 8600 11900 8600
Wire Wire Line
	9500 7200 7400 7200
Wire Wire Line
	7400 7200 7400 7400
Wire Wire Line
	9500 7300 9300 7300
Connection ~ 9300 7300
Wire Wire Line
	9500 8000 8700 8000
Wire Wire Line
	8400 3700 8400 4400
Wire Wire Line
	8400 4400 11700 4400
Wire Wire Line
	11700 4400 11700 8200
Wire Wire Line
	11700 8200 11000 8200
Wire Wire Line
	10000 1700 10400 1700
Wire Bus Line
	10000 2700 10400 2700
Wire Wire Line
	10000 3000 10400 3000
Wire Wire Line
	10000 3200 10400 3200
Wire Bus Line
	10000 3500 10400 3500
Wire Wire Line
	8700 10700 9500 10700
Wire Wire Line
	8600 3400 8100 3400
Wire Wire Line
	8100 3400 8100 4700
Wire Wire Line
	8100 4700 11400 4700
Wire Wire Line
	11400 4700 11400 7900
Wire Wire Line
	11400 7900 11000 7900
Wire Wire Line
	4200 7900 3400 7900
Wire Wire Line
	3400 7900 3400 3600
Wire Wire Line
	3400 3600 3100 3600
Wire Wire Line
	3500 8600 4200 8600
Wire Wire Line
	3500 3400 3100 3400
Wire Wire Line
	4200 3600 3500 3600
Connection ~ 3500 3600
Wire Wire Line
	3100 2800 3800 2800
Wire Wire Line
	3800 2800 3800 6400
Wire Wire Line
	3800 6400 8000 6400
Wire Wire Line
	8000 6400 8000 4900
Wire Wire Line
	8000 4900 11900 4900
Wire Wire Line
	3700 8500 3700 3000
Connection ~ 3700 7400
Wire Wire Line
	8300 1100 8300 1700
$Sheet
S 1900 2700 1200 2850
U 510B2194
F0 "power" 60
F1 "power.sch" 60
F2 "V2P5" O R 3100 3200 60 
F3 "VRAW" O R 3100 2800 60 
F4 "V1P1" O R 3100 3800 60 
F5 "V1P2" O R 3100 3600 60 
F6 "V3P3" O R 3100 3000 60 
F7 "V1P8" O R 3100 3400 60 
$EndSheet
$Sheet
S 9500 7100 1500 1200
U 514BB3A7
F0 "clock_generator" 60
F1 "clock_generator.sch" 60
F2 "FE_CLKSRC" I R 11000 7700 60 
F3 "FE_CLKB_N" O R 11000 7500 60 
F4 "FE_CLKB_P" O R 11000 7400 60 
F5 "FE_CLKA_N" O R 11000 7300 60 
F6 "FE_CLKA_P" O R 11000 7200 60 
F7 "I2C_SDA" B L 9500 8000 60 
F8 "FPGA_CLKB_N" O R 11000 8200 60 
F9 "FPGA_CLKB_P" O R 11000 8100 60 
F10 "FPGA_CLKA_N" O R 11000 8000 60 
F11 "FPGA_CLKA_P" O R 11000 7900 60 
F12 "VCC" I L 9500 7200 60 
F13 "CLOCKGEN_OEB#" I L 9500 7700 60 
F14 "FPGA_VCLK" I L 9500 7400 60 
F15 "FE_VCLK" I L 9500 7300 60 
F16 "CLOCKGEN_INTR" O L 9500 7600 60 
F17 "I2C_SCL" I L 9500 7900 60 
$EndSheet
$Sheet
S 7500 7300 1200 3500
U 5148D8EF
F0 "microcontroller" 60
F1 "microcontroller.sch" 60
F2 "FPGA_TDO" I R 8700 9300 60 
F3 "FPGA_TMS" O R 8700 9400 60 
F4 "FPGA_TCK" O R 8700 9100 60 
F5 "FPGA_TDI" O R 8700 9200 60 
F6 "VCC" I L 7500 7400 60 
F7 "FPGA_NCONFIG" O R 8700 9600 60 
F8 "FPGA_DCLK" O R 8700 9700 60 
F9 "FPGA_DATA0" O R 8700 9800 60 
F10 "FPGA_NSTATUS" I R 8700 9900 60 
F11 "FPGA_CONF_DONE" I L 7500 8200 60 
F12 "FPGA_NCE" O R 8700 10000 60 
F13 "I2C_SDA" B R 8700 8000 60 
F14 "I2C_SCL" O R 8700 7900 60 
F15 "SPI_MISO" I R 8700 10500 60 
F16 "SPI_MOSI" O R 8700 10400 60 
F17 "SPI_CS#" O R 8700 10300 60 
F18 "SPI_SCLK" O R 8700 10200 60 
F19 "CLKOUT" O R 8700 10700 60 
$EndSheet
$Sheet
S 4200 2700 1500 3100
U 5129BCC5
F0 "fpga_usb0" 60
F1 "fpga_usb0.sch" 60
F2 "USB0_PIPE_RX_VALID" I R 5700 3500 60 
F3 "USB0_PIPE_RX_DATAK[1..0]" I R 5700 3400 60 
F4 "USB0_PIPE_RX_DATA[15..0]" I R 5700 3300 60 
F5 "USB0_PIPE_PCLK" I R 5700 3200 60 
F6 "USB0_PIPE_TX_DATAK[1..0]" O R 5700 3000 60 
F7 "USB0_PIPE_TX_DATA[15..0]" O R 5700 2900 60 
F8 "USB0_PIPE_TX_CLK" O R 5700 2800 60 
F9 "USB0_TX_ELECIDLE" O R 5700 4400 60 
F10 "USB0_RX_ELECIDLE" B R 5700 4500 60 
F11 "USB0_RX_STATUS[2..0]" I R 5700 4600 60 
F12 "FPGA_CONF_DONE" O L 4200 3800 60 
F13 "USB0_ELAS_BUF_MODE" O R 5700 5700 60 
F14 "USB0_RATE" O R 5700 5600 60 
F15 "USB0_RX_TERMINATION" O R 5700 5500 60 
F16 "USB0_RX_POLARITY" O R 5700 5400 60 
F17 "USB0_TX_SWING" O R 5700 5300 60 
F18 "USB0_TX_MARGIN[2..0]" O R 5700 5200 60 
F19 "USB0_TX_DEEMPH[1..0]" O R 5700 5100 60 
F20 "USB0_TX_ONESZEROS" O R 5700 5000 60 
F21 "USB0_PWRPRESENT" I R 5700 4900 60 
F22 "USB0_PHY_STATUS" B R 5700 4800 60 
F23 "USB0_POWERDOWN[1..0]" O R 5700 4700 60 
F24 "USB0_TX_DETRX_LPBK" O R 5700 4300 60 
F25 "USB0_PHY_RESETN" O R 5700 4200 60 
F26 "VCCIO" I L 4200 3600 60 
F27 "USB0_RESETN" O R 5700 4000 60 
F28 "USB0_OUT_ENABLE" O R 5700 4100 60 
$EndSheet
$Sheet
S 6100 3900 1100 1900
U 510A0455
F0 "usb0_configuration" 60
F1 "usb0_configuration.sch" 60
F2 "OUT_ENABLE" I L 6100 4100 60 
F3 "ELAS_BUF_MODE" I L 6100 5700 60 
F4 "RATE" I L 6100 5600 60 
F5 "RX_TERMINATION" I L 6100 5500 60 
F6 "RX_POLARITY" I L 6100 5400 60 
F7 "TX_SWING" I L 6100 5300 60 
F8 "TX_MARGIN[2..0]" I L 6100 5200 60 
F9 "TX_DEEMPH[1..0]" I L 6100 5100 60 
F10 "TX_ONESZEROS" I L 6100 5000 60 
F11 "POWERPRESENT" O L 6100 4900 60 
F12 "PHY_STATUS" B L 6100 4800 60 
F13 "POWER_DOWN[1..0]" I L 6100 4700 60 
F14 "RX_STATUS[2..0]" O L 6100 4600 60 
F15 "RX_ELECIDLE" B L 6100 4500 60 
F16 "TX_ELECIDLE" I L 6100 4400 60 
F17 "TX_DETRX_LPBK" I L 6100 4300 60 
F18 "RESETN" I L 6100 4000 60 
F19 "PHY_RESETN" I L 6100 4200 60 
$EndSheet
$Sheet
S 9500 8900 1200 1900
U 5129C23F
F0 "fpga_configuration" 60
F1 "fpga_configuration.sch" 60
F2 "VCCIO" I L 9500 9000 60 
F3 "FPGA_NCE" I L 9500 10000 60 
F4 "FPGA_TDO" O L 9500 9300 60 
F5 "FPGA_TMS" I L 9500 9400 60 
F6 "FPGA_TCK" I L 9500 9100 60 
F7 "FPGA_TDI" I L 9500 9200 60 
F8 "FPGA_NSTATUS" B L 9500 9900 60 
F9 "FPGA_NCONFIG" I L 9500 9600 60 
F10 "FPGA_DCLK" I L 9500 9700 60 
F11 "FPGA_DATA0" I L 9500 9800 60 
F12 "SPI_MISO" O L 9500 10500 60 
F13 "SPI_MOSI" I L 9500 10400 60 
F14 "SPI_CS#" I L 9500 10300 60 
F15 "SPI_SCLK" I L 9500 10200 60 
F16 "I2C_SDA" B R 10700 9100 60 
F17 "I2C_SCL" O R 10700 9000 60 
F18 "FPGA_CLK1" I L 9500 10700 60 
$EndSheet
$Sheet
S 9800 5900 1200 300 
U 5138E12B
F0 "fpga_front_end_bank_0" 60
F1 "fpga_front_end_bank_0.sch" 60
F2 "D[51..0]" B R 11000 6000 60 
F3 "VCCIO" I R 11000 6100 60 
$EndSheet
$Sheet
S 11900 4800 1200 4000
U 5138E240
F0 "front_end" 60
F1 "front_end.sch" 60
F2 "FE_B[51..0]" B L 11900 6000 60 
F3 "FE_C[51..0]" B L 11900 6600 60 
F4 "FE_CLKB_N" I L 11900 7500 60 
F5 "FE_CLKB_P" I L 11900 7400 60 
F6 "FE_CLKSRC" O L 11900 7700 60 
F7 "FE_CLKA_N" I L 11900 7300 60 
F8 "FE_CLKA_P" I L 11900 7200 60 
F9 "FE_VCCIO_B" O L 11900 6100 60 
F10 "FE_VCCIO_C" O L 11900 6700 60 
F11 "FE_VRAW" B L 11900 4900 60 
F12 "FE_V1P8" I L 11900 5100 60 
F13 "FE_I2C_SDA" B L 11900 8700 60 
F14 "FE_I2C_SCL" I L 11900 8600 60 
F15 "FE_V3P3" I L 11900 5000 60 
F16 "FE_A[41..0]" B L 11900 5400 60 
F17 "FE_VCCIO_A" O L 11900 5500 60 
$EndSheet
$Sheet
S 10400 1400 1200 2200
U 50FA09AE
F0 "ddr2" 50
F1 "ddr2.sch" 50
F2 "CK#1" I L 10400 2000 60 
F3 "CK1" I L 10400 1900 60 
F4 "CK#0" I L 10400 1600 60 
F5 "CK0" I L 10400 1500 60 
F6 "DQ[63..0]" B L 10400 2300 60 
F7 "DM[7..0]" I L 10400 2500 60 
F8 "DQS[7..0]" B L 10400 2400 60 
F9 "SA[1..0]" I R 11600 3300 60 
F10 "SDA" B R 11600 3500 60 
F11 "SCL" I R 11600 3400 60 
F12 "ODT[1..0]" I L 10400 3500 60 
F13 "S#[3..0]" I L 10400 3400 60 
F14 "WE#" I L 10400 3200 60 
F15 "CAS#" I L 10400 3100 60 
F16 "RAS#" I L 10400 3000 60 
F17 "CKE1" I L 10400 2100 60 
F18 "CKE0" I L 10400 1700 60 
F19 "A[15..0]" I L 10400 2800 60 
F20 "BA[2..0]" I L 10400 2700 60 
F21 "VCC_CORE" I R 11600 1500 60 
F22 "VCC_SPD" I R 11600 3200 60 
F23 "VREF" I R 11600 1700 60 
$EndSheet
$Sheet
S 4200 7700 1000 300 
U 510239FC
F0 "fpga_power" 60
F1 "fpga_power.sch" 60
F2 "V1P2" I L 4200 7900 60 
F3 "V2P5" I L 4200 7800 60 
$EndSheet
$Sheet
S 8600 1400 1400 2400
U 5101C6D6
F0 "fpga_ddr2" 60
F1 "fpga_ddr2.sch" 60
F2 "DDR2_DQS[7..0]" B R 10000 2400 60 
F3 "DDR2_DM[7..0]" O R 10000 2500 60 
F4 "DDR2_CK#0" O R 10000 1600 60 
F5 "DDR2_CK0" O R 10000 1500 60 
F6 "DDR2_CK#1" O R 10000 2000 60 
F7 "DDR2_CK1" O R 10000 1900 60 
F8 "DDR2_DQ[63..0]" B R 10000 2300 60 
F9 "VCCIO" I L 8600 1500 60 
F10 "ULPI_DATA[7..0]" B L 8600 2900 60 
F11 "ULPI_NXT" I L 8600 3200 60 
F12 "ULPI_DIR" I L 8600 3000 60 
F13 "ULPI_STP" O L 8600 3100 60 
F14 "ULPI_CLK" I L 8600 2800 60 
F15 "DDR2_VREF" I L 8600 1700 60 
F16 "FPGA_CLKB_N" I L 8600 3700 60 
F17 "FPGA_CLKB_P" I L 8600 3600 60 
F18 "DDR2_CKE1" O R 10000 2100 60 
F19 "DDR2_CKE0" O R 10000 1700 60 
F20 "A[15..0]" O R 10000 2800 60 
F21 "BA[2..0]" O R 10000 2700 60 
F22 "WE#" O R 10000 3200 60 
F23 "CAS#" O R 10000 3100 60 
F24 "RAS#" O R 10000 3000 60 
F25 "ODT[1..0]" O R 10000 3500 60 
F26 "S#[3..0]" O R 10000 3400 60 
F27 "FPGA_CLKA_N" I L 8600 3500 60 
F28 "FPGA_CLKA_P" I L 8600 3400 60 
$EndSheet
$Sheet
S 9800 6500 1200 300 
U 5138E160
F0 "fpga_front_end_bank_1" 60
F1 "fpga_front_end_bank_1.sch" 60
F2 "D[51..0]" B R 11000 6600 60 
F3 "VCCIO" I R 11000 6700 60 
$EndSheet
$Sheet
S 9800 5300 1200 300 
U 51394328
F0 "fpga_front_end_misc" 60
F1 "fpga_front_end_misc.sch" 60
F2 "VCCIO" I R 11000 5500 60 
F3 "D[41..0]" B R 11000 5400 60 
$EndSheet
$Sheet
S 6100 2700 1700 900 
U 5109FB2D
F0 "usb0_interfaces" 60
F1 "usb0_interfaces.sch" 60
F2 "RX_VALID" O L 6100 3500 60 
F3 "RX_DATAK[1..0]" O L 6100 3400 60 
F4 "RX_DATA[15..0]" O L 6100 3300 60 
F5 "PCLK" O L 6100 3200 60 
F6 "TX_CLK" I L 6100 2800 60 
F7 "TX_DATA[15..0]" I L 6100 2900 60 
F8 "TX_DATAK[1..0]" I L 6100 3000 60 
F9 "ULPI_NXT" O R 7800 3200 60 
F10 "ULPI_DIR" O R 7800 3000 60 
F11 "ULPI_CLK" O R 7800 2800 60 
F12 "ULPI_STP" I R 7800 3100 60 
F13 "ULPI_DATA[7..0]" B R 7800 2900 60 
$EndSheet
$Sheet
S 4200 8400 1000 400 
U 5109F714
F0 "usb0_power" 60
F1 "usb0_power.sch" 60
F2 "V1P1" I L 4200 8700 60 
F3 "V1P8" I L 4200 8600 60 
F4 "V3P3" I L 4200 8500 60 
$EndSheet
$EndSCHEMATC
