[Inputs]
wb_op_in
mem_op_in
io_op_in
clk
=result_in[7:0]=
=ra_in[1:0]=
=mem_data_in[7:0]=
[Outputs]
wb_op_out
=output_port[7:0]=
=wb_data_out[7:0]=
=ra_out[1:0]=
[BiDir]
