Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 24 11:33:43 2020
| Host         : ROG-112-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file guessing_game_timing_summary_routed.rpt -pb guessing_game_timing_summary_routed.pb -rpx guessing_game_timing_summary_routed.rpx -warn_on_violation
| Design       : guessing_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.124        0.000                      0                  129        0.191        0.000                      0                  129        4.500        0.000                       0                   124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.124        0.000                      0                  129        0.191        0.000                      0                  129        4.500        0.000                       0                   124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 debL/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debL/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 2.113ns (54.997%)  route 1.729ns (45.003%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.557     5.078    debL/CLK
    SLICE_X39Y16         FDPE                                         r  debL/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDPE (Prop_fdpe_C_Q)         0.419     5.497 f  debL/counter_reg[2]/Q
                         net (fo=3, routed)           0.872     6.369    debL/counter_reg_n_0_[2]
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.296     6.665 r  debL/counter_next0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.665    debL/counter_next0_carry_i_3__2_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.198 r  debL/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.198    debL/counter_next0_carry_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  debL/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.315    debL/counter_next0_carry__0_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  debL/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.432    debL/counter_next0_carry__1_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  debL/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.549    debL/counter_next0_carry__2_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.768 r  debL/counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.857     8.625    debL/counter_next0_carry__3_n_7
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.295     8.920 r  debL/counter[17]_i_1__2/O
                         net (fo=1, routed)           0.000     8.920    debL/counter[17]_i_1__2_n_0
    SLICE_X39Y20         FDPE                                         r  debL/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.434    14.775    debL/CLK
    SLICE_X39Y20         FDPE                                         r  debL/counter_reg[17]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X39Y20         FDPE (Setup_fdpe_C_D)        0.029    15.044    debL/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 debL/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debL/counter_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 2.249ns (59.513%)  route 1.530ns (40.487%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.557     5.078    debL/CLK
    SLICE_X39Y16         FDPE                                         r  debL/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDPE (Prop_fdpe_C_Q)         0.419     5.497 f  debL/counter_reg[2]/Q
                         net (fo=3, routed)           0.872     6.369    debL/counter_reg_n_0_[2]
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.296     6.665 r  debL/counter_next0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.665    debL/counter_next0_carry_i_3__2_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.198 r  debL/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.198    debL/counter_next0_carry_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  debL/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.315    debL/counter_next0_carry__0_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  debL/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.432    debL/counter_next0_carry__1_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  debL/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.549    debL/counter_next0_carry__2_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.864 r  debL/counter_next0_carry__3/O[3]
                         net (fo=1, routed)           0.658     8.522    debL/counter_next0_carry__3_n_4
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.335     8.857 r  debL/counter[20]_i_1__2/O
                         net (fo=1, routed)           0.000     8.857    debL/counter[20]_i_1__2_n_0
    SLICE_X39Y20         FDPE                                         r  debL/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.434    14.775    debL/CLK
    SLICE_X39Y20         FDPE                                         r  debL/counter_reg[20]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X39Y20         FDPE (Setup_fdpe_C_D)        0.075    15.090    debL/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 debR/counter_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debR/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 2.038ns (54.613%)  route 1.694ns (45.387%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.561     5.082    debR/CLK
    SLICE_X42Y13         FDPE                                         r  debR/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDPE (Prop_fdpe_C_Q)         0.478     5.560 f  debR/counter_reg[4]/Q
                         net (fo=3, routed)           0.834     6.394    debR/counter_reg_n_0_[4]
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.296     6.690 r  debR/counter_next0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     6.690    debR/counter_next0_carry_i_1__0_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.091 r  debR/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.091    debR/counter_next0_carry_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.205 r  debR/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.205    debR/counter_next0_carry__0_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  debR/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.319    debR/counter_next0_carry__1_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.433 r  debR/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.433    debR/counter_next0_carry__2_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.655 r  debR/counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.860     8.515    debR/counter_next0_carry__3_n_7
    SLICE_X40Y17         LUT2 (Prop_lut2_I0_O)        0.299     8.814 r  debR/counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000     8.814    debR/counter[17]_i_1__0_n_0
    SLICE_X40Y17         FDPE                                         r  debR/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.439    14.780    debR/CLK
    SLICE_X40Y17         FDPE                                         r  debR/counter_reg[17]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X40Y17         FDPE (Setup_fdpe_C_D)        0.031    15.050    debR/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 debL/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debL/counter_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.996ns (53.584%)  route 1.729ns (46.417%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.557     5.078    debL/CLK
    SLICE_X39Y16         FDPE                                         r  debL/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDPE (Prop_fdpe_C_Q)         0.419     5.497 f  debL/counter_reg[2]/Q
                         net (fo=3, routed)           0.872     6.369    debL/counter_reg_n_0_[2]
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.296     6.665 r  debL/counter_next0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.665    debL/counter_next0_carry_i_3__2_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.198 r  debL/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.198    debL/counter_next0_carry_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  debL/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.315    debL/counter_next0_carry__0_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  debL/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.432    debL/counter_next0_carry__1_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.651 r  debL/counter_next0_carry__2/O[0]
                         net (fo=1, routed)           0.857     8.508    debL/counter_next0_carry__2_n_7
    SLICE_X39Y19         LUT2 (Prop_lut2_I0_O)        0.295     8.803 r  debL/counter[13]_i_1__2/O
                         net (fo=1, routed)           0.000     8.803    debL/counter[13]_i_1__2_n_0
    SLICE_X39Y19         FDPE                                         r  debL/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.434    14.775    debL/CLK
    SLICE_X39Y19         FDPE                                         r  debL/counter_reg[13]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X39Y19         FDPE (Setup_fdpe_C_D)        0.029    15.044    debL/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  6.241    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 debU/counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debU/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 1.958ns (53.254%)  route 1.719ns (46.746%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.558     5.079    debU/CLK
    SLICE_X43Y16         FDPE                                         r  debU/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDPE (Prop_fdpe_C_Q)         0.456     5.535 f  debU/counter_reg[1]/Q
                         net (fo=3, routed)           0.861     6.397    debU/counter[1]
    SLICE_X42Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.521 r  debU/counter_next0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.521    debU/counter_next0_carry_i_4_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.034 r  debU/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.034    debU/counter_next0_carry_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  debU/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.151    debU/counter_next0_carry__0_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  debU/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.268    debU/counter_next0_carry__1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  debU/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.385    debU/counter_next0_carry__2_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.604 r  debU/counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.857     8.461    debU/in4[17]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.295     8.756 r  debU/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     8.756    debU/counter_next[17]
    SLICE_X43Y20         FDPE                                         r  debU/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.436    14.777    debU/CLK
    SLICE_X43Y20         FDPE                                         r  debU/counter_reg[17]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X43Y20         FDPE (Setup_fdpe_C_D)        0.029    15.045    debU/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 debL/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debL/counter_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 2.132ns (58.219%)  route 1.530ns (41.781%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.557     5.078    debL/CLK
    SLICE_X39Y16         FDPE                                         r  debL/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDPE (Prop_fdpe_C_Q)         0.419     5.497 f  debL/counter_reg[2]/Q
                         net (fo=3, routed)           0.872     6.369    debL/counter_reg_n_0_[2]
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.296     6.665 r  debL/counter_next0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.665    debL/counter_next0_carry_i_3__2_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.198 r  debL/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.198    debL/counter_next0_carry_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  debL/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.315    debL/counter_next0_carry__0_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  debL/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.432    debL/counter_next0_carry__1_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.747 r  debL/counter_next0_carry__2/O[3]
                         net (fo=1, routed)           0.658     8.405    debL/counter_next0_carry__2_n_4
    SLICE_X39Y19         LUT2 (Prop_lut2_I0_O)        0.335     8.740 r  debL/counter[16]_i_1__2/O
                         net (fo=1, routed)           0.000     8.740    debL/counter[16]_i_1__2_n_0
    SLICE_X39Y19         FDPE                                         r  debL/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.434    14.775    debL/CLK
    SLICE_X39Y19         FDPE                                         r  debL/counter_reg[16]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X39Y19         FDPE (Setup_fdpe_C_D)        0.075    15.090    debL/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 debR/counter_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debR/counter_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 1.924ns (53.183%)  route 1.694ns (46.817%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.561     5.082    debR/CLK
    SLICE_X42Y13         FDPE                                         r  debR/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDPE (Prop_fdpe_C_Q)         0.478     5.560 f  debR/counter_reg[4]/Q
                         net (fo=3, routed)           0.834     6.394    debR/counter_reg_n_0_[4]
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.296     6.690 r  debR/counter_next0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     6.690    debR/counter_next0_carry_i_1__0_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.091 r  debR/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.091    debR/counter_next0_carry_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.205 r  debR/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.205    debR/counter_next0_carry__0_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  debR/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.319    debR/counter_next0_carry__1_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.541 r  debR/counter_next0_carry__2/O[0]
                         net (fo=1, routed)           0.860     8.401    debR/counter_next0_carry__2_n_7
    SLICE_X40Y16         LUT2 (Prop_lut2_I0_O)        0.299     8.700 r  debR/counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     8.700    debR/counter[13]_i_1__0_n_0
    SLICE_X40Y16         FDPE                                         r  debR/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.440    14.781    debR/CLK
    SLICE_X40Y16         FDPE                                         r  debR/counter_reg[13]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X40Y16         FDPE (Setup_fdpe_C_D)        0.031    15.051    debR/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 debL/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debL/counter_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 1.907ns (52.419%)  route 1.731ns (47.581%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.557     5.078    debL/CLK
    SLICE_X39Y16         FDPE                                         r  debL/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDPE (Prop_fdpe_C_Q)         0.419     5.497 f  debL/counter_reg[2]/Q
                         net (fo=3, routed)           0.872     6.369    debL/counter_reg_n_0_[2]
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.296     6.665 r  debL/counter_next0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.665    debL/counter_next0_carry_i_3__2_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.198 r  debL/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.198    debL/counter_next0_carry_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  debL/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.315    debL/counter_next0_carry__0_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.534 r  debL/counter_next0_carry__1/O[0]
                         net (fo=1, routed)           0.859     8.393    debL/counter_next0_carry__1_n_7
    SLICE_X39Y18         LUT2 (Prop_lut2_I0_O)        0.323     8.716 r  debL/counter[9]_i_1__2/O
                         net (fo=1, routed)           0.000     8.716    debL/counter[9]_i_1__2_n_0
    SLICE_X39Y18         FDPE                                         r  debL/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.435    14.776    debL/CLK
    SLICE_X39Y18         FDPE                                         r  debL/counter_reg[9]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X39Y18         FDPE (Setup_fdpe_C_D)        0.075    15.091    debL/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.383ns  (required time - arrival time)
  Source:                 debL/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debL/counter_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 1.994ns (55.638%)  route 1.590ns (44.362%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.557     5.078    debL/CLK
    SLICE_X39Y16         FDPE                                         r  debL/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDPE (Prop_fdpe_C_Q)         0.419     5.497 f  debL/counter_reg[2]/Q
                         net (fo=3, routed)           0.872     6.369    debL/counter_reg_n_0_[2]
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.296     6.665 r  debL/counter_next0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.665    debL/counter_next0_carry_i_3__2_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.198 r  debL/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.198    debL/counter_next0_carry_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  debL/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.315    debL/counter_next0_carry__0_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.638 r  debL/counter_next0_carry__1/O[1]
                         net (fo=1, routed)           0.718     8.356    debL/counter_next0_carry__1_n_6
    SLICE_X39Y18         LUT2 (Prop_lut2_I0_O)        0.306     8.662 r  debL/counter[10]_i_1__2/O
                         net (fo=1, routed)           0.000     8.662    debL/counter[10]_i_1__2_n_0
    SLICE_X39Y18         FDPE                                         r  debL/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.435    14.776    debL/CLK
    SLICE_X39Y18         FDPE                                         r  debL/counter_reg[10]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X39Y18         FDPE (Setup_fdpe_C_D)        0.029    15.045    debL/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                  6.383    

Slack (MET) :             6.383ns  (required time - arrival time)
  Source:                 debR/counter_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debR/counter_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 2.165ns (59.660%)  route 1.464ns (40.340%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.561     5.082    debR/CLK
    SLICE_X42Y13         FDPE                                         r  debR/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDPE (Prop_fdpe_C_Q)         0.478     5.560 f  debR/counter_reg[4]/Q
                         net (fo=3, routed)           0.834     6.394    debR/counter_reg_n_0_[4]
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.296     6.690 r  debR/counter_next0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     6.690    debR/counter_next0_carry_i_1__0_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.091 r  debR/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.091    debR/counter_next0_carry_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.205 r  debR/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.205    debR/counter_next0_carry__0_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  debR/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.319    debR/counter_next0_carry__1_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.433 r  debR/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.433    debR/counter_next0_carry__2_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.746 r  debR/counter_next0_carry__3/O[3]
                         net (fo=1, routed)           0.630     8.376    debR/counter_next0_carry__3_n_4
    SLICE_X40Y17         LUT2 (Prop_lut2_I0_O)        0.335     8.711 r  debR/counter[20]_i_1__0/O
                         net (fo=1, routed)           0.000     8.711    debR/counter[20]_i_1__0_n_0
    SLICE_X40Y17         FDPE                                         r  debR/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.439    14.780    debR/CLK
    SLICE_X40Y17         FDPE                                         r  debR/counter_reg[20]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X40Y17         FDPE (Setup_fdpe_C_D)        0.075    15.094    debR/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  6.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 fsm_game/FSM_onehot_ST_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_game/FSM_onehot_ST_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.899%)  route 0.110ns (37.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.558     1.441    fsm_game/CLK
    SLICE_X44Y17         FDCE                                         r  fsm_game/FSM_onehot_ST_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  fsm_game/FSM_onehot_ST_reg[4]/Q
                         net (fo=9, routed)           0.110     1.692    fsm_game/w
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.737 r  fsm_game/FSM_onehot_ST[0]_i_1/O
                         net (fo=1, routed)           0.000     1.737    fsm_game/FSM_onehot_ST[0]_i_1_n_0
    SLICE_X45Y17         FDPE                                         r  fsm_game/FSM_onehot_ST_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.826     1.953    fsm_game/CLK
    SLICE_X45Y17         FDPE                                         r  fsm_game/FSM_onehot_ST_reg[0]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X45Y17         FDPE (Hold_fdpe_C_D)         0.092     1.546    fsm_game/FSM_onehot_ST_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 fsm_game/FSM_onehot_ST_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_game/FSM_onehot_ST_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.063%)  route 0.134ns (41.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.558     1.441    fsm_game/CLK
    SLICE_X45Y17         FDPE                                         r  fsm_game/FSM_onehot_ST_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.582 r  fsm_game/FSM_onehot_ST_reg[0]/Q
                         net (fo=3, routed)           0.134     1.716    fsm_game/FSM_onehot_ST_reg_n_0_[0]
    SLICE_X45Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.761 r  fsm_game/FSM_onehot_ST[5]_i_2/O
                         net (fo=1, routed)           0.000     1.761    fsm_game/FSM_onehot_ST[5]_i_2_n_0
    SLICE_X45Y17         FDCE                                         r  fsm_game/FSM_onehot_ST_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.826     1.953    fsm_game/CLK
    SLICE_X45Y17         FDCE                                         r  fsm_game/FSM_onehot_ST_reg[5]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X45Y17         FDCE (Hold_fdce_C_D)         0.091     1.532    fsm_game/FSM_onehot_ST_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 debL/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debL/counter_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.190ns (51.591%)  route 0.178ns (48.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.557     1.440    debL/CLK
    SLICE_X39Y17         FDCE                                         r  debL/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  debL/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          0.178     1.759    debL/state[0]
    SLICE_X39Y16         LUT2 (Prop_lut2_I1_O)        0.049     1.808 r  debL/counter[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.808    debL/counter[2]_i_1__2_n_0
    SLICE_X39Y16         FDPE                                         r  debL/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.825     1.952    debL/CLK
    SLICE_X39Y16         FDPE                                         r  debL/counter_reg[2]/C
                         clock pessimism             -0.497     1.455    
    SLICE_X39Y16         FDPE (Hold_fdpe_C_D)         0.107     1.562    debL/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 debL/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debL/counter_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.190ns (51.196%)  route 0.181ns (48.803%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.557     1.440    debL/CLK
    SLICE_X39Y17         FDCE                                         r  debL/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  debL/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          0.181     1.762    debL/state[0]
    SLICE_X39Y18         LUT2 (Prop_lut2_I1_O)        0.049     1.811 r  debL/counter[9]_i_1__2/O
                         net (fo=1, routed)           0.000     1.811    debL/counter[9]_i_1__2_n_0
    SLICE_X39Y18         FDPE                                         r  debL/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.823     1.950    debL/CLK
    SLICE_X39Y18         FDPE                                         r  debL/counter_reg[9]/C
                         clock pessimism             -0.497     1.453    
    SLICE_X39Y18         FDPE (Hold_fdpe_C_D)         0.107     1.560    debL/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 debL/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debL/counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.060%)  route 0.178ns (48.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.557     1.440    debL/CLK
    SLICE_X39Y17         FDCE                                         r  debL/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  debL/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          0.178     1.759    debL/state[0]
    SLICE_X39Y16         LUT2 (Prop_lut2_I1_O)        0.045     1.804 r  debL/counter[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.804    debL/counter[1]_i_1__2_n_0
    SLICE_X39Y16         FDPE                                         r  debL/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.825     1.952    debL/CLK
    SLICE_X39Y16         FDPE                                         r  debL/counter_reg[1]/C
                         clock pessimism             -0.497     1.455    
    SLICE_X39Y16         FDPE (Hold_fdpe_C_D)         0.092     1.547    debL/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 debL/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_game/FSM_onehot_ST_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.227ns (58.693%)  route 0.160ns (41.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.557     1.440    debL/CLK
    SLICE_X39Y17         FDCE                                         r  debL/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.128     1.568 f  debL/FSM_sequential_state_reg[1]/Q
                         net (fo=10, routed)          0.160     1.728    fsm_game/deb_out[0]
    SLICE_X43Y17         LUT5 (Prop_lut5_I3_O)        0.099     1.827 r  fsm_game/FSM_onehot_ST[3]_i_1/O
                         net (fo=1, routed)           0.000     1.827    fsm_game/FSM_onehot_ST[3]_i_1_n_0
    SLICE_X43Y17         FDCE                                         r  fsm_game/FSM_onehot_ST_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.825     1.952    fsm_game/CLK
    SLICE_X43Y17         FDCE                                         r  fsm_game/FSM_onehot_ST_reg[3]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X43Y17         FDCE (Hold_fdce_C_D)         0.092     1.566    fsm_game/FSM_onehot_ST_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 debL/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debL/counter_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.665%)  route 0.181ns (49.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.557     1.440    debL/CLK
    SLICE_X39Y17         FDCE                                         r  debL/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  debL/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          0.181     1.762    debL/state[0]
    SLICE_X39Y18         LUT2 (Prop_lut2_I1_O)        0.045     1.807 r  debL/counter[11]_i_1__2/O
                         net (fo=1, routed)           0.000     1.807    debL/counter[11]_i_1__2_n_0
    SLICE_X39Y18         FDPE                                         r  debL/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.823     1.950    debL/CLK
    SLICE_X39Y18         FDPE                                         r  debL/counter_reg[11]/C
                         clock pessimism             -0.497     1.453    
    SLICE_X39Y18         FDPE (Hold_fdpe_C_D)         0.092     1.545    debL/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debL/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_game/FSM_onehot_ST_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.227ns (58.541%)  route 0.161ns (41.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.557     1.440    debL/CLK
    SLICE_X39Y17         FDCE                                         r  debL/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.128     1.568 f  debL/FSM_sequential_state_reg[1]/Q
                         net (fo=10, routed)          0.161     1.729    fsm_game/deb_out[0]
    SLICE_X43Y17         LUT5 (Prop_lut5_I3_O)        0.099     1.828 r  fsm_game/FSM_onehot_ST[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    fsm_game/FSM_onehot_ST[2]_i_1_n_0
    SLICE_X43Y17         FDCE                                         r  fsm_game/FSM_onehot_ST_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.825     1.952    fsm_game/CLK
    SLICE_X43Y17         FDCE                                         r  fsm_game/FSM_onehot_ST_reg[2]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X43Y17         FDCE (Hold_fdce_C_D)         0.091     1.565    fsm_game/FSM_onehot_ST_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debR/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debR/counter_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.190ns (49.259%)  route 0.196ns (50.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.557     1.440    debR/CLK
    SLICE_X40Y17         FDCE                                         r  debR/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  debR/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          0.196     1.777    debR/state[0]
    SLICE_X40Y16         LUT2 (Prop_lut2_I1_O)        0.049     1.826 r  debR/counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.826    debR/counter[15]_i_1__0_n_0
    SLICE_X40Y16         FDPE                                         r  debR/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.826     1.953    debR/CLK
    SLICE_X40Y16         FDPE                                         r  debR/counter_reg[15]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X40Y16         FDPE (Hold_fdpe_C_D)         0.107     1.562    debR/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debD/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debD/counter_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.189ns (49.036%)  route 0.196ns (50.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.557     1.440    debD/CLK
    SLICE_X36Y17         FDCE                                         r  debD/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  debD/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          0.196     1.778    debD/state[0]
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.048     1.826 r  debD/counter[15]_i_1__1/O
                         net (fo=1, routed)           0.000     1.826    debD/counter[15]_i_1__1_n_0
    SLICE_X36Y18         FDPE                                         r  debD/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.823     1.950    debD/CLK
    SLICE_X36Y18         FDPE                                         r  debD/counter_reg[15]/C
                         clock pessimism             -0.497     1.453    
    SLICE_X36Y18         FDPE (Hold_fdpe_C_D)         0.107     1.560    debD/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y9    c_guess/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y11   c_guess/q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y11   c_guess/q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y12   c_guess/q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y12   c_guess/q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y12   c_guess/q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y13   c_guess/q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y13   c_guess/q_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y13   c_guess/q_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y9    c_guess/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y9    c_guess/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y11   c_guess/q_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y11   c_guess/q_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y11   c_guess/q_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y11   c_guess/q_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y9    c_guess/q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y9    c_guess/q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y9    c_guess/q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y9    c_guess/q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y12   c_guess/q_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y12   c_guess/q_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y12   c_guess/q_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y13   c_guess/q_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y13   c_guess/q_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y13   c_guess/q_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y13   c_guess/q_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y14   c_guess/q_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y14   c_guess/q_reg[21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y14   c_guess/q_reg[22]/C



