Release 14.2 - xst P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Sender.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Sender.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Sender"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : Sender
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "X0.v" in library work
Compiling verilog file "One.v" in library work
Module <X0> compiled
Compiling verilog file "Nought.v" in library work
Module <One> compiled
Compiling verilog file "FsRefined.v" in library work
Module <Nought> compiled
Compiling verilog file "Fe.v" in library work
Module <FsRefined> compiled
Compiling verilog file "Sender.v" in library work
Module <Fe> compiled
Module <Sender> compiled
No errors in compilation
Analysis of file <"Sender.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Sender> in library <work>.

Analyzing hierarchy for module <FsRefined> in library <work>.

Analyzing hierarchy for module <Nought> in library <work>.

Analyzing hierarchy for module <One> in library <work>.

Analyzing hierarchy for module <X0> in library <work>.

Analyzing hierarchy for module <Fe> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Sender>.
Module <Sender> is correct for synthesis.
 
Analyzing module <FsRefined> in library <work>.
Module <FsRefined> is correct for synthesis.
 
Analyzing module <Nought> in library <work>.
Module <Nought> is correct for synthesis.
 
Analyzing module <One> in library <work>.
Module <One> is correct for synthesis.
 
Analyzing module <X0> in library <work>.
Module <X0> is correct for synthesis.
 
Analyzing module <Fe> in library <work>.
Module <Fe> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <Fe_go> in unit <Sender> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <FsRefined>.
    Related source file is "FsRefined.v".
Unit <FsRefined> synthesized.


Synthesizing Unit <Nought>.
    Related source file is "Nought.v".
Unit <Nought> synthesized.


Synthesizing Unit <One>.
    Related source file is "One.v".
Unit <One> synthesized.


Synthesizing Unit <X0>.
    Related source file is "X0.v".
Unit <X0> synthesized.


Synthesizing Unit <Fe>.
    Related source file is "Fe.v".
Unit <Fe> synthesized.


Synthesizing Unit <Sender>.
    Related source file is "Sender.v".
WARNING:Xst:646 - Signal <x0_C> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x0_B> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x0_A> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <o1_B> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <o1_A> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <n1_B> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <n1_A> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fs_clear> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fs_C> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fs_B> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fs_A> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <fe_senac> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <fe_compl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fe_C> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fe_B> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fe_A> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <dt2_senac> equivalent to <dt1_senac> has been removed
    Register <x0d_senac> equivalent to <Fe_d> has been removed
WARNING:Xst:737 - Found 1-bit latch for signal <dt2reg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fs_senac>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dt1reg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Fe_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x0_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dt1_senac>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d_fe>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <Sender> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 7
 1-bit latch                                           : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Latches                                              : 7
 1-bit latch                                           : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit Sender : the following signal(s) form a combinatorial loop: Bit1_Out, bit1_one1, One_FSM/A.
WARNING:Xst:2170 - Unit Sender : the following signal(s) form a combinatorial loop: One_FSM/B.
WARNING:Xst:2170 - Unit Sender : the following signal(s) form a combinatorial loop: X0_FSM/A.
WARNING:Xst:2170 - Unit Sender : the following signal(s) form a combinatorial loop: FS_FSM/A.
WARNING:Xst:2170 - Unit Sender : the following signal(s) form a combinatorial loop: FS_FSM/C.
WARNING:Xst:2170 - Unit Sender : the following signal(s) form a combinatorial loop: Nought_FSM/B.
WARNING:Xst:2170 - Unit Sender : the following signal(s) form a combinatorial loop: FS_FSM/B.
WARNING:Xst:2170 - Unit Sender : the following signal(s) form a combinatorial loop: Nought_FSM/A.
WARNING:Xst:2170 - Unit Sender : the following signal(s) form a combinatorial loop: X0_FSM/C.
WARNING:Xst:2170 - Unit Sender : the following signal(s) form a combinatorial loop: X0_FSM/B.
WARNING:Xst:2170 - Unit Sender : the following signal(s) form a combinatorial loop: Fe_FSM/C.
WARNING:Xst:2170 - Unit Sender : the following signal(s) form a combinatorial loop: Fe_FSM/B.
WARNING:Xst:2170 - Unit Sender : the following signal(s) form a combinatorial loop: One_FSM/A.
WARNING:Xst:2170 - Unit Sender : the following signal(s) form a combinatorial loop: Fe_FSM/A.

Optimizing unit <Sender> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Sender, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Sender.ngr
Top Level Output File Name         : Sender
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 69
#      GND                         : 1
#      LUT2                        : 7
#      LUT3                        : 12
#      LUT3_D                      : 1
#      LUT4                        : 33
#      LUT4_D                      : 1
#      MUXF5                       : 14
# FlipFlops/Latches                : 7
#      LD_1                        : 1
#      LDCPE                       : 2
#      LDE_1                       : 4
# IO Buffers                       : 11
#      IBUF                        : 7
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       31  out of    960     3%  
 Number of Slice Flip Flops:              7  out of   1920     0%  
 Number of 4 input LUTs:                 54  out of   1920     2%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of     83    13%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
dt2reg_and0001(dt2reg_and00011:O)  | NONE(*)(d_fe)          | 4     |
dt2reg__and0001(dt2reg__and00011:O)| NONE(*)(dt1reg)        | 1     |
comp_OBUF(FS_FSM/Dt1:O)            | NONE(*)(fs_senac)      | 1     |
dt2reg_not0001(dt2reg_not00011:O)  | NONE(*)(dt2reg)        | 1     |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
N0(XST_GND:G)                      | NONE(dt2reg)           | 2     |
dt2reg__and0001(dt2reg__and00011:O)| NONE(dt2reg)           | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.464ns (Maximum Frequency: 154.708MHz)
   Minimum input arrival time before clock: 11.191ns
   Maximum output required time after clock: 10.099ns
   Maximum combinational path delay: 13.473ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'dt2reg_and0001'
  Clock period: 6.464ns (frequency: 154.708MHz)
  Total number of paths / destination ports: 33 / 4
-------------------------------------------------------------------------
Delay:               6.464ns (Levels of Logic = 6)
  Source:            Fe_d (LATCH)
  Destination:       d_fe (LATCH)
  Source Clock:      dt2reg_and0001 rising
  Destination Clock: dt2reg_and0001 rising

  Data Path: Fe_d to d_fe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            7   0.588   0.605  Fe_d (Fe_d)
     LUT4:I3->O            1   0.612   0.000  X0_FSM/B1 (X0_FSM/B1)
     MUXF5:I1->O           9   0.278   0.766  X0_FSM/B_f5 (X0_FSM/B)
     LUT4:I1->O            1   0.612   0.000  X0_FSM/A1 (X0_FSM/A1)
     MUXF5:I1->O          11   0.278   0.823  X0_FSM/A_f5 (X0_FSM/A)
     LUT3_D:I2->O          2   0.612   0.410  X0_FSM/Dt1_SW1 (N78)
     LUT4:I2->O            1   0.612   0.000  d_fe_mux0000 (d_fe_mux0000)
     LDE_1:D                   0.268          d_fe
    ----------------------------------------
    Total                      6.464ns (3.860ns logic, 2.604ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dt2reg__and0001'
  Clock period: 1.917ns (frequency: 521.662MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.917ns (Levels of Logic = 1)
  Source:            dt1reg (LATCH)
  Destination:       dt1reg (LATCH)
  Source Clock:      dt2reg__and0001 rising
  Destination Clock: dt2reg__and0001 rising

  Data Path: dt1reg to dt1reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             2   0.588   0.449  dt1reg (dt1reg)
     LUT4:I1->O            1   0.612   0.000  dt1reg_mux00002 (dt1reg_mux0000)
     LD_1:D                    0.268          dt1reg
    ----------------------------------------
    Total                      1.917ns (1.468ns logic, 0.449ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comp_OBUF'
  Clock period: 3.663ns (frequency: 272.997MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.663ns (Levels of Logic = 3)
  Source:            fs_senac (LATCH)
  Destination:       fs_senac (LATCH)
  Source Clock:      comp_OBUF falling
  Destination Clock: comp_OBUF falling

  Data Path: fs_senac to fs_senac
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            1   0.588   0.360  fs_senac (fs_senac)
     LUT4:I3->O            1   0.612   0.000  FS_FSM/B1 (FS_FSM/B1)
     MUXF5:I1->O          11   0.278   0.945  FS_FSM/B_f5 (FS_FSM/B)
     LUT3:I0->O            5   0.612   0.000  FS_FSM/Dt1 (comp_OBUF)
     LDCPE:D                   0.268          fs_senac
    ----------------------------------------
    Total                      3.663ns (2.358ns logic, 1.305ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dt2reg_not0001'
  Clock period: 1.917ns (frequency: 521.662MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.917ns (Levels of Logic = 1)
  Source:            dt2reg (LATCH)
  Destination:       dt2reg (LATCH)
  Source Clock:      dt2reg_not0001 falling
  Destination Clock: dt2reg_not0001 falling

  Data Path: dt2reg to dt2reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            2   0.588   0.449  dt2reg (dt2reg)
     LUT4:I1->O            1   0.612   0.000  dt2reg_mux00001 (dt2reg_mux0000)
     LDCPE:D                   0.268          dt2reg
    ----------------------------------------
    Total                      1.917ns (1.468ns logic, 0.449ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dt2reg_and0001'
  Total number of paths / destination ports: 301 / 8
-------------------------------------------------------------------------
Offset:              9.838ns (Levels of Logic = 9)
  Source:            ack (PAD)
  Destination:       d_fe (LATCH)
  Destination Clock: dt2reg_and0001 rising

  Data Path: ack to d_fe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.106   0.905  ack_IBUF (ack_IBUF)
     LUT2:I1->O            1   0.612   0.387  X0_FSM/C_SW0 (N52)
     LUT4:I2->O           11   0.612   0.945  X0_FSM/C (X0_FSM/C)
     LUT4:I0->O            1   0.612   0.000  X0_FSM/B1 (X0_FSM/B1)
     MUXF5:I1->O           9   0.278   0.766  X0_FSM/B_f5 (X0_FSM/B)
     LUT4:I1->O            1   0.612   0.000  X0_FSM/A1 (X0_FSM/A1)
     MUXF5:I1->O          11   0.278   0.823  X0_FSM/A_f5 (X0_FSM/A)
     LUT3_D:I2->O          2   0.612   0.410  X0_FSM/Dt1_SW1 (N78)
     LUT4:I2->O            1   0.612   0.000  d_fe_mux0000 (d_fe_mux0000)
     LDE_1:D                   0.268          d_fe
    ----------------------------------------
    Total                      9.838ns (5.602ns logic, 4.236ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dt2reg__and0001'
  Total number of paths / destination ports: 63 / 1
-------------------------------------------------------------------------
Offset:              11.191ns (Levels of Logic = 10)
  Source:            ack (PAD)
  Destination:       dt1reg (LATCH)
  Destination Clock: dt2reg__and0001 rising

  Data Path: ack to dt1reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.106   0.905  ack_IBUF (ack_IBUF)
     LUT2:I1->O            1   0.612   0.387  X0_FSM/C_SW0 (N52)
     LUT4:I2->O           11   0.612   0.945  X0_FSM/C (X0_FSM/C)
     LUT4:I0->O            1   0.612   0.000  X0_FSM/B1 (X0_FSM/B1)
     MUXF5:I1->O           9   0.278   0.766  X0_FSM/B_f5 (X0_FSM/B)
     LUT4:I1->O            1   0.612   0.000  X0_FSM/A1 (X0_FSM/A1)
     MUXF5:I1->O          11   0.278   0.945  X0_FSM/A_f5 (X0_FSM/A)
     LUT3:I0->O            3   0.612   0.520  X0_FSM/Dt1 (d_x0)
     LUT3:I1->O            1   0.612   0.509  dt1reg_mux000011 (dt2reg_and0002)
     LUT4:I0->O            1   0.612   0.000  dt1reg_mux00002 (dt1reg_mux0000)
     LD_1:D                    0.268          dt1reg
    ----------------------------------------
    Total                     11.191ns (6.214ns logic, 4.977ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comp_OBUF'
  Total number of paths / destination ports: 34 / 2
-------------------------------------------------------------------------
Offset:              8.405ns (Levels of Logic = 8)
  Source:            reset (PAD)
  Destination:       fs_senac (LATCH)
  Destination Clock: comp_OBUF falling

  Data Path: reset to fs_senac
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.106   1.089  reset_IBUF (reset_IBUF)
     LUT4:I0->O            1   0.612   0.000  FS_FSM/A1 (FS_FSM/A1)
     MUXF5:I1->O          14   0.278   0.853  FS_FSM/A_f5 (FS_FSM/A)
     LUT4:I3->O            1   0.612   0.000  FS_FSM/C1 (FS_FSM/C1)
     MUXF5:I1->O          11   0.278   0.862  FS_FSM/C_f5 (FS_FSM/C)
     LUT4:I1->O            1   0.612   0.000  FS_FSM/B2 (FS_FSM/B2)
     MUXF5:I0->O          11   0.278   0.945  FS_FSM/B_f5 (FS_FSM/B)
     LUT3:I0->O            5   0.612   0.000  FS_FSM/Dt1 (comp_OBUF)
     LDCPE:D                   0.268          fs_senac
    ----------------------------------------
    Total                      8.405ns (4.656ns logic, 3.749ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dt2reg_not0001'
  Total number of paths / destination ports: 97 / 2
-------------------------------------------------------------------------
Offset:              11.191ns (Levels of Logic = 10)
  Source:            ack (PAD)
  Destination:       dt2reg (LATCH)
  Destination Clock: dt2reg_not0001 falling

  Data Path: ack to dt2reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.106   0.905  ack_IBUF (ack_IBUF)
     LUT2:I1->O            1   0.612   0.387  X0_FSM/C_SW0 (N52)
     LUT4:I2->O           11   0.612   0.945  X0_FSM/C (X0_FSM/C)
     LUT4:I0->O            1   0.612   0.000  X0_FSM/B1 (X0_FSM/B1)
     MUXF5:I1->O           9   0.278   0.766  X0_FSM/B_f5 (X0_FSM/B)
     LUT4:I1->O            1   0.612   0.000  X0_FSM/A1 (X0_FSM/A1)
     MUXF5:I1->O          11   0.278   0.945  X0_FSM/A_f5 (X0_FSM/A)
     LUT3:I0->O            3   0.612   0.520  X0_FSM/Dt1 (d_x0)
     LUT3:I1->O            1   0.612   0.509  dt2reg_mux000011 (dt2reg_and0003)
     LUT4:I0->O            1   0.612   0.000  dt2reg_mux00001 (dt2reg_mux0000)
     LDCPE:D                   0.268          dt2reg
    ----------------------------------------
    Total                     11.191ns (6.214ns logic, 4.977ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comp_OBUF'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              8.237ns (Levels of Logic = 6)
  Source:            fs_senac (LATCH)
  Destination:       Bit1_Out (PAD)
  Source Clock:      comp_OBUF falling

  Data Path: fs_senac to Bit1_Out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            1   0.588   0.360  fs_senac (fs_senac)
     LUT4:I3->O            1   0.612   0.000  FS_FSM/B1 (FS_FSM/B1)
     MUXF5:I1->O          11   0.278   0.862  FS_FSM/B_f5 (FS_FSM/B)
     LUT2:I1->O            1   0.612   0.000  Bit1_Out91 (Bit1_Out91)
     MUXF5:I1->O           1   0.278   0.509  Bit1_Out9_f5 (Bit1_Out9)
     LUT2:I0->O            1   0.612   0.357  Bit1_Out27 (Bit1_Out_OBUF)
     OBUF:I->O                 3.169          Bit1_Out_OBUF (Bit1_Out)
    ----------------------------------------
    Total                      8.237ns (6.149ns logic, 2.088ns route)
                                       (74.7% logic, 25.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dt2reg__and0001'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              8.937ns (Levels of Logic = 6)
  Source:            dt1reg (LATCH)
  Destination:       Bit0_Out (PAD)
  Source Clock:      dt2reg__and0001 rising

  Data Path: dt1reg to Bit0_Out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             2   0.588   0.383  dt1reg (dt1reg)
     LUT4:I3->O            1   0.612   0.000  Nought_FSM/A1 (Nought_FSM/A1)
     MUXF5:I1->O           5   0.278   0.690  Nought_FSM/A_f5 (Nought_FSM/A)
     LUT4:I0->O            6   0.612   0.569  Nought_FSM/B (Nought_FSM/B)
     MUXF5:S->O            1   0.641   0.426  Bit0_Out27_f5 (Bit0_Out27)
     LUT2:I1->O            1   0.612   0.357  Bit0_Out30 (Bit0_Out_OBUF)
     OBUF:I->O                 3.169          Bit0_Out_OBUF (Bit0_Out)
    ----------------------------------------
    Total                      8.937ns (6.512ns logic, 2.425ns route)
                                       (72.9% logic, 27.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dt2reg_and0001'
  Total number of paths / destination ports: 19 / 3
-------------------------------------------------------------------------
Offset:              10.099ns (Levels of Logic = 8)
  Source:            Fe_d (LATCH)
  Destination:       Bit0_Out (PAD)
  Source Clock:      dt2reg_and0001 rising

  Data Path: Fe_d to Bit0_Out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            7   0.588   0.605  Fe_d (Fe_d)
     LUT4:I3->O            1   0.612   0.000  X0_FSM/B1 (X0_FSM/B1)
     MUXF5:I1->O           9   0.278   0.766  X0_FSM/B_f5 (X0_FSM/B)
     LUT4:I1->O            1   0.612   0.000  X0_FSM/A1 (X0_FSM/A1)
     MUXF5:I1->O          11   0.278   0.823  X0_FSM/A_f5 (X0_FSM/A)
     LUT4:I2->O            1   0.612   0.000  Bit1_Out92 (Bit1_Out92)
     MUXF5:I0->O           1   0.278   0.509  Bit1_Out9_f5 (Bit1_Out9)
     LUT2:I0->O            1   0.612   0.357  Bit1_Out27 (Bit1_Out_OBUF)
     OBUF:I->O                 3.169          Bit1_Out_OBUF (Bit1_Out)
    ----------------------------------------
    Total                     10.099ns (7.039ns logic, 3.060ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dt2reg_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.856ns (Levels of Logic = 6)
  Source:            dt2reg (LATCH)
  Destination:       Bit1_Out (PAD)
  Source Clock:      dt2reg_not0001 falling

  Data Path: dt2reg to Bit1_Out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            2   0.588   0.383  dt2reg (dt2reg)
     LUT4:I3->O            1   0.612   0.000  One_FSM/A1 (One_FSM/A1)
     MUXF5:I1->O           5   0.278   0.541  One_FSM/A_f5 (One_FSM/A)
     LUT4:I3->O            1   0.612   0.000  Bit1_Out242 (Bit1_Out242)
     MUXF5:I0->O           1   0.278   0.426  Bit1_Out24_f5 (Bit1_Out24)
     LUT2:I1->O            1   0.612   0.357  Bit1_Out27 (Bit1_Out_OBUF)
     OBUF:I->O                 3.169          Bit1_Out_OBUF (Bit1_Out)
    ----------------------------------------
    Total                      7.856ns (6.149ns logic, 1.707ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 280 / 4
-------------------------------------------------------------------------
Delay:               13.473ns (Levels of Logic = 11)
  Source:            ack (PAD)
  Destination:       Bit0_Out (PAD)

  Data Path: ack to Bit0_Out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.106   0.905  ack_IBUF (ack_IBUF)
     LUT2:I1->O            1   0.612   0.387  X0_FSM/C_SW0 (N52)
     LUT4:I2->O           11   0.612   0.945  X0_FSM/C (X0_FSM/C)
     LUT4:I0->O            1   0.612   0.000  X0_FSM/B1 (X0_FSM/B1)
     MUXF5:I1->O           9   0.278   0.766  X0_FSM/B_f5 (X0_FSM/B)
     LUT4:I1->O            1   0.612   0.000  X0_FSM/A1 (X0_FSM/A1)
     MUXF5:I1->O          11   0.278   0.823  X0_FSM/A_f5 (X0_FSM/A)
     LUT4:I2->O            1   0.612   0.000  Bit1_Out92 (Bit1_Out92)
     MUXF5:I0->O           1   0.278   0.509  Bit1_Out9_f5 (Bit1_Out9)
     LUT2:I0->O            1   0.612   0.357  Bit1_Out27 (Bit1_Out_OBUF)
     OBUF:I->O                 3.169          Bit1_Out_OBUF (Bit1_Out)
    ----------------------------------------
    Total                     13.473ns (8.781ns logic, 4.692ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.61 secs
 
--> 

Total memory usage is 212428 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :    2 (   0 filtered)

