// Seed: 1306012932
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire  id_14 = id_12;
  logic id_15;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd49,
    parameter id_2 = 32'd89
) (
    output supply1 _id_0,
    input tri1 id_1,
    input uwire _id_2,
    input tri0 id_3,
    output wand id_4
);
  integer [id_0 : id_2] id_6 = id_6, id_7;
  wire id_8;
  wire id_9;
  logic id_10 = id_2 == (id_7), id_11;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_10,
      id_9,
      id_6,
      id_6,
      id_7,
      id_10,
      id_8,
      id_11,
      id_9,
      id_6,
      id_6
  );
endmodule
