// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

// DATE "03/22/2017 21:51:00"

// 
// Device: Altera 5CGXFC5C6F27C7 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module baseline_c5gx (
	\CLOCK_125_p(n) ,
	ADC_CONVST,
	ADC_SCK,
	ADC_SDI,
	ADC_SDO,
	AUD_ADCDAT,
	AUD_ADCLRCK,
	AUD_BCLK,
	AUD_DACDAT,
	AUD_DACLRCK,
	AUD_XCK,
	CLOCK_125_p,
	CLOCK_50_B5B,
	CLOCK_50_B6A,
	CLOCK_50_B7A,
	CLOCK_50_B8A,
	CPU_RESET_n,
	HEX2,
	HEX3,
	HDMI_TX_CLK,
	HDMI_TX_D,
	HDMI_TX_DE,
	HDMI_TX_HS,
	HDMI_TX_INT,
	HDMI_TX_VS,
	HEX0,
	HEX1,
	HSMC_CLKIN0,
	HSMC_CLKIN_n,
	HSMC_CLKIN_p,
	HSMC_CLKOUT0,
	HSMC_CLKOUT_n,
	HSMC_CLKOUT_p,
	HSMC_D,
	HSMC_RX_n,
	HSMC_RX_p,
	HSMC_TX_n,
	HSMC_TX_p,
	I2C_SCL,
	I2C_SDA,
	KEY,
	LEDG,
	LEDR,
	SD_CLK,
	SD_CMD,
	SD_DAT,
	SRAM_A,
	SRAM_CE_n,
	SRAM_D,
	SRAM_LB_n,
	SRAM_OE_n,
	SRAM_UB_n,
	SRAM_WE_n,
	SW,
	UART_RX,
	UART_TX);
input 	\CLOCK_125_p(n) ;
output 	ADC_CONVST;
output 	ADC_SCK;
output 	ADC_SDI;
input 	ADC_SDO;
input 	AUD_ADCDAT;
output 	AUD_ADCLRCK;
output 	AUD_BCLK;
output 	AUD_DACDAT;
output 	AUD_DACLRCK;
output 	AUD_XCK;
input 	CLOCK_125_p;
input 	CLOCK_50_B5B;
input 	CLOCK_50_B6A;
input 	CLOCK_50_B7A;
input 	CLOCK_50_B8A;
input 	CPU_RESET_n;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	HDMI_TX_CLK;
output 	[23:0] HDMI_TX_D;
output 	HDMI_TX_DE;
output 	HDMI_TX_HS;
input 	HDMI_TX_INT;
output 	HDMI_TX_VS;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
input 	HSMC_CLKIN0;
input 	[2:1] HSMC_CLKIN_n;
input 	[2:1] HSMC_CLKIN_p;
output 	HSMC_CLKOUT0;
output 	[2:1] HSMC_CLKOUT_n;
output 	[2:1] HSMC_CLKOUT_p;
output 	[3:0] HSMC_D;
output 	[16:0] HSMC_RX_n;
output 	[16:0] HSMC_RX_p;
output 	[16:0] HSMC_TX_n;
output 	[16:0] HSMC_TX_p;
output 	I2C_SCL;
output 	I2C_SDA;
input 	[3:0] KEY;
output 	[7:0] LEDG;
output 	[9:0] LEDR;
output 	SD_CLK;
output 	SD_CMD;
output 	[3:0] SD_DAT;
output 	[17:0] SRAM_A;
output 	SRAM_CE_n;
output 	[15:0] SRAM_D;
output 	SRAM_LB_n;
output 	SRAM_OE_n;
output 	SRAM_UB_n;
output 	SRAM_WE_n;
input 	[9:0] SW;
input 	UART_RX;
output 	UART_TX;

// Design Ports Information
// ADC_CONVST	=>  Location: PIN_AB22,	 I/O Standard: 1.2 V,	 Current Strength: Default
// ADC_SCK	=>  Location: PIN_AA21,	 I/O Standard: 1.2 V,	 Current Strength: Default
// ADC_SDI	=>  Location: PIN_Y10,	 I/O Standard: 1.2 V,	 Current Strength: Default
// ADC_SDO	=>  Location: PIN_W10,	 I/O Standard: 1.2 V,	 Current Strength: Default
// AUD_ADCDAT	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_XCK	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_125_p	=>  Location: PIN_U12,	 I/O Standard: LVDS,	 Current Strength: Default
// CLOCK_50_B5B	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50_B6A	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50_B7A	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50_B8A	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CPU_RESET_n	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_CLK	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[0]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[1]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[2]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[4]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[5]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[6]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[7]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[8]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[9]	=>  Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[10]	=>  Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[11]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[12]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[13]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[14]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[15]	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[16]	=>  Location: PIN_P21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[17]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[18]	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[19]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[20]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[21]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[22]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[23]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_DE	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_HS	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_INT	=>  Location: PIN_T12,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HDMI_TX_VS	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_V19,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_V18,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_V17,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_W18,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_Y20,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_Y19,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_Y18,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AA18,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AD26,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AB19,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AE26,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AE25,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AC19,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AF24,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HSMC_CLKIN0	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKIN_n[1]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKIN_n[2]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKIN_p[1]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKIN_p[2]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKOUT0	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKOUT_n[1]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKOUT_n[2]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKOUT_p[1]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKOUT_p[2]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I2C_SCL	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_P11,	 I/O Standard: 1.2 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_P12,	 I/O Standard: 1.2 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_Y15,	 I/O Standard: 1.2 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 1.2 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_CLK	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[0]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[1]	=>  Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[2]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[3]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[4]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[5]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[6]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[7]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[8]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[9]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[10]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[11]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[12]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[13]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[14]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[15]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[16]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[17]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_CE_n	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_LB_n	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_OE_n	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_UB_n	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_WE_n	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// UART_RX	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UART_TX	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_ADCLRCK	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_BCLK	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACLRCK	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_D[0]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_D[1]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_D[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_D[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[0]	=>  Location: PIN_M12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[1]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[2]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[3]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[4]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[5]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[6]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[7]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[8]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[9]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[10]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[11]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[12]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[13]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[14]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[15]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[16]	=>  Location: PIN_A24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[0]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[1]	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[2]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[3]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[4]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[6]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[7]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[8]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[9]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[10]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[11]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[12]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[13]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[14]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[15]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[16]	=>  Location: PIN_B24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[0]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[1]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[2]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[5]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[6]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[7]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[8]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[9]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[10]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[11]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[12]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[13]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[14]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[15]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[16]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[0]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[1]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[3]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[4]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[5]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[6]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[7]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[8]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[9]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[10]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[11]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[12]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[13]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[14]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[15]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[16]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I2C_SDA	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_CMD	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_DAT[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_DAT[1]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_DAT[2]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_DAT[3]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[0]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[1]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[2]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[3]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[4]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[5]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[6]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[7]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[8]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[9]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[10]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[11]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[12]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[13]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[14]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[15]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_AC9,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB10,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AE10,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_V10,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AD13,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC10,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AC8,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_Y11,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W11,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE19,	 I/O Standard: 1.2 V,	 Current Strength: Default
// CLOCK_125_p(n)	=>  Location: PIN_V12,	 I/O Standard: LVDS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ADC_SDO~input_o ;
wire \AUD_ADCDAT~input_o ;
wire \CLOCK_125_p~input_o ;
wire \CLOCK_50_B5B~input_o ;
wire \CLOCK_50_B6A~input_o ;
wire \CLOCK_50_B7A~input_o ;
wire \CLOCK_50_B8A~input_o ;
wire \CPU_RESET_n~input_o ;
wire \HDMI_TX_INT~input_o ;
wire \HSMC_CLKIN0~input_o ;
wire \HSMC_CLKIN_n[1]~input_o ;
wire \HSMC_CLKIN_n[2]~input_o ;
wire \HSMC_CLKIN_p[1]~input_o ;
wire \HSMC_CLKIN_p[2]~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \UART_RX~input_o ;
wire \AUD_ADCLRCK~input_o ;
wire \AUD_BCLK~input_o ;
wire \AUD_DACLRCK~input_o ;
wire \HSMC_D[0]~input_o ;
wire \HSMC_D[1]~input_o ;
wire \HSMC_D[2]~input_o ;
wire \HSMC_D[3]~input_o ;
wire \HSMC_RX_n[0]~input_o ;
wire \HSMC_RX_n[1]~input_o ;
wire \HSMC_RX_n[2]~input_o ;
wire \HSMC_RX_n[3]~input_o ;
wire \HSMC_RX_n[4]~input_o ;
wire \HSMC_RX_n[5]~input_o ;
wire \HSMC_RX_n[6]~input_o ;
wire \HSMC_RX_n[7]~input_o ;
wire \HSMC_RX_n[8]~input_o ;
wire \HSMC_RX_n[9]~input_o ;
wire \HSMC_RX_n[10]~input_o ;
wire \HSMC_RX_n[11]~input_o ;
wire \HSMC_RX_n[12]~input_o ;
wire \HSMC_RX_n[13]~input_o ;
wire \HSMC_RX_n[14]~input_o ;
wire \HSMC_RX_n[15]~input_o ;
wire \HSMC_RX_n[16]~input_o ;
wire \HSMC_RX_p[0]~input_o ;
wire \HSMC_RX_p[1]~input_o ;
wire \HSMC_RX_p[2]~input_o ;
wire \HSMC_RX_p[3]~input_o ;
wire \HSMC_RX_p[4]~input_o ;
wire \HSMC_RX_p[5]~input_o ;
wire \HSMC_RX_p[6]~input_o ;
wire \HSMC_RX_p[7]~input_o ;
wire \HSMC_RX_p[8]~input_o ;
wire \HSMC_RX_p[9]~input_o ;
wire \HSMC_RX_p[10]~input_o ;
wire \HSMC_RX_p[11]~input_o ;
wire \HSMC_RX_p[12]~input_o ;
wire \HSMC_RX_p[13]~input_o ;
wire \HSMC_RX_p[14]~input_o ;
wire \HSMC_RX_p[15]~input_o ;
wire \HSMC_RX_p[16]~input_o ;
wire \HSMC_TX_n[0]~input_o ;
wire \HSMC_TX_n[1]~input_o ;
wire \HSMC_TX_n[2]~input_o ;
wire \HSMC_TX_n[3]~input_o ;
wire \HSMC_TX_n[4]~input_o ;
wire \HSMC_TX_n[5]~input_o ;
wire \HSMC_TX_n[6]~input_o ;
wire \HSMC_TX_n[7]~input_o ;
wire \HSMC_TX_n[8]~input_o ;
wire \HSMC_TX_n[9]~input_o ;
wire \HSMC_TX_n[10]~input_o ;
wire \HSMC_TX_n[11]~input_o ;
wire \HSMC_TX_n[12]~input_o ;
wire \HSMC_TX_n[13]~input_o ;
wire \HSMC_TX_n[14]~input_o ;
wire \HSMC_TX_n[15]~input_o ;
wire \HSMC_TX_n[16]~input_o ;
wire \HSMC_TX_p[0]~input_o ;
wire \HSMC_TX_p[1]~input_o ;
wire \HSMC_TX_p[2]~input_o ;
wire \HSMC_TX_p[3]~input_o ;
wire \HSMC_TX_p[4]~input_o ;
wire \HSMC_TX_p[5]~input_o ;
wire \HSMC_TX_p[6]~input_o ;
wire \HSMC_TX_p[7]~input_o ;
wire \HSMC_TX_p[8]~input_o ;
wire \HSMC_TX_p[9]~input_o ;
wire \HSMC_TX_p[10]~input_o ;
wire \HSMC_TX_p[11]~input_o ;
wire \HSMC_TX_p[12]~input_o ;
wire \HSMC_TX_p[13]~input_o ;
wire \HSMC_TX_p[14]~input_o ;
wire \HSMC_TX_p[15]~input_o ;
wire \HSMC_TX_p[16]~input_o ;
wire \I2C_SDA~input_o ;
wire \SD_CMD~input_o ;
wire \SD_DAT[0]~input_o ;
wire \SD_DAT[1]~input_o ;
wire \SD_DAT[2]~input_o ;
wire \SD_DAT[3]~input_o ;
wire \SRAM_D[0]~input_o ;
wire \SRAM_D[1]~input_o ;
wire \SRAM_D[2]~input_o ;
wire \SRAM_D[3]~input_o ;
wire \SRAM_D[4]~input_o ;
wire \SRAM_D[5]~input_o ;
wire \SRAM_D[6]~input_o ;
wire \SRAM_D[7]~input_o ;
wire \SRAM_D[8]~input_o ;
wire \SRAM_D[9]~input_o ;
wire \SRAM_D[10]~input_o ;
wire \SRAM_D[11]~input_o ;
wire \SRAM_D[12]~input_o ;
wire \SRAM_D[13]~input_o ;
wire \SRAM_D[14]~input_o ;
wire \SRAM_D[15]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \SW[0]~input_o ;
wire \SW[5]~input_o ;
wire \ALU_inst|add_32|add_b0|xorab~combout ;
wire \SW[6]~input_o ;
wire \SW[1]~input_o ;
wire \ALU_inst|add_32|add_b1|sum~combout ;
wire \SW[7]~input_o ;
wire \SW[2]~input_o ;
wire \ALU_inst|add_32|add_b2|sum~combout ;
wire \SW[3]~input_o ;
wire \SW[8]~input_o ;
wire \ALU_inst|add_32|carry_g[3]~0_combout ;
wire \ALU_inst|add_32|add_b3|sum~combout ;
wire \SW[9]~input_o ;
wire \SW[4]~input_o ;
wire \ALU_inst|add_32|add_b4|sum~combout ;
wire \ALU_inst|add_32|carry_g[5]~1_combout ;


// Location: IOOBUF_X66_Y0_N36
cyclonev_io_obuf \ADC_CONVST~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CONVST),
	.obar());
// synopsys translate_off
defparam \ADC_CONVST~output .bus_hold = "false";
defparam \ADC_CONVST~output .open_drain_output = "false";
defparam \ADC_CONVST~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N53
cyclonev_io_obuf \ADC_SCK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SCK),
	.obar());
// synopsys translate_off
defparam \ADC_SCK~output .bus_hold = "false";
defparam \ADC_SCK~output .open_drain_output = "false";
defparam \ADC_SCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N53
cyclonev_io_obuf \ADC_SDI~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SDI),
	.obar());
// synopsys translate_off
defparam \ADC_SDI~output .bus_hold = "false";
defparam \ADC_SDI~output .open_drain_output = "false";
defparam \ADC_SDI~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y61_N42
cyclonev_io_obuf \AUD_DACDAT~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
defparam \AUD_DACDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y61_N36
cyclonev_io_obuf \AUD_XCK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
defparam \AUD_XCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N36
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N22
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y12_N5
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y10_N62
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y11_N22
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y11_N5
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N56
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N39
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y11_N56
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y11_N39
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y12_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y10_N96
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y10_N79
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y24_N39
cyclonev_io_obuf \HDMI_TX_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_CLK),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_CLK~output .bus_hold = "false";
defparam \HDMI_TX_CLK~output .open_drain_output = "false";
defparam \HDMI_TX_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y14_N79
cyclonev_io_obuf \HDMI_TX_D[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[0]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[0]~output .bus_hold = "false";
defparam \HDMI_TX_D[0]~output .open_drain_output = "false";
defparam \HDMI_TX_D[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y22_N96
cyclonev_io_obuf \HDMI_TX_D[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[1]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[1]~output .bus_hold = "false";
defparam \HDMI_TX_D[1]~output .open_drain_output = "false";
defparam \HDMI_TX_D[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y26_N39
cyclonev_io_obuf \HDMI_TX_D[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[2]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[2]~output .bus_hold = "false";
defparam \HDMI_TX_D[2]~output .open_drain_output = "false";
defparam \HDMI_TX_D[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y26_N56
cyclonev_io_obuf \HDMI_TX_D[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[3]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[3]~output .bus_hold = "false";
defparam \HDMI_TX_D[3]~output .open_drain_output = "false";
defparam \HDMI_TX_D[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y14_N96
cyclonev_io_obuf \HDMI_TX_D[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[4]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[4]~output .bus_hold = "false";
defparam \HDMI_TX_D[4]~output .open_drain_output = "false";
defparam \HDMI_TX_D[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y19_N56
cyclonev_io_obuf \HDMI_TX_D[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[5]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[5]~output .bus_hold = "false";
defparam \HDMI_TX_D[5]~output .open_drain_output = "false";
defparam \HDMI_TX_D[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y19_N39
cyclonev_io_obuf \HDMI_TX_D[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[6]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[6]~output .bus_hold = "false";
defparam \HDMI_TX_D[6]~output .open_drain_output = "false";
defparam \HDMI_TX_D[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y16_N5
cyclonev_io_obuf \HDMI_TX_D[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[7]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[7]~output .bus_hold = "false";
defparam \HDMI_TX_D[7]~output .open_drain_output = "false";
defparam \HDMI_TX_D[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y16_N22
cyclonev_io_obuf \HDMI_TX_D[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[8]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[8]~output .bus_hold = "false";
defparam \HDMI_TX_D[8]~output .open_drain_output = "false";
defparam \HDMI_TX_D[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y24_N5
cyclonev_io_obuf \HDMI_TX_D[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[9]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[9]~output .bus_hold = "false";
defparam \HDMI_TX_D[9]~output .open_drain_output = "false";
defparam \HDMI_TX_D[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y17_N5
cyclonev_io_obuf \HDMI_TX_D[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[10]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[10]~output .bus_hold = "false";
defparam \HDMI_TX_D[10]~output .open_drain_output = "false";
defparam \HDMI_TX_D[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y19_N22
cyclonev_io_obuf \HDMI_TX_D[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[11]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[11]~output .bus_hold = "false";
defparam \HDMI_TX_D[11]~output .open_drain_output = "false";
defparam \HDMI_TX_D[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y26_N22
cyclonev_io_obuf \HDMI_TX_D[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[12]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[12]~output .bus_hold = "false";
defparam \HDMI_TX_D[12]~output .open_drain_output = "false";
defparam \HDMI_TX_D[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y17_N22
cyclonev_io_obuf \HDMI_TX_D[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[13]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[13]~output .bus_hold = "false";
defparam \HDMI_TX_D[13]~output .open_drain_output = "false";
defparam \HDMI_TX_D[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y27_N5
cyclonev_io_obuf \HDMI_TX_D[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[14]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[14]~output .bus_hold = "false";
defparam \HDMI_TX_D[14]~output .open_drain_output = "false";
defparam \HDMI_TX_D[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y27_N22
cyclonev_io_obuf \HDMI_TX_D[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[15]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[15]~output .bus_hold = "false";
defparam \HDMI_TX_D[15]~output .open_drain_output = "false";
defparam \HDMI_TX_D[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y26_N5
cyclonev_io_obuf \HDMI_TX_D[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[16]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[16]~output .bus_hold = "false";
defparam \HDMI_TX_D[16]~output .open_drain_output = "false";
defparam \HDMI_TX_D[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y19_N5
cyclonev_io_obuf \HDMI_TX_D[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[17]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[17]~output .bus_hold = "false";
defparam \HDMI_TX_D[17]~output .open_drain_output = "false";
defparam \HDMI_TX_D[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y24_N22
cyclonev_io_obuf \HDMI_TX_D[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[18]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[18]~output .bus_hold = "false";
defparam \HDMI_TX_D[18]~output .open_drain_output = "false";
defparam \HDMI_TX_D[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y22_N79
cyclonev_io_obuf \HDMI_TX_D[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[19]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[19]~output .bus_hold = "false";
defparam \HDMI_TX_D[19]~output .open_drain_output = "false";
defparam \HDMI_TX_D[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y16_N39
cyclonev_io_obuf \HDMI_TX_D[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[20]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[20]~output .bus_hold = "false";
defparam \HDMI_TX_D[20]~output .open_drain_output = "false";
defparam \HDMI_TX_D[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y16_N56
cyclonev_io_obuf \HDMI_TX_D[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[21]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[21]~output .bus_hold = "false";
defparam \HDMI_TX_D[21]~output .open_drain_output = "false";
defparam \HDMI_TX_D[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y17_N56
cyclonev_io_obuf \HDMI_TX_D[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[22]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[22]~output .bus_hold = "false";
defparam \HDMI_TX_D[22]~output .open_drain_output = "false";
defparam \HDMI_TX_D[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y17_N39
cyclonev_io_obuf \HDMI_TX_D[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[23]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[23]~output .bus_hold = "false";
defparam \HDMI_TX_D[23]~output .open_drain_output = "false";
defparam \HDMI_TX_D[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y24_N56
cyclonev_io_obuf \HDMI_TX_DE~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_DE),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_DE~output .bus_hold = "false";
defparam \HDMI_TX_DE~output .open_drain_output = "false";
defparam \HDMI_TX_DE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y27_N56
cyclonev_io_obuf \HDMI_TX_HS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_HS),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_HS~output .bus_hold = "false";
defparam \HDMI_TX_HS~output .open_drain_output = "false";
defparam \HDMI_TX_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y27_N39
cyclonev_io_obuf \HDMI_TX_VS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_VS),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_VS~output .bus_hold = "false";
defparam \HDMI_TX_VS~output .open_drain_output = "false";
defparam \HDMI_TX_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N2
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N19
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N19
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N42
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N59
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N36
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N76
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N93
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y61_N36
cyclonev_io_obuf \HSMC_CLKOUT0~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_CLKOUT0),
	.obar());
// synopsys translate_off
defparam \HSMC_CLKOUT0~output .bus_hold = "false";
defparam \HSMC_CLKOUT0~output .open_drain_output = "false";
defparam \HSMC_CLKOUT0~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y61_N53
cyclonev_io_obuf \HSMC_CLKOUT_n[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_CLKOUT_n[1]),
	.obar());
// synopsys translate_off
defparam \HSMC_CLKOUT_n[1]~output .bus_hold = "false";
defparam \HSMC_CLKOUT_n[1]~output .open_drain_output = "false";
defparam \HSMC_CLKOUT_n[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y61_N93
cyclonev_io_obuf \HSMC_CLKOUT_n[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_CLKOUT_n[2]),
	.obar());
// synopsys translate_off
defparam \HSMC_CLKOUT_n[2]~output .bus_hold = "false";
defparam \HSMC_CLKOUT_n[2]~output .open_drain_output = "false";
defparam \HSMC_CLKOUT_n[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y61_N36
cyclonev_io_obuf \HSMC_CLKOUT_p[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_CLKOUT_p[1]),
	.obar());
// synopsys translate_off
defparam \HSMC_CLKOUT_p[1]~output .bus_hold = "false";
defparam \HSMC_CLKOUT_p[1]~output .open_drain_output = "false";
defparam \HSMC_CLKOUT_p[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y61_N76
cyclonev_io_obuf \HSMC_CLKOUT_p[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_CLKOUT_p[2]),
	.obar());
// synopsys translate_off
defparam \HSMC_CLKOUT_p[2]~output .bus_hold = "false";
defparam \HSMC_CLKOUT_p[2]~output .open_drain_output = "false";
defparam \HSMC_CLKOUT_p[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y61_N53
cyclonev_io_obuf \I2C_SCL~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SCL),
	.obar());
// synopsys translate_off
defparam \I2C_SCL~output .bus_hold = "false";
defparam \I2C_SCL~output .open_drain_output = "false";
defparam \I2C_SCL~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y61_N42
cyclonev_io_obuf \LEDG[0]~output (
	.i(\ALU_inst|add_32|add_b0|xorab~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
defparam \LEDG[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y61_N59
cyclonev_io_obuf \LEDG[1]~output (
	.i(\ALU_inst|add_32|add_b1|sum~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
defparam \LEDG[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y61_N76
cyclonev_io_obuf \LEDG[2]~output (
	.i(\ALU_inst|add_32|add_b2|sum~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
defparam \LEDG[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y61_N93
cyclonev_io_obuf \LEDG[3]~output (
	.i(\ALU_inst|add_32|add_b3|sum~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
defparam \LEDG[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y61_N36
cyclonev_io_obuf \LEDG[4]~output (
	.i(\ALU_inst|add_32|add_b4|sum~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
defparam \LEDG[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y61_N53
cyclonev_io_obuf \LEDG[5]~output (
	.i(\ALU_inst|add_32|carry_g[5]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[5]),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
defparam \LEDG[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y61_N2
cyclonev_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
defparam \LEDG[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y61_N19
cyclonev_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[7]),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
defparam \LEDG[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y61_N53
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y61_N36
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y61_N53
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y61_N36
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y61_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y61_N53
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y61_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y61_N2
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y61_N36
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y61_N19
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \SD_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_CLK),
	.obar());
// synopsys translate_off
defparam \SD_CLK~output .bus_hold = "false";
defparam \SD_CLK~output .open_drain_output = "false";
defparam \SD_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y47_N79
cyclonev_io_obuf \SRAM_A[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[0]~output .bus_hold = "false";
defparam \SRAM_A[0]~output .open_drain_output = "false";
defparam \SRAM_A[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y47_N96
cyclonev_io_obuf \SRAM_A[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[1]~output .bus_hold = "false";
defparam \SRAM_A[1]~output .open_drain_output = "false";
defparam \SRAM_A[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y49_N5
cyclonev_io_obuf \SRAM_A[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[2]~output .bus_hold = "false";
defparam \SRAM_A[2]~output .open_drain_output = "false";
defparam \SRAM_A[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y49_N22
cyclonev_io_obuf \SRAM_A[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[3]~output .bus_hold = "false";
defparam \SRAM_A[3]~output .open_drain_output = "false";
defparam \SRAM_A[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y49_N39
cyclonev_io_obuf \SRAM_A[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[4]~output .bus_hold = "false";
defparam \SRAM_A[4]~output .open_drain_output = "false";
defparam \SRAM_A[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y49_N56
cyclonev_io_obuf \SRAM_A[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[5]~output .bus_hold = "false";
defparam \SRAM_A[5]~output .open_drain_output = "false";
defparam \SRAM_A[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y51_N5
cyclonev_io_obuf \SRAM_A[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[6]~output .bus_hold = "false";
defparam \SRAM_A[6]~output .open_drain_output = "false";
defparam \SRAM_A[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y51_N22
cyclonev_io_obuf \SRAM_A[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[7]~output .bus_hold = "false";
defparam \SRAM_A[7]~output .open_drain_output = "false";
defparam \SRAM_A[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y51_N39
cyclonev_io_obuf \SRAM_A[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[8]~output .bus_hold = "false";
defparam \SRAM_A[8]~output .open_drain_output = "false";
defparam \SRAM_A[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y51_N56
cyclonev_io_obuf \SRAM_A[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[9]~output .bus_hold = "false";
defparam \SRAM_A[9]~output .open_drain_output = "false";
defparam \SRAM_A[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y52_N5
cyclonev_io_obuf \SRAM_A[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[10]~output .bus_hold = "false";
defparam \SRAM_A[10]~output .open_drain_output = "false";
defparam \SRAM_A[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y52_N22
cyclonev_io_obuf \SRAM_A[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[11]~output .bus_hold = "false";
defparam \SRAM_A[11]~output .open_drain_output = "false";
defparam \SRAM_A[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y52_N39
cyclonev_io_obuf \SRAM_A[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[12]~output .bus_hold = "false";
defparam \SRAM_A[12]~output .open_drain_output = "false";
defparam \SRAM_A[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y52_N56
cyclonev_io_obuf \SRAM_A[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[13]~output .bus_hold = "false";
defparam \SRAM_A[13]~output .open_drain_output = "false";
defparam \SRAM_A[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y32_N79
cyclonev_io_obuf \SRAM_A[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[14]~output .bus_hold = "false";
defparam \SRAM_A[14]~output .open_drain_output = "false";
defparam \SRAM_A[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y32_N96
cyclonev_io_obuf \SRAM_A[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[15]~output .bus_hold = "false";
defparam \SRAM_A[15]~output .open_drain_output = "false";
defparam \SRAM_A[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y33_N5
cyclonev_io_obuf \SRAM_A[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[16]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[16]~output .bus_hold = "false";
defparam \SRAM_A[16]~output .open_drain_output = "false";
defparam \SRAM_A[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y33_N22
cyclonev_io_obuf \SRAM_A[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[17]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[17]~output .bus_hold = "false";
defparam \SRAM_A[17]~output .open_drain_output = "false";
defparam \SRAM_A[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y35_N5
cyclonev_io_obuf \SRAM_CE_n~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_CE_n),
	.obar());
// synopsys translate_off
defparam \SRAM_CE_n~output .bus_hold = "false";
defparam \SRAM_CE_n~output .open_drain_output = "false";
defparam \SRAM_CE_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y35_N56
cyclonev_io_obuf \SRAM_LB_n~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_LB_n),
	.obar());
// synopsys translate_off
defparam \SRAM_LB_n~output .bus_hold = "false";
defparam \SRAM_LB_n~output .open_drain_output = "false";
defparam \SRAM_LB_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y35_N22
cyclonev_io_obuf \SRAM_OE_n~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_OE_n),
	.obar());
// synopsys translate_off
defparam \SRAM_OE_n~output .bus_hold = "false";
defparam \SRAM_OE_n~output .open_drain_output = "false";
defparam \SRAM_OE_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y37_N5
cyclonev_io_obuf \SRAM_UB_n~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_UB_n),
	.obar());
// synopsys translate_off
defparam \SRAM_UB_n~output .bus_hold = "false";
defparam \SRAM_UB_n~output .open_drain_output = "false";
defparam \SRAM_UB_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y35_N39
cyclonev_io_obuf \SRAM_WE_n~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_WE_n),
	.obar());
// synopsys translate_off
defparam \SRAM_WE_n~output .bus_hold = "false";
defparam \SRAM_WE_n~output .open_drain_output = "false";
defparam \SRAM_WE_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y61_N19
cyclonev_io_obuf \UART_TX~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UART_TX),
	.obar());
// synopsys translate_off
defparam \UART_TX~output .bus_hold = "false";
defparam \UART_TX~output .open_drain_output = "false";
defparam \UART_TX~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y61_N93
cyclonev_io_obuf \AUD_ADCLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_ADCLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_ADCLRCK~output .bus_hold = "false";
defparam \AUD_ADCLRCK~output .open_drain_output = "true";
defparam \AUD_ADCLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y61_N53
cyclonev_io_obuf \AUD_BCLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_BCLK),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "true";
defparam \AUD_BCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y61_N59
cyclonev_io_obuf \AUD_DACLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "true";
defparam \AUD_DACLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y61_N76
cyclonev_io_obuf \HSMC_D[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_D[0]),
	.obar());
// synopsys translate_off
defparam \HSMC_D[0]~output .bus_hold = "false";
defparam \HSMC_D[0]~output .open_drain_output = "true";
defparam \HSMC_D[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y61_N2
cyclonev_io_obuf \HSMC_D[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_D[1]),
	.obar());
// synopsys translate_off
defparam \HSMC_D[1]~output .bus_hold = "false";
defparam \HSMC_D[1]~output .open_drain_output = "true";
defparam \HSMC_D[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y61_N93
cyclonev_io_obuf \HSMC_D[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_D[2]),
	.obar());
// synopsys translate_off
defparam \HSMC_D[2]~output .bus_hold = "false";
defparam \HSMC_D[2]~output .open_drain_output = "true";
defparam \HSMC_D[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y61_N19
cyclonev_io_obuf \HSMC_D[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_D[3]),
	.obar());
// synopsys translate_off
defparam \HSMC_D[3]~output .bus_hold = "false";
defparam \HSMC_D[3]~output .open_drain_output = "true";
defparam \HSMC_D[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[0]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[0]~output .bus_hold = "false";
defparam \HSMC_RX_n[0]~output .open_drain_output = "true";
defparam \HSMC_RX_n[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[1]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[1]~output .bus_hold = "false";
defparam \HSMC_RX_n[1]~output .open_drain_output = "true";
defparam \HSMC_RX_n[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[2]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[2]~output .bus_hold = "false";
defparam \HSMC_RX_n[2]~output .open_drain_output = "true";
defparam \HSMC_RX_n[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[3]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[3]~output .bus_hold = "false";
defparam \HSMC_RX_n[3]~output .open_drain_output = "true";
defparam \HSMC_RX_n[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[4]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[4]~output .bus_hold = "false";
defparam \HSMC_RX_n[4]~output .open_drain_output = "true";
defparam \HSMC_RX_n[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[5]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[5]~output .bus_hold = "false";
defparam \HSMC_RX_n[5]~output .open_drain_output = "true";
defparam \HSMC_RX_n[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[6]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[6]~output .bus_hold = "false";
defparam \HSMC_RX_n[6]~output .open_drain_output = "true";
defparam \HSMC_RX_n[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[7]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[7]~output .bus_hold = "false";
defparam \HSMC_RX_n[7]~output .open_drain_output = "true";
defparam \HSMC_RX_n[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[8]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[8]~output .bus_hold = "false";
defparam \HSMC_RX_n[8]~output .open_drain_output = "true";
defparam \HSMC_RX_n[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y61_N59
cyclonev_io_obuf \HSMC_RX_n[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[9]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[9]~output .bus_hold = "false";
defparam \HSMC_RX_n[9]~output .open_drain_output = "true";
defparam \HSMC_RX_n[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y61_N59
cyclonev_io_obuf \HSMC_RX_n[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[10]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[10]~output .bus_hold = "false";
defparam \HSMC_RX_n[10]~output .open_drain_output = "true";
defparam \HSMC_RX_n[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y61_N59
cyclonev_io_obuf \HSMC_RX_n[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[11]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[11]~output .bus_hold = "false";
defparam \HSMC_RX_n[11]~output .open_drain_output = "true";
defparam \HSMC_RX_n[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[12]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[12]~output .bus_hold = "false";
defparam \HSMC_RX_n[12]~output .open_drain_output = "true";
defparam \HSMC_RX_n[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y61_N59
cyclonev_io_obuf \HSMC_RX_n[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[13]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[13]~output .bus_hold = "false";
defparam \HSMC_RX_n[13]~output .open_drain_output = "true";
defparam \HSMC_RX_n[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[14]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[14]~output .bus_hold = "false";
defparam \HSMC_RX_n[14]~output .open_drain_output = "true";
defparam \HSMC_RX_n[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y61_N59
cyclonev_io_obuf \HSMC_RX_n[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[15]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[15]~output .bus_hold = "false";
defparam \HSMC_RX_n[15]~output .open_drain_output = "true";
defparam \HSMC_RX_n[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[16]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[16]~output .bus_hold = "false";
defparam \HSMC_RX_n[16]~output .open_drain_output = "true";
defparam \HSMC_RX_n[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[0]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[0]~output .bus_hold = "false";
defparam \HSMC_RX_p[0]~output .open_drain_output = "true";
defparam \HSMC_RX_p[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[1]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[1]~output .bus_hold = "false";
defparam \HSMC_RX_p[1]~output .open_drain_output = "true";
defparam \HSMC_RX_p[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[2]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[2]~output .bus_hold = "false";
defparam \HSMC_RX_p[2]~output .open_drain_output = "true";
defparam \HSMC_RX_p[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[3]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[3]~output .bus_hold = "false";
defparam \HSMC_RX_p[3]~output .open_drain_output = "true";
defparam \HSMC_RX_p[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[4]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[4]~output .bus_hold = "false";
defparam \HSMC_RX_p[4]~output .open_drain_output = "true";
defparam \HSMC_RX_p[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[5]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[5]~output .bus_hold = "false";
defparam \HSMC_RX_p[5]~output .open_drain_output = "true";
defparam \HSMC_RX_p[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[6]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[6]~output .bus_hold = "false";
defparam \HSMC_RX_p[6]~output .open_drain_output = "true";
defparam \HSMC_RX_p[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[7]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[7]~output .bus_hold = "false";
defparam \HSMC_RX_p[7]~output .open_drain_output = "true";
defparam \HSMC_RX_p[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[8]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[8]~output .bus_hold = "false";
defparam \HSMC_RX_p[8]~output .open_drain_output = "true";
defparam \HSMC_RX_p[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y61_N42
cyclonev_io_obuf \HSMC_RX_p[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[9]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[9]~output .bus_hold = "false";
defparam \HSMC_RX_p[9]~output .open_drain_output = "true";
defparam \HSMC_RX_p[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y61_N42
cyclonev_io_obuf \HSMC_RX_p[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[10]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[10]~output .bus_hold = "false";
defparam \HSMC_RX_p[10]~output .open_drain_output = "true";
defparam \HSMC_RX_p[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y61_N42
cyclonev_io_obuf \HSMC_RX_p[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[11]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[11]~output .bus_hold = "false";
defparam \HSMC_RX_p[11]~output .open_drain_output = "true";
defparam \HSMC_RX_p[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[12]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[12]~output .bus_hold = "false";
defparam \HSMC_RX_p[12]~output .open_drain_output = "true";
defparam \HSMC_RX_p[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y61_N42
cyclonev_io_obuf \HSMC_RX_p[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[13]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[13]~output .bus_hold = "false";
defparam \HSMC_RX_p[13]~output .open_drain_output = "true";
defparam \HSMC_RX_p[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[14]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[14]~output .bus_hold = "false";
defparam \HSMC_RX_p[14]~output .open_drain_output = "true";
defparam \HSMC_RX_p[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y61_N42
cyclonev_io_obuf \HSMC_RX_p[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[15]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[15]~output .bus_hold = "false";
defparam \HSMC_RX_p[15]~output .open_drain_output = "true";
defparam \HSMC_RX_p[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[16]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[16]~output .bus_hold = "false";
defparam \HSMC_RX_p[16]~output .open_drain_output = "true";
defparam \HSMC_RX_p[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y61_N93
cyclonev_io_obuf \HSMC_TX_n[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[0]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[0]~output .bus_hold = "false";
defparam \HSMC_TX_n[0]~output .open_drain_output = "true";
defparam \HSMC_TX_n[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[1]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[1]~output .bus_hold = "false";
defparam \HSMC_TX_n[1]~output .open_drain_output = "true";
defparam \HSMC_TX_n[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[2]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[2]~output .bus_hold = "false";
defparam \HSMC_TX_n[2]~output .open_drain_output = "true";
defparam \HSMC_TX_n[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[3]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[3]~output .bus_hold = "false";
defparam \HSMC_TX_n[3]~output .open_drain_output = "true";
defparam \HSMC_TX_n[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[4]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[4]~output .bus_hold = "false";
defparam \HSMC_TX_n[4]~output .open_drain_output = "true";
defparam \HSMC_TX_n[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[5]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[5]~output .bus_hold = "false";
defparam \HSMC_TX_n[5]~output .open_drain_output = "true";
defparam \HSMC_TX_n[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[6]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[6]~output .bus_hold = "false";
defparam \HSMC_TX_n[6]~output .open_drain_output = "true";
defparam \HSMC_TX_n[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[7]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[7]~output .bus_hold = "false";
defparam \HSMC_TX_n[7]~output .open_drain_output = "true";
defparam \HSMC_TX_n[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[8]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[8]~output .bus_hold = "false";
defparam \HSMC_TX_n[8]~output .open_drain_output = "true";
defparam \HSMC_TX_n[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y61_N93
cyclonev_io_obuf \HSMC_TX_n[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[9]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[9]~output .bus_hold = "false";
defparam \HSMC_TX_n[9]~output .open_drain_output = "true";
defparam \HSMC_TX_n[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[10]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[10]~output .bus_hold = "false";
defparam \HSMC_TX_n[10]~output .open_drain_output = "true";
defparam \HSMC_TX_n[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[11]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[11]~output .bus_hold = "false";
defparam \HSMC_TX_n[11]~output .open_drain_output = "true";
defparam \HSMC_TX_n[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[12]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[12]~output .bus_hold = "false";
defparam \HSMC_TX_n[12]~output .open_drain_output = "true";
defparam \HSMC_TX_n[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[13]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[13]~output .bus_hold = "false";
defparam \HSMC_TX_n[13]~output .open_drain_output = "true";
defparam \HSMC_TX_n[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[14]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[14]~output .bus_hold = "false";
defparam \HSMC_TX_n[14]~output .open_drain_output = "true";
defparam \HSMC_TX_n[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[15]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[15]~output .bus_hold = "false";
defparam \HSMC_TX_n[15]~output .open_drain_output = "true";
defparam \HSMC_TX_n[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y61_N93
cyclonev_io_obuf \HSMC_TX_n[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[16]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[16]~output .bus_hold = "false";
defparam \HSMC_TX_n[16]~output .open_drain_output = "true";
defparam \HSMC_TX_n[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y61_N76
cyclonev_io_obuf \HSMC_TX_p[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[0]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[0]~output .bus_hold = "false";
defparam \HSMC_TX_p[0]~output .open_drain_output = "true";
defparam \HSMC_TX_p[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[1]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[1]~output .bus_hold = "false";
defparam \HSMC_TX_p[1]~output .open_drain_output = "true";
defparam \HSMC_TX_p[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[2]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[2]~output .bus_hold = "false";
defparam \HSMC_TX_p[2]~output .open_drain_output = "true";
defparam \HSMC_TX_p[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[3]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[3]~output .bus_hold = "false";
defparam \HSMC_TX_p[3]~output .open_drain_output = "true";
defparam \HSMC_TX_p[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[4]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[4]~output .bus_hold = "false";
defparam \HSMC_TX_p[4]~output .open_drain_output = "true";
defparam \HSMC_TX_p[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[5]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[5]~output .bus_hold = "false";
defparam \HSMC_TX_p[5]~output .open_drain_output = "true";
defparam \HSMC_TX_p[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[6]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[6]~output .bus_hold = "false";
defparam \HSMC_TX_p[6]~output .open_drain_output = "true";
defparam \HSMC_TX_p[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[7]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[7]~output .bus_hold = "false";
defparam \HSMC_TX_p[7]~output .open_drain_output = "true";
defparam \HSMC_TX_p[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[8]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[8]~output .bus_hold = "false";
defparam \HSMC_TX_p[8]~output .open_drain_output = "true";
defparam \HSMC_TX_p[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y61_N76
cyclonev_io_obuf \HSMC_TX_p[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[9]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[9]~output .bus_hold = "false";
defparam \HSMC_TX_p[9]~output .open_drain_output = "true";
defparam \HSMC_TX_p[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[10]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[10]~output .bus_hold = "false";
defparam \HSMC_TX_p[10]~output .open_drain_output = "true";
defparam \HSMC_TX_p[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[11]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[11]~output .bus_hold = "false";
defparam \HSMC_TX_p[11]~output .open_drain_output = "true";
defparam \HSMC_TX_p[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[12]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[12]~output .bus_hold = "false";
defparam \HSMC_TX_p[12]~output .open_drain_output = "true";
defparam \HSMC_TX_p[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[13]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[13]~output .bus_hold = "false";
defparam \HSMC_TX_p[13]~output .open_drain_output = "true";
defparam \HSMC_TX_p[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[14]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[14]~output .bus_hold = "false";
defparam \HSMC_TX_p[14]~output .open_drain_output = "true";
defparam \HSMC_TX_p[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[15]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[15]~output .bus_hold = "false";
defparam \HSMC_TX_p[15]~output .open_drain_output = "true";
defparam \HSMC_TX_p[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y61_N76
cyclonev_io_obuf \HSMC_TX_p[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[16]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[16]~output .bus_hold = "false";
defparam \HSMC_TX_p[16]~output .open_drain_output = "true";
defparam \HSMC_TX_p[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y61_N19
cyclonev_io_obuf \I2C_SDA~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SDA),
	.obar());
// synopsys translate_off
defparam \I2C_SDA~output .bus_hold = "false";
defparam \I2C_SDA~output .open_drain_output = "true";
defparam \I2C_SDA~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \SD_CMD~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_CMD),
	.obar());
// synopsys translate_off
defparam \SD_CMD~output .bus_hold = "false";
defparam \SD_CMD~output .open_drain_output = "true";
defparam \SD_CMD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \SD_DAT[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DAT[0]),
	.obar());
// synopsys translate_off
defparam \SD_DAT[0]~output .bus_hold = "false";
defparam \SD_DAT[0]~output .open_drain_output = "true";
defparam \SD_DAT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \SD_DAT[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DAT[1]),
	.obar());
// synopsys translate_off
defparam \SD_DAT[1]~output .bus_hold = "false";
defparam \SD_DAT[1]~output .open_drain_output = "true";
defparam \SD_DAT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \SD_DAT[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DAT[2]),
	.obar());
// synopsys translate_off
defparam \SD_DAT[2]~output .bus_hold = "false";
defparam \SD_DAT[2]~output .open_drain_output = "true";
defparam \SD_DAT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \SD_DAT[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DAT[3]),
	.obar());
// synopsys translate_off
defparam \SD_DAT[3]~output .bus_hold = "false";
defparam \SD_DAT[3]~output .open_drain_output = "true";
defparam \SD_DAT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y40_N79
cyclonev_io_obuf \SRAM_D[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[0]~output .bus_hold = "false";
defparam \SRAM_D[0]~output .open_drain_output = "true";
defparam \SRAM_D[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y40_N96
cyclonev_io_obuf \SRAM_D[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[1]~output .bus_hold = "false";
defparam \SRAM_D[1]~output .open_drain_output = "true";
defparam \SRAM_D[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y41_N5
cyclonev_io_obuf \SRAM_D[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[2]~output .bus_hold = "false";
defparam \SRAM_D[2]~output .open_drain_output = "true";
defparam \SRAM_D[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y41_N22
cyclonev_io_obuf \SRAM_D[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[3]~output .bus_hold = "false";
defparam \SRAM_D[3]~output .open_drain_output = "true";
defparam \SRAM_D[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y41_N39
cyclonev_io_obuf \SRAM_D[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[4]~output .bus_hold = "false";
defparam \SRAM_D[4]~output .open_drain_output = "true";
defparam \SRAM_D[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y41_N56
cyclonev_io_obuf \SRAM_D[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[5]~output .bus_hold = "false";
defparam \SRAM_D[5]~output .open_drain_output = "true";
defparam \SRAM_D[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y43_N5
cyclonev_io_obuf \SRAM_D[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[6]~output .bus_hold = "false";
defparam \SRAM_D[6]~output .open_drain_output = "true";
defparam \SRAM_D[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y43_N22
cyclonev_io_obuf \SRAM_D[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[7]~output .bus_hold = "false";
defparam \SRAM_D[7]~output .open_drain_output = "true";
defparam \SRAM_D[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y43_N39
cyclonev_io_obuf \SRAM_D[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[8]~output .bus_hold = "false";
defparam \SRAM_D[8]~output .open_drain_output = "true";
defparam \SRAM_D[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y43_N56
cyclonev_io_obuf \SRAM_D[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[9]~output .bus_hold = "false";
defparam \SRAM_D[9]~output .open_drain_output = "true";
defparam \SRAM_D[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y45_N5
cyclonev_io_obuf \SRAM_D[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[10]~output .bus_hold = "false";
defparam \SRAM_D[10]~output .open_drain_output = "true";
defparam \SRAM_D[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y45_N22
cyclonev_io_obuf \SRAM_D[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[11]~output .bus_hold = "false";
defparam \SRAM_D[11]~output .open_drain_output = "true";
defparam \SRAM_D[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y45_N39
cyclonev_io_obuf \SRAM_D[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[12]~output .bus_hold = "false";
defparam \SRAM_D[12]~output .open_drain_output = "true";
defparam \SRAM_D[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y45_N56
cyclonev_io_obuf \SRAM_D[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[13]~output .bus_hold = "false";
defparam \SRAM_D[13]~output .open_drain_output = "true";
defparam \SRAM_D[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y47_N45
cyclonev_io_obuf \SRAM_D[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[14]~output .bus_hold = "false";
defparam \SRAM_D[14]~output .open_drain_output = "true";
defparam \SRAM_D[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y47_N62
cyclonev_io_obuf \SRAM_D[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[15]~output .bus_hold = "false";
defparam \SRAM_D[15]~output .open_drain_output = "true";
defparam \SRAM_D[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X14_Y1_N0
cyclonev_lcell_comb \ALU_inst|add_32|add_b0|xorab (
// Equation(s):
// \ALU_inst|add_32|add_b0|xorab~combout  = ( \SW[5]~input_o  & ( !\SW[0]~input_o  ) ) # ( !\SW[5]~input_o  & ( \SW[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[5]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|add_32|add_b0|xorab~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|add_32|add_b0|xorab .extended_lut = "off";
defparam \ALU_inst|add_32|add_b0|xorab .lut_mask = 64'h3333CCCC3333CCCC;
defparam \ALU_inst|add_32|add_b0|xorab .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N75
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X14_Y1_N9
cyclonev_lcell_comb \ALU_inst|add_32|add_b1|sum (
// Equation(s):
// \ALU_inst|add_32|add_b1|sum~combout  = ( \SW[5]~input_o  & ( !\SW[6]~input_o  $ (!\SW[0]~input_o  $ (\SW[1]~input_o )) ) ) # ( !\SW[5]~input_o  & ( !\SW[6]~input_o  $ (!\SW[1]~input_o ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[1]~input_o ),
	.datae(!\SW[5]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|add_32|add_b1|sum~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|add_32|add_b1|sum .extended_lut = "off";
defparam \ALU_inst|add_32|add_b1|sum .lut_mask = 64'h55AA5AA555AA5AA5;
defparam \ALU_inst|add_32|add_b1|sum .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X14_Y1_N12
cyclonev_lcell_comb \ALU_inst|add_32|add_b2|sum (
// Equation(s):
// \ALU_inst|add_32|add_b2|sum~combout  = ( \SW[1]~input_o  & ( \SW[2]~input_o  & ( !\SW[7]~input_o  $ ((((\SW[5]~input_o  & \SW[0]~input_o )) # (\SW[6]~input_o ))) ) ) ) # ( !\SW[1]~input_o  & ( \SW[2]~input_o  & ( !\SW[7]~input_o  $ (((\SW[5]~input_o  & 
// (\SW[6]~input_o  & \SW[0]~input_o )))) ) ) ) # ( \SW[1]~input_o  & ( !\SW[2]~input_o  & ( !\SW[7]~input_o  $ (((!\SW[6]~input_o  & ((!\SW[5]~input_o ) # (!\SW[0]~input_o ))))) ) ) ) # ( !\SW[1]~input_o  & ( !\SW[2]~input_o  & ( !\SW[7]~input_o  $ 
// (((!\SW[5]~input_o ) # ((!\SW[6]~input_o ) # (!\SW[0]~input_o )))) ) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[6]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|add_32|add_b2|sum~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|add_32|add_b2|sum .extended_lut = "off";
defparam \ALU_inst|add_32|add_b2|sum .lut_mask = 64'h33363C6CCCC9C393;
defparam \ALU_inst|add_32|add_b2|sum .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X14_Y1_N18
cyclonev_lcell_comb \ALU_inst|add_32|carry_g[3]~0 (
// Equation(s):
// \ALU_inst|add_32|carry_g[3]~0_combout  = ( \SW[1]~input_o  & ( \SW[2]~input_o  & ( (((\SW[5]~input_o  & \SW[0]~input_o )) # (\SW[6]~input_o )) # (\SW[7]~input_o ) ) ) ) # ( !\SW[1]~input_o  & ( \SW[2]~input_o  & ( ((\SW[5]~input_o  & (\SW[6]~input_o  & 
// \SW[0]~input_o ))) # (\SW[7]~input_o ) ) ) ) # ( \SW[1]~input_o  & ( !\SW[2]~input_o  & ( (\SW[7]~input_o  & (((\SW[5]~input_o  & \SW[0]~input_o )) # (\SW[6]~input_o ))) ) ) ) # ( !\SW[1]~input_o  & ( !\SW[2]~input_o  & ( (\SW[5]~input_o  & 
// (\SW[7]~input_o  & (\SW[6]~input_o  & \SW[0]~input_o ))) ) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[6]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|add_32|carry_g[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|add_32|carry_g[3]~0 .extended_lut = "off";
defparam \ALU_inst|add_32|carry_g[3]~0 .lut_mask = 64'h0001031333373F7F;
defparam \ALU_inst|add_32|carry_g[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y1_N24
cyclonev_lcell_comb \ALU_inst|add_32|add_b3|sum (
// Equation(s):
// \ALU_inst|add_32|add_b3|sum~combout  = ( \SW[8]~input_o  & ( \ALU_inst|add_32|carry_g[3]~0_combout  & ( \SW[3]~input_o  ) ) ) # ( !\SW[8]~input_o  & ( \ALU_inst|add_32|carry_g[3]~0_combout  & ( !\SW[3]~input_o  ) ) ) # ( \SW[8]~input_o  & ( 
// !\ALU_inst|add_32|carry_g[3]~0_combout  & ( !\SW[3]~input_o  ) ) ) # ( !\SW[8]~input_o  & ( !\ALU_inst|add_32|carry_g[3]~0_combout  & ( \SW[3]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(!\SW[8]~input_o ),
	.dataf(!\ALU_inst|add_32|carry_g[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|add_32|add_b3|sum~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|add_32|add_b3|sum .extended_lut = "off";
defparam \ALU_inst|add_32|add_b3|sum .lut_mask = 64'h0F0FF0F0F0F00F0F;
defparam \ALU_inst|add_32|add_b3|sum .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N35
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X14_Y1_N33
cyclonev_lcell_comb \ALU_inst|add_32|add_b4|sum (
// Equation(s):
// \ALU_inst|add_32|add_b4|sum~combout  = ( \SW[4]~input_o  & ( \ALU_inst|add_32|carry_g[3]~0_combout  & ( !\SW[9]~input_o  $ (((\SW[3]~input_o ) # (\SW[8]~input_o ))) ) ) ) # ( !\SW[4]~input_o  & ( \ALU_inst|add_32|carry_g[3]~0_combout  & ( !\SW[9]~input_o  
// $ (((!\SW[8]~input_o  & !\SW[3]~input_o ))) ) ) ) # ( \SW[4]~input_o  & ( !\ALU_inst|add_32|carry_g[3]~0_combout  & ( !\SW[9]~input_o  $ (((\SW[8]~input_o  & \SW[3]~input_o ))) ) ) ) # ( !\SW[4]~input_o  & ( !\ALU_inst|add_32|carry_g[3]~0_combout  & ( 
// !\SW[9]~input_o  $ (((!\SW[8]~input_o ) # (!\SW[3]~input_o ))) ) ) )

	.dataa(!\SW[8]~input_o ),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(!\SW[4]~input_o ),
	.dataf(!\ALU_inst|add_32|carry_g[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|add_32|add_b4|sum~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|add_32|add_b4|sum .extended_lut = "off";
defparam \ALU_inst|add_32|add_b4|sum .lut_mask = 64'h0F5AF0A55AF0A50F;
defparam \ALU_inst|add_32|add_b4|sum .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y1_N36
cyclonev_lcell_comb \ALU_inst|add_32|carry_g[5]~1 (
// Equation(s):
// \ALU_inst|add_32|carry_g[5]~1_combout  = ( \SW[4]~input_o  & ( \ALU_inst|add_32|carry_g[3]~0_combout  & ( ((\SW[8]~input_o ) # (\SW[9]~input_o )) # (\SW[3]~input_o ) ) ) ) # ( !\SW[4]~input_o  & ( \ALU_inst|add_32|carry_g[3]~0_combout  & ( (\SW[9]~input_o 
//  & ((\SW[8]~input_o ) # (\SW[3]~input_o ))) ) ) ) # ( \SW[4]~input_o  & ( !\ALU_inst|add_32|carry_g[3]~0_combout  & ( ((\SW[3]~input_o  & \SW[8]~input_o )) # (\SW[9]~input_o ) ) ) ) # ( !\SW[4]~input_o  & ( !\ALU_inst|add_32|carry_g[3]~0_combout  & ( 
// (\SW[3]~input_o  & (\SW[9]~input_o  & \SW[8]~input_o )) ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\SW[9]~input_o ),
	.datac(!\SW[8]~input_o ),
	.datad(gnd),
	.datae(!\SW[4]~input_o ),
	.dataf(!\ALU_inst|add_32|carry_g[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_inst|add_32|carry_g[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_inst|add_32|carry_g[5]~1 .extended_lut = "off";
defparam \ALU_inst|add_32|carry_g[5]~1 .lut_mask = 64'h0101373713137F7F;
defparam \ALU_inst|add_32|carry_g[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N35
cyclonev_io_ibuf \ADC_SDO~input (
	.i(ADC_SDO),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_SDO~input_o ));
// synopsys translate_off
defparam \ADC_SDO~input .bus_hold = "false";
defparam \ADC_SDO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y61_N75
cyclonev_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \CLOCK_125_p~input (
	.i(CLOCK_125_p),
	.ibar(\CLOCK_125_p(n) ),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_125_p~input_o ));
// synopsys translate_off
defparam \CLOCK_125_p~input .bus_hold = "false";
defparam \CLOCK_125_p~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y22_N44
cyclonev_io_ibuf \CLOCK_50_B5B~input (
	.i(CLOCK_50_B5B),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50_B5B~input_o ));
// synopsys translate_off
defparam \CLOCK_50_B5B~input .bus_hold = "false";
defparam \CLOCK_50_B5B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y32_N44
cyclonev_io_ibuf \CLOCK_50_B6A~input (
	.i(CLOCK_50_B6A),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50_B6A~input_o ));
// synopsys translate_off
defparam \CLOCK_50_B6A~input .bus_hold = "false";
defparam \CLOCK_50_B6A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y61_N1
cyclonev_io_ibuf \CLOCK_50_B7A~input (
	.i(CLOCK_50_B7A),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50_B7A~input_o ));
// synopsys translate_off
defparam \CLOCK_50_B7A~input .bus_hold = "false";
defparam \CLOCK_50_B7A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y61_N18
cyclonev_io_ibuf \CLOCK_50_B8A~input (
	.i(CLOCK_50_B8A),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50_B8A~input_o ));
// synopsys translate_off
defparam \CLOCK_50_B8A~input .bus_hold = "false";
defparam \CLOCK_50_B8A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y12_N55
cyclonev_io_ibuf \CPU_RESET_n~input (
	.i(CPU_RESET_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CPU_RESET_n~input_o ));
// synopsys translate_off
defparam \CPU_RESET_n~input .bus_hold = "false";
defparam \CPU_RESET_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N18
cyclonev_io_ibuf \HDMI_TX_INT~input (
	.i(HDMI_TX_INT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HDMI_TX_INT~input_o ));
// synopsys translate_off
defparam \HDMI_TX_INT~input .bus_hold = "false";
defparam \HDMI_TX_INT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y61_N1
cyclonev_io_ibuf \HSMC_CLKIN0~input (
	.i(HSMC_CLKIN0),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_CLKIN0~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN0~input .bus_hold = "false";
defparam \HSMC_CLKIN0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y61_N18
cyclonev_io_ibuf \HSMC_CLKIN_n[1]~input (
	.i(HSMC_CLKIN_n[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_CLKIN_n[1]~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN_n[1]~input .bus_hold = "false";
defparam \HSMC_CLKIN_n[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y61_N18
cyclonev_io_ibuf \HSMC_CLKIN_n[2]~input (
	.i(HSMC_CLKIN_n[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_CLKIN_n[2]~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN_n[2]~input .bus_hold = "false";
defparam \HSMC_CLKIN_n[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y61_N1
cyclonev_io_ibuf \HSMC_CLKIN_p[1]~input (
	.i(HSMC_CLKIN_p[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_CLKIN_p[1]~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN_p[1]~input .bus_hold = "false";
defparam \HSMC_CLKIN_p[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y61_N1
cyclonev_io_ibuf \HSMC_CLKIN_p[2]~input (
	.i(HSMC_CLKIN_p[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_CLKIN_p[2]~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN_p[2]~input .bus_hold = "false";
defparam \HSMC_CLKIN_p[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y61_N1
cyclonev_io_ibuf \UART_RX~input (
	.i(UART_RX),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\UART_RX~input_o ));
// synopsys translate_off
defparam \UART_RX~input .bus_hold = "false";
defparam \UART_RX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y61_N92
cyclonev_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y61_N52
cyclonev_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y61_N58
cyclonev_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y61_N75
cyclonev_io_ibuf \HSMC_D[0]~input (
	.i(HSMC_D[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_D[0]~input_o ));
// synopsys translate_off
defparam \HSMC_D[0]~input .bus_hold = "false";
defparam \HSMC_D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y61_N1
cyclonev_io_ibuf \HSMC_D[1]~input (
	.i(HSMC_D[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_D[1]~input_o ));
// synopsys translate_off
defparam \HSMC_D[1]~input .bus_hold = "false";
defparam \HSMC_D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y61_N92
cyclonev_io_ibuf \HSMC_D[2]~input (
	.i(HSMC_D[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_D[2]~input_o ));
// synopsys translate_off
defparam \HSMC_D[2]~input .bus_hold = "false";
defparam \HSMC_D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y61_N18
cyclonev_io_ibuf \HSMC_D[3]~input (
	.i(HSMC_D[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_D[3]~input_o ));
// synopsys translate_off
defparam \HSMC_D[3]~input .bus_hold = "false";
defparam \HSMC_D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[0]~input (
	.i(HSMC_RX_n[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[0]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[0]~input .bus_hold = "false";
defparam \HSMC_RX_n[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[1]~input (
	.i(HSMC_RX_n[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[1]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[1]~input .bus_hold = "false";
defparam \HSMC_RX_n[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[2]~input (
	.i(HSMC_RX_n[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[2]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[2]~input .bus_hold = "false";
defparam \HSMC_RX_n[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[3]~input (
	.i(HSMC_RX_n[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[3]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[3]~input .bus_hold = "false";
defparam \HSMC_RX_n[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[4]~input (
	.i(HSMC_RX_n[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[4]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[4]~input .bus_hold = "false";
defparam \HSMC_RX_n[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[5]~input (
	.i(HSMC_RX_n[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[5]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[5]~input .bus_hold = "false";
defparam \HSMC_RX_n[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[6]~input (
	.i(HSMC_RX_n[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[6]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[6]~input .bus_hold = "false";
defparam \HSMC_RX_n[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[7]~input (
	.i(HSMC_RX_n[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[7]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[7]~input .bus_hold = "false";
defparam \HSMC_RX_n[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[8]~input (
	.i(HSMC_RX_n[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[8]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[8]~input .bus_hold = "false";
defparam \HSMC_RX_n[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y61_N58
cyclonev_io_ibuf \HSMC_RX_n[9]~input (
	.i(HSMC_RX_n[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[9]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[9]~input .bus_hold = "false";
defparam \HSMC_RX_n[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y61_N58
cyclonev_io_ibuf \HSMC_RX_n[10]~input (
	.i(HSMC_RX_n[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[10]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[10]~input .bus_hold = "false";
defparam \HSMC_RX_n[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y61_N58
cyclonev_io_ibuf \HSMC_RX_n[11]~input (
	.i(HSMC_RX_n[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[11]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[11]~input .bus_hold = "false";
defparam \HSMC_RX_n[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[12]~input (
	.i(HSMC_RX_n[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[12]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[12]~input .bus_hold = "false";
defparam \HSMC_RX_n[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y61_N58
cyclonev_io_ibuf \HSMC_RX_n[13]~input (
	.i(HSMC_RX_n[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[13]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[13]~input .bus_hold = "false";
defparam \HSMC_RX_n[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[14]~input (
	.i(HSMC_RX_n[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[14]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[14]~input .bus_hold = "false";
defparam \HSMC_RX_n[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y61_N58
cyclonev_io_ibuf \HSMC_RX_n[15]~input (
	.i(HSMC_RX_n[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[15]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[15]~input .bus_hold = "false";
defparam \HSMC_RX_n[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[16]~input (
	.i(HSMC_RX_n[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[16]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[16]~input .bus_hold = "false";
defparam \HSMC_RX_n[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[0]~input (
	.i(HSMC_RX_p[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[0]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[0]~input .bus_hold = "false";
defparam \HSMC_RX_p[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[1]~input (
	.i(HSMC_RX_p[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[1]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[1]~input .bus_hold = "false";
defparam \HSMC_RX_p[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[2]~input (
	.i(HSMC_RX_p[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[2]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[2]~input .bus_hold = "false";
defparam \HSMC_RX_p[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[3]~input (
	.i(HSMC_RX_p[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[3]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[3]~input .bus_hold = "false";
defparam \HSMC_RX_p[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[4]~input (
	.i(HSMC_RX_p[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[4]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[4]~input .bus_hold = "false";
defparam \HSMC_RX_p[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[5]~input (
	.i(HSMC_RX_p[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[5]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[5]~input .bus_hold = "false";
defparam \HSMC_RX_p[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[6]~input (
	.i(HSMC_RX_p[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[6]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[6]~input .bus_hold = "false";
defparam \HSMC_RX_p[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[7]~input (
	.i(HSMC_RX_p[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[7]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[7]~input .bus_hold = "false";
defparam \HSMC_RX_p[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[8]~input (
	.i(HSMC_RX_p[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[8]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[8]~input .bus_hold = "false";
defparam \HSMC_RX_p[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y61_N41
cyclonev_io_ibuf \HSMC_RX_p[9]~input (
	.i(HSMC_RX_p[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[9]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[9]~input .bus_hold = "false";
defparam \HSMC_RX_p[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y61_N41
cyclonev_io_ibuf \HSMC_RX_p[10]~input (
	.i(HSMC_RX_p[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[10]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[10]~input .bus_hold = "false";
defparam \HSMC_RX_p[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y61_N41
cyclonev_io_ibuf \HSMC_RX_p[11]~input (
	.i(HSMC_RX_p[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[11]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[11]~input .bus_hold = "false";
defparam \HSMC_RX_p[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[12]~input (
	.i(HSMC_RX_p[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[12]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[12]~input .bus_hold = "false";
defparam \HSMC_RX_p[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y61_N41
cyclonev_io_ibuf \HSMC_RX_p[13]~input (
	.i(HSMC_RX_p[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[13]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[13]~input .bus_hold = "false";
defparam \HSMC_RX_p[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[14]~input (
	.i(HSMC_RX_p[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[14]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[14]~input .bus_hold = "false";
defparam \HSMC_RX_p[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y61_N41
cyclonev_io_ibuf \HSMC_RX_p[15]~input (
	.i(HSMC_RX_p[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[15]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[15]~input .bus_hold = "false";
defparam \HSMC_RX_p[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[16]~input (
	.i(HSMC_RX_p[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[16]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[16]~input .bus_hold = "false";
defparam \HSMC_RX_p[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y61_N92
cyclonev_io_ibuf \HSMC_TX_n[0]~input (
	.i(HSMC_TX_n[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[0]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[0]~input .bus_hold = "false";
defparam \HSMC_TX_n[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[1]~input (
	.i(HSMC_TX_n[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[1]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[1]~input .bus_hold = "false";
defparam \HSMC_TX_n[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[2]~input (
	.i(HSMC_TX_n[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[2]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[2]~input .bus_hold = "false";
defparam \HSMC_TX_n[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[3]~input (
	.i(HSMC_TX_n[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[3]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[3]~input .bus_hold = "false";
defparam \HSMC_TX_n[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[4]~input (
	.i(HSMC_TX_n[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[4]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[4]~input .bus_hold = "false";
defparam \HSMC_TX_n[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[5]~input (
	.i(HSMC_TX_n[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[5]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[5]~input .bus_hold = "false";
defparam \HSMC_TX_n[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[6]~input (
	.i(HSMC_TX_n[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[6]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[6]~input .bus_hold = "false";
defparam \HSMC_TX_n[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[7]~input (
	.i(HSMC_TX_n[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[7]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[7]~input .bus_hold = "false";
defparam \HSMC_TX_n[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[8]~input (
	.i(HSMC_TX_n[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[8]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[8]~input .bus_hold = "false";
defparam \HSMC_TX_n[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y61_N92
cyclonev_io_ibuf \HSMC_TX_n[9]~input (
	.i(HSMC_TX_n[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[9]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[9]~input .bus_hold = "false";
defparam \HSMC_TX_n[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[10]~input (
	.i(HSMC_TX_n[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[10]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[10]~input .bus_hold = "false";
defparam \HSMC_TX_n[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[11]~input (
	.i(HSMC_TX_n[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[11]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[11]~input .bus_hold = "false";
defparam \HSMC_TX_n[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[12]~input (
	.i(HSMC_TX_n[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[12]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[12]~input .bus_hold = "false";
defparam \HSMC_TX_n[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[13]~input (
	.i(HSMC_TX_n[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[13]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[13]~input .bus_hold = "false";
defparam \HSMC_TX_n[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[14]~input (
	.i(HSMC_TX_n[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[14]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[14]~input .bus_hold = "false";
defparam \HSMC_TX_n[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[15]~input (
	.i(HSMC_TX_n[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[15]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[15]~input .bus_hold = "false";
defparam \HSMC_TX_n[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y61_N92
cyclonev_io_ibuf \HSMC_TX_n[16]~input (
	.i(HSMC_TX_n[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[16]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[16]~input .bus_hold = "false";
defparam \HSMC_TX_n[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y61_N75
cyclonev_io_ibuf \HSMC_TX_p[0]~input (
	.i(HSMC_TX_p[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[0]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[0]~input .bus_hold = "false";
defparam \HSMC_TX_p[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[1]~input (
	.i(HSMC_TX_p[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[1]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[1]~input .bus_hold = "false";
defparam \HSMC_TX_p[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[2]~input (
	.i(HSMC_TX_p[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[2]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[2]~input .bus_hold = "false";
defparam \HSMC_TX_p[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[3]~input (
	.i(HSMC_TX_p[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[3]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[3]~input .bus_hold = "false";
defparam \HSMC_TX_p[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[4]~input (
	.i(HSMC_TX_p[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[4]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[4]~input .bus_hold = "false";
defparam \HSMC_TX_p[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[5]~input (
	.i(HSMC_TX_p[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[5]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[5]~input .bus_hold = "false";
defparam \HSMC_TX_p[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[6]~input (
	.i(HSMC_TX_p[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[6]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[6]~input .bus_hold = "false";
defparam \HSMC_TX_p[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[7]~input (
	.i(HSMC_TX_p[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[7]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[7]~input .bus_hold = "false";
defparam \HSMC_TX_p[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[8]~input (
	.i(HSMC_TX_p[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[8]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[8]~input .bus_hold = "false";
defparam \HSMC_TX_p[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y61_N75
cyclonev_io_ibuf \HSMC_TX_p[9]~input (
	.i(HSMC_TX_p[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[9]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[9]~input .bus_hold = "false";
defparam \HSMC_TX_p[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[10]~input (
	.i(HSMC_TX_p[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[10]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[10]~input .bus_hold = "false";
defparam \HSMC_TX_p[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[11]~input (
	.i(HSMC_TX_p[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[11]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[11]~input .bus_hold = "false";
defparam \HSMC_TX_p[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[12]~input (
	.i(HSMC_TX_p[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[12]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[12]~input .bus_hold = "false";
defparam \HSMC_TX_p[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[13]~input (
	.i(HSMC_TX_p[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[13]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[13]~input .bus_hold = "false";
defparam \HSMC_TX_p[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[14]~input (
	.i(HSMC_TX_p[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[14]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[14]~input .bus_hold = "false";
defparam \HSMC_TX_p[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[15]~input (
	.i(HSMC_TX_p[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[15]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[15]~input .bus_hold = "false";
defparam \HSMC_TX_p[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y61_N75
cyclonev_io_ibuf \HSMC_TX_p[16]~input (
	.i(HSMC_TX_p[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[16]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[16]~input .bus_hold = "false";
defparam \HSMC_TX_p[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y61_N18
cyclonev_io_ibuf \I2C_SDA~input (
	.i(I2C_SDA),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\I2C_SDA~input_o ));
// synopsys translate_off
defparam \I2C_SDA~input .bus_hold = "false";
defparam \I2C_SDA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SD_CMD~input (
	.i(SD_CMD),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_CMD~input_o ));
// synopsys translate_off
defparam \SD_CMD~input .bus_hold = "false";
defparam \SD_CMD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N92
cyclonev_io_ibuf \SD_DAT[0]~input (
	.i(SD_DAT[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DAT[0]~input_o ));
// synopsys translate_off
defparam \SD_DAT[0]~input .bus_hold = "false";
defparam \SD_DAT[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SD_DAT[1]~input (
	.i(SD_DAT[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DAT[1]~input_o ));
// synopsys translate_off
defparam \SD_DAT[1]~input .bus_hold = "false";
defparam \SD_DAT[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N75
cyclonev_io_ibuf \SD_DAT[2]~input (
	.i(SD_DAT[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DAT[2]~input_o ));
// synopsys translate_off
defparam \SD_DAT[2]~input .bus_hold = "false";
defparam \SD_DAT[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SD_DAT[3]~input (
	.i(SD_DAT[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DAT[3]~input_o ));
// synopsys translate_off
defparam \SD_DAT[3]~input .bus_hold = "false";
defparam \SD_DAT[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y40_N78
cyclonev_io_ibuf \SRAM_D[0]~input (
	.i(SRAM_D[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[0]~input_o ));
// synopsys translate_off
defparam \SRAM_D[0]~input .bus_hold = "false";
defparam \SRAM_D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y40_N95
cyclonev_io_ibuf \SRAM_D[1]~input (
	.i(SRAM_D[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[1]~input_o ));
// synopsys translate_off
defparam \SRAM_D[1]~input .bus_hold = "false";
defparam \SRAM_D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y41_N4
cyclonev_io_ibuf \SRAM_D[2]~input (
	.i(SRAM_D[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[2]~input_o ));
// synopsys translate_off
defparam \SRAM_D[2]~input .bus_hold = "false";
defparam \SRAM_D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y41_N21
cyclonev_io_ibuf \SRAM_D[3]~input (
	.i(SRAM_D[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[3]~input_o ));
// synopsys translate_off
defparam \SRAM_D[3]~input .bus_hold = "false";
defparam \SRAM_D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y41_N38
cyclonev_io_ibuf \SRAM_D[4]~input (
	.i(SRAM_D[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[4]~input_o ));
// synopsys translate_off
defparam \SRAM_D[4]~input .bus_hold = "false";
defparam \SRAM_D[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y41_N55
cyclonev_io_ibuf \SRAM_D[5]~input (
	.i(SRAM_D[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[5]~input_o ));
// synopsys translate_off
defparam \SRAM_D[5]~input .bus_hold = "false";
defparam \SRAM_D[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y43_N4
cyclonev_io_ibuf \SRAM_D[6]~input (
	.i(SRAM_D[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[6]~input_o ));
// synopsys translate_off
defparam \SRAM_D[6]~input .bus_hold = "false";
defparam \SRAM_D[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y43_N21
cyclonev_io_ibuf \SRAM_D[7]~input (
	.i(SRAM_D[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[7]~input_o ));
// synopsys translate_off
defparam \SRAM_D[7]~input .bus_hold = "false";
defparam \SRAM_D[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y43_N38
cyclonev_io_ibuf \SRAM_D[8]~input (
	.i(SRAM_D[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[8]~input_o ));
// synopsys translate_off
defparam \SRAM_D[8]~input .bus_hold = "false";
defparam \SRAM_D[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y43_N55
cyclonev_io_ibuf \SRAM_D[9]~input (
	.i(SRAM_D[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[9]~input_o ));
// synopsys translate_off
defparam \SRAM_D[9]~input .bus_hold = "false";
defparam \SRAM_D[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y45_N4
cyclonev_io_ibuf \SRAM_D[10]~input (
	.i(SRAM_D[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[10]~input_o ));
// synopsys translate_off
defparam \SRAM_D[10]~input .bus_hold = "false";
defparam \SRAM_D[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y45_N21
cyclonev_io_ibuf \SRAM_D[11]~input (
	.i(SRAM_D[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[11]~input_o ));
// synopsys translate_off
defparam \SRAM_D[11]~input .bus_hold = "false";
defparam \SRAM_D[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y45_N38
cyclonev_io_ibuf \SRAM_D[12]~input (
	.i(SRAM_D[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[12]~input_o ));
// synopsys translate_off
defparam \SRAM_D[12]~input .bus_hold = "false";
defparam \SRAM_D[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y45_N55
cyclonev_io_ibuf \SRAM_D[13]~input (
	.i(SRAM_D[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[13]~input_o ));
// synopsys translate_off
defparam \SRAM_D[13]~input .bus_hold = "false";
defparam \SRAM_D[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y47_N44
cyclonev_io_ibuf \SRAM_D[14]~input (
	.i(SRAM_D[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[14]~input_o ));
// synopsys translate_off
defparam \SRAM_D[14]~input .bus_hold = "false";
defparam \SRAM_D[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y47_N61
cyclonev_io_ibuf \SRAM_D[15]~input (
	.i(SRAM_D[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[15]~input_o ));
// synopsys translate_off
defparam \SRAM_D[15]~input .bus_hold = "false";
defparam \SRAM_D[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
