INFO: [HLS 200-0] Workspace /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1 opened at Fri Jun 22 08:18:33 CEST 2018
Command     open_solution returned 0; 0.01 sec.
Execute     set_part xc7k160tfbg484-1 -tool vivado 
Execute       add_library xilinx/kintex7/kintex7:xc7k160t:fbg484:-1 
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         license_isbetapart xc7k160t 
Command         license_isbetapart returned 1; 0.01 sec.
Execute         open_platform DefaultPlatform 
Command         open_platform returned 0; 0 sec.
Execute         import_lib /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/kintex7/kintex7 
Execute           source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/plb46.lib 
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/fsl.lib 
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/axi4.lib 
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.lib 
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.lib 
Command               ap_source returned 0; 0 sec.
Command             ap_source returned 0; 0 sec.
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.lib 
Command             ap_source returned 0; 0 sec.
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/dds_compiler.lib 
Command             ap_source returned 0; 0 sec.
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfir.lib 
Command             ap_source returned 0; 0 sec.
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfft.lib 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0 sec.
Execute           source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_old.lib 
Command           ap_source returned 0; 0 sec.
Execute           source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_vivado.lib 
Command           ap_source returned 0; 0 sec.
Execute           source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/target_info.tcl 
Command             ap_source returned 0; 0 sec.
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.hlp 
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.hlp 
Command               ap_source returned 0; 0 sec.
Command             ap_source returned 0; 0 sec.
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.hlp 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0.01 sec.
Execute           source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/kintex7/dsp48e1.hlp 
Command           ap_source returned 0; 0 sec.
Execute           get_default_platform 
Command           get_default_platform returned 0; 0 sec.
Execute           config_chip_info -quiet -resource  {SLICE 50950} {LUT 203800}    {FF 407600} {DSP48E 840}    {BRAM 890}  
Command           config_chip_info returned 0; 0 sec.
Execute           config_chip_info -quiet -speed medium 
Command           config_chip_info returned 0; 0 sec.
Execute           source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/target_info.tcl 
Command             ap_source returned 0; 0 sec.
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.hlp 
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.hlp 
Command               ap_source returned 0; 0 sec.
Command             ap_source returned 0; 0 sec.
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.hlp 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0 sec.
Command         import_lib returned 0; 0.01 sec.
Execute         source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute           source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/virtex.gen 
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/plb46.gen 
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/fsl.gen 
Command               ap_source returned 0; 0.01 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/axi4.gen 
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.gen 
Command                 ap_source returned 0; 0 sec.
Execute                 source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.gen 
Command                 ap_source returned 0; 0 sec.
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command               ap_source returned 0; 0.01 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command               ap_source returned 0; 0.01 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfft.gen 
Command               ap_source returned 0; 0.07 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/util.gen 
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfir.gen 
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/dds_compiler.gen 
Command               ap_source returned 0; 0 sec.
Command             ap_source returned 0; 0.1 sec.
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0.11 sec.
Command         ap_source returned 0; 0.11 sec.
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         config_chip_info -quiet -resource  {SLICE 25350} {LUT 101400}    {FF 202800} {DSP48E 600}    {BRAM 650}  
Command         config_chip_info returned 0; 0 sec.
Execute         config_chip_info -quiet -speed slow 
Command         config_chip_info returned 0; 0 sec.
Command       add_library returned 0; 0.13 sec.
Execute       add_library xilinx/kintex7/kintex7_fpv6 
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         open_platform DefaultPlatform 
Command         open_platform returned 0; 0 sec.
Execute         import_lib /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/kintex7/kintex7_fpv6 
Execute           source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_hp.lib 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0 sec.
Execute           source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/target_info.tcl 
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.hlp 
Command                 ap_source returned 0; 0 sec.
Execute                 source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.hlp 
Command                 ap_source returned 0; 0 sec.
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.hlp 
Command               ap_source returned 0; 0 sec.
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0 sec.
Execute           source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/kintex7/kintex7_hp.hlp 
Command           ap_source returned 0; 0 sec.
Command         import_lib returned 0; 0.02 sec.
Execute         source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute           source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_fpv6.gen 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0 sec.
Command       add_library returned 0; 0.02 sec.
INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Command     set_part returned 0; 0.18 sec.
Execute     create_clock -period 10 -name default 
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Command       config_clock returned 0; 0 sec.
Command     create_clock returned 0; 0.01 sec.
Execute     csim_design -clean -compiler gcc 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /home/duazel/Documents/stage3IF/vivado/FloatDiv3/test_floatDiv3.cpp 
Command       is_encrypted returned 0; 0 sec.
Execute       is_xip /home/duazel/Documents/stage3IF/vivado/FloatDiv3/test_floatDiv3.cpp 
Command       is_xip returned 0; 0 sec.
Execute       is_encrypted /home/duazel/Documents/stage3IF/vivado/FloatDiv3/floatDiv3.cpp 
Command       is_encrypted returned 0; 0 sec.
Execute       is_xip /home/duazel/Documents/stage3IF/vivado/FloatDiv3/floatDiv3.cpp 
Command       is_xip returned 0; 0 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       source run_sim.tcl 
Command       ap_source returned 0; 0.15 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design returned 0; 1.77 sec.
Execute     csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -enable_clang39=0 
INFO: [HLS 200-10] Analyzing design file 'floatDiv3.cpp' ...
INFO: [HLS 200-0] Compiling one TU...
Execute         is_m_axi_addr64 
Command         is_m_axi_addr64 returned 0; 0 sec.
INFO: [HLS 200-0] Handling floatDiv3.cpp as C++
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         is_encrypted floatDiv3.cpp 
Command         is_encrypted returned 0; 0 sec.
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
INFO: [HLS 200-0] Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/duazel/Xilinx/Vivado/2018.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "floatDiv3.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/duazel/Xilinx/Vivado/2018.1/common/technology/autopilot" -I "/home/duazel/Xilinx/Vivado/2018.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.pp.0.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /home/duazel/Xilinx/Vivado/2018.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E floatDiv3.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/duazel/Xilinx/Vivado/2018.1/common/technology/autopilot -I /home/duazel/Xilinx/Vivado/2018.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.pp.0.cpp
Command         clang returned 0; 1.1 sec.
INFO: [HLS 200-0] Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/duazel/Xilinx/Vivado/2018.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/duazel/Xilinx/Vivado/2018.1/common/technology/autopilot" -I "/home/duazel/Xilinx/Vivado/2018.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.pp.0.cpp"  -o "/home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/useless.bc"  
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /home/duazel/Xilinx/Vivado/2018.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/duazel/Xilinx/Vivado/2018.1/common/technology/autopilot -I /home/duazel/Xilinx/Vivado/2018.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.pp.0.cpp -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/useless.bc
Command         clang returned 0; 1.59 sec.
INFO: [HLS 200-0] GCC PP time: 2 seconds per iteration
Execute         list_core -type functional_unit 
Command         list_core returned 0; 0 sec.
INFO: [HLS 200-0] CDT Preprocessing...
INFO: [HLS 200-0] Marker-Pragma convertor: /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.pp.0.cpp /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.pp.0.cpp.ap-line.cpp /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.pp.0.cpp.ap-line.cpp.CXX 1
INFO: [HLS 200-0] Converting Markers to Pragmas...
Execute         cdt  "/home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.pp.0.cpp.ap-line.cpp"  -m "floatDiv3" -o "/home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.pp.0.cpp.ap-cdt.cpp" --pp --directive /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/solution1.directive --source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/floatDiv3.cpp --error /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSP_Macro DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_fulldsp HAddSub_meddsp HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db --ca --es --gf --pd --p2d /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db --sd --scff /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/.systemc_flag --ad 
INFO: [HLS 200-0] Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __value;
Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __tmp;
Command         cdt returned 0; 7.55 sec.
INFO: [HLS 200-0] Marker-Pragma convertor: /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.pp.0.cpp.ap-cdt.cpp /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.pragma.0.cpp /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.pragma.0.cpp.ap-line.CXX 0
INFO: [HLS 200-0] Converting Pragmas to Markers...
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/pragma.status.tcl 
Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-0] Pragma Handling...
INFO: [HLS 200-0] Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/duazel/Xilinx/Vivado/2018.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/duazel/Xilinx/Vivado/2018.1/common/technology/autopilot" -I "/home/duazel/Xilinx/Vivado/2018.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.pragma.2.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /home/duazel/Xilinx/Vivado/2018.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/duazel/Xilinx/Vivado/2018.1/common/technology/autopilot -I /home/duazel/Xilinx/Vivado/2018.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.pragma.2.cpp
Command         clang returned 0; 1.09 sec.
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
INFO: [HLS 200-0] Processing labels
Execute         clang  -fno-limit-debug-info -gcc-toolchain /home/duazel/Xilinx/Vivado/2018.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/duazel/Xilinx/Vivado/2018.1/common/technology/autopilot" -I "/home/duazel/Xilinx/Vivado/2018.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.g.bc" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /home/duazel/Xilinx/Vivado/2018.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/duazel/Xilinx/Vivado/2018.1/common/technology/autopilot -I /home/duazel/Xilinx/Vivado/2018.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.g.bc
Command         clang returned 0; 1.57 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/ve_warning.tcl 
Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-10] Validating synthesis directives ...
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/pragma.status.tcl 
Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 351.605 ; gain = 0.117 ; free physical = 4682 ; free virtual = 14441
INFO: [HLS 200-0] Linking Release ...
Execute         llvm-ld /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.bc -hls-opt -except-internalize floatDiv3 -L/home/duazel/Xilinx/Vivado/2018.1/lnx64/lib -lm_basic -lhlsmc++ -lhlsm -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.o 
Command         llvm-ld returned 0; 0.61 sec.
Execute         disassemble /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.o 
Execute           is_encrypted /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.o.bc 
Command           is_encrypted returned 0; 0 sec.
Command         disassemble returned 0; 0.58 sec.
INFO: [HLS 200-0] Disassemble time: 0 seconds per iteration
INFO: [HLS 200-0] Linking Debug ...
Execute         llvm-ld /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.g.bc -hls-opt -except-internalize floatDiv3 -L/home/duazel/Xilinx/Vivado/2018.1/lnx64/lib -lm_basic -lhlsmc++ -lhlsm -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld returned 0; 0.61 sec.
INFO: [HLS 200-0] Disassemble time: 0 seconds per iteration
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 351.605 ; gain = 0.117 ; free physical = 4669 ; free virtual = 14442
Execute         ::config_rtl 
Command         config_rtl returned 0; 0 sec.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 -enable_clang39=0 
Execute           cleanup_all_models 
Command           cleanup_all_models returned 0; 0 sec.
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.pp.bc -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform returned 0; 0.04 sec.
Execute           llvm-ld /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/duazel/Xilinx/Vivado/2018.1/lnx64/lib -lfloatconversion -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld returned 0; 0.6 sec.
INFO: [HLS 200-0] Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top floatDiv3 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.g.0.bc -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform returned 0; 0.16 sec.
Execute           disassemble /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.g.1 /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.g.1 
Execute             is_encrypted /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.g.1.bc 
Command             is_encrypted returned 0; 0 sec.
Command           disassemble returned 0; 0.58 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 351.961 ; gain = 0.473 ; free physical = 4644 ; free virtual = 14427
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-0] Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.g.1.bc -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'LUT_r' into 'LUT_div3' (floatDiv3.cpp:782) automatically.
INFO: [XFORM 203-602] Inlining function 'LUT_q' into 'LUT_div3' (floatDiv3.cpp:783) automatically.
INFO: [XFORM 203-602] Inlining function 'decomposeFloat' into 'floatDiv3' (floatDiv3.cpp:856) automatically.
INFO: [XFORM 203-602] Inlining function 'intDiv3' into 'floatDiv3' (floatDiv3.cpp:894) automatically.
INFO: [XFORM 203-602] Inlining function 'recomposeFloat' into 'floatDiv3' (floatDiv3.cpp:897) automatically.
Command           transform returned 0; 0.12 sec.
INFO: [HLS 200-0] Checking Synthesizability 2/2..
Execute           transform -syn-check /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform returned 0; 0.04 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 479.867 ; gain = 128.379 ; free physical = 4637 ; free virtual = 14420
INFO: [HLS 200-0] Compiler optimizing ...
INFO: [HLS 200-0] Share syncheck's 1.bc for syn flow: copy /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.g.1.bc to /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.o.1.bc
INFO: [HLS 200-0] Presyn 1...
Execute           transform -hls -tmp /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.o.1.bc -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'LUT_r1' into 'LUT_r' (floatDiv3.cpp:757) automatically.
INFO: [XFORM 203-602] Inlining function 'LUT_r2' into 'LUT_r' (floatDiv3.cpp:758) automatically.
INFO: [XFORM 203-602] Inlining function 'LUT_q1' into 'LUT_q' (floatDiv3.cpp:766) automatically.
INFO: [XFORM 203-602] Inlining function 'LUT_q2' into 'LUT_q' (floatDiv3.cpp:767) automatically.
INFO: [XFORM 203-602] Inlining function 'LUT_q3' into 'LUT_q' (floatDiv3.cpp:768) automatically.
INFO: [XFORM 203-602] Inlining function 'LUT_q4' into 'LUT_q' (floatDiv3.cpp:769) automatically.
INFO: [XFORM 203-602] Inlining function 'LUT_r' into 'LUT_div3' (floatDiv3.cpp:782) automatically.
INFO: [XFORM 203-602] Inlining function 'LUT_q' into 'LUT_div3' (floatDiv3.cpp:783) automatically.
INFO: [XFORM 203-602] Inlining function 'decomposeFloat' into 'floatDiv3' (floatDiv3.cpp:856) automatically.
INFO: [XFORM 203-602] Inlining function 'intDiv3' into 'floatDiv3' (floatDiv3.cpp:894) automatically.
INFO: [XFORM 203-602] Inlining function 'recomposeFloat' into 'floatDiv3' (floatDiv3.cpp:897) automatically.
Command           transform returned 0; 0.2 sec.
Execute           disassemble /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.o.1.tmp /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.o.1.tmp 
Execute             is_encrypted /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.o.1.tmp.bc 
Command             is_encrypted returned 0; 0 sec.
Command           disassemble returned 0; 0.56 sec.
INFO: [HLS 200-0] Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (floatDiv3.cpp:877:8) in function 'floatDiv3'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (floatDiv3.cpp:879:12) to (floatDiv3.cpp:895:5) in function 'floatDiv3'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'LUT_div3' into 'floatDiv3' (floatDiv3.cpp:794->floatDiv3.cpp:894) automatically.
Command           transform returned 0; 0.12 sec.
Execute           disassemble /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.o.2 /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.o.2 
Execute             is_encrypted /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.o.2.bc 
Command             is_encrypted returned 0; 0 sec.
Command           disassemble returned 0; 0.57 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 479.867 ; gain = 128.379 ; free physical = 4601 ; free virtual = 14393
INFO: [HLS 200-0] Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -read-loop-dep -dce -bitwidth -loop-dep -check-stream -norm-name -legalize -validate-dataflow -cdfg-build /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.o.2.bc -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform returned 0; 0.26 sec.
Execute           disassemble /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.o.3 /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.o.3 
Execute             is_encrypted /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.o.3.bc 
Command             is_encrypted returned 0; 0 sec.
Command           disassemble returned 0; 0.55 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 479.867 ; gain = 128.379 ; free physical = 4597 ; free virtual = 14390
INFO: [HLS 200-0] Finish building internal data model.
Command         opt_and_import_c returned 0; 3.81 sec.
Command       elaborate returned 0; 19.25 sec.
Execute       autosyn 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-0] Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'floatDiv3' ...
Execute         ap_set_top_model floatDiv3 
Command         ap_set_top_model returned 0; 0 sec.
Execute         get_model_list floatDiv3 -filter all-wo-channel -topdown 
Command         get_model_list returned 0; 0 sec.
Execute         preproc_iomode -model floatDiv3 
Command         preproc_iomode returned 0; 0 sec.
Execute         get_model_list floatDiv3 -filter all-wo-channel 
Command         get_model_list returned 0; 0 sec.
INFO: [HLS 200-0] Model list for configure: floatDiv3
INFO: [HLS 200-0] Configuring Module : floatDiv3 ...
Execute         set_default_model floatDiv3 
Command         set_default_model returned 0; 0 sec.
Execute         apply_spec_resource_limit floatDiv3 
Command         apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Model list for preprocess: floatDiv3
INFO: [HLS 200-0] Preprocessing Module: floatDiv3 ...
Execute         set_default_model floatDiv3 
Command         set_default_model returned 0; 0 sec.
Execute         cdfg_preprocess -model floatDiv3 
Command         cdfg_preprocess returned 0; 0.01 sec.
Execute         rtl_gen_preprocess floatDiv3 
Command         rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Model list for synthesis: floatDiv3
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'floatDiv3'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model floatDiv3 
Command         set_default_model returned 0; 0 sec.
Execute         schedule -model floatDiv3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule returned 0; 0.06 sec.
INFO: [HLS 200-111]  Elapsed time: 21.53 seconds; current allocated memory: 92.446 MB.
Execute         report -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.verbose.sched.rpt -verbose -f 
Command         report returned 0; 0.03 sec.
Execute         db_write -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.sched.adb -f 
Command         db_write returned 0; 0.02 sec.
INFO: [HLS 200-0] Finish scheduling floatDiv3.
Execute         set_default_model floatDiv3 
Command         set_default_model returned 0; 0 sec.
Execute         bind -model floatDiv3 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=floatDiv3
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind returned 0; 0.06 sec.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 94.985 MB.
Execute         report -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.verbose.bind.rpt -verbose -f 
Command         report returned 0; 0.09 sec.
Execute         db_write -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.bind.adb -f 
Command         db_write returned 0; 0.02 sec.
INFO: [HLS 200-0] Finish binding floatDiv3.
Execute         get_model_list floatDiv3 -filter all-wo-channel 
Command         get_model_list returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess floatDiv3 
Command         rtl_gen_preprocess returned 0; 0.01 sec.
INFO: [HLS 200-0] Model list for RTL generation: floatDiv3
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'floatDiv3'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model floatDiv3 -vendor xilinx -mg_file /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'floatDiv3/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'floatDiv3/res' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'floatDiv3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'floatDiv3_mux_646_1_1_1' to 'floatDiv3_mux_646bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'floatDiv3_mux_646bkb': 42 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'floatDiv3'.
Command         create_rtl_model returned 0; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 105.272 MB.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.rtl_wrap.cfg.tcl 
Command         ap_source returned 0; 0 sec.
Execute         gen_rtl floatDiv3 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/syn/systemc/floatDiv3 -synmodules floatDiv3 
Command         gen_rtl returned 0; 0 sec.
Execute         gen_rtl floatDiv3 -istop -style xilinx -f -lang vhdl -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/syn/vhdl/floatDiv3 
Command         gen_rtl returned 0; 0.05 sec.
Execute         gen_rtl floatDiv3 -istop -style xilinx -f -lang vlog -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/syn/verilog/floatDiv3 
Command         gen_rtl returned 0; 0.03 sec.
Execute         export_constraint_db -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.constraint.tcl -f -tool general 
Command         export_constraint_db returned 0; 0 sec.
Execute         report -model floatDiv3 -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.design.xml -verbose -f -dv 
Command         report returned 0; 0.04 sec.
Execute         report -model floatDiv3 -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.sdaccel.xml -verbose -f -sdaccel 
Command         report returned 0; 0.07 sec.
Execute         gen_tb_info floatDiv3 -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3 -p /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db 
Command         gen_tb_info returned 0; 0 sec.
Execute         report -model floatDiv3 -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/syn/report/floatDiv3_csynth.rpt -f 
Command         report returned 0; 0.03 sec.
Execute         report -model floatDiv3 -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/syn/report/floatDiv3_csynth.xml -f -x 
Command         report returned 0; 0.02 sec.
Execute         report -model floatDiv3 -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.verbose.rpt -verbose -f 
Command         report returned 0; 0.1 sec.
Execute         db_write -model floatDiv3 -o /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.adb -f 
Command         db_write returned 0; 0.06 sec.
Execute         sc_get_clocks floatDiv3 
Command         sc_get_clocks returned 0; 0 sec.
Execute         sc_get_portdomain floatDiv3 
Command         sc_get_portdomain returned 0; 0 sec.
INFO: [HLS 200-0] Model list for RTL component generation: floatDiv3
INFO: [HLS 200-0] Handling components in module [floatDiv3] ... 
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.compgen.tcl 
INFO: [HLS 200-0] Found component floatDiv3_mux_646bkb.
INFO: [HLS 200-0] Append model floatDiv3_mux_646bkb
INFO: [HLS 200-0] Found component floatDiv3_mux_646bkb.
INFO: [HLS 200-0] Append model floatDiv3_mux_646bkb
INFO: [HLS 200-0] Found component floatDiv3_mux_646bkb.
INFO: [HLS 200-0] Append model floatDiv3_mux_646bkb
INFO: [HLS 200-0] Found component floatDiv3_mux_646bkb.
INFO: [HLS 200-0] Append model floatDiv3_mux_646bkb
INFO: [HLS 200-0] Found component floatDiv3_mux_646bkb.
INFO: [HLS 200-0] Append model floatDiv3_mux_646bkb
INFO: [HLS 200-0] Found component floatDiv3_mux_646bkb.
INFO: [HLS 200-0] Append model floatDiv3_mux_646bkb
Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-0] Append model floatDiv3
INFO: [HLS 200-0] Generating RTL model list ...
INFO: [HLS 200-0] All models in this session: floatDiv3_mux_646bkb floatDiv3_mux_646bkb floatDiv3_mux_646bkb floatDiv3_mux_646bkb floatDiv3_mux_646bkb floatDiv3_mux_646bkb floatDiv3
INFO: [HLS 200-0] To file: write model floatDiv3_mux_646bkb
INFO: [HLS 200-0] To file: write model floatDiv3_mux_646bkb
INFO: [HLS 200-0] To file: write model floatDiv3_mux_646bkb
INFO: [HLS 200-0] To file: write model floatDiv3_mux_646bkb
INFO: [HLS 200-0] To file: write model floatDiv3_mux_646bkb
INFO: [HLS 200-0] To file: write model floatDiv3_mux_646bkb
INFO: [HLS 200-0] To file: write model floatDiv3
INFO: [HLS 200-0] Finished generating RTL model list.


INFO: [HLS 200-0] RTL Generation done.
INFO: [HLS 200-0] CAS Generation done.
INFO: [HLS 200-0] CBC Generation done.
Execute         export_ssdm /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/a.export.ll 
Command         export_ssdm returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/global.setting.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/duazel/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/APCoreGen.gen 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/op.gen 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/op_simcore.gen 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/interface.gen 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/global.setting.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute           source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/virtex.gen 
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/plb46.gen 
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/fsl.gen 
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/axi4.gen 
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.gen 
Command                 ap_source returned 0; 0 sec.
Execute                 source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.gen 
Command                 ap_source returned 0; 0.01 sec.
Command               ap_source returned 0; 0.01 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command               ap_source returned 0; 0.01 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfft.gen 
Command               ap_source returned 0; 0.07 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/util.gen 
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfir.gen 
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/dds_compiler.gen 
Command               ap_source returned 0; 0 sec.
Command             ap_source returned 0; 0.09 sec.
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0.09 sec.
Command         ap_source returned 0; 0.09 sec.
Execute         source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute           source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_fpv6.gen 
Command           ap_source returned 0; 0.01 sec.
Command         ap_source returned 0; 0.01 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/global.setting.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/global.setting.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/global.setting.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.compgen.tcl 
Command         ap_source returned 0; 0.04 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/global.setting.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/duazel/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/APCoreGen.gen 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/op.gen 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/op_simcore.gen 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/interface.gen 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/global.setting.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute           source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/virtex.gen 
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/plb46.gen 
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/fsl.gen 
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/axi4.gen 
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.gen 
Command                 ap_source returned 0; 0.01 sec.
Execute                 source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.gen 
Command                 ap_source returned 0; 0 sec.
Command               ap_source returned 0; 0.01 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command               ap_source returned 0; 0.01 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfft.gen 
Command               ap_source returned 0; 0.07 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/util.gen 
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfir.gen 
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/dds_compiler.gen 
Command               ap_source returned 0; 0.01 sec.
Command             ap_source returned 0; 0.1 sec.
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0.1 sec.
Command         ap_source returned 0; 0.1 sec.
Execute         source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute           source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_fpv6.gen 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.rtl_wrap.cfg.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.rtl_wrap.cfg.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.rtl_wrap.cfg.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.tbgen.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.tbgen.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/global.setting.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.compgen.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/global.setting.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.compgen.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/global.setting.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.compgen.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/global.setting.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.constraint.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.tbgen.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/global.setting.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/global.setting.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/global.setting.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.tbgen.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.tbgen.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/global.setting.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.constraint.tcl 
Command         ap_source returned 0; 0 sec.
Execute         sc_get_clocks floatDiv3 
Command         sc_get_clocks returned 0; 0 sec.
Execute         source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/global.setting.tcl 
Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 479.867 ; gain = 128.379 ; free physical = 4573 ; free virtual = 14371
INFO: [SYSC 207-301] Generating SystemC RTL for floatDiv3.
INFO: [VHDL 208-304] Generating VHDL RTL for floatDiv3.
INFO: [VLOG 209-307] Generating Verilog RTL for floatDiv3.
Command       autosyn returned 0; 1.23 sec.
Command     csynth_design returned 0; 20.48 sec.
Execute     cosim_design 
Execute       source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/duazel/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/duazel/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/APCoreGen.gen 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0 sec.
Execute       source /home/duazel/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/op.gen 
Command       ap_source returned 0; 0 sec.
Execute       source /home/duazel/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/op_simcore.gen 
Command       ap_source returned 0; 0 sec.
Execute       source /home/duazel/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/interface.gen 
Command       ap_source returned 0; 0 sec.
Execute       source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/virtex.gen 
Execute           source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/plb46.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/fsl.gen 
Command             ap_source returned 0; 0.01 sec.
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/axi4.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.gen 
Command               ap_source returned 0; 0 sec.
Execute               source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.gen 
Command               ap_source returned 0; 0.01 sec.
Command             ap_source returned 0; 0.01 sec.
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command             ap_source returned 0; 0.01 sec.
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source returned 0; 0.07 sec.
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/util.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfir.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/dds_compiler.gen 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0.1 sec.
Execute           source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.11 sec.
Command       ap_source returned 0; 0.11 sec.
Execute       source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source /home/duazel/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_fpv6.gen 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0 sec.
Execute       source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.tbgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       is_encrypted /home/duazel/Documents/stage3IF/vivado/FloatDiv3/test_floatDiv3.cpp 
Command       is_encrypted returned 0; 0 sec.
Execute       is_encrypted /home/duazel/Documents/stage3IF/vivado/FloatDiv3/floatDiv3.cpp 
Command       is_encrypted returned 0; 0 sec.
Execute       source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.tbgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.tbgen.tcl 
Command       ap_source returned 0; 0 sec.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-0] Marker-Pragma convertor: /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/./sim/autowrap/testbench/test_floatDiv3.cpp_pre.cpp /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/./sim/autowrap/testbench/test_floatDiv3.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO: [HLS 200-0] Converting Markers to Pragmas...
INFO: [HLS 200-0] Marker-Pragma convertor: ./sim/autowrap/testbench/test_floatDiv3.cpp_pre.cpp.tb.cpp.line ./sim/autowrap/testbench/test_floatDiv3.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO: [HLS 200-0] Converting Pragmas to Markers...
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-0] Marker-Pragma convertor: /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/./sim/autowrap/testbench/floatDiv3.cpp_pre.cpp /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/./sim/autowrap/testbench/floatDiv3.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO: [HLS 200-0] Converting Markers to Pragmas...
INFO: [HLS 200-0] Marker-Pragma convertor: ./sim/autowrap/testbench/floatDiv3.cpp_pre.cpp.tb.cpp.line ./sim/autowrap/testbench/floatDiv3.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO: [HLS 200-0] Converting Pragmas to Markers...
Execute       source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.tbgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/duazel/Documents/stage3IF/vivado/FloatDiv3/fir_prj/solution1/.autopilot/db/floatDiv3.tbgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command     cosim_design returned 2; 33.26 sec.
Command   ap_source returned 1; 55.72 sec.
command 'ap_source' returned error code
    while executing
"source [lindex $::argv 1] "
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 { source [lindex $::argv 1] } "

Execute   cleanup_all 
Command   cleanup_all returned 0; 0.03 sec.
