$date
	Thu Sep 13 10:25:41 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0048 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0048 $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#5
0"
#12
1"
1!
#17
0"
#24
1"
0!
#29
0"
#36
1"
1!
#41
0"
#48
1"
0!
#53
0"
#60
1"
1!
#65
0"
#72
1"
0!
#77
0"
#84
1"
1!
#89
0"
#96
1"
0!
#101
0"
#108
1"
1!
#113
0"
#120
1"
0!
#125
0"
#132
1"
1!
#137
0"
#144
1"
0!
#149
0"
#156
1"
1!
#161
0"
#168
1"
0!
#173
0"
#180
1"
1!
#185
0"
#192
1"
0!
#197
0"
#204
1"
1!
#209
0"
#216
1"
0!
#221
0"
#228
1"
1!
#233
0"
#240
1"
0!
#245
0"
#252
1"
1!
#257
0"
#264
1"
0!
#269
0"
#276
1"
1!
#281
0"
#288
1"
0!
#293
0"
#300
1"
1!
#305
0"
#312
1"
0!
#317
0"
#324
1"
1!
#329
0"
#336
1"
0!
#341
0"
#348
1"
1!
#353
0"
#360
1"
0!
#365
0"
#372
1"
1!
#377
0"
#384
1"
0!
#389
0"
#396
1"
1!
#401
0"
#408
1"
0!
#413
0"
#420
1"
1!
#425
0"
#432
1"
0!
#437
0"
#444
1"
1!
#449
0"
#456
1"
0!
#461
0"
#468
1"
1!
#473
0"
#480
1"
0!
#482
