vsim -gui work.signed_vs_unsigned_tb
vsim -gui work.signed_vs_unsigned_tb 
Start time: 19:17:36 on Sep 28,2024
Loading std.standard
Loading std.textio(body)
Loading ieee.std_logic_1164(body)
Loading ieee.numeric_std(body)
Loading work.signed_vs_unsigned_tb(sim)
view -new wave
-new not supported on PE
add wave -position insertpoint  \
sim:/signed_vs_unsigned_tb/uns_counter \
sim:/signed_vs_unsigned_tb/sig_counter
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
vcom -work work -2002 -explicit -stats=none {C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/types/signed - unsigned/signed_vs_unsigned_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity signed_vs_unsigned_tb
-- Compiling architecture sim of signed_vs_unsigned_tb


restart
** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
Loading work.signed_vs_unsigned_tb(sim)
add wave sim:/signed_vs_unsigned_tb/*
run
GetModuleFileName: The specified module could not be found.


End time: 19:38:35 on Sep 28,2024, Elapsed time: 0:20:59
Errors: 0, Warnings: 1
