<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\wu\Desktop\gw_dds\DDS\impl\gwsynthesis\DDS.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\wu\Desktop\gw_dds\DDS\src\DDS.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.7.03Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jun 07 14:12:55 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>746</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>654</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>35</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;">67.468(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>-125.296</td>
<td>35</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-4.822</td>
<td>key_control_inst/ch2_fre_l_1_s0/Q</td>
<td>key_control_inst/ch2_FREQ_CTRL_24_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.422</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-4.761</td>
<td>key_control_inst/ch1_fre_h_3_s0/Q</td>
<td>key_control_inst/ch1_FREQ_CTRL_24_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.361</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-4.320</td>
<td>key_control_inst/ch1_fre_h_3_s0/Q</td>
<td>key_control_inst/ch1_FREQ_CTRL_23_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.920</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-4.263</td>
<td>key_control_inst/ch1_fre_h_3_s0/Q</td>
<td>key_control_inst/ch1_FREQ_CTRL_22_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.863</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-4.189</td>
<td>key_control_inst/ch1_fre_h_3_s0/Q</td>
<td>key_control_inst/ch1_FREQ_CTRL_21_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.789</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-4.118</td>
<td>key_control_inst/ch1_fre_l_3_s0/Q</td>
<td>key_control_inst/ch1_FREQ_CTRL_20_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.718</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-4.061</td>
<td>key_control_inst/ch1_fre_l_3_s0/Q</td>
<td>key_control_inst/ch1_FREQ_CTRL_19_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.661</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-4.004</td>
<td>key_control_inst/ch1_fre_l_3_s0/Q</td>
<td>key_control_inst/ch1_FREQ_CTRL_18_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.604</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-3.947</td>
<td>key_control_inst/ch1_fre_l_3_s0/Q</td>
<td>key_control_inst/ch1_FREQ_CTRL_17_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.547</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-3.944</td>
<td>key_control_inst/ch2_fre_l_1_s0/Q</td>
<td>key_control_inst/ch2_FREQ_CTRL_23_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.544</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-3.890</td>
<td>key_control_inst/ch1_fre_l_3_s0/Q</td>
<td>key_control_inst/ch1_FREQ_CTRL_16_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.490</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-3.887</td>
<td>key_control_inst/ch2_fre_l_1_s0/Q</td>
<td>key_control_inst/ch2_FREQ_CTRL_22_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.487</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-3.833</td>
<td>key_control_inst/ch1_fre_l_3_s0/Q</td>
<td>key_control_inst/ch1_FREQ_CTRL_15_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.433</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-3.830</td>
<td>key_control_inst/ch2_fre_l_1_s0/Q</td>
<td>key_control_inst/ch2_FREQ_CTRL_21_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.430</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-3.776</td>
<td>key_control_inst/ch1_fre_l_3_s0/Q</td>
<td>key_control_inst/ch1_FREQ_CTRL_14_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.376</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-3.773</td>
<td>key_control_inst/ch2_fre_l_1_s0/Q</td>
<td>key_control_inst/ch2_FREQ_CTRL_20_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.373</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-3.719</td>
<td>key_control_inst/ch1_fre_l_3_s0/Q</td>
<td>key_control_inst/ch1_FREQ_CTRL_13_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.319</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-3.716</td>
<td>key_control_inst/ch2_fre_l_1_s0/Q</td>
<td>key_control_inst/ch2_FREQ_CTRL_19_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.316</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-3.662</td>
<td>key_control_inst/ch1_fre_l_3_s0/Q</td>
<td>key_control_inst/ch1_FREQ_CTRL_12_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.262</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-3.659</td>
<td>key_control_inst/ch2_fre_l_1_s0/Q</td>
<td>key_control_inst/ch2_FREQ_CTRL_18_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.259</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-3.605</td>
<td>key_control_inst/ch1_fre_l_3_s0/Q</td>
<td>key_control_inst/ch1_FREQ_CTRL_11_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.205</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-3.602</td>
<td>key_control_inst/ch2_fre_l_1_s0/Q</td>
<td>key_control_inst/ch2_FREQ_CTRL_17_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.202</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-3.545</td>
<td>key_control_inst/ch2_fre_l_1_s0/Q</td>
<td>key_control_inst/ch2_FREQ_CTRL_16_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.145</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-3.488</td>
<td>key_control_inst/ch2_fre_l_1_s0/Q</td>
<td>key_control_inst/ch2_FREQ_CTRL_15_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.088</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-3.431</td>
<td>key_control_inst/ch2_fre_l_1_s0/Q</td>
<td>key_control_inst/ch2_FREQ_CTRL_14_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.031</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.414</td>
<td>dds_CH2/rom_addr_9_s0/Q</td>
<td>dds_CH2/DDS_ROM/prom_inst_0/AD[11]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>2</td>
<td>0.414</td>
<td>dds_CH2/rom_addr_7_s0/Q</td>
<td>dds_CH2/DDS_ROM/prom_inst_0/AD[9]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>3</td>
<td>0.414</td>
<td>dds_CH1/rom_addr_0_s0/Q</td>
<td>dds_CH1/DDS_ROM/prom_inst_0/AD[2]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>4</td>
<td>0.681</td>
<td>dds_CH1/rom_addr_5_s0/Q</td>
<td>dds_CH1/DDS_ROM/prom_inst_1/AD[7]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>5</td>
<td>0.681</td>
<td>dds_CH1/rom_addr_4_s0/Q</td>
<td>dds_CH1/DDS_ROM/prom_inst_1/AD[6]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>key_control_inst/ch2_wave_select_0_s0/Q</td>
<td>key_control_inst/ch2_wave_select_0_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>key_control_inst/ch1_wave_select_0_s0/Q</td>
<td>key_control_inst/ch1_wave_select_0_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.730</td>
<td>dds_CH2/fre_add_31_s0/Q</td>
<td>dds_CH2/fre_add_31_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>9</td>
<td>0.730</td>
<td>dds_CH2/fre_add_25_s0/Q</td>
<td>dds_CH2/fre_add_25_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>10</td>
<td>0.730</td>
<td>dds_CH2/fre_add_29_s0/Q</td>
<td>dds_CH2/fre_add_29_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>11</td>
<td>0.730</td>
<td>dds_CH1/fre_add_26_s0/Q</td>
<td>dds_CH1/fre_add_26_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>12</td>
<td>0.730</td>
<td>dds_CH1/fre_add_30_s0/Q</td>
<td>dds_CH1/fre_add_30_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>13</td>
<td>0.751</td>
<td>dds_CH2/rom_addr_11_s0/Q</td>
<td>dds_CH2/DDS_ROM/prom_inst_0/AD[13]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.905</td>
</tr>
<tr>
<td>14</td>
<td>0.751</td>
<td>dds_CH2/rom_addr_10_s0/Q</td>
<td>dds_CH2/DDS_ROM/prom_inst_0/AD[12]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.905</td>
</tr>
<tr>
<td>15</td>
<td>0.751</td>
<td>dds_CH2/rom_addr_6_s0/Q</td>
<td>dds_CH2/DDS_ROM/prom_inst_0/AD[8]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.905</td>
</tr>
<tr>
<td>16</td>
<td>0.751</td>
<td>dds_CH2/rom_addr_5_s0/Q</td>
<td>dds_CH2/DDS_ROM/prom_inst_0/AD[7]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.905</td>
</tr>
<tr>
<td>17</td>
<td>0.751</td>
<td>dds_CH2/rom_addr_1_s0/Q</td>
<td>dds_CH2/DDS_ROM/prom_inst_0/AD[3]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.905</td>
</tr>
<tr>
<td>18</td>
<td>0.751</td>
<td>dds_CH2/rom_addr_0_s0/Q</td>
<td>dds_CH2/DDS_ROM/prom_inst_0/AD[2]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.905</td>
</tr>
<tr>
<td>19</td>
<td>0.751</td>
<td>dds_CH1/rom_addr_10_s0/Q</td>
<td>dds_CH1/DDS_ROM/prom_inst_1/AD[12]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.905</td>
</tr>
<tr>
<td>20</td>
<td>0.751</td>
<td>dds_CH1/rom_addr_9_s0/Q</td>
<td>dds_CH1/DDS_ROM/prom_inst_1/AD[11]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.905</td>
</tr>
<tr>
<td>21</td>
<td>0.751</td>
<td>dds_CH1/rom_addr_6_s0/Q</td>
<td>dds_CH1/DDS_ROM/prom_inst_1/AD[8]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.905</td>
</tr>
<tr>
<td>22</td>
<td>0.751</td>
<td>dds_CH1/rom_addr_3_s0/Q</td>
<td>dds_CH1/DDS_ROM/prom_inst_1/AD[5]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.905</td>
</tr>
<tr>
<td>23</td>
<td>0.751</td>
<td>dds_CH1/rom_addr_11_s0/Q</td>
<td>dds_CH1/DDS_ROM/prom_inst_0/AD[13]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.905</td>
</tr>
<tr>
<td>24</td>
<td>0.751</td>
<td>dds_CH1/rom_addr_10_s0/Q</td>
<td>dds_CH1/DDS_ROM/prom_inst_0/AD[12]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.905</td>
</tr>
<tr>
<td>25</td>
<td>0.751</td>
<td>dds_CH1/rom_addr_8_s0/Q</td>
<td>dds_CH1/DDS_ROM/prom_inst_1/AD[10]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.905</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.594</td>
<td>4.844</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>dds_CH1/fre_add_30_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.594</td>
<td>4.844</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>dds_CH1/fre_add_28_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.594</td>
<td>4.844</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>dds_CH1/fre_add_24_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.594</td>
<td>4.844</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>dds_CH1/fre_add_16_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.594</td>
<td>4.844</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>dds_CH1/fre_add_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.594</td>
<td>4.844</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>dds_CH2/fre_add_24_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.594</td>
<td>4.844</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>key_control_inst/data_i_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.594</td>
<td>4.844</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>key_control_inst/tb/counter_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.594</td>
<td>4.844</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>key_control_inst/tb/counter_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.594</td>
<td>4.844</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>key_control_inst/data_i_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch2_fre_l_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch2_FREQ_CTRL_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>key_control_inst/ch2_fre_l_1_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch2_fre_l_1_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>key_control_inst/n379_s/I0</td>
</tr>
<tr>
<td>3.837</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n379_s/COUT</td>
</tr>
<tr>
<td>3.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>key_control_inst/n378_s/CIN</td>
</tr>
<tr>
<td>3.894</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n378_s/COUT</td>
</tr>
<tr>
<td>3.894</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>key_control_inst/n377_s/CIN</td>
</tr>
<tr>
<td>3.951</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n377_s/COUT</td>
</tr>
<tr>
<td>3.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>key_control_inst/n3651_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.008</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3651_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>4.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>key_control_inst/n3651_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>4.065</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3651_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>4.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>key_control_inst/n3651_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>4.628</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3651_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>5.433</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][B]</td>
<td>key_control_inst/n3652_DOUT_2_s/I0</td>
</tr>
<tr>
<td>6.478</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>6.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][A]</td>
<td>key_control_inst/n3652_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.041</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>7.862</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[1][B]</td>
<td>key_control_inst/n3653_DOUT_2_s/I0</td>
</tr>
<tr>
<td>8.907</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[2][A]</td>
<td>key_control_inst/n3653_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.964</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>8.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[2][B]</td>
<td>key_control_inst/n3653_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>9.021</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>9.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][A]</td>
<td>key_control_inst/n3653_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>9.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td>key_control_inst/n3653_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>9.641</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>10.445</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[2][B]</td>
<td>key_control_inst/n369_s/I0</td>
</tr>
<tr>
<td>11.490</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n369_s/COUT</td>
</tr>
<tr>
<td>11.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[0][A]</td>
<td>key_control_inst/n368_s/CIN</td>
</tr>
<tr>
<td>11.547</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n368_s/COUT</td>
</tr>
<tr>
<td>11.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[0][B]</td>
<td>key_control_inst/n367_s/CIN</td>
</tr>
<tr>
<td>12.110</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n367_s/SUM</td>
</tr>
<tr>
<td>12.931</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[2][B]</td>
<td>key_control_inst/n392_s/I1</td>
</tr>
<tr>
<td>13.481</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n392_s/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C8[0][A]</td>
<td>key_control_inst/n391_s/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n391_s/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td>key_control_inst/n390_s/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n390_s/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][A]</td>
<td>key_control_inst/n389_s/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n389_s/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][B]</td>
<td>key_control_inst/n388_s/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n388_s/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td>key_control_inst/n387_s/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n387_s/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][B]</td>
<td>key_control_inst/n386_s/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n386_s/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td>key_control_inst/n385_s/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n385_s/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[0][B]</td>
<td>key_control_inst/n384_s/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n384_s/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td>key_control_inst/n383_s/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n383_s/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td>key_control_inst/n382_s/CIN</td>
</tr>
<tr>
<td>14.051</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n382_s/COUT</td>
</tr>
<tr>
<td>15.435</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch2_FREQ_CTRL_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>key_control_inst/ch2_FREQ_CTRL_24_s0/CLK</td>
</tr>
<tr>
<td>10.613</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>key_control_inst/ch2_FREQ_CTRL_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.008, 55.527%; route: 5.956, 41.295%; tC2Q: 0.458, 3.178%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch1_fre_h_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch1_FREQ_CTRL_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][B]</td>
<td>key_control_inst/ch1_fre_h_3_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C14[2][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_fre_h_3_s0/Q</td>
</tr>
<tr>
<td>2.286</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[1][B]</td>
<td>key_control_inst/n2761_DOUT_10_s/I0</td>
</tr>
<tr>
<td>3.331</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n2761_DOUT_10_s/COUT</td>
</tr>
<tr>
<td>3.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][A]</td>
<td>key_control_inst/n2761_DOUT_11_s/CIN</td>
</tr>
<tr>
<td>3.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n2761_DOUT_11_s/COUT</td>
</tr>
<tr>
<td>3.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][B]</td>
<td>key_control_inst/n2761_DOUT_12_s/CIN</td>
</tr>
<tr>
<td>3.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n2761_DOUT_12_s/COUT</td>
</tr>
<tr>
<td>3.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[0][A]</td>
<td>key_control_inst/n2761_DOUT_13_s/CIN</td>
</tr>
<tr>
<td>4.008</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n2761_DOUT_13_s/SUM</td>
</tr>
<tr>
<td>5.297</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[1][B]</td>
<td>key_control_inst/n2762_DOUT_10_s/I0</td>
</tr>
<tr>
<td>6.342</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n2762_DOUT_10_s/COUT</td>
</tr>
<tr>
<td>6.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[2][A]</td>
<td>key_control_inst/n2762_DOUT_11_s/CIN</td>
</tr>
<tr>
<td>6.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n2762_DOUT_11_s/COUT</td>
</tr>
<tr>
<td>6.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[2][B]</td>
<td>key_control_inst/n2762_DOUT_12_s/CIN</td>
</tr>
<tr>
<td>6.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n2762_DOUT_12_s/COUT</td>
</tr>
<tr>
<td>6.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>key_control_inst/n2762_DOUT_13_s/CIN</td>
</tr>
<tr>
<td>7.019</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n2762_DOUT_13_s/SUM</td>
</tr>
<tr>
<td>8.158</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[2][B]</td>
<td>key_control_inst/n2763_DOUT_12_s/I0</td>
</tr>
<tr>
<td>9.203</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n2763_DOUT_12_s/COUT</td>
</tr>
<tr>
<td>9.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td>key_control_inst/n2763_DOUT_13_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n2763_DOUT_13_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][B]</td>
<td>key_control_inst/n2763_DOUT_14_s/CIN</td>
</tr>
<tr>
<td>9.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n2763_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>9.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td>key_control_inst/n2763_DOUT_15_s/CIN</td>
</tr>
<tr>
<td>9.880</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n2763_DOUT_15_s/SUM</td>
</tr>
<tr>
<td>10.701</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td>key_control_inst/n279_s/I0</td>
</tr>
<tr>
<td>11.746</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n279_s/COUT</td>
</tr>
<tr>
<td>11.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>key_control_inst/n278_s/CIN</td>
</tr>
<tr>
<td>11.803</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n278_s/COUT</td>
</tr>
<tr>
<td>11.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>key_control_inst/n277_s/CIN</td>
</tr>
<tr>
<td>11.860</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n277_s/COUT</td>
</tr>
<tr>
<td>13.877</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[1][B]</td>
<td>key_control_inst/n317_s/I1</td>
</tr>
<tr>
<td>14.427</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n317_s/COUT</td>
</tr>
<tr>
<td>15.374</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_FREQ_CTRL_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>key_control_inst/ch1_FREQ_CTRL_24_s0/CLK</td>
</tr>
<tr>
<td>10.613</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>key_control_inst/ch1_FREQ_CTRL_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.875, 47.873%; route: 7.028, 48.935%; tC2Q: 0.458, 3.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch1_fre_h_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch1_FREQ_CTRL_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][B]</td>
<td>key_control_inst/ch1_fre_h_3_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C14[2][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_fre_h_3_s0/Q</td>
</tr>
<tr>
<td>2.286</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[1][B]</td>
<td>key_control_inst/n2761_DOUT_10_s/I0</td>
</tr>
<tr>
<td>3.331</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n2761_DOUT_10_s/COUT</td>
</tr>
<tr>
<td>3.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][A]</td>
<td>key_control_inst/n2761_DOUT_11_s/CIN</td>
</tr>
<tr>
<td>3.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n2761_DOUT_11_s/COUT</td>
</tr>
<tr>
<td>3.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][B]</td>
<td>key_control_inst/n2761_DOUT_12_s/CIN</td>
</tr>
<tr>
<td>3.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n2761_DOUT_12_s/COUT</td>
</tr>
<tr>
<td>3.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[0][A]</td>
<td>key_control_inst/n2761_DOUT_13_s/CIN</td>
</tr>
<tr>
<td>4.008</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n2761_DOUT_13_s/SUM</td>
</tr>
<tr>
<td>5.297</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[1][B]</td>
<td>key_control_inst/n2762_DOUT_10_s/I0</td>
</tr>
<tr>
<td>6.342</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n2762_DOUT_10_s/COUT</td>
</tr>
<tr>
<td>6.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[2][A]</td>
<td>key_control_inst/n2762_DOUT_11_s/CIN</td>
</tr>
<tr>
<td>6.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n2762_DOUT_11_s/COUT</td>
</tr>
<tr>
<td>6.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[2][B]</td>
<td>key_control_inst/n2762_DOUT_12_s/CIN</td>
</tr>
<tr>
<td>6.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n2762_DOUT_12_s/COUT</td>
</tr>
<tr>
<td>6.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>key_control_inst/n2762_DOUT_13_s/CIN</td>
</tr>
<tr>
<td>7.019</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n2762_DOUT_13_s/SUM</td>
</tr>
<tr>
<td>8.158</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[2][B]</td>
<td>key_control_inst/n2763_DOUT_12_s/I0</td>
</tr>
<tr>
<td>9.203</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n2763_DOUT_12_s/COUT</td>
</tr>
<tr>
<td>9.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td>key_control_inst/n2763_DOUT_13_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n2763_DOUT_13_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][B]</td>
<td>key_control_inst/n2763_DOUT_14_s/CIN</td>
</tr>
<tr>
<td>9.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n2763_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>9.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td>key_control_inst/n2763_DOUT_15_s/CIN</td>
</tr>
<tr>
<td>9.880</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n2763_DOUT_15_s/SUM</td>
</tr>
<tr>
<td>10.701</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td>key_control_inst/n279_s/I0</td>
</tr>
<tr>
<td>11.746</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n279_s/COUT</td>
</tr>
<tr>
<td>11.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>key_control_inst/n278_s/CIN</td>
</tr>
<tr>
<td>11.803</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n278_s/COUT</td>
</tr>
<tr>
<td>11.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>key_control_inst/n277_s/CIN</td>
</tr>
<tr>
<td>12.366</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n277_s/SUM</td>
</tr>
<tr>
<td>13.820</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[1][A]</td>
<td>key_control_inst/n318_s/I1</td>
</tr>
<tr>
<td>14.370</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n318_s/COUT</td>
</tr>
<tr>
<td>14.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C14[1][B]</td>
<td>key_control_inst/n317_s/CIN</td>
</tr>
<tr>
<td>14.933</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n317_s/SUM</td>
</tr>
<tr>
<td>14.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_FREQ_CTRL_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>key_control_inst/ch1_FREQ_CTRL_23_s0/CLK</td>
</tr>
<tr>
<td>10.613</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>key_control_inst/ch1_FREQ_CTRL_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.944, 57.069%; route: 5.518, 39.638%; tC2Q: 0.458, 3.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch1_fre_h_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch1_FREQ_CTRL_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][B]</td>
<td>key_control_inst/ch1_fre_h_3_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C14[2][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_fre_h_3_s0/Q</td>
</tr>
<tr>
<td>2.286</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[1][B]</td>
<td>key_control_inst/n2761_DOUT_10_s/I0</td>
</tr>
<tr>
<td>3.331</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n2761_DOUT_10_s/COUT</td>
</tr>
<tr>
<td>3.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][A]</td>
<td>key_control_inst/n2761_DOUT_11_s/CIN</td>
</tr>
<tr>
<td>3.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n2761_DOUT_11_s/COUT</td>
</tr>
<tr>
<td>3.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][B]</td>
<td>key_control_inst/n2761_DOUT_12_s/CIN</td>
</tr>
<tr>
<td>3.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n2761_DOUT_12_s/COUT</td>
</tr>
<tr>
<td>3.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[0][A]</td>
<td>key_control_inst/n2761_DOUT_13_s/CIN</td>
</tr>
<tr>
<td>4.008</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n2761_DOUT_13_s/SUM</td>
</tr>
<tr>
<td>5.297</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[1][B]</td>
<td>key_control_inst/n2762_DOUT_10_s/I0</td>
</tr>
<tr>
<td>6.342</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n2762_DOUT_10_s/COUT</td>
</tr>
<tr>
<td>6.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[2][A]</td>
<td>key_control_inst/n2762_DOUT_11_s/CIN</td>
</tr>
<tr>
<td>6.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n2762_DOUT_11_s/COUT</td>
</tr>
<tr>
<td>6.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[2][B]</td>
<td>key_control_inst/n2762_DOUT_12_s/CIN</td>
</tr>
<tr>
<td>6.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n2762_DOUT_12_s/COUT</td>
</tr>
<tr>
<td>6.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>key_control_inst/n2762_DOUT_13_s/CIN</td>
</tr>
<tr>
<td>7.019</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n2762_DOUT_13_s/SUM</td>
</tr>
<tr>
<td>8.158</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[2][B]</td>
<td>key_control_inst/n2763_DOUT_12_s/I0</td>
</tr>
<tr>
<td>9.203</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n2763_DOUT_12_s/COUT</td>
</tr>
<tr>
<td>9.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td>key_control_inst/n2763_DOUT_13_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n2763_DOUT_13_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][B]</td>
<td>key_control_inst/n2763_DOUT_14_s/CIN</td>
</tr>
<tr>
<td>9.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n2763_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>9.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td>key_control_inst/n2763_DOUT_15_s/CIN</td>
</tr>
<tr>
<td>9.880</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n2763_DOUT_15_s/SUM</td>
</tr>
<tr>
<td>10.701</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td>key_control_inst/n279_s/I0</td>
</tr>
<tr>
<td>11.746</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n279_s/COUT</td>
</tr>
<tr>
<td>11.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>key_control_inst/n278_s/CIN</td>
</tr>
<tr>
<td>12.309</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n278_s/SUM</td>
</tr>
<tr>
<td>13.763</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[0][B]</td>
<td>key_control_inst/n319_s/I1</td>
</tr>
<tr>
<td>14.313</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n319_s/COUT</td>
</tr>
<tr>
<td>14.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C14[1][A]</td>
<td>key_control_inst/n318_s/CIN</td>
</tr>
<tr>
<td>14.876</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n318_s/SUM</td>
</tr>
<tr>
<td>14.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_FREQ_CTRL_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>key_control_inst/ch1_FREQ_CTRL_22_s0/CLK</td>
</tr>
<tr>
<td>10.613</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>key_control_inst/ch1_FREQ_CTRL_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.887, 56.893%; route: 5.518, 39.801%; tC2Q: 0.458, 3.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch1_fre_h_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch1_FREQ_CTRL_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][B]</td>
<td>key_control_inst/ch1_fre_h_3_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C14[2][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_fre_h_3_s0/Q</td>
</tr>
<tr>
<td>2.286</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[1][B]</td>
<td>key_control_inst/n2761_DOUT_10_s/I0</td>
</tr>
<tr>
<td>3.331</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n2761_DOUT_10_s/COUT</td>
</tr>
<tr>
<td>3.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][A]</td>
<td>key_control_inst/n2761_DOUT_11_s/CIN</td>
</tr>
<tr>
<td>3.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n2761_DOUT_11_s/COUT</td>
</tr>
<tr>
<td>3.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][B]</td>
<td>key_control_inst/n2761_DOUT_12_s/CIN</td>
</tr>
<tr>
<td>3.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n2761_DOUT_12_s/COUT</td>
</tr>
<tr>
<td>3.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[0][A]</td>
<td>key_control_inst/n2761_DOUT_13_s/CIN</td>
</tr>
<tr>
<td>4.008</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n2761_DOUT_13_s/SUM</td>
</tr>
<tr>
<td>5.297</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[1][B]</td>
<td>key_control_inst/n2762_DOUT_10_s/I0</td>
</tr>
<tr>
<td>6.342</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n2762_DOUT_10_s/COUT</td>
</tr>
<tr>
<td>6.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[2][A]</td>
<td>key_control_inst/n2762_DOUT_11_s/CIN</td>
</tr>
<tr>
<td>6.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n2762_DOUT_11_s/COUT</td>
</tr>
<tr>
<td>6.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[2][B]</td>
<td>key_control_inst/n2762_DOUT_12_s/CIN</td>
</tr>
<tr>
<td>6.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n2762_DOUT_12_s/COUT</td>
</tr>
<tr>
<td>6.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>key_control_inst/n2762_DOUT_13_s/CIN</td>
</tr>
<tr>
<td>7.019</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n2762_DOUT_13_s/SUM</td>
</tr>
<tr>
<td>8.158</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[2][B]</td>
<td>key_control_inst/n2763_DOUT_12_s/I0</td>
</tr>
<tr>
<td>9.203</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n2763_DOUT_12_s/COUT</td>
</tr>
<tr>
<td>9.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td>key_control_inst/n2763_DOUT_13_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n2763_DOUT_13_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][B]</td>
<td>key_control_inst/n2763_DOUT_14_s/CIN</td>
</tr>
<tr>
<td>9.823</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n2763_DOUT_14_s/SUM</td>
</tr>
<tr>
<td>10.628</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[2][B]</td>
<td>key_control_inst/n280_s/I0</td>
</tr>
<tr>
<td>11.673</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n280_s/COUT</td>
</tr>
<tr>
<td>11.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td>key_control_inst/n279_s/CIN</td>
</tr>
<tr>
<td>12.236</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n279_s/SUM</td>
</tr>
<tr>
<td>13.689</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[0][A]</td>
<td>key_control_inst/n320_s/I1</td>
</tr>
<tr>
<td>14.239</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n320_s/COUT</td>
</tr>
<tr>
<td>14.239</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C14[0][B]</td>
<td>key_control_inst/n319_s/CIN</td>
</tr>
<tr>
<td>14.802</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n319_s/SUM</td>
</tr>
<tr>
<td>14.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_FREQ_CTRL_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>key_control_inst/ch1_FREQ_CTRL_21_s0/CLK</td>
</tr>
<tr>
<td>10.613</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>key_control_inst/ch1_FREQ_CTRL_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.830, 56.782%; route: 5.501, 39.894%; tC2Q: 0.458, 3.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch1_fre_l_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch1_FREQ_CTRL_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td>key_control_inst/ch1_fre_l_3_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C12[0][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_fre_l_3_s0/Q</td>
</tr>
<tr>
<td>2.453</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C13[1][B]</td>
<td>key_control_inst/n312_s/I0</td>
</tr>
<tr>
<td>3.498</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n312_s/COUT</td>
</tr>
<tr>
<td>3.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td>key_control_inst/n3001_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.061</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3001_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>4.865</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C13[0][B]</td>
<td>key_control_inst/n311_s/I0</td>
</tr>
<tr>
<td>5.910</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n311_s/COUT</td>
</tr>
<tr>
<td>5.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C13[1][A]</td>
<td>key_control_inst/n3002_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>6.473</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3002_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>7.608</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[0][B]</td>
<td>key_control_inst/n310_s/I0</td>
</tr>
<tr>
<td>8.653</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n310_s/COUT</td>
</tr>
<tr>
<td>8.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[1][A]</td>
<td>key_control_inst/n309_s/CIN</td>
</tr>
<tr>
<td>8.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n309_s/COUT</td>
</tr>
<tr>
<td>8.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[1][B]</td>
<td>key_control_inst/n3003_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[2][A]</td>
<td>key_control_inst/n3003_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>8.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[2][B]</td>
<td>key_control_inst/n3003_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>8.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>8.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C16[0][A]</td>
<td>key_control_inst/n3003_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>8.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>8.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C16[0][B]</td>
<td>key_control_inst/n3003_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>8.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>8.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C16[1][A]</td>
<td>key_control_inst/n3003_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>9.558</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>10.362</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[0][A]</td>
<td>key_control_inst/n303_s/I0</td>
</tr>
<tr>
<td>11.407</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n303_s/COUT</td>
</tr>
<tr>
<td>11.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[0][B]</td>
<td>key_control_inst/n302_s/CIN</td>
</tr>
<tr>
<td>11.970</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n302_s/SUM</td>
</tr>
<tr>
<td>13.276</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[2][B]</td>
<td>key_control_inst/n327_s/I1</td>
</tr>
<tr>
<td>13.826</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n327_s/COUT</td>
</tr>
<tr>
<td>13.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C13[0][A]</td>
<td>key_control_inst/n326_s/CIN</td>
</tr>
<tr>
<td>13.883</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n326_s/COUT</td>
</tr>
<tr>
<td>13.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[0][B]</td>
<td>key_control_inst/n325_s/CIN</td>
</tr>
<tr>
<td>13.940</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n325_s/COUT</td>
</tr>
<tr>
<td>13.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td>key_control_inst/n324_s/CIN</td>
</tr>
<tr>
<td>13.997</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n324_s/COUT</td>
</tr>
<tr>
<td>13.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][B]</td>
<td>key_control_inst/n323_s/CIN</td>
</tr>
<tr>
<td>14.054</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n323_s/COUT</td>
</tr>
<tr>
<td>14.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[2][A]</td>
<td>key_control_inst/n322_s/CIN</td>
</tr>
<tr>
<td>14.111</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n322_s/COUT</td>
</tr>
<tr>
<td>14.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[2][B]</td>
<td>key_control_inst/n321_s/CIN</td>
</tr>
<tr>
<td>14.168</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n321_s/COUT</td>
</tr>
<tr>
<td>14.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[0][A]</td>
<td>key_control_inst/n320_s/CIN</td>
</tr>
<tr>
<td>14.731</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n320_s/SUM</td>
</tr>
<tr>
<td>14.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_FREQ_CTRL_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>key_control_inst/ch1_FREQ_CTRL_20_s0/CLK</td>
</tr>
<tr>
<td>10.613</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>key_control_inst/ch1_FREQ_CTRL_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.229, 59.987%; route: 5.031, 36.672%; tC2Q: 0.458, 3.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch1_fre_l_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch1_FREQ_CTRL_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td>key_control_inst/ch1_fre_l_3_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C12[0][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_fre_l_3_s0/Q</td>
</tr>
<tr>
<td>2.453</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C13[1][B]</td>
<td>key_control_inst/n312_s/I0</td>
</tr>
<tr>
<td>3.498</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n312_s/COUT</td>
</tr>
<tr>
<td>3.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td>key_control_inst/n3001_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.061</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3001_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>4.865</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C13[0][B]</td>
<td>key_control_inst/n311_s/I0</td>
</tr>
<tr>
<td>5.910</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n311_s/COUT</td>
</tr>
<tr>
<td>5.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C13[1][A]</td>
<td>key_control_inst/n3002_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>6.473</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3002_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>7.608</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[0][B]</td>
<td>key_control_inst/n310_s/I0</td>
</tr>
<tr>
<td>8.653</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n310_s/COUT</td>
</tr>
<tr>
<td>8.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[1][A]</td>
<td>key_control_inst/n309_s/CIN</td>
</tr>
<tr>
<td>8.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n309_s/COUT</td>
</tr>
<tr>
<td>8.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[1][B]</td>
<td>key_control_inst/n3003_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[2][A]</td>
<td>key_control_inst/n3003_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>8.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[2][B]</td>
<td>key_control_inst/n3003_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>8.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>8.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C16[0][A]</td>
<td>key_control_inst/n3003_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>8.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>8.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C16[0][B]</td>
<td>key_control_inst/n3003_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>8.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>8.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C16[1][A]</td>
<td>key_control_inst/n3003_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>9.558</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>10.362</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[0][A]</td>
<td>key_control_inst/n303_s/I0</td>
</tr>
<tr>
<td>11.407</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n303_s/COUT</td>
</tr>
<tr>
<td>11.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[0][B]</td>
<td>key_control_inst/n302_s/CIN</td>
</tr>
<tr>
<td>11.970</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n302_s/SUM</td>
</tr>
<tr>
<td>13.276</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[2][B]</td>
<td>key_control_inst/n327_s/I1</td>
</tr>
<tr>
<td>13.826</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n327_s/COUT</td>
</tr>
<tr>
<td>13.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C13[0][A]</td>
<td>key_control_inst/n326_s/CIN</td>
</tr>
<tr>
<td>13.883</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n326_s/COUT</td>
</tr>
<tr>
<td>13.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[0][B]</td>
<td>key_control_inst/n325_s/CIN</td>
</tr>
<tr>
<td>13.940</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n325_s/COUT</td>
</tr>
<tr>
<td>13.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td>key_control_inst/n324_s/CIN</td>
</tr>
<tr>
<td>13.997</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n324_s/COUT</td>
</tr>
<tr>
<td>13.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][B]</td>
<td>key_control_inst/n323_s/CIN</td>
</tr>
<tr>
<td>14.054</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n323_s/COUT</td>
</tr>
<tr>
<td>14.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[2][A]</td>
<td>key_control_inst/n322_s/CIN</td>
</tr>
<tr>
<td>14.111</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n322_s/COUT</td>
</tr>
<tr>
<td>14.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[2][B]</td>
<td>key_control_inst/n321_s/CIN</td>
</tr>
<tr>
<td>14.674</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n321_s/SUM</td>
</tr>
<tr>
<td>14.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_FREQ_CTRL_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>key_control_inst/ch1_FREQ_CTRL_19_s0/CLK</td>
</tr>
<tr>
<td>10.613</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>key_control_inst/ch1_FREQ_CTRL_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.172, 59.820%; route: 5.031, 36.825%; tC2Q: 0.458, 3.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch1_fre_l_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch1_FREQ_CTRL_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td>key_control_inst/ch1_fre_l_3_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C12[0][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_fre_l_3_s0/Q</td>
</tr>
<tr>
<td>2.453</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C13[1][B]</td>
<td>key_control_inst/n312_s/I0</td>
</tr>
<tr>
<td>3.498</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n312_s/COUT</td>
</tr>
<tr>
<td>3.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td>key_control_inst/n3001_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.061</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3001_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>4.865</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C13[0][B]</td>
<td>key_control_inst/n311_s/I0</td>
</tr>
<tr>
<td>5.910</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n311_s/COUT</td>
</tr>
<tr>
<td>5.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C13[1][A]</td>
<td>key_control_inst/n3002_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>6.473</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3002_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>7.608</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[0][B]</td>
<td>key_control_inst/n310_s/I0</td>
</tr>
<tr>
<td>8.653</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n310_s/COUT</td>
</tr>
<tr>
<td>8.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[1][A]</td>
<td>key_control_inst/n309_s/CIN</td>
</tr>
<tr>
<td>8.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n309_s/COUT</td>
</tr>
<tr>
<td>8.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[1][B]</td>
<td>key_control_inst/n3003_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[2][A]</td>
<td>key_control_inst/n3003_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>8.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[2][B]</td>
<td>key_control_inst/n3003_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>8.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>8.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C16[0][A]</td>
<td>key_control_inst/n3003_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>8.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>8.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C16[0][B]</td>
<td>key_control_inst/n3003_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>8.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>8.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C16[1][A]</td>
<td>key_control_inst/n3003_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>9.558</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>10.362</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[0][A]</td>
<td>key_control_inst/n303_s/I0</td>
</tr>
<tr>
<td>11.407</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n303_s/COUT</td>
</tr>
<tr>
<td>11.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[0][B]</td>
<td>key_control_inst/n302_s/CIN</td>
</tr>
<tr>
<td>11.970</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n302_s/SUM</td>
</tr>
<tr>
<td>13.276</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[2][B]</td>
<td>key_control_inst/n327_s/I1</td>
</tr>
<tr>
<td>13.826</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n327_s/COUT</td>
</tr>
<tr>
<td>13.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C13[0][A]</td>
<td>key_control_inst/n326_s/CIN</td>
</tr>
<tr>
<td>13.883</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n326_s/COUT</td>
</tr>
<tr>
<td>13.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[0][B]</td>
<td>key_control_inst/n325_s/CIN</td>
</tr>
<tr>
<td>13.940</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n325_s/COUT</td>
</tr>
<tr>
<td>13.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td>key_control_inst/n324_s/CIN</td>
</tr>
<tr>
<td>13.997</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n324_s/COUT</td>
</tr>
<tr>
<td>13.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][B]</td>
<td>key_control_inst/n323_s/CIN</td>
</tr>
<tr>
<td>14.054</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n323_s/COUT</td>
</tr>
<tr>
<td>14.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[2][A]</td>
<td>key_control_inst/n322_s/CIN</td>
</tr>
<tr>
<td>14.617</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n322_s/SUM</td>
</tr>
<tr>
<td>14.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_FREQ_CTRL_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>key_control_inst/ch1_FREQ_CTRL_18_s0/CLK</td>
</tr>
<tr>
<td>10.613</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>key_control_inst/ch1_FREQ_CTRL_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.115, 59.652%; route: 5.031, 36.979%; tC2Q: 0.458, 3.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch1_fre_l_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch1_FREQ_CTRL_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td>key_control_inst/ch1_fre_l_3_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C12[0][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_fre_l_3_s0/Q</td>
</tr>
<tr>
<td>2.453</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C13[1][B]</td>
<td>key_control_inst/n312_s/I0</td>
</tr>
<tr>
<td>3.498</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n312_s/COUT</td>
</tr>
<tr>
<td>3.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td>key_control_inst/n3001_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.061</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3001_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>4.865</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C13[0][B]</td>
<td>key_control_inst/n311_s/I0</td>
</tr>
<tr>
<td>5.910</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n311_s/COUT</td>
</tr>
<tr>
<td>5.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C13[1][A]</td>
<td>key_control_inst/n3002_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>6.473</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3002_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>7.608</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[0][B]</td>
<td>key_control_inst/n310_s/I0</td>
</tr>
<tr>
<td>8.653</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n310_s/COUT</td>
</tr>
<tr>
<td>8.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[1][A]</td>
<td>key_control_inst/n309_s/CIN</td>
</tr>
<tr>
<td>8.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n309_s/COUT</td>
</tr>
<tr>
<td>8.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[1][B]</td>
<td>key_control_inst/n3003_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[2][A]</td>
<td>key_control_inst/n3003_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>8.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[2][B]</td>
<td>key_control_inst/n3003_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>8.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>8.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C16[0][A]</td>
<td>key_control_inst/n3003_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>8.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>8.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C16[0][B]</td>
<td>key_control_inst/n3003_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>8.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>8.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C16[1][A]</td>
<td>key_control_inst/n3003_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>9.558</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>10.362</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[0][A]</td>
<td>key_control_inst/n303_s/I0</td>
</tr>
<tr>
<td>11.407</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n303_s/COUT</td>
</tr>
<tr>
<td>11.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[0][B]</td>
<td>key_control_inst/n302_s/CIN</td>
</tr>
<tr>
<td>11.970</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n302_s/SUM</td>
</tr>
<tr>
<td>13.276</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[2][B]</td>
<td>key_control_inst/n327_s/I1</td>
</tr>
<tr>
<td>13.826</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n327_s/COUT</td>
</tr>
<tr>
<td>13.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C13[0][A]</td>
<td>key_control_inst/n326_s/CIN</td>
</tr>
<tr>
<td>13.883</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n326_s/COUT</td>
</tr>
<tr>
<td>13.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[0][B]</td>
<td>key_control_inst/n325_s/CIN</td>
</tr>
<tr>
<td>13.940</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n325_s/COUT</td>
</tr>
<tr>
<td>13.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td>key_control_inst/n324_s/CIN</td>
</tr>
<tr>
<td>13.997</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n324_s/COUT</td>
</tr>
<tr>
<td>13.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][B]</td>
<td>key_control_inst/n323_s/CIN</td>
</tr>
<tr>
<td>14.560</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n323_s/SUM</td>
</tr>
<tr>
<td>14.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_FREQ_CTRL_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>key_control_inst/ch1_FREQ_CTRL_17_s0/CLK</td>
</tr>
<tr>
<td>10.613</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>key_control_inst/ch1_FREQ_CTRL_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.058, 59.482%; route: 5.031, 37.135%; tC2Q: 0.458, 3.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch2_fre_l_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch2_FREQ_CTRL_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>key_control_inst/ch2_fre_l_1_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch2_fre_l_1_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>key_control_inst/n379_s/I0</td>
</tr>
<tr>
<td>3.837</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n379_s/COUT</td>
</tr>
<tr>
<td>3.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>key_control_inst/n378_s/CIN</td>
</tr>
<tr>
<td>3.894</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n378_s/COUT</td>
</tr>
<tr>
<td>3.894</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>key_control_inst/n377_s/CIN</td>
</tr>
<tr>
<td>3.951</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n377_s/COUT</td>
</tr>
<tr>
<td>3.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>key_control_inst/n3651_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.008</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3651_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>4.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>key_control_inst/n3651_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>4.571</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3651_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>5.376</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][A]</td>
<td>key_control_inst/n3652_DOUT_1_s/I0</td>
</tr>
<tr>
<td>6.421</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>6.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][B]</td>
<td>key_control_inst/n3652_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>6.478</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>6.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][A]</td>
<td>key_control_inst/n3652_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.041</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>7.862</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[1][B]</td>
<td>key_control_inst/n3653_DOUT_2_s/I0</td>
</tr>
<tr>
<td>8.907</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[2][A]</td>
<td>key_control_inst/n3653_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.964</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>8.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[2][B]</td>
<td>key_control_inst/n3653_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>9.021</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>9.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][A]</td>
<td>key_control_inst/n3653_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>9.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td>key_control_inst/n3653_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>9.641</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>10.445</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[2][B]</td>
<td>key_control_inst/n369_s/I0</td>
</tr>
<tr>
<td>11.490</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n369_s/COUT</td>
</tr>
<tr>
<td>11.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[0][A]</td>
<td>key_control_inst/n368_s/CIN</td>
</tr>
<tr>
<td>11.547</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n368_s/COUT</td>
</tr>
<tr>
<td>11.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[0][B]</td>
<td>key_control_inst/n367_s/CIN</td>
</tr>
<tr>
<td>12.110</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n367_s/SUM</td>
</tr>
<tr>
<td>12.931</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[2][B]</td>
<td>key_control_inst/n392_s/I1</td>
</tr>
<tr>
<td>13.481</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n392_s/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C8[0][A]</td>
<td>key_control_inst/n391_s/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n391_s/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td>key_control_inst/n390_s/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n390_s/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][A]</td>
<td>key_control_inst/n389_s/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n389_s/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][B]</td>
<td>key_control_inst/n388_s/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n388_s/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td>key_control_inst/n387_s/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n387_s/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][B]</td>
<td>key_control_inst/n386_s/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n386_s/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td>key_control_inst/n385_s/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n385_s/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[0][B]</td>
<td>key_control_inst/n384_s/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n384_s/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td>key_control_inst/n383_s/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n383_s/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td>key_control_inst/n382_s/CIN</td>
</tr>
<tr>
<td>14.557</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n382_s/SUM</td>
</tr>
<tr>
<td>14.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch2_FREQ_CTRL_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>key_control_inst/ch2_FREQ_CTRL_23_s0/CLK</td>
</tr>
<tr>
<td>10.613</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>key_control_inst/ch2_FREQ_CTRL_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.514, 62.861%; route: 4.572, 33.755%; tC2Q: 0.458, 3.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch1_fre_l_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch1_FREQ_CTRL_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td>key_control_inst/ch1_fre_l_3_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C12[0][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_fre_l_3_s0/Q</td>
</tr>
<tr>
<td>2.453</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C13[1][B]</td>
<td>key_control_inst/n312_s/I0</td>
</tr>
<tr>
<td>3.498</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n312_s/COUT</td>
</tr>
<tr>
<td>3.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td>key_control_inst/n3001_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.061</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3001_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>4.865</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C13[0][B]</td>
<td>key_control_inst/n311_s/I0</td>
</tr>
<tr>
<td>5.910</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n311_s/COUT</td>
</tr>
<tr>
<td>5.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C13[1][A]</td>
<td>key_control_inst/n3002_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>6.473</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3002_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>7.608</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[0][B]</td>
<td>key_control_inst/n310_s/I0</td>
</tr>
<tr>
<td>8.653</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n310_s/COUT</td>
</tr>
<tr>
<td>8.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[1][A]</td>
<td>key_control_inst/n309_s/CIN</td>
</tr>
<tr>
<td>8.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n309_s/COUT</td>
</tr>
<tr>
<td>8.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[1][B]</td>
<td>key_control_inst/n3003_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[2][A]</td>
<td>key_control_inst/n3003_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>8.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[2][B]</td>
<td>key_control_inst/n3003_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>8.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>8.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C16[0][A]</td>
<td>key_control_inst/n3003_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>8.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>8.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C16[0][B]</td>
<td>key_control_inst/n3003_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>8.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>8.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C16[1][A]</td>
<td>key_control_inst/n3003_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>9.558</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>10.362</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[0][A]</td>
<td>key_control_inst/n303_s/I0</td>
</tr>
<tr>
<td>11.407</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n303_s/COUT</td>
</tr>
<tr>
<td>11.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[0][B]</td>
<td>key_control_inst/n302_s/CIN</td>
</tr>
<tr>
<td>11.970</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n302_s/SUM</td>
</tr>
<tr>
<td>13.276</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[2][B]</td>
<td>key_control_inst/n327_s/I1</td>
</tr>
<tr>
<td>13.826</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n327_s/COUT</td>
</tr>
<tr>
<td>13.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C13[0][A]</td>
<td>key_control_inst/n326_s/CIN</td>
</tr>
<tr>
<td>13.883</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n326_s/COUT</td>
</tr>
<tr>
<td>13.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[0][B]</td>
<td>key_control_inst/n325_s/CIN</td>
</tr>
<tr>
<td>13.940</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n325_s/COUT</td>
</tr>
<tr>
<td>13.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td>key_control_inst/n324_s/CIN</td>
</tr>
<tr>
<td>14.503</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n324_s/SUM</td>
</tr>
<tr>
<td>14.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_FREQ_CTRL_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>key_control_inst/ch1_FREQ_CTRL_16_s0/CLK</td>
</tr>
<tr>
<td>10.613</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>key_control_inst/ch1_FREQ_CTRL_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.001, 59.311%; route: 5.031, 37.292%; tC2Q: 0.458, 3.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch2_fre_l_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch2_FREQ_CTRL_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>key_control_inst/ch2_fre_l_1_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch2_fre_l_1_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>key_control_inst/n379_s/I0</td>
</tr>
<tr>
<td>3.837</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n379_s/COUT</td>
</tr>
<tr>
<td>3.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>key_control_inst/n378_s/CIN</td>
</tr>
<tr>
<td>3.894</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n378_s/COUT</td>
</tr>
<tr>
<td>3.894</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>key_control_inst/n377_s/CIN</td>
</tr>
<tr>
<td>3.951</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n377_s/COUT</td>
</tr>
<tr>
<td>3.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>key_control_inst/n3651_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.008</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3651_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>4.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>key_control_inst/n3651_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>4.571</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3651_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>5.376</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][A]</td>
<td>key_control_inst/n3652_DOUT_1_s/I0</td>
</tr>
<tr>
<td>6.421</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>6.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][B]</td>
<td>key_control_inst/n3652_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>6.478</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>6.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][A]</td>
<td>key_control_inst/n3652_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.041</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>7.862</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[1][B]</td>
<td>key_control_inst/n3653_DOUT_2_s/I0</td>
</tr>
<tr>
<td>8.907</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[2][A]</td>
<td>key_control_inst/n3653_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.964</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>8.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[2][B]</td>
<td>key_control_inst/n3653_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>9.021</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>9.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][A]</td>
<td>key_control_inst/n3653_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>9.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td>key_control_inst/n3653_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>9.641</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>10.445</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[2][B]</td>
<td>key_control_inst/n369_s/I0</td>
</tr>
<tr>
<td>11.490</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n369_s/COUT</td>
</tr>
<tr>
<td>11.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[0][A]</td>
<td>key_control_inst/n368_s/CIN</td>
</tr>
<tr>
<td>11.547</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n368_s/COUT</td>
</tr>
<tr>
<td>11.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[0][B]</td>
<td>key_control_inst/n367_s/CIN</td>
</tr>
<tr>
<td>12.110</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n367_s/SUM</td>
</tr>
<tr>
<td>12.931</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[2][B]</td>
<td>key_control_inst/n392_s/I1</td>
</tr>
<tr>
<td>13.481</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n392_s/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C8[0][A]</td>
<td>key_control_inst/n391_s/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n391_s/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td>key_control_inst/n390_s/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n390_s/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][A]</td>
<td>key_control_inst/n389_s/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n389_s/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][B]</td>
<td>key_control_inst/n388_s/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n388_s/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td>key_control_inst/n387_s/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n387_s/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][B]</td>
<td>key_control_inst/n386_s/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n386_s/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td>key_control_inst/n385_s/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n385_s/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[0][B]</td>
<td>key_control_inst/n384_s/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n384_s/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td>key_control_inst/n383_s/CIN</td>
</tr>
<tr>
<td>14.500</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n383_s/SUM</td>
</tr>
<tr>
<td>14.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch2_FREQ_CTRL_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>key_control_inst/ch2_FREQ_CTRL_22_s0/CLK</td>
</tr>
<tr>
<td>10.613</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>key_control_inst/ch2_FREQ_CTRL_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.457, 62.705%; route: 4.572, 33.897%; tC2Q: 0.458, 3.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch1_fre_l_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch1_FREQ_CTRL_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td>key_control_inst/ch1_fre_l_3_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C12[0][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_fre_l_3_s0/Q</td>
</tr>
<tr>
<td>2.453</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C13[1][B]</td>
<td>key_control_inst/n312_s/I0</td>
</tr>
<tr>
<td>3.498</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n312_s/COUT</td>
</tr>
<tr>
<td>3.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td>key_control_inst/n3001_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.061</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3001_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>4.865</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C13[0][B]</td>
<td>key_control_inst/n311_s/I0</td>
</tr>
<tr>
<td>5.910</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n311_s/COUT</td>
</tr>
<tr>
<td>5.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C13[1][A]</td>
<td>key_control_inst/n3002_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>6.473</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3002_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>7.608</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[0][B]</td>
<td>key_control_inst/n310_s/I0</td>
</tr>
<tr>
<td>8.653</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n310_s/COUT</td>
</tr>
<tr>
<td>8.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[1][A]</td>
<td>key_control_inst/n309_s/CIN</td>
</tr>
<tr>
<td>8.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n309_s/COUT</td>
</tr>
<tr>
<td>8.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[1][B]</td>
<td>key_control_inst/n3003_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[2][A]</td>
<td>key_control_inst/n3003_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>8.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[2][B]</td>
<td>key_control_inst/n3003_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>8.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>8.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C16[0][A]</td>
<td>key_control_inst/n3003_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>8.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>8.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C16[0][B]</td>
<td>key_control_inst/n3003_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>8.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>8.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C16[1][A]</td>
<td>key_control_inst/n3003_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>9.558</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>10.362</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[0][A]</td>
<td>key_control_inst/n303_s/I0</td>
</tr>
<tr>
<td>11.407</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n303_s/COUT</td>
</tr>
<tr>
<td>11.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[0][B]</td>
<td>key_control_inst/n302_s/CIN</td>
</tr>
<tr>
<td>11.970</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n302_s/SUM</td>
</tr>
<tr>
<td>13.276</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[2][B]</td>
<td>key_control_inst/n327_s/I1</td>
</tr>
<tr>
<td>13.826</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n327_s/COUT</td>
</tr>
<tr>
<td>13.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C13[0][A]</td>
<td>key_control_inst/n326_s/CIN</td>
</tr>
<tr>
<td>13.883</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n326_s/COUT</td>
</tr>
<tr>
<td>13.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[0][B]</td>
<td>key_control_inst/n325_s/CIN</td>
</tr>
<tr>
<td>14.446</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n325_s/SUM</td>
</tr>
<tr>
<td>14.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_FREQ_CTRL_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td>key_control_inst/ch1_FREQ_CTRL_15_s0/CLK</td>
</tr>
<tr>
<td>10.613</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[0][B]</td>
<td>key_control_inst/ch1_FREQ_CTRL_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.944, 59.138%; route: 5.031, 37.450%; tC2Q: 0.458, 3.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch2_fre_l_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch2_FREQ_CTRL_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>key_control_inst/ch2_fre_l_1_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch2_fre_l_1_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>key_control_inst/n379_s/I0</td>
</tr>
<tr>
<td>3.837</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n379_s/COUT</td>
</tr>
<tr>
<td>3.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>key_control_inst/n378_s/CIN</td>
</tr>
<tr>
<td>3.894</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n378_s/COUT</td>
</tr>
<tr>
<td>3.894</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>key_control_inst/n377_s/CIN</td>
</tr>
<tr>
<td>3.951</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n377_s/COUT</td>
</tr>
<tr>
<td>3.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>key_control_inst/n3651_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.008</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3651_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>4.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>key_control_inst/n3651_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>4.571</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3651_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>5.376</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][A]</td>
<td>key_control_inst/n3652_DOUT_1_s/I0</td>
</tr>
<tr>
<td>6.421</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>6.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][B]</td>
<td>key_control_inst/n3652_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>6.478</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>6.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][A]</td>
<td>key_control_inst/n3652_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.041</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>7.862</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[1][B]</td>
<td>key_control_inst/n3653_DOUT_2_s/I0</td>
</tr>
<tr>
<td>8.907</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[2][A]</td>
<td>key_control_inst/n3653_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.964</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>8.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[2][B]</td>
<td>key_control_inst/n3653_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>9.021</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>9.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][A]</td>
<td>key_control_inst/n3653_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>9.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td>key_control_inst/n3653_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>9.641</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>10.445</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[2][B]</td>
<td>key_control_inst/n369_s/I0</td>
</tr>
<tr>
<td>11.490</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n369_s/COUT</td>
</tr>
<tr>
<td>11.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[0][A]</td>
<td>key_control_inst/n368_s/CIN</td>
</tr>
<tr>
<td>11.547</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n368_s/COUT</td>
</tr>
<tr>
<td>11.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[0][B]</td>
<td>key_control_inst/n367_s/CIN</td>
</tr>
<tr>
<td>12.110</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n367_s/SUM</td>
</tr>
<tr>
<td>12.931</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[2][B]</td>
<td>key_control_inst/n392_s/I1</td>
</tr>
<tr>
<td>13.481</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n392_s/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C8[0][A]</td>
<td>key_control_inst/n391_s/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n391_s/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td>key_control_inst/n390_s/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n390_s/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][A]</td>
<td>key_control_inst/n389_s/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n389_s/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][B]</td>
<td>key_control_inst/n388_s/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n388_s/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td>key_control_inst/n387_s/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n387_s/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][B]</td>
<td>key_control_inst/n386_s/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n386_s/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td>key_control_inst/n385_s/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n385_s/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[0][B]</td>
<td>key_control_inst/n384_s/CIN</td>
</tr>
<tr>
<td>14.443</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n384_s/SUM</td>
</tr>
<tr>
<td>14.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch2_FREQ_CTRL_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>key_control_inst/ch2_FREQ_CTRL_21_s0/CLK</td>
</tr>
<tr>
<td>10.613</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>key_control_inst/ch2_FREQ_CTRL_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.400, 62.546%; route: 4.572, 34.041%; tC2Q: 0.458, 3.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.776</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch1_fre_l_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch1_FREQ_CTRL_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td>key_control_inst/ch1_fre_l_3_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C12[0][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_fre_l_3_s0/Q</td>
</tr>
<tr>
<td>2.453</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C13[1][B]</td>
<td>key_control_inst/n312_s/I0</td>
</tr>
<tr>
<td>3.498</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n312_s/COUT</td>
</tr>
<tr>
<td>3.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td>key_control_inst/n3001_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.061</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3001_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>4.865</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C13[0][B]</td>
<td>key_control_inst/n311_s/I0</td>
</tr>
<tr>
<td>5.910</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n311_s/COUT</td>
</tr>
<tr>
<td>5.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C13[1][A]</td>
<td>key_control_inst/n3002_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>6.473</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3002_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>7.608</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[0][B]</td>
<td>key_control_inst/n310_s/I0</td>
</tr>
<tr>
<td>8.653</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n310_s/COUT</td>
</tr>
<tr>
<td>8.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[1][A]</td>
<td>key_control_inst/n309_s/CIN</td>
</tr>
<tr>
<td>8.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n309_s/COUT</td>
</tr>
<tr>
<td>8.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[1][B]</td>
<td>key_control_inst/n3003_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[2][A]</td>
<td>key_control_inst/n3003_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>8.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[2][B]</td>
<td>key_control_inst/n3003_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>8.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>8.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C16[0][A]</td>
<td>key_control_inst/n3003_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>8.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>8.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C16[0][B]</td>
<td>key_control_inst/n3003_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>8.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>8.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C16[1][A]</td>
<td>key_control_inst/n3003_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>9.558</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>10.362</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[0][A]</td>
<td>key_control_inst/n303_s/I0</td>
</tr>
<tr>
<td>11.407</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n303_s/COUT</td>
</tr>
<tr>
<td>11.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[0][B]</td>
<td>key_control_inst/n302_s/CIN</td>
</tr>
<tr>
<td>11.970</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n302_s/SUM</td>
</tr>
<tr>
<td>13.276</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[2][B]</td>
<td>key_control_inst/n327_s/I1</td>
</tr>
<tr>
<td>13.826</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n327_s/COUT</td>
</tr>
<tr>
<td>13.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C13[0][A]</td>
<td>key_control_inst/n326_s/CIN</td>
</tr>
<tr>
<td>14.389</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n326_s/SUM</td>
</tr>
<tr>
<td>14.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_FREQ_CTRL_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>key_control_inst/ch1_FREQ_CTRL_14_s0/CLK</td>
</tr>
<tr>
<td>10.613</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>key_control_inst/ch1_FREQ_CTRL_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.887, 58.964%; route: 5.031, 37.610%; tC2Q: 0.458, 3.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch2_fre_l_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch2_FREQ_CTRL_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>key_control_inst/ch2_fre_l_1_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch2_fre_l_1_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>key_control_inst/n379_s/I0</td>
</tr>
<tr>
<td>3.837</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n379_s/COUT</td>
</tr>
<tr>
<td>3.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>key_control_inst/n378_s/CIN</td>
</tr>
<tr>
<td>3.894</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n378_s/COUT</td>
</tr>
<tr>
<td>3.894</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>key_control_inst/n377_s/CIN</td>
</tr>
<tr>
<td>3.951</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n377_s/COUT</td>
</tr>
<tr>
<td>3.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>key_control_inst/n3651_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.008</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3651_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>4.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>key_control_inst/n3651_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>4.571</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3651_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>5.376</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][A]</td>
<td>key_control_inst/n3652_DOUT_1_s/I0</td>
</tr>
<tr>
<td>6.421</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>6.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][B]</td>
<td>key_control_inst/n3652_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>6.478</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>6.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][A]</td>
<td>key_control_inst/n3652_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.041</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>7.862</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[1][B]</td>
<td>key_control_inst/n3653_DOUT_2_s/I0</td>
</tr>
<tr>
<td>8.907</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[2][A]</td>
<td>key_control_inst/n3653_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.964</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>8.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[2][B]</td>
<td>key_control_inst/n3653_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>9.021</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>9.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][A]</td>
<td>key_control_inst/n3653_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>9.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td>key_control_inst/n3653_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>9.641</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>10.445</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[2][B]</td>
<td>key_control_inst/n369_s/I0</td>
</tr>
<tr>
<td>11.490</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n369_s/COUT</td>
</tr>
<tr>
<td>11.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[0][A]</td>
<td>key_control_inst/n368_s/CIN</td>
</tr>
<tr>
<td>11.547</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n368_s/COUT</td>
</tr>
<tr>
<td>11.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[0][B]</td>
<td>key_control_inst/n367_s/CIN</td>
</tr>
<tr>
<td>12.110</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n367_s/SUM</td>
</tr>
<tr>
<td>12.931</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[2][B]</td>
<td>key_control_inst/n392_s/I1</td>
</tr>
<tr>
<td>13.481</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n392_s/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C8[0][A]</td>
<td>key_control_inst/n391_s/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n391_s/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td>key_control_inst/n390_s/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n390_s/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][A]</td>
<td>key_control_inst/n389_s/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n389_s/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][B]</td>
<td>key_control_inst/n388_s/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n388_s/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td>key_control_inst/n387_s/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n387_s/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][B]</td>
<td>key_control_inst/n386_s/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n386_s/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td>key_control_inst/n385_s/CIN</td>
</tr>
<tr>
<td>14.386</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n385_s/SUM</td>
</tr>
<tr>
<td>14.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch2_FREQ_CTRL_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>key_control_inst/ch2_FREQ_CTRL_20_s0/CLK</td>
</tr>
<tr>
<td>10.613</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>key_control_inst/ch2_FREQ_CTRL_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.343, 62.387%; route: 4.572, 34.186%; tC2Q: 0.458, 3.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch1_fre_l_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch1_FREQ_CTRL_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td>key_control_inst/ch1_fre_l_3_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C12[0][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_fre_l_3_s0/Q</td>
</tr>
<tr>
<td>2.453</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C13[1][B]</td>
<td>key_control_inst/n312_s/I0</td>
</tr>
<tr>
<td>3.498</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n312_s/COUT</td>
</tr>
<tr>
<td>3.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td>key_control_inst/n3001_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.061</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3001_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>4.865</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C13[0][B]</td>
<td>key_control_inst/n311_s/I0</td>
</tr>
<tr>
<td>5.910</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n311_s/COUT</td>
</tr>
<tr>
<td>5.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C13[1][A]</td>
<td>key_control_inst/n3002_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>6.473</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3002_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>7.608</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[0][B]</td>
<td>key_control_inst/n310_s/I0</td>
</tr>
<tr>
<td>8.653</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n310_s/COUT</td>
</tr>
<tr>
<td>8.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[1][A]</td>
<td>key_control_inst/n309_s/CIN</td>
</tr>
<tr>
<td>8.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n309_s/COUT</td>
</tr>
<tr>
<td>8.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[1][B]</td>
<td>key_control_inst/n3003_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[2][A]</td>
<td>key_control_inst/n3003_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>8.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[2][B]</td>
<td>key_control_inst/n3003_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>9.387</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>10.191</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C15[1][B]</td>
<td>key_control_inst/n306_s/I0</td>
</tr>
<tr>
<td>11.236</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n306_s/COUT</td>
</tr>
<tr>
<td>11.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C15[2][A]</td>
<td>key_control_inst/n305_s/CIN</td>
</tr>
<tr>
<td>11.799</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n305_s/SUM</td>
</tr>
<tr>
<td>13.105</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>key_control_inst/n330_s/I1</td>
</tr>
<tr>
<td>13.655</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n330_s/COUT</td>
</tr>
<tr>
<td>13.655</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C12[1][B]</td>
<td>key_control_inst/n329_s/CIN</td>
</tr>
<tr>
<td>13.712</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n329_s/COUT</td>
</tr>
<tr>
<td>13.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[2][A]</td>
<td>key_control_inst/n328_s/CIN</td>
</tr>
<tr>
<td>13.769</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n328_s/COUT</td>
</tr>
<tr>
<td>13.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[2][B]</td>
<td>key_control_inst/n327_s/CIN</td>
</tr>
<tr>
<td>14.332</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n327_s/SUM</td>
</tr>
<tr>
<td>14.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_FREQ_CTRL_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>key_control_inst/ch1_FREQ_CTRL_13_s0/CLK</td>
</tr>
<tr>
<td>10.613</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>key_control_inst/ch1_FREQ_CTRL_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.830, 58.788%; route: 5.031, 37.771%; tC2Q: 0.458, 3.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch2_fre_l_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch2_FREQ_CTRL_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>key_control_inst/ch2_fre_l_1_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch2_fre_l_1_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>key_control_inst/n379_s/I0</td>
</tr>
<tr>
<td>3.837</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n379_s/COUT</td>
</tr>
<tr>
<td>3.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>key_control_inst/n378_s/CIN</td>
</tr>
<tr>
<td>3.894</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n378_s/COUT</td>
</tr>
<tr>
<td>3.894</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>key_control_inst/n377_s/CIN</td>
</tr>
<tr>
<td>3.951</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n377_s/COUT</td>
</tr>
<tr>
<td>3.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>key_control_inst/n3651_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.008</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3651_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>4.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>key_control_inst/n3651_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>4.571</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3651_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>5.376</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][A]</td>
<td>key_control_inst/n3652_DOUT_1_s/I0</td>
</tr>
<tr>
<td>6.421</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>6.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][B]</td>
<td>key_control_inst/n3652_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>6.478</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>6.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][A]</td>
<td>key_control_inst/n3652_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.041</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>7.862</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[1][B]</td>
<td>key_control_inst/n3653_DOUT_2_s/I0</td>
</tr>
<tr>
<td>8.907</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[2][A]</td>
<td>key_control_inst/n3653_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.964</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>8.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[2][B]</td>
<td>key_control_inst/n3653_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>9.021</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>9.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][A]</td>
<td>key_control_inst/n3653_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>9.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td>key_control_inst/n3653_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>9.641</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>10.445</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[2][B]</td>
<td>key_control_inst/n369_s/I0</td>
</tr>
<tr>
<td>11.490</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n369_s/COUT</td>
</tr>
<tr>
<td>11.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[0][A]</td>
<td>key_control_inst/n368_s/CIN</td>
</tr>
<tr>
<td>11.547</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n368_s/COUT</td>
</tr>
<tr>
<td>11.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[0][B]</td>
<td>key_control_inst/n367_s/CIN</td>
</tr>
<tr>
<td>12.110</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n367_s/SUM</td>
</tr>
<tr>
<td>12.931</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[2][B]</td>
<td>key_control_inst/n392_s/I1</td>
</tr>
<tr>
<td>13.481</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n392_s/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C8[0][A]</td>
<td>key_control_inst/n391_s/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n391_s/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td>key_control_inst/n390_s/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n390_s/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][A]</td>
<td>key_control_inst/n389_s/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n389_s/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][B]</td>
<td>key_control_inst/n388_s/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n388_s/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td>key_control_inst/n387_s/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n387_s/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][B]</td>
<td>key_control_inst/n386_s/CIN</td>
</tr>
<tr>
<td>14.329</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n386_s/SUM</td>
</tr>
<tr>
<td>14.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch2_FREQ_CTRL_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>key_control_inst/ch2_FREQ_CTRL_19_s0/CLK</td>
</tr>
<tr>
<td>10.613</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>key_control_inst/ch2_FREQ_CTRL_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.286, 62.226%; route: 4.572, 34.332%; tC2Q: 0.458, 3.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch1_fre_l_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch1_FREQ_CTRL_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td>key_control_inst/ch1_fre_l_3_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C12[0][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_fre_l_3_s0/Q</td>
</tr>
<tr>
<td>2.453</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C13[1][B]</td>
<td>key_control_inst/n312_s/I0</td>
</tr>
<tr>
<td>3.498</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n312_s/COUT</td>
</tr>
<tr>
<td>3.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td>key_control_inst/n3001_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.061</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3001_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>4.865</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C13[0][B]</td>
<td>key_control_inst/n311_s/I0</td>
</tr>
<tr>
<td>5.910</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n311_s/COUT</td>
</tr>
<tr>
<td>5.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C13[1][A]</td>
<td>key_control_inst/n3002_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>6.473</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3002_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>7.608</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[0][B]</td>
<td>key_control_inst/n310_s/I0</td>
</tr>
<tr>
<td>8.653</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n310_s/COUT</td>
</tr>
<tr>
<td>8.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[1][A]</td>
<td>key_control_inst/n309_s/CIN</td>
</tr>
<tr>
<td>8.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n309_s/COUT</td>
</tr>
<tr>
<td>8.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[1][B]</td>
<td>key_control_inst/n3003_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[2][A]</td>
<td>key_control_inst/n3003_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>8.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[2][B]</td>
<td>key_control_inst/n3003_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>9.387</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>10.191</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C15[1][B]</td>
<td>key_control_inst/n306_s/I0</td>
</tr>
<tr>
<td>11.236</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n306_s/COUT</td>
</tr>
<tr>
<td>11.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C15[2][A]</td>
<td>key_control_inst/n305_s/CIN</td>
</tr>
<tr>
<td>11.799</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n305_s/SUM</td>
</tr>
<tr>
<td>13.105</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>key_control_inst/n330_s/I1</td>
</tr>
<tr>
<td>13.655</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n330_s/COUT</td>
</tr>
<tr>
<td>13.655</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C12[1][B]</td>
<td>key_control_inst/n329_s/CIN</td>
</tr>
<tr>
<td>13.712</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n329_s/COUT</td>
</tr>
<tr>
<td>13.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[2][A]</td>
<td>key_control_inst/n328_s/CIN</td>
</tr>
<tr>
<td>14.275</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n328_s/SUM</td>
</tr>
<tr>
<td>14.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[2][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_FREQ_CTRL_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][A]</td>
<td>key_control_inst/ch1_FREQ_CTRL_12_s0/CLK</td>
</tr>
<tr>
<td>10.613</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C12[2][A]</td>
<td>key_control_inst/ch1_FREQ_CTRL_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.773, 58.611%; route: 5.031, 37.933%; tC2Q: 0.458, 3.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch2_fre_l_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch2_FREQ_CTRL_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>key_control_inst/ch2_fre_l_1_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch2_fre_l_1_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>key_control_inst/n379_s/I0</td>
</tr>
<tr>
<td>3.837</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n379_s/COUT</td>
</tr>
<tr>
<td>3.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>key_control_inst/n378_s/CIN</td>
</tr>
<tr>
<td>3.894</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n378_s/COUT</td>
</tr>
<tr>
<td>3.894</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>key_control_inst/n377_s/CIN</td>
</tr>
<tr>
<td>3.951</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n377_s/COUT</td>
</tr>
<tr>
<td>3.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>key_control_inst/n3651_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.008</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3651_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>4.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>key_control_inst/n3651_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>4.571</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3651_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>5.376</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][A]</td>
<td>key_control_inst/n3652_DOUT_1_s/I0</td>
</tr>
<tr>
<td>6.421</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>6.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][B]</td>
<td>key_control_inst/n3652_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>6.478</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>6.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][A]</td>
<td>key_control_inst/n3652_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.041</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>7.862</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[1][B]</td>
<td>key_control_inst/n3653_DOUT_2_s/I0</td>
</tr>
<tr>
<td>8.907</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[2][A]</td>
<td>key_control_inst/n3653_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.964</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>8.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[2][B]</td>
<td>key_control_inst/n3653_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>9.021</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>9.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][A]</td>
<td>key_control_inst/n3653_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>9.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td>key_control_inst/n3653_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>9.641</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>10.445</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[2][B]</td>
<td>key_control_inst/n369_s/I0</td>
</tr>
<tr>
<td>11.490</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n369_s/COUT</td>
</tr>
<tr>
<td>11.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[0][A]</td>
<td>key_control_inst/n368_s/CIN</td>
</tr>
<tr>
<td>11.547</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n368_s/COUT</td>
</tr>
<tr>
<td>11.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[0][B]</td>
<td>key_control_inst/n367_s/CIN</td>
</tr>
<tr>
<td>12.110</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n367_s/SUM</td>
</tr>
<tr>
<td>12.931</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[2][B]</td>
<td>key_control_inst/n392_s/I1</td>
</tr>
<tr>
<td>13.481</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n392_s/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C8[0][A]</td>
<td>key_control_inst/n391_s/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n391_s/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td>key_control_inst/n390_s/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n390_s/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][A]</td>
<td>key_control_inst/n389_s/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n389_s/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][B]</td>
<td>key_control_inst/n388_s/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n388_s/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td>key_control_inst/n387_s/CIN</td>
</tr>
<tr>
<td>14.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n387_s/SUM</td>
</tr>
<tr>
<td>14.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch2_FREQ_CTRL_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>key_control_inst/ch2_FREQ_CTRL_18_s0/CLK</td>
</tr>
<tr>
<td>10.613</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>key_control_inst/ch2_FREQ_CTRL_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.229, 62.063%; route: 4.572, 34.480%; tC2Q: 0.458, 3.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch1_fre_l_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch1_FREQ_CTRL_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td>key_control_inst/ch1_fre_l_3_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C12[0][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_fre_l_3_s0/Q</td>
</tr>
<tr>
<td>2.453</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C13[1][B]</td>
<td>key_control_inst/n312_s/I0</td>
</tr>
<tr>
<td>3.498</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n312_s/COUT</td>
</tr>
<tr>
<td>3.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td>key_control_inst/n3001_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.061</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3001_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>4.865</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C13[0][B]</td>
<td>key_control_inst/n311_s/I0</td>
</tr>
<tr>
<td>5.910</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n311_s/COUT</td>
</tr>
<tr>
<td>5.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C13[1][A]</td>
<td>key_control_inst/n3002_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>6.473</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3002_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>7.608</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[0][B]</td>
<td>key_control_inst/n310_s/I0</td>
</tr>
<tr>
<td>8.653</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n310_s/COUT</td>
</tr>
<tr>
<td>8.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[1][A]</td>
<td>key_control_inst/n309_s/CIN</td>
</tr>
<tr>
<td>8.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n309_s/COUT</td>
</tr>
<tr>
<td>8.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[1][B]</td>
<td>key_control_inst/n3003_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[2][A]</td>
<td>key_control_inst/n3003_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>8.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C15[2][B]</td>
<td>key_control_inst/n3003_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>9.387</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3003_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>10.191</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C15[1][B]</td>
<td>key_control_inst/n306_s/I0</td>
</tr>
<tr>
<td>11.236</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n306_s/COUT</td>
</tr>
<tr>
<td>11.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C15[2][A]</td>
<td>key_control_inst/n305_s/CIN</td>
</tr>
<tr>
<td>11.799</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n305_s/SUM</td>
</tr>
<tr>
<td>13.105</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>key_control_inst/n330_s/I1</td>
</tr>
<tr>
<td>13.655</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n330_s/COUT</td>
</tr>
<tr>
<td>13.655</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C12[1][B]</td>
<td>key_control_inst/n329_s/CIN</td>
</tr>
<tr>
<td>14.218</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n329_s/SUM</td>
</tr>
<tr>
<td>14.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_FREQ_CTRL_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][B]</td>
<td>key_control_inst/ch1_FREQ_CTRL_11_s0/CLK</td>
</tr>
<tr>
<td>10.613</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C12[1][B]</td>
<td>key_control_inst/ch1_FREQ_CTRL_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.716, 58.432%; route: 5.031, 38.097%; tC2Q: 0.458, 3.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch2_fre_l_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch2_FREQ_CTRL_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>key_control_inst/ch2_fre_l_1_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch2_fre_l_1_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>key_control_inst/n379_s/I0</td>
</tr>
<tr>
<td>3.837</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n379_s/COUT</td>
</tr>
<tr>
<td>3.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>key_control_inst/n378_s/CIN</td>
</tr>
<tr>
<td>3.894</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n378_s/COUT</td>
</tr>
<tr>
<td>3.894</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>key_control_inst/n377_s/CIN</td>
</tr>
<tr>
<td>3.951</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n377_s/COUT</td>
</tr>
<tr>
<td>3.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>key_control_inst/n3651_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.008</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3651_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>4.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>key_control_inst/n3651_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>4.571</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3651_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>5.376</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][A]</td>
<td>key_control_inst/n3652_DOUT_1_s/I0</td>
</tr>
<tr>
<td>6.421</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>6.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][B]</td>
<td>key_control_inst/n3652_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>6.478</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>6.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][A]</td>
<td>key_control_inst/n3652_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.041</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>7.862</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[1][B]</td>
<td>key_control_inst/n3653_DOUT_2_s/I0</td>
</tr>
<tr>
<td>8.907</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[2][A]</td>
<td>key_control_inst/n3653_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.964</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>8.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[2][B]</td>
<td>key_control_inst/n3653_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>9.021</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>9.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][A]</td>
<td>key_control_inst/n3653_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>9.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td>key_control_inst/n3653_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>9.641</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>10.445</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[2][B]</td>
<td>key_control_inst/n369_s/I0</td>
</tr>
<tr>
<td>11.490</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n369_s/COUT</td>
</tr>
<tr>
<td>11.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[0][A]</td>
<td>key_control_inst/n368_s/CIN</td>
</tr>
<tr>
<td>11.547</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n368_s/COUT</td>
</tr>
<tr>
<td>11.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[0][B]</td>
<td>key_control_inst/n367_s/CIN</td>
</tr>
<tr>
<td>12.110</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n367_s/SUM</td>
</tr>
<tr>
<td>12.931</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[2][B]</td>
<td>key_control_inst/n392_s/I1</td>
</tr>
<tr>
<td>13.481</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n392_s/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C8[0][A]</td>
<td>key_control_inst/n391_s/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n391_s/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td>key_control_inst/n390_s/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n390_s/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][A]</td>
<td>key_control_inst/n389_s/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n389_s/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][B]</td>
<td>key_control_inst/n388_s/CIN</td>
</tr>
<tr>
<td>14.215</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n388_s/SUM</td>
</tr>
<tr>
<td>14.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch2_FREQ_CTRL_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>key_control_inst/ch2_FREQ_CTRL_17_s0/CLK</td>
</tr>
<tr>
<td>10.613</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>key_control_inst/ch2_FREQ_CTRL_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.172, 61.899%; route: 4.572, 34.629%; tC2Q: 0.458, 3.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch2_fre_l_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch2_FREQ_CTRL_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>key_control_inst/ch2_fre_l_1_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch2_fre_l_1_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>key_control_inst/n379_s/I0</td>
</tr>
<tr>
<td>3.837</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n379_s/COUT</td>
</tr>
<tr>
<td>3.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>key_control_inst/n378_s/CIN</td>
</tr>
<tr>
<td>3.894</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n378_s/COUT</td>
</tr>
<tr>
<td>3.894</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>key_control_inst/n377_s/CIN</td>
</tr>
<tr>
<td>3.951</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n377_s/COUT</td>
</tr>
<tr>
<td>3.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>key_control_inst/n3651_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.008</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3651_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>4.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>key_control_inst/n3651_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>4.571</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3651_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>5.376</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][A]</td>
<td>key_control_inst/n3652_DOUT_1_s/I0</td>
</tr>
<tr>
<td>6.421</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>6.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][B]</td>
<td>key_control_inst/n3652_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>6.478</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>6.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][A]</td>
<td>key_control_inst/n3652_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.041</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>7.862</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[1][B]</td>
<td>key_control_inst/n3653_DOUT_2_s/I0</td>
</tr>
<tr>
<td>8.907</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[2][A]</td>
<td>key_control_inst/n3653_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.964</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>8.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[2][B]</td>
<td>key_control_inst/n3653_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>9.021</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>9.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][A]</td>
<td>key_control_inst/n3653_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>9.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td>key_control_inst/n3653_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>9.641</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>10.445</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[2][B]</td>
<td>key_control_inst/n369_s/I0</td>
</tr>
<tr>
<td>11.490</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n369_s/COUT</td>
</tr>
<tr>
<td>11.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[0][A]</td>
<td>key_control_inst/n368_s/CIN</td>
</tr>
<tr>
<td>11.547</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n368_s/COUT</td>
</tr>
<tr>
<td>11.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[0][B]</td>
<td>key_control_inst/n367_s/CIN</td>
</tr>
<tr>
<td>12.110</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n367_s/SUM</td>
</tr>
<tr>
<td>12.931</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[2][B]</td>
<td>key_control_inst/n392_s/I1</td>
</tr>
<tr>
<td>13.481</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n392_s/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C8[0][A]</td>
<td>key_control_inst/n391_s/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n391_s/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td>key_control_inst/n390_s/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n390_s/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][A]</td>
<td>key_control_inst/n389_s/CIN</td>
</tr>
<tr>
<td>14.158</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n389_s/SUM</td>
</tr>
<tr>
<td>14.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch2_FREQ_CTRL_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>key_control_inst/ch2_FREQ_CTRL_16_s0/CLK</td>
</tr>
<tr>
<td>10.613</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>key_control_inst/ch2_FREQ_CTRL_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.115, 61.734%; route: 4.572, 34.779%; tC2Q: 0.458, 3.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch2_fre_l_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch2_FREQ_CTRL_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>key_control_inst/ch2_fre_l_1_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch2_fre_l_1_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>key_control_inst/n379_s/I0</td>
</tr>
<tr>
<td>3.837</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n379_s/COUT</td>
</tr>
<tr>
<td>3.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>key_control_inst/n378_s/CIN</td>
</tr>
<tr>
<td>3.894</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n378_s/COUT</td>
</tr>
<tr>
<td>3.894</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>key_control_inst/n377_s/CIN</td>
</tr>
<tr>
<td>3.951</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n377_s/COUT</td>
</tr>
<tr>
<td>3.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>key_control_inst/n3651_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.008</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3651_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>4.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>key_control_inst/n3651_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>4.571</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3651_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>5.376</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][A]</td>
<td>key_control_inst/n3652_DOUT_1_s/I0</td>
</tr>
<tr>
<td>6.421</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>6.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][B]</td>
<td>key_control_inst/n3652_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>6.478</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>6.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][A]</td>
<td>key_control_inst/n3652_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.041</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>7.862</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[1][B]</td>
<td>key_control_inst/n3653_DOUT_2_s/I0</td>
</tr>
<tr>
<td>8.907</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[2][A]</td>
<td>key_control_inst/n3653_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.964</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>8.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[2][B]</td>
<td>key_control_inst/n3653_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>9.021</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>9.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][A]</td>
<td>key_control_inst/n3653_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>9.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td>key_control_inst/n3653_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>9.641</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>10.445</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[2][B]</td>
<td>key_control_inst/n369_s/I0</td>
</tr>
<tr>
<td>11.490</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n369_s/COUT</td>
</tr>
<tr>
<td>11.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[0][A]</td>
<td>key_control_inst/n368_s/CIN</td>
</tr>
<tr>
<td>11.547</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n368_s/COUT</td>
</tr>
<tr>
<td>11.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[0][B]</td>
<td>key_control_inst/n367_s/CIN</td>
</tr>
<tr>
<td>12.110</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n367_s/SUM</td>
</tr>
<tr>
<td>12.931</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[2][B]</td>
<td>key_control_inst/n392_s/I1</td>
</tr>
<tr>
<td>13.481</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n392_s/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C8[0][A]</td>
<td>key_control_inst/n391_s/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n391_s/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td>key_control_inst/n390_s/CIN</td>
</tr>
<tr>
<td>14.101</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n390_s/SUM</td>
</tr>
<tr>
<td>14.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" font-weight:bold;">key_control_inst/ch2_FREQ_CTRL_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>key_control_inst/ch2_FREQ_CTRL_15_s0/CLK</td>
</tr>
<tr>
<td>10.613</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>key_control_inst/ch2_FREQ_CTRL_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.058, 61.568%; route: 4.572, 34.931%; tC2Q: 0.458, 3.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch2_fre_l_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch2_FREQ_CTRL_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>key_control_inst/ch2_fre_l_1_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch2_fre_l_1_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>key_control_inst/n379_s/I0</td>
</tr>
<tr>
<td>3.837</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n379_s/COUT</td>
</tr>
<tr>
<td>3.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>key_control_inst/n378_s/CIN</td>
</tr>
<tr>
<td>3.894</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n378_s/COUT</td>
</tr>
<tr>
<td>3.894</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>key_control_inst/n377_s/CIN</td>
</tr>
<tr>
<td>3.951</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n377_s/COUT</td>
</tr>
<tr>
<td>3.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>key_control_inst/n3651_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>4.008</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3651_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>4.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>key_control_inst/n3651_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>4.571</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3651_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>5.376</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][A]</td>
<td>key_control_inst/n3652_DOUT_1_s/I0</td>
</tr>
<tr>
<td>6.421</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>6.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][B]</td>
<td>key_control_inst/n3652_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>6.478</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>6.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][A]</td>
<td>key_control_inst/n3652_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.041</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3652_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>7.862</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[1][B]</td>
<td>key_control_inst/n3653_DOUT_2_s/I0</td>
</tr>
<tr>
<td>8.907</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[2][A]</td>
<td>key_control_inst/n3653_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>8.964</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>8.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C6[2][B]</td>
<td>key_control_inst/n3653_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>9.021</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>9.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][A]</td>
<td>key_control_inst/n3653_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>9.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td>key_control_inst/n3653_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>9.641</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n3653_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>10.445</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[2][B]</td>
<td>key_control_inst/n369_s/I0</td>
</tr>
<tr>
<td>11.490</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n369_s/COUT</td>
</tr>
<tr>
<td>11.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[0][A]</td>
<td>key_control_inst/n368_s/CIN</td>
</tr>
<tr>
<td>11.547</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n368_s/COUT</td>
</tr>
<tr>
<td>11.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[0][B]</td>
<td>key_control_inst/n367_s/CIN</td>
</tr>
<tr>
<td>12.110</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n367_s/SUM</td>
</tr>
<tr>
<td>12.931</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[2][B]</td>
<td>key_control_inst/n392_s/I1</td>
</tr>
<tr>
<td>13.481</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">key_control_inst/n392_s/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C8[0][A]</td>
<td>key_control_inst/n391_s/CIN</td>
</tr>
<tr>
<td>14.044</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">key_control_inst/n391_s/SUM</td>
</tr>
<tr>
<td>14.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch2_FREQ_CTRL_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.013</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>key_control_inst/ch2_FREQ_CTRL_14_s0/CLK</td>
</tr>
<tr>
<td>10.613</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>key_control_inst/ch2_FREQ_CTRL_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.001, 61.399%; route: 4.572, 35.083%; tC2Q: 0.458, 3.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 96.946%; route: 0.031, 3.054%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_CH2/rom_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_CH2/DDS_ROM/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>dds_CH2/rom_addr_9_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C2[2][B]</td>
<td style=" font-weight:bold;">dds_CH2/rom_addr_9_s0/Q</td>
</tr>
<tr>
<td>1.437</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">dds_CH2/DDS_ROM/prom_inst_0/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>dds_CH2/DDS_ROM/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.023</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>dds_CH2/DDS_ROM/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_CH2/rom_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_CH2/DDS_ROM/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>dds_CH2/rom_addr_7_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">dds_CH2/rom_addr_7_s0/Q</td>
</tr>
<tr>
<td>1.437</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">dds_CH2/DDS_ROM/prom_inst_0/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>dds_CH2/DDS_ROM/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.023</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>dds_CH2/DDS_ROM/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_CH1/rom_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_CH1/DDS_ROM/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td>dds_CH1/rom_addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C16[2][B]</td>
<td style=" font-weight:bold;">dds_CH1/rom_addr_0_s0/Q</td>
</tr>
<tr>
<td>1.437</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">dds_CH1/DDS_ROM/prom_inst_0/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>dds_CH1/DDS_ROM/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.023</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>dds_CH1/DDS_ROM/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_CH1/rom_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_CH1/DDS_ROM/prom_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][A]</td>
<td>dds_CH1/rom_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C17[2][A]</td>
<td style=" font-weight:bold;">dds_CH1/rom_addr_5_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">dds_CH1/DDS_ROM/prom_inst_1/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>dds_CH1/DDS_ROM/prom_inst_1/CLK</td>
</tr>
<tr>
<td>1.023</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>dds_CH1/DDS_ROM/prom_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_CH1/rom_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_CH1/DDS_ROM/prom_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>dds_CH1/rom_addr_4_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td style=" font-weight:bold;">dds_CH1/rom_addr_4_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">dds_CH1/DDS_ROM/prom_inst_1/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>dds_CH1/DDS_ROM/prom_inst_1/CLK</td>
</tr>
<tr>
<td>1.023</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>dds_CH1/DDS_ROM/prom_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch2_wave_select_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch2_wave_select_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>key_control_inst/ch2_wave_select_0_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C2[1][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch2_wave_select_0_s0/Q</td>
</tr>
<tr>
<td>1.206</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>dds_CH2/n151_s0/I0</td>
</tr>
<tr>
<td>1.578</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td style=" background: #97FFFF;">dds_CH2/n151_s0/F</td>
</tr>
<tr>
<td>1.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch2_wave_select_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>key_control_inst/ch2_wave_select_0_s0/CLK</td>
</tr>
<tr>
<td>0.869</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>key_control_inst/ch2_wave_select_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control_inst/ch1_wave_select_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control_inst/ch1_wave_select_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>key_control_inst/ch1_wave_select_0_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C17[0][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_wave_select_0_s0/Q</td>
</tr>
<tr>
<td>1.206</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>dds_CH1/n151_s0/I0</td>
</tr>
<tr>
<td>1.578</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td style=" background: #97FFFF;">dds_CH1/n151_s0/F</td>
</tr>
<tr>
<td>1.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td style=" font-weight:bold;">key_control_inst/ch1_wave_select_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>key_control_inst/ch1_wave_select_0_s0/CLK</td>
</tr>
<tr>
<td>0.869</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>key_control_inst/ch1_wave_select_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_CH2/fre_add_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_CH2/fre_add_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>dds_CH2/fre_add_31_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C7[1][A]</td>
<td style=" font-weight:bold;">dds_CH2/fre_add_31_s0/Q</td>
</tr>
<tr>
<td>1.205</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C7[1][A]</td>
<td>dds_CH2/n9_s/I1</td>
</tr>
<tr>
<td>1.599</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td style=" background: #97FFFF;">dds_CH2/n9_s/SUM</td>
</tr>
<tr>
<td>1.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td style=" font-weight:bold;">dds_CH2/fre_add_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>dds_CH2/fre_add_31_s0/CLK</td>
</tr>
<tr>
<td>0.869</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>dds_CH2/fre_add_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_CH2/fre_add_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_CH2/fre_add_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>dds_CH2/fre_add_25_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C6[1][A]</td>
<td style=" font-weight:bold;">dds_CH2/fre_add_25_s0/Q</td>
</tr>
<tr>
<td>1.205</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C6[1][A]</td>
<td>dds_CH2/n15_s/I1</td>
</tr>
<tr>
<td>1.599</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td style=" background: #97FFFF;">dds_CH2/n15_s/SUM</td>
</tr>
<tr>
<td>1.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td style=" font-weight:bold;">dds_CH2/fre_add_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>dds_CH2/fre_add_25_s0/CLK</td>
</tr>
<tr>
<td>0.869</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>dds_CH2/fre_add_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_CH2/fre_add_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_CH2/fre_add_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>dds_CH2/fre_add_29_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C7[0][A]</td>
<td style=" font-weight:bold;">dds_CH2/fre_add_29_s0/Q</td>
</tr>
<tr>
<td>1.205</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C7[0][A]</td>
<td>dds_CH2/n11_s/I1</td>
</tr>
<tr>
<td>1.599</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">dds_CH2/n11_s/SUM</td>
</tr>
<tr>
<td>1.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td style=" font-weight:bold;">dds_CH2/fre_add_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>dds_CH2/fre_add_29_s0/CLK</td>
</tr>
<tr>
<td>0.869</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>dds_CH2/fre_add_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_CH1/fre_add_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_CH1/fre_add_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>dds_CH1/fre_add_26_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C18[1][A]</td>
<td style=" font-weight:bold;">dds_CH1/fre_add_26_s0/Q</td>
</tr>
<tr>
<td>1.205</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C18[1][A]</td>
<td>dds_CH1/n14_s/I1</td>
</tr>
<tr>
<td>1.599</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td style=" background: #97FFFF;">dds_CH1/n14_s/SUM</td>
</tr>
<tr>
<td>1.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td style=" font-weight:bold;">dds_CH1/fre_add_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>dds_CH1/fre_add_26_s0/CLK</td>
</tr>
<tr>
<td>0.869</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>dds_CH1/fre_add_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_CH1/fre_add_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_CH1/fre_add_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>dds_CH1/fre_add_30_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td style=" font-weight:bold;">dds_CH1/fre_add_30_s0/Q</td>
</tr>
<tr>
<td>1.205</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>dds_CH1/n10_s/I1</td>
</tr>
<tr>
<td>1.599</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">dds_CH1/n10_s/SUM</td>
</tr>
<tr>
<td>1.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" font-weight:bold;">dds_CH1/fre_add_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>dds_CH1/fre_add_30_s0/CLK</td>
</tr>
<tr>
<td>0.869</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>dds_CH1/fre_add_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_CH2/rom_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_CH2/DDS_ROM/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>dds_CH2/rom_addr_11_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">dds_CH2/rom_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.774</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">dds_CH2/DDS_ROM/prom_inst_0/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>dds_CH2/DDS_ROM/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.023</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>dds_CH2/DDS_ROM/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.572, 63.164%; tC2Q: 0.333, 36.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_CH2/rom_addr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_CH2/DDS_ROM/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>dds_CH2/rom_addr_10_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C2[0][A]</td>
<td style=" font-weight:bold;">dds_CH2/rom_addr_10_s0/Q</td>
</tr>
<tr>
<td>1.774</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">dds_CH2/DDS_ROM/prom_inst_0/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>dds_CH2/DDS_ROM/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.023</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>dds_CH2/DDS_ROM/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.572, 63.164%; tC2Q: 0.333, 36.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_CH2/rom_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_CH2/DDS_ROM/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][B]</td>
<td>dds_CH2/rom_addr_6_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C2[1][B]</td>
<td style=" font-weight:bold;">dds_CH2/rom_addr_6_s0/Q</td>
</tr>
<tr>
<td>1.774</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">dds_CH2/DDS_ROM/prom_inst_0/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>dds_CH2/DDS_ROM/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.023</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>dds_CH2/DDS_ROM/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.572, 63.164%; tC2Q: 0.333, 36.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_CH2/rom_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_CH2/DDS_ROM/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>dds_CH2/rom_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C2[1][A]</td>
<td style=" font-weight:bold;">dds_CH2/rom_addr_5_s0/Q</td>
</tr>
<tr>
<td>1.774</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">dds_CH2/DDS_ROM/prom_inst_0/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>dds_CH2/DDS_ROM/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.023</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>dds_CH2/DDS_ROM/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.572, 63.164%; tC2Q: 0.333, 36.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_CH2/rom_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_CH2/DDS_ROM/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>dds_CH2/rom_addr_1_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C3[0][B]</td>
<td style=" font-weight:bold;">dds_CH2/rom_addr_1_s0/Q</td>
</tr>
<tr>
<td>1.774</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">dds_CH2/DDS_ROM/prom_inst_0/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>dds_CH2/DDS_ROM/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.023</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>dds_CH2/DDS_ROM/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.572, 63.164%; tC2Q: 0.333, 36.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_CH2/rom_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_CH2/DDS_ROM/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>dds_CH2/rom_addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">dds_CH2/rom_addr_0_s0/Q</td>
</tr>
<tr>
<td>1.774</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">dds_CH2/DDS_ROM/prom_inst_0/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>dds_CH2/DDS_ROM/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.023</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>dds_CH2/DDS_ROM/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.572, 63.164%; tC2Q: 0.333, 36.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_CH1/rom_addr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_CH1/DDS_ROM/prom_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>dds_CH1/rom_addr_10_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">dds_CH1/rom_addr_10_s0/Q</td>
</tr>
<tr>
<td>1.774</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">dds_CH1/DDS_ROM/prom_inst_1/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>dds_CH1/DDS_ROM/prom_inst_1/CLK</td>
</tr>
<tr>
<td>1.023</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>dds_CH1/DDS_ROM/prom_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.572, 63.164%; tC2Q: 0.333, 36.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_CH1/rom_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_CH1/DDS_ROM/prom_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>dds_CH1/rom_addr_9_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C16[1][A]</td>
<td style=" font-weight:bold;">dds_CH1/rom_addr_9_s0/Q</td>
</tr>
<tr>
<td>1.774</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">dds_CH1/DDS_ROM/prom_inst_1/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>dds_CH1/DDS_ROM/prom_inst_1/CLK</td>
</tr>
<tr>
<td>1.023</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>dds_CH1/DDS_ROM/prom_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.572, 63.164%; tC2Q: 0.333, 36.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_CH1/rom_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_CH1/DDS_ROM/prom_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>dds_CH1/rom_addr_6_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">dds_CH1/rom_addr_6_s0/Q</td>
</tr>
<tr>
<td>1.774</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">dds_CH1/DDS_ROM/prom_inst_1/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>dds_CH1/DDS_ROM/prom_inst_1/CLK</td>
</tr>
<tr>
<td>1.023</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>dds_CH1/DDS_ROM/prom_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.572, 63.164%; tC2Q: 0.333, 36.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_CH1/rom_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_CH1/DDS_ROM/prom_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][B]</td>
<td>dds_CH1/rom_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C17[1][B]</td>
<td style=" font-weight:bold;">dds_CH1/rom_addr_3_s0/Q</td>
</tr>
<tr>
<td>1.774</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">dds_CH1/DDS_ROM/prom_inst_1/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>dds_CH1/DDS_ROM/prom_inst_1/CLK</td>
</tr>
<tr>
<td>1.023</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>dds_CH1/DDS_ROM/prom_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.572, 63.164%; tC2Q: 0.333, 36.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_CH1/rom_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_CH1/DDS_ROM/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>dds_CH1/rom_addr_11_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">dds_CH1/rom_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.774</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">dds_CH1/DDS_ROM/prom_inst_0/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>dds_CH1/DDS_ROM/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.023</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>dds_CH1/DDS_ROM/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.572, 63.164%; tC2Q: 0.333, 36.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_CH1/rom_addr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_CH1/DDS_ROM/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>dds_CH1/rom_addr_10_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">dds_CH1/rom_addr_10_s0/Q</td>
</tr>
<tr>
<td>1.774</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">dds_CH1/DDS_ROM/prom_inst_0/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>dds_CH1/DDS_ROM/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.023</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>dds_CH1/DDS_ROM/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.572, 63.164%; tC2Q: 0.333, 36.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_CH1/rom_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_CH1/DDS_ROM/prom_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>dds_CH1/rom_addr_8_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C16[2][A]</td>
<td style=" font-weight:bold;">dds_CH1/rom_addr_8_s0/Q</td>
</tr>
<tr>
<td>1.774</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">dds_CH1/DDS_ROM/prom_inst_1/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>257</td>
<td>IOR5[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>dds_CH1/DDS_ROM/prom_inst_1/CLK</td>
</tr>
<tr>
<td>1.023</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>dds_CH1/DDS_ROM/prom_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.572, 63.175%; tC2Q: 0.333, 36.825%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 97.171%; route: 0.025, 2.829%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.844</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_CH1/fre_add_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.025</td>
<td>0.040</td>
<td>tNET</td>
<td>FF</td>
<td>dds_CH1/fre_add_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>dds_CH1/fre_add_30_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.844</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_CH1/fre_add_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.025</td>
<td>0.040</td>
<td>tNET</td>
<td>FF</td>
<td>dds_CH1/fre_add_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>dds_CH1/fre_add_28_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.844</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_CH1/fre_add_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.025</td>
<td>0.040</td>
<td>tNET</td>
<td>FF</td>
<td>dds_CH1/fre_add_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>dds_CH1/fre_add_24_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.844</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_CH1/fre_add_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.025</td>
<td>0.040</td>
<td>tNET</td>
<td>FF</td>
<td>dds_CH1/fre_add_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>dds_CH1/fre_add_16_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.844</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_CH1/fre_add_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.025</td>
<td>0.040</td>
<td>tNET</td>
<td>FF</td>
<td>dds_CH1/fre_add_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>dds_CH1/fre_add_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.844</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_CH2/fre_add_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.025</td>
<td>0.040</td>
<td>tNET</td>
<td>FF</td>
<td>dds_CH2/fre_add_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>dds_CH2/fre_add_24_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.844</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_control_inst/data_i_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.025</td>
<td>0.040</td>
<td>tNET</td>
<td>FF</td>
<td>key_control_inst/data_i_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>key_control_inst/data_i_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.844</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_control_inst/tb/counter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.025</td>
<td>0.040</td>
<td>tNET</td>
<td>FF</td>
<td>key_control_inst/tb/counter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>key_control_inst/tb/counter_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.844</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_control_inst/tb/counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.025</td>
<td>0.040</td>
<td>tNET</td>
<td>FF</td>
<td>key_control_inst/tb/counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>key_control_inst/tb/counter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.844</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_control_inst/data_i_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.025</td>
<td>0.040</td>
<td>tNET</td>
<td>FF</td>
<td>key_control_inst/data_i_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.869</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>key_control_inst/data_i_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>257</td>
<td>sys_clk_d</td>
<td>-4.822</td>
<td>0.040</td>
</tr>
<tr>
<td>64</td>
<td>n7_4</td>
<td>5.620</td>
<td>3.129</td>
</tr>
<tr>
<td>11</td>
<td>wave_o_f</td>
<td>4.501</td>
<td>1.806</td>
</tr>
<tr>
<td>10</td>
<td>n196_14</td>
<td>4.833</td>
<td>1.152</td>
</tr>
<tr>
<td>10</td>
<td>n196_14</td>
<td>5.227</td>
<td>1.300</td>
</tr>
<tr>
<td>10</td>
<td>counter[4]</td>
<td>4.301</td>
<td>0.838</td>
</tr>
<tr>
<td>9</td>
<td>n157_3_7</td>
<td>4.833</td>
<td>1.453</td>
</tr>
<tr>
<td>9</td>
<td>n153_3</td>
<td>4.799</td>
<td>1.479</td>
</tr>
<tr>
<td>9</td>
<td>n153_3_5</td>
<td>4.365</td>
<td>1.343</td>
</tr>
<tr>
<td>9</td>
<td>n164_3</td>
<td>4.868</td>
<td>1.481</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C7</td>
<td>41.67%</td>
</tr>
<tr>
<td>R4C13</td>
<td>38.89%</td>
</tr>
<tr>
<td>R4C8</td>
<td>37.50%</td>
</tr>
<tr>
<td>R4C12</td>
<td>37.50%</td>
</tr>
<tr>
<td>R7C10</td>
<td>37.50%</td>
</tr>
<tr>
<td>R7C8</td>
<td>37.50%</td>
</tr>
<tr>
<td>R7C2</td>
<td>37.50%</td>
</tr>
<tr>
<td>R7C6</td>
<td>36.11%</td>
</tr>
<tr>
<td>R8C14</td>
<td>36.11%</td>
</tr>
<tr>
<td>R7C9</td>
<td>34.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
