##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_179
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for MIDI1_UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_179:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. MIDI1_UART_IntClock:R)
		5.4::Critical Path Report for (Clock_179:R vs. Clock_179:R)
		5.5::Critical Path Report for (Clock_179(fixed-function):R vs. Clock_179:R)
		5.6::Critical Path Report for (MIDI1_UART_IntClock:R vs. MIDI1_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: Clock_179                  | Frequency: 32.14 MHz  | Target: 1.78 MHz   | 
Clock: Clock_179(fixed-function)  | N/A                   | Target: 1.78 MHz   | 
Clock: Clock_179(routed)          | N/A                   | Target: 1.78 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 58.39 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 48.00 MHz  | 
Clock: DAC_Clk                    | N/A                   | Target: 0.25 MHz   | 
Clock: DAC_Clk(routed)            | N/A                   | Target: 0.25 MHz   | 
Clock: MIDI1_UART_IntClock        | Frequency: 56.24 MHz  | Target: 0.25 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock               Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_179                  Clock_179            562500           531388      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_179(fixed-function)  Clock_179            562500           540075      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                  Clock_179            20833.3          3708        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                  CyBUS_CLK            20833.3          10521       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                  MIDI1_UART_IntClock  20833.3          6758        N/A              N/A         N/A              N/A         N/A              N/A         
MIDI1_UART_IntClock        MIDI1_UART_IntClock  4e+006           3982218     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name     Setup to Clk  Clock Name:Phase  
------------  ------------  ----------------  
Pin_1(0)_PAD  24899         Clock_179:R       
Pin_6(0)_PAD  15335         Clock_179:R       


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase       
----------------  ------------  ---------------------  
MIDI_OUT1(0)_PAD  24328         MIDI1_UART_IntClock:R  
Pin_2(0)_PAD      26486         CyBUS_CLK:R            
Pin_3(0)_PAD      24787         Clock_179:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_179
***************************************
Clock: Clock_179
Frequency: 32.14 MHz | Target: 1.78 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_4\/q
Path End       : \clock_divider_2:counter_8\/main_5
Capture Clock  : \clock_divider_2:counter_8\/clock_0
Path slack     : 531388p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27602
-------------------------------------   ----- 
End-of-path arrival time (ps)           27602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                                                     model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_4\/q                                macrocell81   1250   1250  531388  RISE       1
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell25  13322  14572  531388  RISE       1
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell25   3350  17922  531388  RISE       1
\clock_divider_2:counter_8_split_1\/main_9                   macrocell24   2926  20848  531388  RISE       1
\clock_divider_2:counter_8_split_1\/q                        macrocell24   3350  24198  531388  RISE       1
\clock_divider_2:counter_8\/main_5                           macrocell77   3404  27602  531388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_8\/clock_0                        macrocell77         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.39 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_3:Sync:ctrl_reg\/control_1
Path End       : \clock_divider_2:counter_9\/main_4
Capture Clock  : \clock_divider_2:counter_9\/clock_0
Path slack     : 3708p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#27 vs. Clock_179:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13616
-------------------------------------   ----- 
End-of-path arrival time (ps)           13616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_3:Sync:ctrl_reg\/busclk                        controlcell6        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_3:Sync:ctrl_reg\/control_1    controlcell6   2050   2050   3708  RISE       1
\clock_divider_2:counter_9_split\/main_11  macrocell72    5913   7963   3708  RISE       1
\clock_divider_2:counter_9_split\/q        macrocell72    3350  11313   3708  RISE       1
\clock_divider_2:counter_9\/main_4         macrocell76    2303  13616   3708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_9\/clock_0                        macrocell76         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for MIDI1_UART_IntClock
*************************************************
Clock: MIDI1_UART_IntClock
Frequency: 56.24 MHz | Target: 0.25 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3982218p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12422
-------------------------------------   ----- 
End-of-path arrival time (ps)           12422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q            macrocell64   1250   1250  3982218  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/main_1  macrocell19   5491   6741  3982218  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/q       macrocell19   3350  10091  3982218  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/load   count7cell    2330  12422  3982218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \rectangle_generator:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \rectangle_generator:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \rectangle_generator:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 10521p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4302
-------------------------------------   ---- 
End-of-path arrival time (ps)           4302
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\rectangle_generator:bSR:SyncCtl:CtrlReg\/clock             controlcell8        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\rectangle_generator:bSR:SyncCtl:CtrlReg\/control_0      controlcell8    1210   1210  10521  RISE       1
\rectangle_generator:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell8   3092   4302  10521  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\rectangle_generator:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell8       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_179:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_3:Sync:ctrl_reg\/control_1
Path End       : \clock_divider_2:counter_9\/main_4
Capture Clock  : \clock_divider_2:counter_9\/clock_0
Path slack     : 3708p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#27 vs. Clock_179:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13616
-------------------------------------   ----- 
End-of-path arrival time (ps)           13616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_3:Sync:ctrl_reg\/busclk                        controlcell6        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_3:Sync:ctrl_reg\/control_1    controlcell6   2050   2050   3708  RISE       1
\clock_divider_2:counter_9_split\/main_11  macrocell72    5913   7963   3708  RISE       1
\clock_divider_2:counter_9_split\/q        macrocell72    3350  11313   3708  RISE       1
\clock_divider_2:counter_9\/main_4         macrocell76    2303  13616   3708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_9\/clock_0                        macrocell76         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. MIDI1_UART_IntClock:R)
*********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)_SYNC/out
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6758p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#192 vs. MIDI1_UART_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10605
-------------------------------------   ----- 
End-of-path arrival time (ps)           10605
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
MIDI_IN1(0)_SYNC/out                          synccell        1020   1020   6758  RISE       1
\MIDI1_UART:BUART:rx_postpoll\/main_2         macrocell20     3940   4960   6758  RISE       1
\MIDI1_UART:BUART:rx_postpoll\/q              macrocell20     3350   8310   6758  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2296  10605   6758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1


5.4::Critical Path Report for (Clock_179:R vs. Clock_179:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_4\/q
Path End       : \clock_divider_2:counter_8\/main_5
Capture Clock  : \clock_divider_2:counter_8\/clock_0
Path slack     : 531388p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27602
-------------------------------------   ----- 
End-of-path arrival time (ps)           27602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                                                     model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_4\/q                                macrocell81   1250   1250  531388  RISE       1
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell25  13322  14572  531388  RISE       1
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell25   3350  17922  531388  RISE       1
\clock_divider_2:counter_8_split_1\/main_9                   macrocell24   2926  20848  531388  RISE       1
\clock_divider_2:counter_8_split_1\/q                        macrocell24   3350  24198  531388  RISE       1
\clock_divider_2:counter_8\/main_5                           macrocell77   3404  27602  531388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_8\/clock_0                        macrocell77         0      0  RISE       1


5.5::Critical Path Report for (Clock_179(fixed-function):R vs. Clock_179:R)
***************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Noise_Clk_Div:CounterHW\/tc
Path End       : \LFSR:sC16:PRSdp:u1\/sir
Capture Clock  : \LFSR:sC16:PRSdp:u1\/clock
Path slack     : 540075p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Clock_179(fixed-function):R#1 vs. Clock_179:R#2)   562500
- Setup time                                                        -3020
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     559480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19405
-------------------------------------   ----- 
End-of-path arrival time (ps)           19405
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\Noise_Clk_Div:CounterHW\/clock                               timercell           0      0  RISE       1

Data path
pin name                        model name     delay     AT   slack  edge  Fanout
------------------------------  -------------  -----  -----  ------  ----  ------
\Noise_Clk_Div:CounterHW\/tc    timercell       1000   1000  540075  RISE       1
\LFSR:enable_final\/main_1      macrocell2      4698   5698  540075  RISE       1
\LFSR:enable_final\/q           macrocell2      3350   9048  540075  RISE       1
\LFSR:sC16:PRSdp:u0\/cs_addr_0  datapathcell1   3397  12445  540075  RISE       1
\LFSR:sC16:PRSdp:u0\/sol_msb    datapathcell1   6960  19405  540075  RISE       1
\LFSR:sC16:PRSdp:u1\/sir        datapathcell2      0  19405  540075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LFSR:sC16:PRSdp:u1\/clock                                 datapathcell2       0      0  RISE       1


5.6::Critical Path Report for (MIDI1_UART_IntClock:R vs. MIDI1_UART_IntClock:R)
*******************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3982218p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12422
-------------------------------------   ----- 
End-of-path arrival time (ps)           12422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q            macrocell64   1250   1250  3982218  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/main_1  macrocell19   5491   6741  3982218  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/q       macrocell19   3350  10091  3982218  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/load   count7cell    2330  12422  3982218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_3:Sync:ctrl_reg\/control_1
Path End       : \clock_divider_2:counter_9\/main_4
Capture Clock  : \clock_divider_2:counter_9\/clock_0
Path slack     : 3708p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#27 vs. Clock_179:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13616
-------------------------------------   ----- 
End-of-path arrival time (ps)           13616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_3:Sync:ctrl_reg\/busclk                        controlcell6        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_3:Sync:ctrl_reg\/control_1    controlcell6   2050   2050   3708  RISE       1
\clock_divider_2:counter_9_split\/main_11  macrocell72    5913   7963   3708  RISE       1
\clock_divider_2:counter_9_split\/q        macrocell72    3350  11313   3708  RISE       1
\clock_divider_2:counter_9\/main_4         macrocell76    2303  13616   3708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_9\/clock_0                        macrocell76         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_3:Sync:ctrl_reg\/control_2
Path End       : \clock_divider_2:counter_10\/main_4
Capture Clock  : \clock_divider_2:counter_10\/clock_0
Path slack     : 5208p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#27 vs. Clock_179:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12115
-------------------------------------   ----- 
End-of-path arrival time (ps)           12115
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_3:Sync:ctrl_reg\/busclk                        controlcell6        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_3:Sync:ctrl_reg\/control_2     controlcell6   2050   2050   5208  RISE       1
\clock_divider_2:counter_10_split\/main_11  macrocell44    4415   6465   5208  RISE       1
\clock_divider_2:counter_10_split\/q        macrocell44    3350   9815   5208  RISE       1
\clock_divider_2:counter_10\/main_4         macrocell75    2300  12115   5208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_10\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_3:Sync:ctrl_reg\/control_0
Path End       : \clock_divider_2:counter_8\/main_4
Capture Clock  : \clock_divider_2:counter_8\/clock_0
Path slack     : 5793p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#27 vs. Clock_179:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11530
-------------------------------------   ----- 
End-of-path arrival time (ps)           11530
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_3:Sync:ctrl_reg\/busclk                        controlcell6        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_3:Sync:ctrl_reg\/control_0    controlcell6   2050   2050   5793  RISE       1
\clock_divider_2:counter_8_split\/main_11  macrocell34    3843   5893   5793  RISE       1
\clock_divider_2:counter_8_split\/q        macrocell34    3350   9243   5793  RISE       1
\clock_divider_2:counter_8\/main_4         macrocell77    2287  11530   5793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_8\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)_SYNC/out
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6758p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#192 vs. MIDI1_UART_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10605
-------------------------------------   ----- 
End-of-path arrival time (ps)           10605
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
MIDI_IN1(0)_SYNC/out                          synccell        1020   1020   6758  RISE       1
\MIDI1_UART:BUART:rx_postpoll\/main_2         macrocell20     3940   4960   6758  RISE       1
\MIDI1_UART:BUART:rx_postpoll\/q              macrocell20     3350   8310   6758  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2296  10605   6758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)_SYNC/out
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_10
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 9909p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#192 vs. MIDI1_UART_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7415
-------------------------------------   ---- 
End-of-path arrival time (ps)           7415
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)_SYNC/out                   synccell      1020   1020   6758  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_10  macrocell64   6395   7415   9909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)_SYNC/out
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_9
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 9909p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#192 vs. MIDI1_UART_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7415
-------------------------------------   ---- 
End-of-path arrival time (ps)           7415
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)_SYNC/out                  synccell      1020   1020   6758  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_9  macrocell67   6395   7415   9909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \rectangle_generator:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \rectangle_generator:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \rectangle_generator:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 10521p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4302
-------------------------------------   ---- 
End-of-path arrival time (ps)           4302
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\rectangle_generator:bSR:SyncCtl:CtrlReg\/clock             controlcell8        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\rectangle_generator:bSR:SyncCtl:CtrlReg\/control_0      controlcell8    1210   1210  10521  RISE       1
\rectangle_generator:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell8   3092   4302  10521  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\rectangle_generator:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell8       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \rectangle_generator:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \rectangle_generator:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \rectangle_generator:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 10523p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4300
-------------------------------------   ---- 
End-of-path arrival time (ps)           4300
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\rectangle_generator:bSR:SyncCtl:CtrlReg\/clock             controlcell8        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\rectangle_generator:bSR:SyncCtl:CtrlReg\/control_0      controlcell8    1210   1210  10521  RISE       1
\rectangle_generator:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell9   3090   4300  10523  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\rectangle_generator:bSR:sC16:BShiftRegDp:u1\/clock         datapathcell9       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_3
Path End       : \Linear_Counter_1:counter_3\/main_2
Capture Clock  : \Linear_Counter_1:counter_3\/clock_0
Path slack     : 11085p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#27 vs. Clock_179:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6238
-------------------------------------   ---- 
End-of-path arrival time (ps)           6238
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_3  controlcell4   2050   2050  11085  RISE       1
\Linear_Counter_1:counter_3\/main_2      macrocell54    4188   6238  11085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_3\/clock_0                       macrocell54         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)_SYNC/out
Path End       : \MIDI1_UART:BUART:pollcount_1\/main_4
Capture Clock  : \MIDI1_UART:BUART:pollcount_1\/clock_0
Path slack     : 11351p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#192 vs. MIDI1_UART_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5972
-------------------------------------   ---- 
End-of-path arrival time (ps)           5972
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)_SYNC/out                   synccell      1020   1020   6758  RISE       1
\MIDI1_UART:BUART:pollcount_1\/main_4  macrocell70   4952   5972  11351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)_SYNC/out
Path End       : \MIDI1_UART:BUART:pollcount_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:pollcount_0\/clock_0
Path slack     : 11351p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#192 vs. MIDI1_UART_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5972
-------------------------------------   ---- 
End-of-path arrival time (ps)           5972
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)_SYNC/out                   synccell      1020   1020   6758  RISE       1
\MIDI1_UART:BUART:pollcount_0\/main_3  macrocell71   4952   5972  11351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)_SYNC/out
Path End       : \MIDI1_UART:BUART:rx_last\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_last\/clock_0
Path slack     : 11351p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#192 vs. MIDI1_UART_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5972
-------------------------------------   ---- 
End-of-path arrival time (ps)           5972
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)_SYNC/out               synccell      1020   1020   6758  RISE       1
\MIDI1_UART:BUART:rx_last\/main_0  macrocell74   4952   5972  11351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_last\/clock_0                         macrocell74         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_4
Path End       : \clock_divider_2:counter_4\/main_11
Capture Clock  : \clock_divider_2:counter_4\/clock_0
Path slack     : 11388p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#27 vs. Clock_179:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_4  controlcell5   2050   2050  11388  RISE       1
\clock_divider_2:counter_4\/main_11      macrocell81    3885   5935  11388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_3
Path End       : \clock_divider_2:counter_3\/main_11
Capture Clock  : \clock_divider_2:counter_3\/clock_0
Path slack     : 11398p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#27 vs. Clock_179:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_3  controlcell5   2050   2050  11398  RISE       1
\clock_divider_2:counter_3\/main_11      macrocell82    3876   5926  11398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_3\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_5
Path End       : \clock_divider_2:counter_5\/main_11
Capture Clock  : \clock_divider_2:counter_5\/clock_0
Path slack     : 11463p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#27 vs. Clock_179:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5860
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_5  controlcell5   2050   2050  11463  RISE       1
\clock_divider_2:counter_5\/main_11      macrocell80    3810   5860  11463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_5\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_6
Path End       : \clock_divider_2:counter_6\/main_11
Capture Clock  : \clock_divider_2:counter_6\/clock_0
Path slack     : 11685p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#27 vs. Clock_179:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_6  controlcell5   2050   2050  11685  RISE       1
\clock_divider_2:counter_6\/main_11      macrocell79    3588   5638  11685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_6\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_0
Path End       : \clock_divider_2:counter_0\/main_11
Capture Clock  : \clock_divider_2:counter_0\/clock_0
Path slack     : 11716p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#27 vs. Clock_179:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5607
-------------------------------------   ---- 
End-of-path arrival time (ps)           5607
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  11716  RISE       1
\clock_divider_2:counter_0\/main_11      macrocell85    3557   5607  11716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_0\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_7
Path End       : \clock_divider_2:counter_7\/main_11
Capture Clock  : \clock_divider_2:counter_7\/clock_0
Path slack     : 12008p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#27 vs. Clock_179:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_7  controlcell5   2050   2050  12008  RISE       1
\clock_divider_2:counter_7\/main_11      macrocell78    3266   5316  12008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_7\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_2
Path End       : \clock_divider_2:counter_2\/main_11
Capture Clock  : \clock_divider_2:counter_2\/clock_0
Path slack     : 12054p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#27 vs. Clock_179:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5270
-------------------------------------   ---- 
End-of-path arrival time (ps)           5270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_2  controlcell5   2050   2050  12054  RISE       1
\clock_divider_2:counter_2\/main_11      macrocell83    3220   5270  12054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_2\/clock_0                        macrocell83         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)_SYNC/out
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 12364p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#192 vs. MIDI1_UART_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)_SYNC/out                   synccell      1020   1020   6758  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_7  macrocell73   3940   4960  12364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_1
Path End       : \clock_divider_2:counter_1\/main_11
Capture Clock  : \clock_divider_2:counter_1\/clock_0
Path slack     : 12602p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#27 vs. Clock_179:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_1  controlcell5   2050   2050  12602  RISE       1
\clock_divider_2:counter_1\/main_11      macrocell84    2671   4721  12602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_1\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_7
Path End       : \Linear_Counter_1:halt_flag\/main_1
Capture Clock  : \Linear_Counter_1:halt_flag\/clock_0
Path slack     : 12940p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#27 vs. Clock_179:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_7  controlcell4   2050   2050  12940  RISE       1
\Linear_Counter_1:halt_flag\/main_1      macrocell51    2333   4383  12940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:halt_flag\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Linear_Counter_1:counter_0\/main_2
Capture Clock  : \Linear_Counter_1:counter_0\/clock_0
Path slack     : 12951p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#27 vs. Clock_179:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  12951  RISE       1
\Linear_Counter_1:counter_0\/main_2      macrocell57    2322   4372  12951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_0\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_5
Path End       : \Linear_Counter_1:counter_5\/main_2
Capture Clock  : \Linear_Counter_1:counter_5\/clock_0
Path slack     : 12956p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#27 vs. Clock_179:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_5  controlcell4   2050   2050  12956  RISE       1
\Linear_Counter_1:counter_5\/main_2      macrocell52    2317   4367  12956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_5\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : \Linear_Counter_1:counter_1\/main_2
Capture Clock  : \Linear_Counter_1:counter_1\/clock_0
Path slack     : 12956p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#27 vs. Clock_179:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell4   2050   2050  12956  RISE       1
\Linear_Counter_1:counter_1\/main_2      macrocell56    2317   4367  12956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_1\/clock_0                       macrocell56         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_2
Path End       : \Linear_Counter_1:counter_2\/main_2
Capture Clock  : \Linear_Counter_1:counter_2\/clock_0
Path slack     : 12958p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#27 vs. Clock_179:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_2  controlcell4   2050   2050  12958  RISE       1
\Linear_Counter_1:counter_2\/main_2      macrocell55    2316   4366  12958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_2\/clock_0                       macrocell55         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_6
Path End       : \Linear_Counter_1:counter_6\/main_2
Capture Clock  : \Linear_Counter_1:counter_6\/clock_0
Path slack     : 12958p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#27 vs. Clock_179:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_6  controlcell4   2050   2050  12958  RISE       1
\Linear_Counter_1:counter_6\/main_2      macrocell50    2315   4365  12958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_6\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_4
Path End       : \Linear_Counter_1:counter_4\/main_2
Capture Clock  : \Linear_Counter_1:counter_4\/clock_0
Path slack     : 12966p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#27 vs. Clock_179:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_4  controlcell4   2050   2050  12966  RISE       1
\Linear_Counter_1:counter_4\/main_2      macrocell53    2307   4357  12966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_4\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_525__SYNC/out
Path End       : \rectangle_generator:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \rectangle_generator:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 14146p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           4587
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_525__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_525__SYNC/out                                     synccell        1020   1020  14146  RISE       1
\rectangle_generator:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell8   3567   4587  14146  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\rectangle_generator:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell8       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_525__SYNC/out
Path End       : \rectangle_generator:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \rectangle_generator:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 14310p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_525__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_525__SYNC/out                                     synccell        1020   1020  14146  RISE       1
\rectangle_generator:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell9   3403   4423  14310  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\rectangle_generator:bSR:sC16:BShiftRegDp:u1\/clock         datapathcell9       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_525__SYNC/out
Path End       : \rectangle_generator:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \rectangle_generator:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 15074p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3659
-------------------------------------   ---- 
End-of-path arrival time (ps)           3659
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_525__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_525__SYNC/out                                 synccell       1020   1020  14146  RISE       1
\rectangle_generator:bSR:SyncCtl:CtrlReg\/clk_en  controlcell8   2639   3659  15074  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\rectangle_generator:bSR:SyncCtl:CtrlReg\/clock             controlcell8        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_525__SYNC/out
Path End       : \rectangle_generator:bSR:StsReg\/clk_en
Capture Clock  : \rectangle_generator:bSR:StsReg\/clock
Path slack     : 15074p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3659
-------------------------------------   ---- 
End-of-path arrival time (ps)           3659
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_525__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
Net_525__SYNC/out                        synccell       1020   1020  14146  RISE       1
\rectangle_generator:bSR:StsReg\/clk_en  statusicell5   2639   3659  15074  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\rectangle_generator:bSR:StsReg\/clock                      statusicell5        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \rectangle_generator:bSR:sC16:BShiftRegDp:u1\/sor
Path End       : \rectangle_generator:bSR:sC16:BShiftRegDp:u0\/sil
Capture Clock  : \rectangle_generator:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 15153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\rectangle_generator:bSR:sC16:BShiftRegDp:u1\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\rectangle_generator:bSR:sC16:BShiftRegDp:u1\/sor  datapathcell9   2480   2480  15153  RISE       1
\rectangle_generator:bSR:sC16:BShiftRegDp:u0\/sil  datapathcell8      0   2480  15153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\rectangle_generator:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell8       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_4\/q
Path End       : \clock_divider_2:counter_8\/main_5
Capture Clock  : \clock_divider_2:counter_8\/clock_0
Path slack     : 531388p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27602
-------------------------------------   ----- 
End-of-path arrival time (ps)           27602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                                                     model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_4\/q                                macrocell81   1250   1250  531388  RISE       1
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell25  13322  14572  531388  RISE       1
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell25   3350  17922  531388  RISE       1
\clock_divider_2:counter_8_split_1\/main_9                   macrocell24   2926  20848  531388  RISE       1
\clock_divider_2:counter_8_split_1\/q                        macrocell24   3350  24198  531388  RISE       1
\clock_divider_2:counter_8\/main_5                           macrocell77   3404  27602  531388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_8\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_4\/q
Path End       : \clock_divider_2:counter_9\/main_5
Capture Clock  : \clock_divider_2:counter_9\/clock_0
Path slack     : 532177p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26813
-------------------------------------   ----- 
End-of-path arrival time (ps)           26813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                                                     model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_4\/q                                macrocell81   1250   1250  531388  RISE       1
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell25  13322  14572  531388  RISE       1
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell25   3350  17922  531388  RISE       1
\clock_divider_2:counter_8_split_1\/main_9                   macrocell24   2926  20848  531388  RISE       1
\clock_divider_2:counter_8_split_1\/q                        macrocell24   3350  24198  531388  RISE       1
\clock_divider_2:counter_9\/main_5                           macrocell76   2615  26813  532177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_9\/clock_0                        macrocell76         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_4\/q
Path End       : \clock_divider_2:counter_10\/main_5
Capture Clock  : \clock_divider_2:counter_10\/clock_0
Path slack     : 532481p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26509
-------------------------------------   ----- 
End-of-path arrival time (ps)           26509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                                                     model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_4\/q                                macrocell81   1250   1250  531388  RISE       1
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell25  13322  14572  531388  RISE       1
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell25   3350  17922  531388  RISE       1
\clock_divider_2:counter_10_split_1\/main_10                 macrocell1    2926  20848  532481  RISE       1
\clock_divider_2:counter_10_split_1\/q                       macrocell1    3350  24198  532481  RISE       1
\clock_divider_2:counter_10\/main_5                          macrocell75   2311  26509  532481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_10\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_4\/q
Path End       : \clock_divider_2:counter_8\/main_3
Capture Clock  : \clock_divider_2:counter_8\/clock_0
Path slack     : 537514p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21476
-------------------------------------   ----- 
End-of-path arrival time (ps)           21476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                                                     model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_4\/q                                macrocell81   1250   1250  531388  RISE       1
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell25  13322  14572  531388  RISE       1
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell25   3350  17922  531388  RISE       1
\clock_divider_2:counter_8\/main_3                           macrocell77   3554  21476  537514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_8\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_4\/q
Path End       : \clock_divider_2:counter_10\/main_3
Capture Clock  : \clock_divider_2:counter_10\/clock_0
Path slack     : 538140p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20850
-------------------------------------   ----- 
End-of-path arrival time (ps)           20850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                                                     model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_4\/q                                macrocell81   1250   1250  531388  RISE       1
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell25  13322  14572  531388  RISE       1
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell25   3350  17922  531388  RISE       1
\clock_divider_2:counter_10\/main_3                          macrocell75   2928  20850  538140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_10\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_4\/q
Path End       : \clock_divider_2:counter_9\/main_3
Capture Clock  : \clock_divider_2:counter_9\/clock_0
Path slack     : 538140p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20850
-------------------------------------   ----- 
End-of-path arrival time (ps)           20850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                                                     model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_4\/q                                macrocell81   1250   1250  531388  RISE       1
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell25  13322  14572  531388  RISE       1
\clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell25   3350  17922  531388  RISE       1
\clock_divider_2:counter_9\/main_3                           macrocell76   2928  20850  538140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_9\/clock_0                        macrocell76         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Noise_Clk_Div:CounterHW\/tc
Path End       : \LFSR:sC16:PRSdp:u1\/sir
Capture Clock  : \LFSR:sC16:PRSdp:u1\/clock
Path slack     : 540075p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Clock_179(fixed-function):R#1 vs. Clock_179:R#2)   562500
- Setup time                                                        -3020
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     559480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19405
-------------------------------------   ----- 
End-of-path arrival time (ps)           19405
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\Noise_Clk_Div:CounterHW\/clock                               timercell           0      0  RISE       1

Data path
pin name                        model name     delay     AT   slack  edge  Fanout
------------------------------  -------------  -----  -----  ------  ----  ------
\Noise_Clk_Div:CounterHW\/tc    timercell       1000   1000  540075  RISE       1
\LFSR:enable_final\/main_1      macrocell2      4698   5698  540075  RISE       1
\LFSR:enable_final\/q           macrocell2      3350   9048  540075  RISE       1
\LFSR:sC16:PRSdp:u0\/cs_addr_0  datapathcell1   3397  12445  540075  RISE       1
\LFSR:sC16:PRSdp:u0\/sol_msb    datapathcell1   6960  19405  540075  RISE       1
\LFSR:sC16:PRSdp:u1\/sir        datapathcell2      0  19405  540075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LFSR:sC16:PRSdp:u1\/clock                                 datapathcell2       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Noise_Clk_Div:CounterHW\/tc
Path End       : \LFSR:sC16:PRSdp:u1\/cfbi
Capture Clock  : \LFSR:sC16:PRSdp:u1\/clock
Path slack     : 540715p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Clock_179(fixed-function):R#1 vs. Clock_179:R#2)   562500
- Setup time                                                        -5890
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     556610

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15895
-------------------------------------   ----- 
End-of-path arrival time (ps)           15895
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\Noise_Clk_Div:CounterHW\/clock                               timercell           0      0  RISE       1

Data path
pin name                        model name     delay     AT   slack  edge  Fanout
------------------------------  -------------  -----  -----  ------  ----  ------
\Noise_Clk_Div:CounterHW\/tc    timercell       1000   1000  540075  RISE       1
\LFSR:enable_final\/main_1      macrocell2      4698   5698  540075  RISE       1
\LFSR:enable_final\/q           macrocell2      3350   9048  540075  RISE       1
\LFSR:sC16:PRSdp:u0\/cs_addr_0  datapathcell1   3397  12445  540075  RISE       1
\LFSR:sC16:PRSdp:u0\/cfbo       datapathcell1   3450  15895  540715  RISE       1
\LFSR:sC16:PRSdp:u1\/cfbi       datapathcell2      0  15895  540715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LFSR:sC16:PRSdp:u1\/clock                                 datapathcell2       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_10\/q
Path End       : \clock_divider_2:counter_2\/main_0
Capture Clock  : \clock_divider_2:counter_2\/clock_0
Path slack     : 541724p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17266
-------------------------------------   ----- 
End-of-path arrival time (ps)           17266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_10\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_10\/q      macrocell75   1250   1250  540576  RISE       1
\clock_divider_2:counter_2\/main_0  macrocell83  16016  17266  541724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_2\/clock_0                        macrocell83         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_3\/q
Path End       : \clock_divider_2:counter_4\/main_7
Capture Clock  : \clock_divider_2:counter_4\/clock_0
Path slack     : 541894p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17096
-------------------------------------   ----- 
End-of-path arrival time (ps)           17096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_3\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_3\/q       macrocell82   1250   1250  535835  RISE       1
\clock_divider_2:counter_4\/main_7  macrocell81  15846  17096  541894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_3\/q
Path End       : \clock_divider_2:counter_6\/main_7
Capture Clock  : \clock_divider_2:counter_6\/clock_0
Path slack     : 541895p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17095
-------------------------------------   ----- 
End-of-path arrival time (ps)           17095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_3\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_3\/q       macrocell82   1250   1250  535835  RISE       1
\clock_divider_2:counter_6\/main_7  macrocell79  15845  17095  541895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_6\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Noise_Clk_Div:CounterHW\/tc
Path End       : \LFSR:sC16:PRSdp:u1\/cs_addr_0
Capture Clock  : \LFSR:sC16:PRSdp:u1\/clock
Path slack     : 541924p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Clock_179(fixed-function):R#1 vs. Clock_179:R#2)   562500
- Setup time                                                        -8130
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     554370

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12446
-------------------------------------   ----- 
End-of-path arrival time (ps)           12446
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\Noise_Clk_Div:CounterHW\/clock                               timercell           0      0  RISE       1

Data path
pin name                        model name     delay     AT   slack  edge  Fanout
------------------------------  -------------  -----  -----  ------  ----  ------
\Noise_Clk_Div:CounterHW\/tc    timercell       1000   1000  540075  RISE       1
\LFSR:enable_final\/main_1      macrocell2      4698   5698  540075  RISE       1
\LFSR:enable_final\/q           macrocell2      3350   9048  540075  RISE       1
\LFSR:sC16:PRSdp:u1\/cs_addr_0  datapathcell2   3398  12446  541924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LFSR:sC16:PRSdp:u1\/clock                                 datapathcell2       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Noise_Clk_Div:CounterHW\/tc
Path End       : \LFSR:sC16:PRSdp:u0\/cs_addr_0
Capture Clock  : \LFSR:sC16:PRSdp:u0\/clock
Path slack     : 541925p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Clock_179(fixed-function):R#1 vs. Clock_179:R#2)   562500
- Setup time                                                        -8130
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     554370

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12445
-------------------------------------   ----- 
End-of-path arrival time (ps)           12445
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\Noise_Clk_Div:CounterHW\/clock                               timercell           0      0  RISE       1

Data path
pin name                        model name     delay     AT   slack  edge  Fanout
------------------------------  -------------  -----  -----  ------  ----  ------
\Noise_Clk_Div:CounterHW\/tc    timercell       1000   1000  540075  RISE       1
\LFSR:enable_final\/main_1      macrocell2      4698   5698  540075  RISE       1
\LFSR:enable_final\/q           macrocell2      3350   9048  540075  RISE       1
\LFSR:sC16:PRSdp:u0\/cs_addr_0  datapathcell1   3397  12445  541925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LFSR:sC16:PRSdp:u0\/clock                                 datapathcell1       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_10\/q
Path End       : \clock_divider_2:counter_5\/main_0
Capture Clock  : \clock_divider_2:counter_5\/clock_0
Path slack     : 542282p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16708
-------------------------------------   ----- 
End-of-path arrival time (ps)           16708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_10\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_10\/q      macrocell75   1250   1250  540576  RISE       1
\clock_divider_2:counter_5\/main_0  macrocell80  15458  16708  542282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_5\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_10\/q
Path End       : \clock_divider_2:buffer_before\/main_0
Capture Clock  : \clock_divider_2:buffer_before\/clock_0
Path slack     : 542282p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16708
-------------------------------------   ----- 
End-of-path arrival time (ps)           16708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_10\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_10\/q          macrocell75   1250   1250  540576  RISE       1
\clock_divider_2:buffer_before\/main_0  macrocell86  15458  16708  542282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:buffer_before\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_8\/q
Path End       : \clock_divider_2:counter_5\/main_2
Capture Clock  : \clock_divider_2:counter_5\/clock_0
Path slack     : 542316p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16674
-------------------------------------   ----- 
End-of-path arrival time (ps)           16674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_8\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_8\/q       macrocell77   1250   1250  542316  RISE       1
\clock_divider_2:counter_5\/main_2  macrocell80  15424  16674  542316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_5\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_8\/q
Path End       : \clock_divider_2:buffer_before\/main_2
Capture Clock  : \clock_divider_2:buffer_before\/clock_0
Path slack     : 542316p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16674
-------------------------------------   ----- 
End-of-path arrival time (ps)           16674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_8\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_8\/q           macrocell77   1250   1250  542316  RISE       1
\clock_divider_2:buffer_before\/main_2  macrocell86  15424  16674  542316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:buffer_before\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_10\/q
Path End       : \clock_divider_2:counter_6\/main_0
Capture Clock  : \clock_divider_2:counter_6\/clock_0
Path slack     : 542732p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16258
-------------------------------------   ----- 
End-of-path arrival time (ps)           16258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_10\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_10\/q      macrocell75   1250   1250  540576  RISE       1
\clock_divider_2:counter_6\/main_0  macrocell79  15008  16258  542732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_6\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_8\/q
Path End       : \clock_divider_2:counter_2\/main_2
Capture Clock  : \clock_divider_2:counter_2\/clock_0
Path slack     : 542881p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16109
-------------------------------------   ----- 
End-of-path arrival time (ps)           16109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_8\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_8\/q       macrocell77   1250   1250  542316  RISE       1
\clock_divider_2:counter_2\/main_2  macrocell83  14859  16109  542881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_2\/clock_0                        macrocell83         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_3\/q
Path End       : \clock_divider_2:counter_0\/main_7
Capture Clock  : \clock_divider_2:counter_0\/clock_0
Path slack     : 542964p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16026
-------------------------------------   ----- 
End-of-path arrival time (ps)           16026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_3\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_3\/q       macrocell82   1250   1250  535835  RISE       1
\clock_divider_2:counter_0\/main_7  macrocell85  14776  16026  542964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_0\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_3\/q
Path End       : \clock_divider_2:counter_7\/main_7
Capture Clock  : \clock_divider_2:counter_7\/clock_0
Path slack     : 542979p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16011
-------------------------------------   ----- 
End-of-path arrival time (ps)           16011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_3\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_3\/q       macrocell82   1250   1250  535835  RISE       1
\clock_divider_2:counter_7\/main_7  macrocell78  14761  16011  542979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_7\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_3\/q
Path End       : \clock_divider_2:counter_1\/main_7
Capture Clock  : \clock_divider_2:counter_1\/clock_0
Path slack     : 543128p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15862
-------------------------------------   ----- 
End-of-path arrival time (ps)           15862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_3\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_3\/q       macrocell82   1250   1250  535835  RISE       1
\clock_divider_2:counter_1\/main_7  macrocell84  14612  15862  543128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_1\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_10\/q
Path End       : \clock_divider_2:counter_3\/main_0
Capture Clock  : \clock_divider_2:counter_3\/clock_0
Path slack     : 543289p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15701
-------------------------------------   ----- 
End-of-path arrival time (ps)           15701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_10\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_10\/q      macrocell75   1250   1250  540576  RISE       1
\clock_divider_2:counter_3\/main_0  macrocell82  14451  15701  543289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_3\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_10\/q
Path End       : \clock_divider_2:counter_4\/main_0
Capture Clock  : \clock_divider_2:counter_4\/clock_0
Path slack     : 543698p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15292
-------------------------------------   ----- 
End-of-path arrival time (ps)           15292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_10\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_10\/q      macrocell75   1250   1250  540576  RISE       1
\clock_divider_2:counter_4\/main_0  macrocell81  14042  15292  543698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_10\/q
Path End       : \clock_divider_2:counter_7\/main_0
Capture Clock  : \clock_divider_2:counter_7\/clock_0
Path slack     : 544078p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14912
-------------------------------------   ----- 
End-of-path arrival time (ps)           14912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_10\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_10\/q      macrocell75   1250   1250  540576  RISE       1
\clock_divider_2:counter_7\/main_0  macrocell78  13662  14912  544078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_7\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_10\/q
Path End       : \clock_divider_2:counter_0\/main_0
Capture Clock  : \clock_divider_2:counter_0\/clock_0
Path slack     : 544092p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14898
-------------------------------------   ----- 
End-of-path arrival time (ps)           14898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_10\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_10\/q      macrocell75   1250   1250  540576  RISE       1
\clock_divider_2:counter_0\/main_0  macrocell85  13648  14898  544092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_0\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_2\/q
Path End       : \clock_divider_2:counter_1\/main_8
Capture Clock  : \clock_divider_2:counter_1\/clock_0
Path slack     : 544620p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14370
-------------------------------------   ----- 
End-of-path arrival time (ps)           14370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_2\/clock_0                        macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_2\/q       macrocell83   1250   1250  536579  RISE       1
\clock_divider_2:counter_1\/main_8  macrocell84  13120  14370  544620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_1\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_8\/q
Path End       : \clock_divider_2:counter_0\/main_2
Capture Clock  : \clock_divider_2:counter_0\/clock_0
Path slack     : 544720p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14270
-------------------------------------   ----- 
End-of-path arrival time (ps)           14270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_8\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_8\/q       macrocell77   1250   1250  542316  RISE       1
\clock_divider_2:counter_0\/main_2  macrocell85  13020  14270  544720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_0\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_8\/q
Path End       : \clock_divider_2:counter_1\/main_2
Capture Clock  : \clock_divider_2:counter_1\/clock_0
Path slack     : 544748p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14242
-------------------------------------   ----- 
End-of-path arrival time (ps)           14242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_8\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_8\/q       macrocell77   1250   1250  542316  RISE       1
\clock_divider_2:counter_1\/main_2  macrocell84  12992  14242  544748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_1\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_0\/q
Path End       : \clock_divider_2:counter_4\/main_10
Capture Clock  : \clock_divider_2:counter_4\/clock_0
Path slack     : 545003p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13987
-------------------------------------   ----- 
End-of-path arrival time (ps)           13987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_0\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_0\/q        macrocell85   1250   1250  532179  RISE       1
\clock_divider_2:counter_4\/main_10  macrocell81  12737  13987  545003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_10\/q
Path End       : \clock_divider_2:counter_1\/main_0
Capture Clock  : \clock_divider_2:counter_1\/clock_0
Path slack     : 545316p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13674
-------------------------------------   ----- 
End-of-path arrival time (ps)           13674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_10\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_10\/q      macrocell75   1250   1250  540576  RISE       1
\clock_divider_2:counter_1\/main_0  macrocell84  12424  13674  545316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_1\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_8\/q
Path End       : \clock_divider_2:counter_7\/main_2
Capture Clock  : \clock_divider_2:counter_7\/clock_0
Path slack     : 545316p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13674
-------------------------------------   ----- 
End-of-path arrival time (ps)           13674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_8\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_8\/q       macrocell77   1250   1250  542316  RISE       1
\clock_divider_2:counter_7\/main_2  macrocell78  12424  13674  545316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_7\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_10\/q
Path End       : \clock_divider_2:counter_8\/main_0
Capture Clock  : \clock_divider_2:counter_8\/clock_0
Path slack     : 545459p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13531
-------------------------------------   ----- 
End-of-path arrival time (ps)           13531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_10\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_10\/q      macrocell75   1250   1250  540576  RISE       1
\clock_divider_2:counter_8\/main_0  macrocell77  12281  13531  545459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_8\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_0\/q
Path End       : \clock_divider_2:counter_6\/main_10
Capture Clock  : \clock_divider_2:counter_6\/clock_0
Path slack     : 545551p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13439
-------------------------------------   ----- 
End-of-path arrival time (ps)           13439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_0\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_0\/q        macrocell85   1250   1250  532179  RISE       1
\clock_divider_2:counter_6\/main_10  macrocell79  12189  13439  545551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_6\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_4\/q
Path End       : \clock_divider_2:counter_0\/main_6
Capture Clock  : \clock_divider_2:counter_0\/clock_0
Path slack     : 545684p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13306
-------------------------------------   ----- 
End-of-path arrival time (ps)           13306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_4\/q       macrocell81   1250   1250  531388  RISE       1
\clock_divider_2:counter_0\/main_6  macrocell85  12056  13306  545684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_0\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Length_Counter:CounterUDB:count_stored_i\/q
Path End       : \Length_Counter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Length_Counter_1:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 545725p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     556440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10715
-------------------------------------   ----- 
End-of-path arrival time (ps)           10715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter:CounterUDB:count_stored_i\/clock_0         macrocell40         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Length_Counter:CounterUDB:count_stored_i\/q              macrocell40     1250   1250  545725  RISE       1
\Length_Counter_1:CounterUDB:count_enable\/main_0         macrocell8      3214   4464  545725  RISE       1
\Length_Counter_1:CounterUDB:count_enable\/q              macrocell8      3350   7814  545725  RISE       1
\Length_Counter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell4   2901  10715  545725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter_1:CounterUDB:sC8:counterdp:u0\/clock       datapathcell4       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_2\/q
Path End       : \clock_divider_2:counter_3\/main_8
Capture Clock  : \clock_divider_2:counter_3\/clock_0
Path slack     : 545931p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13059
-------------------------------------   ----- 
End-of-path arrival time (ps)           13059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_2\/clock_0                        macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_2\/q       macrocell83   1250   1250  536579  RISE       1
\clock_divider_2:counter_3\/main_8  macrocell82  11809  13059  545931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_3\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_0\/q
Path End       : \clock_divider_2:counter_3\/main_10
Capture Clock  : \clock_divider_2:counter_3\/clock_0
Path slack     : 546008p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12982
-------------------------------------   ----- 
End-of-path arrival time (ps)           12982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_0\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_0\/q        macrocell85   1250   1250  532179  RISE       1
\clock_divider_2:counter_3\/main_10  macrocell82  11732  12982  546008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_3\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_9\/q
Path End       : \clock_divider_2:counter_4\/main_1
Capture Clock  : \clock_divider_2:counter_4\/clock_0
Path slack     : 546096p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12894
-------------------------------------   ----- 
End-of-path arrival time (ps)           12894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_9\/clock_0                        macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_9\/q       macrocell76   1250   1250  542325  RISE       1
\clock_divider_2:counter_4\/main_1  macrocell81  11644  12894  546096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_6\/q
Path End       : \clock_divider_2:counter_5\/main_4
Capture Clock  : \clock_divider_2:counter_5\/clock_0
Path slack     : 546140p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12850
-------------------------------------   ----- 
End-of-path arrival time (ps)           12850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_6\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_6\/q       macrocell79   1250   1250  532753  RISE       1
\clock_divider_2:counter_5\/main_4  macrocell80  11600  12850  546140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_5\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_6\/q
Path End       : \clock_divider_2:buffer_before\/main_4
Capture Clock  : \clock_divider_2:buffer_before\/clock_0
Path slack     : 546140p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12850
-------------------------------------   ----- 
End-of-path arrival time (ps)           12850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_6\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_6\/q           macrocell79   1250   1250  532753  RISE       1
\clock_divider_2:buffer_before\/main_4  macrocell86  11600  12850  546140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:buffer_before\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Length_Counter:CounterUDB:disable_run_i\/q
Path End       : \Length_Counter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Length_Counter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 546152p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     556440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10288
-------------------------------------   ----- 
End-of-path arrival time (ps)           10288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter:CounterUDB:disable_run_i\/clock_0          macrocell36         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Length_Counter:CounterUDB:disable_run_i\/q             macrocell36     1250   1250  546152  RISE       1
\Length_Counter:CounterUDB:count_enable\/main_1         macrocell5      3394   4644  546152  RISE       1
\Length_Counter:CounterUDB:count_enable\/q              macrocell5      3350   7994  546152  RISE       1
\Length_Counter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell3   2294  10288  546152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter:CounterUDB:sC8:counterdp:u0\/clock         datapathcell3       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_4\/q
Path End       : \clock_divider_2:counter_3\/main_6
Capture Clock  : \clock_divider_2:counter_3\/clock_0
Path slack     : 546221p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12769
-------------------------------------   ----- 
End-of-path arrival time (ps)           12769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_4\/q       macrocell81   1250   1250  531388  RISE       1
\clock_divider_2:counter_3\/main_6  macrocell82  11519  12769  546221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_3\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_4\/q
Path End       : \clock_divider_2:counter_7\/main_6
Capture Clock  : \clock_divider_2:counter_7\/clock_0
Path slack     : 546432p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12558
-------------------------------------   ----- 
End-of-path arrival time (ps)           12558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_4\/q       macrocell81   1250   1250  531388  RISE       1
\clock_divider_2:counter_7\/main_6  macrocell78  11308  12558  546432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_7\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_0\/q
Path End       : \clock_divider_2:counter_1\/main_10
Capture Clock  : \clock_divider_2:counter_1\/clock_0
Path slack     : 546652p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12338
-------------------------------------   ----- 
End-of-path arrival time (ps)           12338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_0\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_0\/q        macrocell85   1250   1250  532179  RISE       1
\clock_divider_2:counter_1\/main_10  macrocell84  11088  12338  546652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_1\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_9\/q
Path End       : \clock_divider_2:counter_3\/main_1
Capture Clock  : \clock_divider_2:counter_3\/clock_0
Path slack     : 546656p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12334
-------------------------------------   ----- 
End-of-path arrival time (ps)           12334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_9\/clock_0                        macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_9\/q       macrocell76   1250   1250  542325  RISE       1
\clock_divider_2:counter_3\/main_1  macrocell82  11084  12334  546656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_3\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_0\/q
Path End       : \clock_divider_2:counter_7\/main_10
Capture Clock  : \clock_divider_2:counter_7\/clock_0
Path slack     : 546687p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12303
-------------------------------------   ----- 
End-of-path arrival time (ps)           12303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_0\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_0\/q        macrocell85   1250   1250  532179  RISE       1
\clock_divider_2:counter_7\/main_10  macrocell78  11053  12303  546687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_7\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_0\/q
Path End       : \clock_divider_2:counter_2\/main_10
Capture Clock  : \clock_divider_2:counter_2\/clock_0
Path slack     : 546689p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12301
-------------------------------------   ----- 
End-of-path arrival time (ps)           12301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_0\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_0\/q        macrocell85   1250   1250  532179  RISE       1
\clock_divider_2:counter_2\/main_10  macrocell83  11051  12301  546689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_2\/clock_0                        macrocell83         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_0\/q
Path End       : \clock_divider_2:counter_5\/main_10
Capture Clock  : \clock_divider_2:counter_5\/clock_0
Path slack     : 546703p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12287
-------------------------------------   ----- 
End-of-path arrival time (ps)           12287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_0\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_0\/q        macrocell85   1250   1250  532179  RISE       1
\clock_divider_2:counter_5\/main_10  macrocell80  11037  12287  546703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_5\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_0\/q
Path End       : \clock_divider_2:buffer_before\/main_10
Capture Clock  : \clock_divider_2:buffer_before\/clock_0
Path slack     : 546703p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12287
-------------------------------------   ----- 
End-of-path arrival time (ps)           12287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_0\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_0\/q            macrocell85   1250   1250  532179  RISE       1
\clock_divider_2:buffer_before\/main_10  macrocell86  11037  12287  546703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:buffer_before\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_4\/q
Path End       : \clock_divider_2:counter_4\/main_6
Capture Clock  : \clock_divider_2:counter_4\/clock_0
Path slack     : 546788p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12202
-------------------------------------   ----- 
End-of-path arrival time (ps)           12202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_4\/q       macrocell81   1250   1250  531388  RISE       1
\clock_divider_2:counter_4\/main_6  macrocell81  10952  12202  546788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tri_Data_0/q
Path End       : Tri_Data_0/main_3
Capture Clock  : Tri_Data_0/clock_0
Path slack     : 546940p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12050
-------------------------------------   ----- 
End-of-path arrival time (ps)           12050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_0/clock_0                                         macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
Tri_Data_0/q                                  macrocell48   1250   1250  546940  RISE       1
\Triangle_Gen_1:MODULE_3:g2:a0:gta_0\/main_3  macrocell14   4324   5574  546940  RISE       1
\Triangle_Gen_1:MODULE_3:g2:a0:gta_0\/q       macrocell14   3350   8924  546940  RISE       1
Tri_Data_0/main_3                             macrocell48   3127  12050  546940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_0/clock_0                                         macrocell48         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tri_Data_0/q
Path End       : \Triangle_Gen_1:mode\/main_3
Capture Clock  : \Triangle_Gen_1:mode\/clock_0
Path slack     : 546940p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12050
-------------------------------------   ----- 
End-of-path arrival time (ps)           12050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_0/clock_0                                         macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
Tri_Data_0/q                                  macrocell48   1250   1250  546940  RISE       1
\Triangle_Gen_1:MODULE_3:g2:a0:gta_0\/main_3  macrocell14   4324   5574  546940  RISE       1
\Triangle_Gen_1:MODULE_3:g2:a0:gta_0\/q       macrocell14   3350   8924  546940  RISE       1
\Triangle_Gen_1:mode\/main_3                  macrocell49   3127  12050  546940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Triangle_Gen_1:mode\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_9\/q
Path End       : \clock_divider_2:counter_6\/main_1
Capture Clock  : \clock_divider_2:counter_6\/clock_0
Path slack     : 547053p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11937
-------------------------------------   ----- 
End-of-path arrival time (ps)           11937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_9\/clock_0                        macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_9\/q       macrocell76   1250   1250  542325  RISE       1
\clock_divider_2:counter_6\/main_1  macrocell79  10687  11937  547053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_6\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_2\/q
Path End       : \clock_divider_2:counter_4\/main_8
Capture Clock  : \clock_divider_2:counter_4\/clock_0
Path slack     : 547067p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11923
-------------------------------------   ----- 
End-of-path arrival time (ps)           11923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_2\/clock_0                        macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_2\/q       macrocell83   1250   1250  536579  RISE       1
\clock_divider_2:counter_4\/main_8  macrocell81  10673  11923  547067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_6\/q
Path End       : \clock_divider_2:counter_2\/main_4
Capture Clock  : \clock_divider_2:counter_2\/clock_0
Path slack     : 547087p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11903
-------------------------------------   ----- 
End-of-path arrival time (ps)           11903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_6\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_6\/q       macrocell79   1250   1250  532753  RISE       1
\clock_divider_2:counter_2\/main_4  macrocell83  10653  11903  547087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_2\/clock_0                        macrocell83         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_1\/q
Path End       : \Linear_Counter_1:counter_4\/main_7
Capture Clock  : \Linear_Counter_1:counter_4\/clock_0
Path slack     : 547232p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11758
-------------------------------------   ----- 
End-of-path arrival time (ps)           11758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_1\/clock_0                       macrocell56         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_1\/q                  macrocell56   1250   1250  547232  RISE       1
\Linear_Counter_1:MODULE_5:g2:a0:gta_0\/main_5  macrocell15   4044   5294  547232  RISE       1
\Linear_Counter_1:MODULE_5:g2:a0:gta_0\/q       macrocell15   3350   8644  547232  RISE       1
\Linear_Counter_1:counter_4\/main_7             macrocell53   3114  11758  547232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_4\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_1\/q
Path End       : \Linear_Counter_1:counter_3\/main_6
Capture Clock  : \Linear_Counter_1:counter_3\/clock_0
Path slack     : 547232p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11758
-------------------------------------   ----- 
End-of-path arrival time (ps)           11758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_1\/clock_0                       macrocell56         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_1\/q                  macrocell56   1250   1250  547232  RISE       1
\Linear_Counter_1:MODULE_5:g2:a0:gta_0\/main_5  macrocell15   4044   5294  547232  RISE       1
\Linear_Counter_1:MODULE_5:g2:a0:gta_0\/q       macrocell15   3350   8644  547232  RISE       1
\Linear_Counter_1:counter_3\/main_6             macrocell54   3114  11758  547232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_3\/clock_0                       macrocell54         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_1\/q
Path End       : \Linear_Counter_1:counter_2\/main_5
Capture Clock  : \Linear_Counter_1:counter_2\/clock_0
Path slack     : 547236p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11754
-------------------------------------   ----- 
End-of-path arrival time (ps)           11754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_1\/clock_0                       macrocell56         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_1\/q                  macrocell56   1250   1250  547232  RISE       1
\Linear_Counter_1:MODULE_5:g2:a0:gta_0\/main_5  macrocell15   4044   5294  547232  RISE       1
\Linear_Counter_1:MODULE_5:g2:a0:gta_0\/q       macrocell15   3350   8644  547232  RISE       1
\Linear_Counter_1:counter_2\/main_5             macrocell55   3111  11754  547236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_2\/clock_0                       macrocell55         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_1\/q
Path End       : \Linear_Counter_1:counter_1\/main_4
Capture Clock  : \Linear_Counter_1:counter_1\/clock_0
Path slack     : 547236p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11754
-------------------------------------   ----- 
End-of-path arrival time (ps)           11754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_1\/clock_0                       macrocell56         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_1\/q                  macrocell56   1250   1250  547232  RISE       1
\Linear_Counter_1:MODULE_5:g2:a0:gta_0\/main_5  macrocell15   4044   5294  547232  RISE       1
\Linear_Counter_1:MODULE_5:g2:a0:gta_0\/q       macrocell15   3350   8644  547232  RISE       1
\Linear_Counter_1:counter_1\/main_4             macrocell56   3111  11754  547236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_1\/clock_0                       macrocell56         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_1\/q
Path End       : \Linear_Counter_1:counter_0\/main_3
Capture Clock  : \Linear_Counter_1:counter_0\/clock_0
Path slack     : 547236p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11754
-------------------------------------   ----- 
End-of-path arrival time (ps)           11754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_1\/clock_0                       macrocell56         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_1\/q                  macrocell56   1250   1250  547232  RISE       1
\Linear_Counter_1:MODULE_5:g2:a0:gta_0\/main_5  macrocell15   4044   5294  547232  RISE       1
\Linear_Counter_1:MODULE_5:g2:a0:gta_0\/q       macrocell15   3350   8644  547232  RISE       1
\Linear_Counter_1:counter_0\/main_3             macrocell57   3111  11754  547236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_0\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Length_Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Length_Counter_1:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Length_Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 547326p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     562000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14674
-------------------------------------   ----- 
End-of-path arrival time (ps)           14674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter_1:CounterUDB:sC8:counterdp:u0\/clock       datapathcell4       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Length_Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell4   2290   2290  547326  RISE       1
\Length_Counter_1:CounterUDB:underflow_status\/main_0   macrocell7      5388   7678  547326  RISE       1
\Length_Counter_1:CounterUDB:underflow_status\/q        macrocell7      3350  11028  547326  RISE       1
\Length_Counter_1:CounterUDB:sSTSReg:stsreg\/status_3   statusicell2    3646  14674  547326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter_1:CounterUDB:sSTSReg:stsreg\/clock         statusicell2        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_9\/q
Path End       : \clock_divider_2:counter_5\/main_1
Capture Clock  : \clock_divider_2:counter_5\/clock_0
Path slack     : 547334p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11656
-------------------------------------   ----- 
End-of-path arrival time (ps)           11656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_9\/clock_0                        macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_9\/q       macrocell76   1250   1250  542325  RISE       1
\clock_divider_2:counter_5\/main_1  macrocell80  10406  11656  547334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_5\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_9\/q
Path End       : \clock_divider_2:buffer_before\/main_1
Capture Clock  : \clock_divider_2:buffer_before\/clock_0
Path slack     : 547334p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11656
-------------------------------------   ----- 
End-of-path arrival time (ps)           11656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_9\/clock_0                        macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_9\/q           macrocell76   1250   1250  542325  RISE       1
\clock_divider_2:buffer_before\/main_1  macrocell86  10406  11656  547334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:buffer_before\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_4\/q
Path End       : \clock_divider_2:counter_5\/main_6
Capture Clock  : \clock_divider_2:counter_5\/clock_0
Path slack     : 547358p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11632
-------------------------------------   ----- 
End-of-path arrival time (ps)           11632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_4\/q       macrocell81   1250   1250  531388  RISE       1
\clock_divider_2:counter_5\/main_6  macrocell80  10382  11632  547358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_5\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_4\/q
Path End       : \clock_divider_2:buffer_before\/main_6
Capture Clock  : \clock_divider_2:buffer_before\/clock_0
Path slack     : 547358p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11632
-------------------------------------   ----- 
End-of-path arrival time (ps)           11632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_4\/q           macrocell81   1250   1250  531388  RISE       1
\clock_divider_2:buffer_before\/main_6  macrocell86  10382  11632  547358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:buffer_before\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_1\/q
Path End       : \Linear_Counter_1:counter_6\/main_9
Capture Clock  : \Linear_Counter_1:counter_6\/clock_0
Path slack     : 547387p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11603
-------------------------------------   ----- 
End-of-path arrival time (ps)           11603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_1\/clock_0                       macrocell56         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_1\/q                  macrocell56   1250   1250  547232  RISE       1
\Linear_Counter_1:MODULE_5:g2:a0:gta_0\/main_5  macrocell15   4044   5294  547232  RISE       1
\Linear_Counter_1:MODULE_5:g2:a0:gta_0\/q       macrocell15   3350   8644  547232  RISE       1
\Linear_Counter_1:counter_6\/main_9             macrocell50   2959  11603  547387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_6\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_1\/q
Path End       : \Linear_Counter_1:counter_5\/main_8
Capture Clock  : \Linear_Counter_1:counter_5\/clock_0
Path slack     : 547387p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11603
-------------------------------------   ----- 
End-of-path arrival time (ps)           11603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_1\/clock_0                       macrocell56         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_1\/q                  macrocell56   1250   1250  547232  RISE       1
\Linear_Counter_1:MODULE_5:g2:a0:gta_0\/main_5  macrocell15   4044   5294  547232  RISE       1
\Linear_Counter_1:MODULE_5:g2:a0:gta_0\/q       macrocell15   3350   8644  547232  RISE       1
\Linear_Counter_1:counter_5\/main_8             macrocell52   2959  11603  547387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_5\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_10\/q
Path End       : \clock_divider_2:counter_10\/main_0
Capture Clock  : \clock_divider_2:counter_10\/clock_0
Path slack     : 547456p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11534
-------------------------------------   ----- 
End-of-path arrival time (ps)           11534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_10\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_10\/q       macrocell75   1250   1250  540576  RISE       1
\clock_divider_2:counter_10\/main_0  macrocell75  10284  11534  547456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_10\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_10\/q
Path End       : \clock_divider_2:counter_9\/main_0
Capture Clock  : \clock_divider_2:counter_9\/clock_0
Path slack     : 547456p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11534
-------------------------------------   ----- 
End-of-path arrival time (ps)           11534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_10\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_10\/q      macrocell75   1250   1250  540576  RISE       1
\clock_divider_2:counter_9\/main_0  macrocell76  10284  11534  547456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_9\/clock_0                        macrocell76         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tri_Data_0/q
Path End       : Tri_Data_0/main_2
Capture Clock  : Tri_Data_0/clock_0
Path slack     : 547464p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11526
-------------------------------------   ----- 
End-of-path arrival time (ps)           11526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_0/clock_0                                         macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
Tri_Data_0/q                                  macrocell48   1250   1250  546940  RISE       1
\Triangle_Gen_1:MODULE_1:g2:a0:lta_0\/main_3  macrocell13   3776   5026  547464  RISE       1
\Triangle_Gen_1:MODULE_1:g2:a0:lta_0\/q       macrocell13   3350   8376  547464  RISE       1
Tri_Data_0/main_2                             macrocell48   3150  11526  547464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_0/clock_0                                         macrocell48         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tri_Data_0/q
Path End       : \Triangle_Gen_1:mode\/main_2
Capture Clock  : \Triangle_Gen_1:mode\/clock_0
Path slack     : 547464p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11526
-------------------------------------   ----- 
End-of-path arrival time (ps)           11526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_0/clock_0                                         macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
Tri_Data_0/q                                  macrocell48   1250   1250  546940  RISE       1
\Triangle_Gen_1:MODULE_1:g2:a0:lta_0\/main_3  macrocell13   3776   5026  547464  RISE       1
\Triangle_Gen_1:MODULE_1:g2:a0:lta_0\/q       macrocell13   3350   8376  547464  RISE       1
\Triangle_Gen_1:mode\/main_2                  macrocell49   3150  11526  547464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Triangle_Gen_1:mode\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tri_Data_0/q
Path End       : Tri_Data_3/main_6
Capture Clock  : Tri_Data_3/clock_0
Path slack     : 547837p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11153
-------------------------------------   ----- 
End-of-path arrival time (ps)           11153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_0/clock_0                                         macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
Tri_Data_0/q                                  macrocell48   1250   1250  546940  RISE       1
\Triangle_Gen_1:MODULE_3:g2:a0:gta_0\/main_3  macrocell14   4324   5574  546940  RISE       1
\Triangle_Gen_1:MODULE_3:g2:a0:gta_0\/q       macrocell14   3350   8924  546940  RISE       1
Tri_Data_3/main_6                             macrocell45   2229  11153  547837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_3/clock_0                                         macrocell45         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tri_Data_0/q
Path End       : Tri_Data_2/main_5
Capture Clock  : Tri_Data_2/clock_0
Path slack     : 547837p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11153
-------------------------------------   ----- 
End-of-path arrival time (ps)           11153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_0/clock_0                                         macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
Tri_Data_0/q                                  macrocell48   1250   1250  546940  RISE       1
\Triangle_Gen_1:MODULE_3:g2:a0:gta_0\/main_3  macrocell14   4324   5574  546940  RISE       1
\Triangle_Gen_1:MODULE_3:g2:a0:gta_0\/q       macrocell14   3350   8924  546940  RISE       1
Tri_Data_2/main_5                             macrocell46   2229  11153  547837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_2/clock_0                                         macrocell46         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tri_Data_0/q
Path End       : Tri_Data_1/main_4
Capture Clock  : Tri_Data_1/clock_0
Path slack     : 547837p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11153
-------------------------------------   ----- 
End-of-path arrival time (ps)           11153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_0/clock_0                                         macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
Tri_Data_0/q                                  macrocell48   1250   1250  546940  RISE       1
\Triangle_Gen_1:MODULE_3:g2:a0:gta_0\/main_3  macrocell14   4324   5574  546940  RISE       1
\Triangle_Gen_1:MODULE_3:g2:a0:gta_0\/q       macrocell14   3350   8924  546940  RISE       1
Tri_Data_1/main_4                             macrocell47   2229  11153  547837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_1/clock_0                                         macrocell47         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_9\/q
Path End       : \clock_divider_2:counter_2\/main_1
Capture Clock  : \clock_divider_2:counter_2\/clock_0
Path slack     : 547889p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11101
-------------------------------------   ----- 
End-of-path arrival time (ps)           11101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_9\/clock_0                        macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_9\/q       macrocell76   1250   1250  542325  RISE       1
\clock_divider_2:counter_2\/main_1  macrocell83   9851  11101  547889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_2\/clock_0                        macrocell83         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_4\/q
Path End       : \clock_divider_2:counter_2\/main_6
Capture Clock  : \clock_divider_2:counter_2\/clock_0
Path slack     : 547922p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11068
-------------------------------------   ----- 
End-of-path arrival time (ps)           11068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_4\/q       macrocell81   1250   1250  531388  RISE       1
\clock_divider_2:counter_2\/main_6  macrocell83   9818  11068  547922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_2\/clock_0                        macrocell83         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Noise_Clk_Div:CounterHW\/tc
Path End       : \LFSR:sC16:PRSdp:u1\/clk_en
Capture Clock  : \LFSR:sC16:PRSdp:u1\/clock
Path slack     : 547981p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Clock_179(fixed-function):R#1 vs. Clock_179:R#2)   562500
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     560400

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12419
-------------------------------------   ----- 
End-of-path arrival time (ps)           12419
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\Noise_Clk_Div:CounterHW\/clock                               timercell           0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\Noise_Clk_Div:CounterHW\/tc  timercell       1000   1000  540075  RISE       1
\LFSR:enable_final\/main_1    macrocell2      4698   5698  540075  RISE       1
\LFSR:enable_final\/q         macrocell2      3350   9048  540075  RISE       1
\LFSR:sC16:PRSdp:u1\/clk_en   datapathcell2   3371  12419  547981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LFSR:sC16:PRSdp:u1\/clock                                 datapathcell2       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Noise_Clk_Div:CounterHW\/tc
Path End       : \LFSR:sC16:PRSdp:u0\/clk_en
Capture Clock  : \LFSR:sC16:PRSdp:u0\/clock
Path slack     : 547983p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Clock_179(fixed-function):R#1 vs. Clock_179:R#2)   562500
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     560400

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12417
-------------------------------------   ----- 
End-of-path arrival time (ps)           12417
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\Noise_Clk_Div:CounterHW\/clock                               timercell           0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\Noise_Clk_Div:CounterHW\/tc  timercell       1000   1000  540075  RISE       1
\LFSR:enable_final\/main_1    macrocell2      4698   5698  540075  RISE       1
\LFSR:enable_final\/q         macrocell2      3350   9048  540075  RISE       1
\LFSR:sC16:PRSdp:u0\/clk_en   datapathcell1   3369  12417  547983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LFSR:sC16:PRSdp:u0\/clock                                 datapathcell1       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_8\/q
Path End       : \clock_divider_2:counter_3\/main_2
Capture Clock  : \clock_divider_2:counter_3\/clock_0
Path slack     : 548004p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10986
-------------------------------------   ----- 
End-of-path arrival time (ps)           10986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_8\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_8\/q       macrocell77   1250   1250  542316  RISE       1
\clock_divider_2:counter_3\/main_2  macrocell82   9736  10986  548004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_3\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_8\/q
Path End       : \clock_divider_2:counter_6\/main_2
Capture Clock  : \clock_divider_2:counter_6\/clock_0
Path slack     : 548015p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10975
-------------------------------------   ----- 
End-of-path arrival time (ps)           10975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_8\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_8\/q       macrocell77   1250   1250  542316  RISE       1
\clock_divider_2:counter_6\/main_2  macrocell79   9725  10975  548015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_6\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_5\/q
Path End       : \clock_divider_2:counter_3\/main_5
Capture Clock  : \clock_divider_2:counter_3\/clock_0
Path slack     : 548132p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10858
-------------------------------------   ----- 
End-of-path arrival time (ps)           10858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_5\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_5\/q       macrocell80   1250   1250  535263  RISE       1
\clock_divider_2:counter_3\/main_5  macrocell82   9608  10858  548132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_3\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tri_Data_0/q
Path End       : Tri_Data_3/main_5
Capture Clock  : Tri_Data_3/clock_0
Path slack     : 548361p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10629
-------------------------------------   ----- 
End-of-path arrival time (ps)           10629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_0/clock_0                                         macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
Tri_Data_0/q                                  macrocell48   1250   1250  546940  RISE       1
\Triangle_Gen_1:MODULE_1:g2:a0:lta_0\/main_3  macrocell13   3776   5026  547464  RISE       1
\Triangle_Gen_1:MODULE_1:g2:a0:lta_0\/q       macrocell13   3350   8376  547464  RISE       1
Tri_Data_3/main_5                             macrocell45   2253  10629  548361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_3/clock_0                                         macrocell45         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tri_Data_0/q
Path End       : Tri_Data_2/main_4
Capture Clock  : Tri_Data_2/clock_0
Path slack     : 548361p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10629
-------------------------------------   ----- 
End-of-path arrival time (ps)           10629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_0/clock_0                                         macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
Tri_Data_0/q                                  macrocell48   1250   1250  546940  RISE       1
\Triangle_Gen_1:MODULE_1:g2:a0:lta_0\/main_3  macrocell13   3776   5026  547464  RISE       1
\Triangle_Gen_1:MODULE_1:g2:a0:lta_0\/q       macrocell13   3350   8376  547464  RISE       1
Tri_Data_2/main_4                             macrocell46   2253  10629  548361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_2/clock_0                                         macrocell46         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tri_Data_0/q
Path End       : Tri_Data_1/main_3
Capture Clock  : Tri_Data_1/clock_0
Path slack     : 548361p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10629
-------------------------------------   ----- 
End-of-path arrival time (ps)           10629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_0/clock_0                                         macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
Tri_Data_0/q                                  macrocell48   1250   1250  546940  RISE       1
\Triangle_Gen_1:MODULE_1:g2:a0:lta_0\/main_3  macrocell13   3776   5026  547464  RISE       1
\Triangle_Gen_1:MODULE_1:g2:a0:lta_0\/q       macrocell13   3350   8376  547464  RISE       1
Tri_Data_1/main_3                             macrocell47   2253  10629  548361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_1/clock_0                                         macrocell47         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_1\/q
Path End       : \clock_divider_2:counter_2\/main_9
Capture Clock  : \clock_divider_2:counter_2\/clock_0
Path slack     : 548416p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10574
-------------------------------------   ----- 
End-of-path arrival time (ps)           10574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_1\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_1\/q       macrocell84   1250   1250  533229  RISE       1
\clock_divider_2:counter_2\/main_9  macrocell83   9324  10574  548416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_2\/clock_0                        macrocell83         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_9\/q
Path End       : \clock_divider_2:counter_10\/main_1
Capture Clock  : \clock_divider_2:counter_10\/clock_0
Path slack     : 548552p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10438
-------------------------------------   ----- 
End-of-path arrival time (ps)           10438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_9\/clock_0                        macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_9\/q        macrocell76   1250   1250  542325  RISE       1
\clock_divider_2:counter_10\/main_1  macrocell75   9188  10438  548552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_10\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_9\/q
Path End       : \clock_divider_2:counter_9\/main_1
Capture Clock  : \clock_divider_2:counter_9\/clock_0
Path slack     : 548552p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10438
-------------------------------------   ----- 
End-of-path arrival time (ps)           10438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_9\/clock_0                        macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_9\/q       macrocell76   1250   1250  542325  RISE       1
\clock_divider_2:counter_9\/main_1  macrocell76   9188  10438  548552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_9\/clock_0                        macrocell76         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_6\/q
Path End       : \clock_divider_2:counter_0\/main_4
Capture Clock  : \clock_divider_2:counter_0\/clock_0
Path slack     : 548598p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10392
-------------------------------------   ----- 
End-of-path arrival time (ps)           10392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_6\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_6\/q       macrocell79   1250   1250  532753  RISE       1
\clock_divider_2:counter_0\/main_4  macrocell85   9142  10392  548598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_0\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_9\/q
Path End       : \clock_divider_2:counter_7\/main_1
Capture Clock  : \clock_divider_2:counter_7\/clock_0
Path slack     : 548679p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10311
-------------------------------------   ----- 
End-of-path arrival time (ps)           10311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_9\/clock_0                        macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_9\/q       macrocell76   1250   1250  542325  RISE       1
\clock_divider_2:counter_7\/main_1  macrocell78   9061  10311  548679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_7\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_5\/q
Path End       : \clock_divider_2:counter_6\/main_5
Capture Clock  : \clock_divider_2:counter_6\/clock_0
Path slack     : 548686p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10304
-------------------------------------   ----- 
End-of-path arrival time (ps)           10304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_5\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_5\/q       macrocell80   1250   1250  535263  RISE       1
\clock_divider_2:counter_6\/main_5  macrocell79   9054  10304  548686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_6\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_8\/q
Path End       : \clock_divider_2:counter_4\/main_2
Capture Clock  : \clock_divider_2:counter_4\/clock_0
Path slack     : 548726p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10264
-------------------------------------   ----- 
End-of-path arrival time (ps)           10264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_8\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_8\/q       macrocell77   1250   1250  542316  RISE       1
\clock_divider_2:counter_4\/main_2  macrocell81   9014  10264  548726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_1\/q
Path End       : \clock_divider_2:counter_6\/main_9
Capture Clock  : \clock_divider_2:counter_6\/clock_0
Path slack     : 548797p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10193
-------------------------------------   ----- 
End-of-path arrival time (ps)           10193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_1\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_1\/q       macrocell84   1250   1250  533229  RISE       1
\clock_divider_2:counter_6\/main_9  macrocell79   8943  10193  548797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_6\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_1\/q
Path End       : \clock_divider_2:counter_4\/main_9
Capture Clock  : \clock_divider_2:counter_4\/clock_0
Path slack     : 548799p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10191
-------------------------------------   ----- 
End-of-path arrival time (ps)           10191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_1\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_1\/q       macrocell84   1250   1250  533229  RISE       1
\clock_divider_2:counter_4\/main_9  macrocell81   8941  10191  548799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_1\/q
Path End       : \clock_divider_2:counter_3\/main_9
Capture Clock  : \clock_divider_2:counter_3\/clock_0
Path slack     : 548821p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10169
-------------------------------------   ----- 
End-of-path arrival time (ps)           10169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_1\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_1\/q       macrocell84   1250   1250  533229  RISE       1
\clock_divider_2:counter_3\/main_9  macrocell82   8919  10169  548821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_3\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_1\/q
Path End       : \clock_divider_2:counter_5\/main_9
Capture Clock  : \clock_divider_2:counter_5\/clock_0
Path slack     : 548974p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10016
-------------------------------------   ----- 
End-of-path arrival time (ps)           10016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_1\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_1\/q       macrocell84   1250   1250  533229  RISE       1
\clock_divider_2:counter_5\/main_9  macrocell80   8766  10016  548974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_5\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_1\/q
Path End       : \clock_divider_2:buffer_before\/main_9
Capture Clock  : \clock_divider_2:buffer_before\/clock_0
Path slack     : 548974p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10016
-------------------------------------   ----- 
End-of-path arrival time (ps)           10016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_1\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_1\/q           macrocell84   1250   1250  533229  RISE       1
\clock_divider_2:buffer_before\/main_9  macrocell86   8766  10016  548974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:buffer_before\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_2\/q
Path End       : \clock_divider_2:counter_6\/main_8
Capture Clock  : \clock_divider_2:counter_6\/clock_0
Path slack     : 549014p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9976
-------------------------------------   ---- 
End-of-path arrival time (ps)           9976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_2\/clock_0                        macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_2\/q       macrocell83   1250   1250  536579  RISE       1
\clock_divider_2:counter_6\/main_8  macrocell79   8726   9976  549014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_6\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_7\/q
Path End       : \clock_divider_2:counter_6\/main_3
Capture Clock  : \clock_divider_2:counter_6\/clock_0
Path slack     : 549041p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9949
-------------------------------------   ---- 
End-of-path arrival time (ps)           9949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_7\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_7\/q       macrocell78   1250   1250  534607  RISE       1
\clock_divider_2:counter_6\/main_3  macrocell79   8699   9949  549041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_6\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_7\/q
Path End       : \clock_divider_2:counter_4\/main_3
Capture Clock  : \clock_divider_2:counter_4\/clock_0
Path slack     : 549043p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9947
-------------------------------------   ---- 
End-of-path arrival time (ps)           9947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_7\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_7\/q       macrocell78   1250   1250  534607  RISE       1
\clock_divider_2:counter_4\/main_3  macrocell81   8697   9947  549043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_7\/q
Path End       : \clock_divider_2:counter_3\/main_3
Capture Clock  : \clock_divider_2:counter_3\/clock_0
Path slack     : 549056p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9934
-------------------------------------   ---- 
End-of-path arrival time (ps)           9934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_7\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_7\/q       macrocell78   1250   1250  534607  RISE       1
\clock_divider_2:counter_3\/main_3  macrocell82   8684   9934  549056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_3\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_5\/q
Path End       : \clock_divider_2:counter_4\/main_5
Capture Clock  : \clock_divider_2:counter_4\/clock_0
Path slack     : 549112p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9878
-------------------------------------   ---- 
End-of-path arrival time (ps)           9878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_5\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_5\/q       macrocell80   1250   1250  535263  RISE       1
\clock_divider_2:counter_4\/main_5  macrocell81   8628   9878  549112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Length_Counter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Length_Counter:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Length_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 549228p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     562000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12772
-------------------------------------   ----- 
End-of-path arrival time (ps)           12772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter:CounterUDB:sC8:counterdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Length_Counter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell3   2290   2290  549228  RISE       1
\Length_Counter:CounterUDB:underflow_status\/main_0   macrocell4      4816   7106  549228  RISE       1
\Length_Counter:CounterUDB:underflow_status\/q        macrocell4      3350  10456  549228  RISE       1
\Length_Counter:CounterUDB:sSTSReg:stsreg\/status_3   statusicell1    2316  12772  549228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter:CounterUDB:sSTSReg:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_9\/q
Path End       : \clock_divider_2:counter_0\/main_1
Capture Clock  : \clock_divider_2:counter_0\/clock_0
Path slack     : 549234p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9756
-------------------------------------   ---- 
End-of-path arrival time (ps)           9756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_9\/clock_0                        macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_9\/q       macrocell76   1250   1250  542325  RISE       1
\clock_divider_2:counter_0\/main_1  macrocell85   8506   9756  549234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_0\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_7\/q
Path End       : \clock_divider_2:counter_2\/main_3
Capture Clock  : \clock_divider_2:counter_2\/clock_0
Path slack     : 549600p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9390
-------------------------------------   ---- 
End-of-path arrival time (ps)           9390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_7\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_7\/q       macrocell78   1250   1250  534607  RISE       1
\clock_divider_2:counter_2\/main_3  macrocell83   8140   9390  549600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_2\/clock_0                        macrocell83         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_7\/q
Path End       : \clock_divider_2:counter_5\/main_3
Capture Clock  : \clock_divider_2:counter_5\/clock_0
Path slack     : 549609p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9381
-------------------------------------   ---- 
End-of-path arrival time (ps)           9381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_7\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_7\/q       macrocell78   1250   1250  534607  RISE       1
\clock_divider_2:counter_5\/main_3  macrocell80   8131   9381  549609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_5\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_7\/q
Path End       : \clock_divider_2:buffer_before\/main_3
Capture Clock  : \clock_divider_2:buffer_before\/clock_0
Path slack     : 549609p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9381
-------------------------------------   ---- 
End-of-path arrival time (ps)           9381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_7\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_7\/q           macrocell78   1250   1250  534607  RISE       1
\clock_divider_2:buffer_before\/main_3  macrocell86   8131   9381  549609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:buffer_before\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tri_Divider:CounterHW\/tc
Path End       : Tri_Data_3/main_0
Capture Clock  : Tri_Data_3/clock_0
Path slack     : 549748p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Clock_179(fixed-function):R#1 vs. Clock_179:R#2)   562500
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9242
-------------------------------------   ---- 
End-of-path arrival time (ps)           9242
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\Tri_Divider:CounterHW\/clock                                 timercell           0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\Tri_Divider:CounterHW\/tc  timercell     1000   1000  549748  RISE       1
Tri_Data_3/main_0           macrocell45   8242   9242  549748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_3/clock_0                                         macrocell45         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tri_Divider:CounterHW\/tc
Path End       : Tri_Data_2/main_0
Capture Clock  : Tri_Data_2/clock_0
Path slack     : 549748p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Clock_179(fixed-function):R#1 vs. Clock_179:R#2)   562500
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9242
-------------------------------------   ---- 
End-of-path arrival time (ps)           9242
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\Tri_Divider:CounterHW\/clock                                 timercell           0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\Tri_Divider:CounterHW\/tc  timercell     1000   1000  549748  RISE       1
Tri_Data_2/main_0           macrocell46   8242   9242  549748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_2/clock_0                                         macrocell46         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tri_Divider:CounterHW\/tc
Path End       : Tri_Data_1/main_0
Capture Clock  : Tri_Data_1/clock_0
Path slack     : 549748p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Clock_179(fixed-function):R#1 vs. Clock_179:R#2)   562500
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9242
-------------------------------------   ---- 
End-of-path arrival time (ps)           9242
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\Tri_Divider:CounterHW\/clock                                 timercell           0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\Tri_Divider:CounterHW\/tc  timercell     1000   1000  549748  RISE       1
Tri_Data_1/main_0           macrocell47   8242   9242  549748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_1/clock_0                                         macrocell47         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_1\/q
Path End       : \clock_divider_2:counter_7\/main_9
Capture Clock  : \clock_divider_2:counter_7\/clock_0
Path slack     : 550069p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8921
-------------------------------------   ---- 
End-of-path arrival time (ps)           8921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_1\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_1\/q       macrocell84   1250   1250  533229  RISE       1
\clock_divider_2:counter_7\/main_9  macrocell78   7671   8921  550069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_7\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_1\/q
Path End       : \clock_divider_2:counter_1\/main_9
Capture Clock  : \clock_divider_2:counter_1\/clock_0
Path slack     : 550077p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8913
-------------------------------------   ---- 
End-of-path arrival time (ps)           8913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_1\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_1\/q       macrocell84   1250   1250  533229  RISE       1
\clock_divider_2:counter_1\/main_9  macrocell84   7663   8913  550077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_1\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_9\/q
Path End       : \clock_divider_2:counter_1\/main_1
Capture Clock  : \clock_divider_2:counter_1\/clock_0
Path slack     : 550133p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8857
-------------------------------------   ---- 
End-of-path arrival time (ps)           8857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_9\/clock_0                        macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_9\/q       macrocell76   1250   1250  542325  RISE       1
\clock_divider_2:counter_1\/main_1  macrocell84   7607   8857  550133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_1\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_7\/q
Path End       : \clock_divider_2:counter_7\/main_3
Capture Clock  : \clock_divider_2:counter_7\/clock_0
Path slack     : 550319p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8671
-------------------------------------   ---- 
End-of-path arrival time (ps)           8671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_7\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_7\/q       macrocell78   1250   1250  534607  RISE       1
\clock_divider_2:counter_7\/main_3  macrocell78   7421   8671  550319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_7\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_7\/q
Path End       : \clock_divider_2:counter_1\/main_3
Capture Clock  : \clock_divider_2:counter_1\/clock_0
Path slack     : 550321p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8669
-------------------------------------   ---- 
End-of-path arrival time (ps)           8669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_7\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_7\/q       macrocell78   1250   1250  534607  RISE       1
\clock_divider_2:counter_1\/main_3  macrocell84   7419   8669  550321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_1\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_6\/q
Path End       : \clock_divider_2:counter_7\/main_4
Capture Clock  : \clock_divider_2:counter_7\/clock_0
Path slack     : 550361p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8629
-------------------------------------   ---- 
End-of-path arrival time (ps)           8629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_6\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_6\/q       macrocell79   1250   1250  532753  RISE       1
\clock_divider_2:counter_7\/main_4  macrocell78   7379   8629  550361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_7\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_6\/q
Path End       : \clock_divider_2:counter_1\/main_4
Capture Clock  : \clock_divider_2:counter_1\/clock_0
Path slack     : 550367p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8623
-------------------------------------   ---- 
End-of-path arrival time (ps)           8623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_6\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_6\/q       macrocell79   1250   1250  532753  RISE       1
\clock_divider_2:counter_1\/main_4  macrocell84   7373   8623  550367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_1\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Length_Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Length_Counter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \Length_Counter_1:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 550543p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     556440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5897
-------------------------------------   ---- 
End-of-path arrival time (ps)           5897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter_1:CounterUDB:sC8:counterdp:u0\/clock       datapathcell4       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Length_Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb    datapathcell4   2290   2290  547326  RISE       1
\Length_Counter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell4   3607   5897  550543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter_1:CounterUDB:sC8:counterdp:u0\/clock       datapathcell4       0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tri_Divider:CounterHW\/tc
Path End       : Tri_Data_0/main_0
Capture Clock  : Tri_Data_0/clock_0
Path slack     : 550636p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Clock_179(fixed-function):R#1 vs. Clock_179:R#2)   562500
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8354
-------------------------------------   ---- 
End-of-path arrival time (ps)           8354
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\Tri_Divider:CounterHW\/clock                                 timercell           0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\Tri_Divider:CounterHW\/tc  timercell     1000   1000  549748  RISE       1
Tri_Data_0/main_0           macrocell48   7354   8354  550636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_0/clock_0                                         macrocell48         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tri_Divider:CounterHW\/tc
Path End       : \Triangle_Gen_1:mode\/main_0
Capture Clock  : \Triangle_Gen_1:mode\/clock_0
Path slack     : 550636p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Clock_179(fixed-function):R#1 vs. Clock_179:R#2)   562500
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8354
-------------------------------------   ---- 
End-of-path arrival time (ps)           8354
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\Tri_Divider:CounterHW\/clock                                 timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\Tri_Divider:CounterHW\/tc    timercell     1000   1000  549748  RISE       1
\Triangle_Gen_1:mode\/main_0  macrocell49   7354   8354  550636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Triangle_Gen_1:mode\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Length_Counter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Length_Counter:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \Length_Counter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 550646p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     556440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5794
-------------------------------------   ---- 
End-of-path arrival time (ps)           5794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter:CounterUDB:sC8:counterdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Length_Counter:CounterUDB:sC8:counterdp:u0\/z0_comb    datapathcell3   2290   2290  549228  RISE       1
\Length_Counter:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell3   3504   5794  550646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter:CounterUDB:sC8:counterdp:u0\/clock         datapathcell3       0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_5\/q
Path End       : \clock_divider_2:counter_7\/main_5
Capture Clock  : \clock_divider_2:counter_7\/clock_0
Path slack     : 550751p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8239
-------------------------------------   ---- 
End-of-path arrival time (ps)           8239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_5\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_5\/q       macrocell80   1250   1250  535263  RISE       1
\clock_divider_2:counter_7\/main_5  macrocell78   6989   8239  550751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_7\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Length_Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Length_Counter_1:CounterUDB:disable_run_i\/main_0
Capture Clock  : \Length_Counter_1:CounterUDB:disable_run_i\/clock_0
Path slack     : 550753p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8237
-------------------------------------   ---- 
End-of-path arrival time (ps)           8237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter_1:CounterUDB:sC8:counterdp:u0\/clock       datapathcell4       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Length_Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell4   2290   2290  547326  RISE       1
\Length_Counter_1:CounterUDB:disable_run_i\/main_0      macrocell41     5947   8237  550753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter_1:CounterUDB:disable_run_i\/clock_0        macrocell41         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Length_Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Length_Counter_1:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Length_Counter_1:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 550753p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8237
-------------------------------------   ---- 
End-of-path arrival time (ps)           8237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter_1:CounterUDB:sC8:counterdp:u0\/clock       datapathcell4       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Length_Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell4   2290   2290  547326  RISE       1
\Length_Counter_1:CounterUDB:underflow_reg_i\/main_0    macrocell42     5947   8237  550753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter_1:CounterUDB:underflow_reg_i\/clock_0      macrocell42         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_5\/q
Path End       : \clock_divider_2:counter_1\/main_5
Capture Clock  : \clock_divider_2:counter_1\/clock_0
Path slack     : 550754p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8236
-------------------------------------   ---- 
End-of-path arrival time (ps)           8236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_5\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_5\/q       macrocell80   1250   1250  535263  RISE       1
\clock_divider_2:counter_1\/main_5  macrocell84   6986   8236  550754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_1\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_5\/q
Path End       : \clock_divider_2:counter_0\/main_5
Capture Clock  : \clock_divider_2:counter_0\/clock_0
Path slack     : 550773p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8217
-------------------------------------   ---- 
End-of-path arrival time (ps)           8217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_5\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_5\/q       macrocell80   1250   1250  535263  RISE       1
\clock_divider_2:counter_0\/main_5  macrocell85   6967   8217  550773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_0\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_3\/q
Path End       : \clock_divider_2:counter_2\/main_7
Capture Clock  : \clock_divider_2:counter_2\/clock_0
Path slack     : 550928p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8062
-------------------------------------   ---- 
End-of-path arrival time (ps)           8062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_3\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_3\/q       macrocell82   1250   1250  535835  RISE       1
\clock_divider_2:counter_2\/main_7  macrocell83   6812   8062  550928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_2\/clock_0                        macrocell83         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Length_Counter:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \Length_Counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Length_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 550976p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     562000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11024
-------------------------------------   ----- 
End-of-path arrival time (ps)           11024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter:CounterUDB:sC8:counterdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Length_Counter:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell3   2430   2430  550976  RISE       1
\Length_Counter:CounterUDB:status_0\/main_1            macrocell3      2312   4742  550976  RISE       1
\Length_Counter:CounterUDB:status_0\/q                 macrocell3      3350   8092  550976  RISE       1
\Length_Counter:CounterUDB:sSTSReg:stsreg\/status_0    statusicell1    2932  11024  550976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter:CounterUDB:sSTSReg:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Length_Counter_1:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \Length_Counter_1:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Length_Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 550988p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     562000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11012
-------------------------------------   ----- 
End-of-path arrival time (ps)           11012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter_1:CounterUDB:sC8:counterdp:u0\/clock       datapathcell4       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Length_Counter_1:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell4   2430   2430  550988  RISE       1
\Length_Counter_1:CounterUDB:status_0\/main_1            macrocell6      2925   5355  550988  RISE       1
\Length_Counter_1:CounterUDB:status_0\/q                 macrocell6      3350   8705  550988  RISE       1
\Length_Counter_1:CounterUDB:sSTSReg:stsreg\/status_0    statusicell2    2308  11012  550988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter_1:CounterUDB:sSTSReg:stsreg\/clock         statusicell2        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_6\/q
Path End       : \clock_divider_2:counter_3\/main_4
Capture Clock  : \clock_divider_2:counter_3\/clock_0
Path slack     : 551139p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7851
-------------------------------------   ---- 
End-of-path arrival time (ps)           7851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_6\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_6\/q       macrocell79   1250   1250  532753  RISE       1
\clock_divider_2:counter_3\/main_4  macrocell82   6601   7851  551139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_3\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_0\/q
Path End       : \clock_divider_2:counter_0\/main_10
Capture Clock  : \clock_divider_2:counter_0\/clock_0
Path slack     : 551222p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7768
-------------------------------------   ---- 
End-of-path arrival time (ps)           7768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_0\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_0\/q        macrocell85   1250   1250  532179  RISE       1
\clock_divider_2:counter_0\/main_10  macrocell85   6518   7768  551222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_0\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Noise_Vol_Clk_Div:Counter7\/tc
Path End       : \volume_generator:Counter7\/enable
Capture Clock  : \volume_generator:Counter7\/clock
Path slack     : 551236p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     558440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7204
-------------------------------------   ---- 
End-of-path arrival time (ps)           7204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Noise_Vol_Clk_Div:Counter7\/clock                         count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\Noise_Vol_Clk_Div:Counter7\/tc     count7cell    2050   2050  551236  RISE       1
\volume_generator:Counter7\/enable  count7cell    5154   7204  551236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\volume_generator:Counter7\/clock                          count7cell          0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterHW\/tc
Path End       : \Count7_1:Counter7\/enable
Capture Clock  : \Count7_1:Counter7\/clock
Path slack     : 551443p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Clock_179(fixed-function):R#1 vs. Clock_179:R#2)   562500
- Setup time                                                        -4060
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     558440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6997
-------------------------------------   ---- 
End-of-path arrival time (ps)           6997
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterHW\/clock                                   timercell           0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\Counter_1:CounterHW\/tc    timercell     1000   1000  551443  RISE       1
\Count7_1:Counter7\/enable  count7cell    5997   6997  551443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Count7_1:Counter7\/clock                                  count7cell          0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_3\/q
Path End       : \clock_divider_2:counter_5\/main_7
Capture Clock  : \clock_divider_2:counter_5\/clock_0
Path slack     : 551488p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7502
-------------------------------------   ---- 
End-of-path arrival time (ps)           7502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_3\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_3\/q       macrocell82   1250   1250  535835  RISE       1
\clock_divider_2:counter_5\/main_7  macrocell80   6252   7502  551488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_5\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_3\/q
Path End       : \clock_divider_2:buffer_before\/main_7
Capture Clock  : \clock_divider_2:buffer_before\/clock_0
Path slack     : 551488p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7502
-------------------------------------   ---- 
End-of-path arrival time (ps)           7502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_3\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_3\/q           macrocell82   1250   1250  535835  RISE       1
\clock_divider_2:buffer_before\/main_7  macrocell86   6252   7502  551488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:buffer_before\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_4\/q
Path End       : \clock_divider_2:counter_1\/main_6
Capture Clock  : \clock_divider_2:counter_1\/clock_0
Path slack     : 551768p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_4\/q       macrocell81   1250   1250  531388  RISE       1
\clock_divider_2:counter_1\/main_6  macrocell84   5972   7222  551768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_1\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Length_Counter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Length_Counter:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Length_Counter:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 551855p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7135
-------------------------------------   ---- 
End-of-path arrival time (ps)           7135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter:CounterUDB:sC8:counterdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Length_Counter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell3   2290   2290  549228  RISE       1
\Length_Counter:CounterUDB:underflow_reg_i\/main_0    macrocell37     4845   7135  551855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter:CounterUDB:underflow_reg_i\/clock_0        macrocell37         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Length_Counter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Length_Counter:CounterUDB:disable_run_i\/main_0
Capture Clock  : \Length_Counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 551884p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7106
-------------------------------------   ---- 
End-of-path arrival time (ps)           7106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter:CounterUDB:sC8:counterdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Length_Counter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell3   2290   2290  549228  RISE       1
\Length_Counter:CounterUDB:disable_run_i\/main_0      macrocell36     4816   7106  551884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter:CounterUDB:disable_run_i\/clock_0          macrocell36         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_2\/q
Path End       : \clock_divider_2:counter_0\/main_8
Capture Clock  : \clock_divider_2:counter_0\/clock_0
Path slack     : 552361p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6629
-------------------------------------   ---- 
End-of-path arrival time (ps)           6629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_2\/clock_0                        macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_2\/q       macrocell83   1250   1250  536579  RISE       1
\clock_divider_2:counter_0\/main_8  macrocell85   5379   6629  552361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_0\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_8\/q
Path End       : \clock_divider_2:counter_10\/main_2
Capture Clock  : \clock_divider_2:counter_10\/clock_0
Path slack     : 552414p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6576
-------------------------------------   ---- 
End-of-path arrival time (ps)           6576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_8\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_8\/q        macrocell77   1250   1250  542316  RISE       1
\clock_divider_2:counter_10\/main_2  macrocell75   5326   6576  552414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_10\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_8\/q
Path End       : \clock_divider_2:counter_9\/main_2
Capture Clock  : \clock_divider_2:counter_9\/clock_0
Path slack     : 552414p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6576
-------------------------------------   ---- 
End-of-path arrival time (ps)           6576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_8\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_8\/q       macrocell77   1250   1250  542316  RISE       1
\clock_divider_2:counter_9\/main_2  macrocell76   5326   6576  552414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_9\/clock_0                        macrocell76         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_9\/q
Path End       : \clock_divider_2:counter_8\/main_1
Capture Clock  : \clock_divider_2:counter_8\/clock_0
Path slack     : 552426p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6564
-------------------------------------   ---- 
End-of-path arrival time (ps)           6564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_9\/clock_0                        macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_9\/q       macrocell76   1250   1250  542325  RISE       1
\clock_divider_2:counter_8\/main_1  macrocell77   5314   6564  552426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_8\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_2\/q
Path End       : \clock_divider_2:counter_5\/main_8
Capture Clock  : \clock_divider_2:counter_5\/clock_0
Path slack     : 552440p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6550
-------------------------------------   ---- 
End-of-path arrival time (ps)           6550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_2\/clock_0                        macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_2\/q       macrocell83   1250   1250  536579  RISE       1
\clock_divider_2:counter_5\/main_8  macrocell80   5300   6550  552440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_5\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_2\/q
Path End       : \clock_divider_2:buffer_before\/main_8
Capture Clock  : \clock_divider_2:buffer_before\/clock_0
Path slack     : 552440p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6550
-------------------------------------   ---- 
End-of-path arrival time (ps)           6550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_2\/clock_0                        macrocell83         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_2\/q           macrocell83   1250   1250  536579  RISE       1
\clock_divider_2:buffer_before\/main_8  macrocell86   5300   6550  552440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:buffer_before\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_7\/q
Path End       : \clock_divider_2:counter_0\/main_3
Capture Clock  : \clock_divider_2:counter_0\/clock_0
Path slack     : 552485p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6505
-------------------------------------   ---- 
End-of-path arrival time (ps)           6505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_7\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_7\/q       macrocell78   1250   1250  534607  RISE       1
\clock_divider_2:counter_0\/main_3  macrocell85   5255   6505  552485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_0\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_2\/q
Path End       : \clock_divider_2:counter_7\/main_8
Capture Clock  : \clock_divider_2:counter_7\/clock_0
Path slack     : 552511p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_2\/clock_0                        macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_2\/q       macrocell83   1250   1250  536579  RISE       1
\clock_divider_2:counter_7\/main_8  macrocell78   5229   6479  552511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_7\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_4\/q
Path End       : \clock_divider_2:counter_6\/main_6
Capture Clock  : \clock_divider_2:counter_6\/clock_0
Path slack     : 552534p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6456
-------------------------------------   ---- 
End-of-path arrival time (ps)           6456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_4\/q       macrocell81   1250   1250  531388  RISE       1
\clock_divider_2:counter_6\/main_6  macrocell79   5206   6456  552534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_6\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_6\/q
Path End       : \clock_divider_2:counter_6\/main_4
Capture Clock  : \clock_divider_2:counter_6\/clock_0
Path slack     : 552666p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_6\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_6\/q       macrocell79   1250   1250  532753  RISE       1
\clock_divider_2:counter_6\/main_4  macrocell79   5074   6324  552666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_6\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_6\/q
Path End       : \clock_divider_2:counter_4\/main_4
Capture Clock  : \clock_divider_2:counter_4\/clock_0
Path slack     : 552668p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6322
-------------------------------------   ---- 
End-of-path arrival time (ps)           6322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_6\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_6\/q       macrocell79   1250   1250  532753  RISE       1
\clock_divider_2:counter_4\/main_4  macrocell81   5072   6322  552668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_4\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_5\/q
Path End       : \clock_divider_2:counter_5\/main_5
Capture Clock  : \clock_divider_2:counter_5\/clock_0
Path slack     : 552722p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6268
-------------------------------------   ---- 
End-of-path arrival time (ps)           6268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_5\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_5\/q       macrocell80   1250   1250  535263  RISE       1
\clock_divider_2:counter_5\/main_5  macrocell80   5018   6268  552722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_5\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_5\/q
Path End       : \clock_divider_2:buffer_before\/main_5
Capture Clock  : \clock_divider_2:buffer_before\/clock_0
Path slack     : 552722p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6268
-------------------------------------   ---- 
End-of-path arrival time (ps)           6268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_5\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_5\/q           macrocell80   1250   1250  535263  RISE       1
\clock_divider_2:buffer_before\/main_5  macrocell86   5018   6268  552722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:buffer_before\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_5\/q
Path End       : \clock_divider_2:counter_2\/main_5
Capture Clock  : \clock_divider_2:counter_2\/clock_0
Path slack     : 552739p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6251
-------------------------------------   ---- 
End-of-path arrival time (ps)           6251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_5\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_5\/q       macrocell80   1250   1250  535263  RISE       1
\clock_divider_2:counter_2\/main_5  macrocell83   5001   6251  552739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_2\/clock_0                        macrocell83         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Length_Counter:CounterUDB:underflow_reg_i\/q
Path End       : \Length_Counter:CounterUDB:disable_run_i\/main_2
Capture Clock  : \Length_Counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 552976p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6014
-------------------------------------   ---- 
End-of-path arrival time (ps)           6014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter:CounterUDB:underflow_reg_i\/clock_0        macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Length_Counter:CounterUDB:underflow_reg_i\/q     macrocell37   1250   1250  550320  RISE       1
\Length_Counter:CounterUDB:disable_run_i\/main_2  macrocell36   4764   6014  552976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter:CounterUDB:disable_run_i\/clock_0          macrocell36         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_1\/q
Path End       : \Linear_Counter_1:counter_4\/main_5
Capture Clock  : \Linear_Counter_1:counter_4\/clock_0
Path slack     : 552993p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5997
-------------------------------------   ---- 
End-of-path arrival time (ps)           5997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_1\/clock_0                       macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_1\/q       macrocell56   1250   1250  547232  RISE       1
\Linear_Counter_1:counter_4\/main_5  macrocell53   4747   5997  552993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_4\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_1\/q
Path End       : \Linear_Counter_1:counter_3\/main_4
Capture Clock  : \Linear_Counter_1:counter_3\/clock_0
Path slack     : 552993p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5997
-------------------------------------   ---- 
End-of-path arrival time (ps)           5997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_1\/clock_0                       macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_1\/q       macrocell56   1250   1250  547232  RISE       1
\Linear_Counter_1:counter_3\/main_4  macrocell54   4747   5997  552993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_3\/clock_0                       macrocell54         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_1\/q
Path End       : \Linear_Counter_1:counter_2\/main_3
Capture Clock  : \Linear_Counter_1:counter_2\/clock_0
Path slack     : 552996p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_1\/clock_0                       macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_1\/q       macrocell56   1250   1250  547232  RISE       1
\Linear_Counter_1:counter_2\/main_3  macrocell55   4744   5994  552996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_2\/clock_0                       macrocell55         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_1\/q
Path End       : \Linear_Counter_1:counter_1\/main_1
Capture Clock  : \Linear_Counter_1:counter_1\/clock_0
Path slack     : 552996p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_1\/clock_0                       macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_1\/q       macrocell56   1250   1250  547232  RISE       1
\Linear_Counter_1:counter_1\/main_1  macrocell56   4744   5994  552996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_1\/clock_0                       macrocell56         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_2\/q
Path End       : \clock_divider_2:counter_2\/main_8
Capture Clock  : \clock_divider_2:counter_2\/clock_0
Path slack     : 553004p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5986
-------------------------------------   ---- 
End-of-path arrival time (ps)           5986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_2\/clock_0                        macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_2\/q       macrocell83   1250   1250  536579  RISE       1
\clock_divider_2:counter_2\/main_8  macrocell83   4736   5986  553004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_2\/clock_0                        macrocell83         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_1\/q
Path End       : \clock_divider_2:counter_0\/main_9
Capture Clock  : \clock_divider_2:counter_0\/clock_0
Path slack     : 553167p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5823
-------------------------------------   ---- 
End-of-path arrival time (ps)           5823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_1\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_1\/q       macrocell84   1250   1250  533229  RISE       1
\clock_divider_2:counter_0\/main_9  macrocell85   4573   5823  553167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_0\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Length_Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Length_Counter_1:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Length_Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 553345p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     562000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8655
-------------------------------------   ---- 
End-of-path arrival time (ps)           8655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter_1:CounterUDB:sC8:counterdp:u0\/clock       datapathcell4       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Length_Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell4   2290   2290  547326  RISE       1
\Length_Counter_1:CounterUDB:sSTSReg:stsreg\/status_1   statusicell2    6365   8655  553345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter_1:CounterUDB:sSTSReg:stsreg\/clock         statusicell2        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Length_Counter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Length_Counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Length_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 553482p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     562000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8518
-------------------------------------   ---- 
End-of-path arrival time (ps)           8518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter:CounterUDB:sC8:counterdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Length_Counter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell3   2290   2290  549228  RISE       1
\Length_Counter:CounterUDB:sSTSReg:stsreg\/status_1   statusicell1    6228   8518  553482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter:CounterUDB:sSTSReg:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Length_Counter_1:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \Length_Counter_1:CounterUDB:prevCompare\/main_1
Capture Clock  : \Length_Counter_1:CounterUDB:prevCompare\/clock_0
Path slack     : 553635p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter_1:CounterUDB:sC8:counterdp:u0\/clock       datapathcell4       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Length_Counter_1:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell4   2430   2430  550988  RISE       1
\Length_Counter_1:CounterUDB:prevCompare\/main_1         macrocell43     2925   5355  553635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter_1:CounterUDB:prevCompare\/clock_0          macrocell43         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_1\/q
Path End       : \Linear_Counter_1:counter_6\/main_7
Capture Clock  : \Linear_Counter_1:counter_6\/clock_0
Path slack     : 553696p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_1\/clock_0                       macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_1\/q       macrocell56   1250   1250  547232  RISE       1
\Linear_Counter_1:counter_6\/main_7  macrocell50   4044   5294  553696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_6\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_1\/q
Path End       : \Linear_Counter_1:counter_5\/main_6
Capture Clock  : \Linear_Counter_1:counter_5\/clock_0
Path slack     : 553696p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_1\/clock_0                       macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_1\/q       macrocell56   1250   1250  547232  RISE       1
\Linear_Counter_1:counter_5\/main_6  macrocell52   4044   5294  553696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_5\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tri_Data_0/q
Path End       : Tri_Data_3/main_3
Capture Clock  : Tri_Data_3/clock_0
Path slack     : 553964p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_0/clock_0                                         macrocell48         0      0  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Tri_Data_0/q       macrocell48   1250   1250  546940  RISE       1
Tri_Data_3/main_3  macrocell45   3776   5026  553964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_3/clock_0                                         macrocell45         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tri_Data_0/q
Path End       : Tri_Data_2/main_2
Capture Clock  : Tri_Data_2/clock_0
Path slack     : 553964p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_0/clock_0                                         macrocell48         0      0  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Tri_Data_0/q       macrocell48   1250   1250  546940  RISE       1
Tri_Data_2/main_2  macrocell46   3776   5026  553964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_2/clock_0                                         macrocell46         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tri_Data_0/q
Path End       : Tri_Data_1/main_1
Capture Clock  : Tri_Data_1/clock_0
Path slack     : 553964p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_0/clock_0                                         macrocell48         0      0  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Tri_Data_0/q       macrocell48   1250   1250  546940  RISE       1
Tri_Data_1/main_1  macrocell47   3776   5026  553964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_1/clock_0                                         macrocell47         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_8\/q
Path End       : \clock_divider_2:counter_8\/main_2
Capture Clock  : \clock_divider_2:counter_8\/clock_0
Path slack     : 554004p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4986
-------------------------------------   ---- 
End-of-path arrival time (ps)           4986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_8\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_8\/q       macrocell77   1250   1250  542316  RISE       1
\clock_divider_2:counter_8\/main_2  macrocell77   3736   4986  554004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_8\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LFSR:sC16:PRSdp:u1\/cmsbo
Path End       : \LFSR:sC16:PRSdp:u0\/cmsbi
Capture Clock  : \LFSR:sC16:PRSdp:u0\/clock
Path slack     : 554230p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -6730
------------------------------------------------   ------ 
End-of-path required time (ps)                     555770

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1540
-------------------------------------   ---- 
End-of-path arrival time (ps)           1540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LFSR:sC16:PRSdp:u1\/clock                                 datapathcell2       0      0  RISE       1

Data path
pin name                    model name     delay     AT   slack  edge  Fanout
--------------------------  -------------  -----  -----  ------  ----  ------
\LFSR:sC16:PRSdp:u1\/cmsbo  datapathcell2   1540   1540  552380  RISE       1
\LFSR:sC16:PRSdp:u0\/cmsbi  datapathcell1      0   1540  554230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LFSR:sC16:PRSdp:u0\/clock                                 datapathcell1       0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Length_Counter:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \Length_Counter:CounterUDB:prevCompare\/main_1
Capture Clock  : \Length_Counter:CounterUDB:prevCompare\/clock_0
Path slack     : 554248p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter:CounterUDB:sC8:counterdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Length_Counter:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell3   2430   2430  550976  RISE       1
\Length_Counter:CounterUDB:prevCompare\/main_1         macrocell39     2312   4742  554248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter:CounterUDB:prevCompare\/clock_0            macrocell39         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Triangle_Gen_1:mode\/q
Path End       : Tri_Data_3/main_4
Capture Clock  : Tri_Data_3/clock_0
Path slack     : 554345p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Triangle_Gen_1:mode\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\Triangle_Gen_1:mode\/q  macrocell49   1250   1250  554345  RISE       1
Tri_Data_3/main_4        macrocell45   3395   4645  554345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_3/clock_0                                         macrocell45         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Triangle_Gen_1:mode\/q
Path End       : Tri_Data_2/main_3
Capture Clock  : Tri_Data_2/clock_0
Path slack     : 554345p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Triangle_Gen_1:mode\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\Triangle_Gen_1:mode\/q  macrocell49   1250   1250  554345  RISE       1
Tri_Data_2/main_3        macrocell46   3395   4645  554345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_2/clock_0                                         macrocell46         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Triangle_Gen_1:mode\/q
Path End       : Tri_Data_1/main_2
Capture Clock  : Tri_Data_1/clock_0
Path slack     : 554345p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Triangle_Gen_1:mode\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\Triangle_Gen_1:mode\/q  macrocell49   1250   1250  554345  RISE       1
Tri_Data_1/main_2        macrocell47   3395   4645  554345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_1/clock_0                                         macrocell47         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:counter_3\/q
Path End       : \clock_divider_2:counter_3\/main_7
Capture Clock  : \clock_divider_2:counter_3\/clock_0
Path slack     : 554449p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_3\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:counter_3\/q       macrocell82   1250   1250  535835  RISE       1
\clock_divider_2:counter_3\/main_7  macrocell82   3291   4541  554449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:counter_3\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:halt_flag\/q
Path End       : \Linear_Counter_1:counter_2\/main_0
Capture Clock  : \Linear_Counter_1:counter_2\/clock_0
Path slack     : 554454p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:halt_flag\/clock_0                       macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:halt_flag\/q       macrocell51   1250   1250  554454  RISE       1
\Linear_Counter_1:counter_2\/main_0  macrocell55   3286   4536  554454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_2\/clock_0                       macrocell55         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:halt_flag\/q
Path End       : \Linear_Counter_1:counter_1\/main_0
Capture Clock  : \Linear_Counter_1:counter_1\/clock_0
Path slack     : 554454p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:halt_flag\/clock_0                       macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:halt_flag\/q       macrocell51   1250   1250  554454  RISE       1
\Linear_Counter_1:counter_1\/main_0  macrocell56   3286   4536  554454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_1\/clock_0                       macrocell56         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:halt_flag\/q
Path End       : \Linear_Counter_1:counter_0\/main_0
Capture Clock  : \Linear_Counter_1:counter_0\/clock_0
Path slack     : 554454p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:halt_flag\/clock_0                       macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:halt_flag\/q       macrocell51   1250   1250  554454  RISE       1
\Linear_Counter_1:counter_0\/main_0  macrocell57   3286   4536  554454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_0\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:halt_flag\/q
Path End       : \Linear_Counter_1:halt_flag\/main_0
Capture Clock  : \Linear_Counter_1:halt_flag\/clock_0
Path slack     : 554459p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:halt_flag\/clock_0                       macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:halt_flag\/q       macrocell51   1250   1250  554454  RISE       1
\Linear_Counter_1:halt_flag\/main_0  macrocell51   3281   4531  554459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:halt_flag\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:halt_flag\/q
Path End       : \Linear_Counter_1:counter_4\/main_0
Capture Clock  : \Linear_Counter_1:counter_4\/clock_0
Path slack     : 554459p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:halt_flag\/clock_0                       macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:halt_flag\/q       macrocell51   1250   1250  554454  RISE       1
\Linear_Counter_1:counter_4\/main_0  macrocell53   3281   4531  554459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_4\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:halt_flag\/q
Path End       : \Linear_Counter_1:counter_3\/main_0
Capture Clock  : \Linear_Counter_1:counter_3\/clock_0
Path slack     : 554459p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:halt_flag\/clock_0                       macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:halt_flag\/q       macrocell51   1250   1250  554454  RISE       1
\Linear_Counter_1:counter_3\/main_0  macrocell54   3281   4531  554459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_3\/clock_0                       macrocell54         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:halt_flag\/q
Path End       : \Linear_Counter_1:counter_6\/main_1
Capture Clock  : \Linear_Counter_1:counter_6\/clock_0
Path slack     : 554494p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:halt_flag\/clock_0                       macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:halt_flag\/q       macrocell51   1250   1250  554454  RISE       1
\Linear_Counter_1:counter_6\/main_1  macrocell50   3246   4496  554494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_6\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:halt_flag\/q
Path End       : \Linear_Counter_1:counter_5\/main_0
Capture Clock  : \Linear_Counter_1:counter_5\/clock_0
Path slack     : 554494p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:halt_flag\/clock_0                       macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:halt_flag\/q       macrocell51   1250   1250  554454  RISE       1
\Linear_Counter_1:counter_5\/main_0  macrocell52   3246   4496  554494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_5\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \clock_divider_2:buffer_before\/q
Path End       : \clock_divider_2:buffer_after\/main_0
Capture Clock  : \clock_divider_2:buffer_after\/clock_0
Path slack     : 554523p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:buffer_before\/clock_0                    macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\clock_divider_2:buffer_before\/q      macrocell86   1250   1250  554523  RISE       1
\clock_divider_2:buffer_after\/main_0  macrocell87   3217   4467  554523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\clock_divider_2:buffer_after\/clock_0                     macrocell87         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_0\/q
Path End       : \Linear_Counter_1:counter_4\/main_6
Capture Clock  : \Linear_Counter_1:counter_4\/clock_0
Path slack     : 554654p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_0\/clock_0                       macrocell57         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_0\/q       macrocell57   1250   1250  548191  RISE       1
\Linear_Counter_1:counter_4\/main_6  macrocell53   3086   4336  554654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_4\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_0\/q
Path End       : \Linear_Counter_1:counter_3\/main_5
Capture Clock  : \Linear_Counter_1:counter_3\/clock_0
Path slack     : 554654p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_0\/clock_0                       macrocell57         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_0\/q       macrocell57   1250   1250  548191  RISE       1
\Linear_Counter_1:counter_3\/main_5  macrocell54   3086   4336  554654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_3\/clock_0                       macrocell54         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_0\/q
Path End       : \Linear_Counter_1:counter_6\/main_8
Capture Clock  : \Linear_Counter_1:counter_6\/clock_0
Path slack     : 554656p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_0\/clock_0                       macrocell57         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_0\/q       macrocell57   1250   1250  548191  RISE       1
\Linear_Counter_1:counter_6\/main_8  macrocell50   3084   4334  554656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_6\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_0\/q
Path End       : \Linear_Counter_1:counter_5\/main_7
Capture Clock  : \Linear_Counter_1:counter_5\/clock_0
Path slack     : 554656p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_0\/clock_0                       macrocell57         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_0\/q       macrocell57   1250   1250  548191  RISE       1
\Linear_Counter_1:counter_5\/main_7  macrocell52   3084   4334  554656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_5\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_0\/q
Path End       : \Linear_Counter_1:counter_2\/main_4
Capture Clock  : \Linear_Counter_1:counter_2\/clock_0
Path slack     : 554777p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_0\/clock_0                       macrocell57         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_0\/q       macrocell57   1250   1250  548191  RISE       1
\Linear_Counter_1:counter_2\/main_4  macrocell55   2963   4213  554777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_2\/clock_0                       macrocell55         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_0\/q
Path End       : \Linear_Counter_1:counter_1\/main_3
Capture Clock  : \Linear_Counter_1:counter_1\/clock_0
Path slack     : 554777p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_0\/clock_0                       macrocell57         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_0\/q       macrocell57   1250   1250  548191  RISE       1
\Linear_Counter_1:counter_1\/main_3  macrocell56   2963   4213  554777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_1\/clock_0                       macrocell56         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_0\/q
Path End       : \Linear_Counter_1:counter_0\/main_1
Capture Clock  : \Linear_Counter_1:counter_0\/clock_0
Path slack     : 554777p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_0\/clock_0                       macrocell57         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_0\/q       macrocell57   1250   1250  548191  RISE       1
\Linear_Counter_1:counter_0\/main_1  macrocell57   2963   4213  554777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_0\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_2\/q
Path End       : \Linear_Counter_1:counter_4\/main_4
Capture Clock  : \Linear_Counter_1:counter_4\/clock_0
Path slack     : 554853p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4137
-------------------------------------   ---- 
End-of-path arrival time (ps)           4137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_2\/clock_0                       macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_2\/q       macrocell55   1250   1250  548392  RISE       1
\Linear_Counter_1:counter_4\/main_4  macrocell53   2887   4137  554853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_4\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_2\/q
Path End       : \Linear_Counter_1:counter_3\/main_3
Capture Clock  : \Linear_Counter_1:counter_3\/clock_0
Path slack     : 554853p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4137
-------------------------------------   ---- 
End-of-path arrival time (ps)           4137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_2\/clock_0                       macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_2\/q       macrocell55   1250   1250  548392  RISE       1
\Linear_Counter_1:counter_3\/main_3  macrocell54   2887   4137  554853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_3\/clock_0                       macrocell54         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_2\/q
Path End       : \Linear_Counter_1:counter_2\/main_1
Capture Clock  : \Linear_Counter_1:counter_2\/clock_0
Path slack     : 554854p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_2\/clock_0                       macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_2\/q       macrocell55   1250   1250  548392  RISE       1
\Linear_Counter_1:counter_2\/main_1  macrocell55   2886   4136  554854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_2\/clock_0                       macrocell55         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_2\/q
Path End       : \Linear_Counter_1:counter_6\/main_6
Capture Clock  : \Linear_Counter_1:counter_6\/clock_0
Path slack     : 554857p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4133
-------------------------------------   ---- 
End-of-path arrival time (ps)           4133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_2\/clock_0                       macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_2\/q       macrocell55   1250   1250  548392  RISE       1
\Linear_Counter_1:counter_6\/main_6  macrocell50   2883   4133  554857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_6\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_2\/q
Path End       : \Linear_Counter_1:counter_5\/main_5
Capture Clock  : \Linear_Counter_1:counter_5\/clock_0
Path slack     : 554857p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4133
-------------------------------------   ---- 
End-of-path arrival time (ps)           4133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_2\/clock_0                       macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_2\/q       macrocell55   1250   1250  548392  RISE       1
\Linear_Counter_1:counter_5\/main_5  macrocell52   2883   4133  554857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_5\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_3\/q
Path End       : \Linear_Counter_1:counter_6\/main_5
Capture Clock  : \Linear_Counter_1:counter_6\/clock_0
Path slack     : 554954p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_3\/clock_0                       macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_3\/q       macrocell54   1250   1250  548489  RISE       1
\Linear_Counter_1:counter_6\/main_5  macrocell50   2786   4036  554954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_6\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_3\/q
Path End       : \Linear_Counter_1:counter_5\/main_4
Capture Clock  : \Linear_Counter_1:counter_5\/clock_0
Path slack     : 554954p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_3\/clock_0                       macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_3\/q       macrocell54   1250   1250  548489  RISE       1
\Linear_Counter_1:counter_5\/main_4  macrocell52   2786   4036  554954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_5\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_3\/q
Path End       : \Linear_Counter_1:counter_4\/main_3
Capture Clock  : \Linear_Counter_1:counter_4\/clock_0
Path slack     : 554974p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_3\/clock_0                       macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_3\/q       macrocell54   1250   1250  548489  RISE       1
\Linear_Counter_1:counter_4\/main_3  macrocell53   2766   4016  554974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_4\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_3\/q
Path End       : \Linear_Counter_1:counter_3\/main_1
Capture Clock  : \Linear_Counter_1:counter_3\/clock_0
Path slack     : 554974p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_3\/clock_0                       macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_3\/q       macrocell54   1250   1250  548489  RISE       1
\Linear_Counter_1:counter_3\/main_1  macrocell54   2766   4016  554974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_3\/clock_0                       macrocell54         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tri_Data_1/q
Path End       : Tri_Data_3/main_2
Capture Clock  : Tri_Data_3/clock_0
Path slack     : 555041p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3949
-------------------------------------   ---- 
End-of-path arrival time (ps)           3949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_1/clock_0                                         macrocell47         0      0  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Tri_Data_1/q       macrocell47   1250   1250  548541  RISE       1
Tri_Data_3/main_2  macrocell45   2699   3949  555041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_3/clock_0                                         macrocell45         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tri_Data_1/q
Path End       : Tri_Data_2/main_1
Capture Clock  : Tri_Data_2/clock_0
Path slack     : 555041p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3949
-------------------------------------   ---- 
End-of-path arrival time (ps)           3949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_1/clock_0                                         macrocell47         0      0  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Tri_Data_1/q       macrocell47   1250   1250  548541  RISE       1
Tri_Data_2/main_1  macrocell46   2699   3949  555041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_2/clock_0                                         macrocell46         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Triangle_Gen_1:mode\/q
Path End       : Tri_Data_0/main_1
Capture Clock  : Tri_Data_0/clock_0
Path slack     : 555101p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Triangle_Gen_1:mode\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\Triangle_Gen_1:mode\/q  macrocell49   1250   1250  554345  RISE       1
Tri_Data_0/main_1        macrocell48   2639   3889  555101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_0/clock_0                                         macrocell48         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Triangle_Gen_1:mode\/q
Path End       : \Triangle_Gen_1:mode\/main_1
Capture Clock  : \Triangle_Gen_1:mode\/clock_0
Path slack     : 555101p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Triangle_Gen_1:mode\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\Triangle_Gen_1:mode\/q       macrocell49   1250   1250  554345  RISE       1
\Triangle_Gen_1:mode\/main_1  macrocell49   2639   3889  555101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Triangle_Gen_1:mode\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Length_Counter:CounterUDB:disable_run_i\/q
Path End       : \Length_Counter:CounterUDB:disable_run_i\/main_1
Capture Clock  : \Length_Counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 555119p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter:CounterUDB:disable_run_i\/clock_0          macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Length_Counter:CounterUDB:disable_run_i\/q       macrocell36   1250   1250  546152  RISE       1
\Length_Counter:CounterUDB:disable_run_i\/main_1  macrocell36   2621   3871  555119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter:CounterUDB:disable_run_i\/clock_0          macrocell36         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_4\/q
Path End       : \Linear_Counter_1:counter_6\/main_4
Capture Clock  : \Linear_Counter_1:counter_6\/clock_0
Path slack     : 555147p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_4\/clock_0                       macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_4\/q       macrocell53   1250   1250  548682  RISE       1
\Linear_Counter_1:counter_6\/main_4  macrocell50   2593   3843  555147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_6\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_4\/q
Path End       : \Linear_Counter_1:counter_5\/main_3
Capture Clock  : \Linear_Counter_1:counter_5\/clock_0
Path slack     : 555147p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_4\/clock_0                       macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_4\/q       macrocell53   1250   1250  548682  RISE       1
\Linear_Counter_1:counter_5\/main_3  macrocell52   2593   3843  555147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_5\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_4\/q
Path End       : \Linear_Counter_1:counter_4\/main_1
Capture Clock  : \Linear_Counter_1:counter_4\/clock_0
Path slack     : 555147p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_4\/clock_0                       macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_4\/q       macrocell53   1250   1250  548682  RISE       1
\Linear_Counter_1:counter_4\/main_1  macrocell53   2593   3843  555147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_4\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Length_Counter_1:CounterUDB:underflow_reg_i\/q
Path End       : \Length_Counter_1:CounterUDB:disable_run_i\/main_2
Capture Clock  : \Length_Counter_1:CounterUDB:disable_run_i\/clock_0
Path slack     : 555159p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter_1:CounterUDB:underflow_reg_i\/clock_0      macrocell42         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Length_Counter_1:CounterUDB:underflow_reg_i\/q     macrocell42   1250   1250  551174  RISE       1
\Length_Counter_1:CounterUDB:disable_run_i\/main_2  macrocell41   2581   3831  555159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter_1:CounterUDB:disable_run_i\/clock_0        macrocell41         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tri_Data_2/q
Path End       : Tri_Data_3/main_1
Capture Clock  : Tri_Data_3/clock_0
Path slack     : 555207p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_2/clock_0                                         macrocell46         0      0  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Tri_Data_2/q       macrocell46   1250   1250  548706  RISE       1
Tri_Data_3/main_1  macrocell45   2533   3783  555207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Tri_Data_3/clock_0                                         macrocell45         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_6\/q
Path End       : \Linear_Counter_1:counter_6\/main_0
Capture Clock  : \Linear_Counter_1:counter_6\/clock_0
Path slack     : 555440p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_6\/clock_0                       macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_6\/q       macrocell50   1250   1250  548976  RISE       1
\Linear_Counter_1:counter_6\/main_0  macrocell50   2300   3550  555440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_6\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Length_Counter_1:CounterUDB:disable_run_i\/q
Path End       : \Length_Counter_1:CounterUDB:disable_run_i\/main_1
Capture Clock  : \Length_Counter_1:CounterUDB:disable_run_i\/clock_0
Path slack     : 555446p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter_1:CounterUDB:disable_run_i\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Length_Counter_1:CounterUDB:disable_run_i\/q       macrocell41   1250   1250  546645  RISE       1
\Length_Counter_1:CounterUDB:disable_run_i\/main_1  macrocell41   2294   3544  555446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Length_Counter_1:CounterUDB:disable_run_i\/clock_0        macrocell41         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_5\/q
Path End       : \Linear_Counter_1:counter_6\/main_3
Capture Clock  : \Linear_Counter_1:counter_6\/clock_0
Path slack     : 555451p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_5\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_5\/q       macrocell52   1250   1250  548987  RISE       1
\Linear_Counter_1:counter_6\/main_3  macrocell50   2289   3539  555451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_6\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Linear_Counter_1:counter_5\/q
Path End       : \Linear_Counter_1:counter_5\/main_1
Capture Clock  : \Linear_Counter_1:counter_5\/clock_0
Path slack     : 555451p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_179:R#1 vs. Clock_179:R#2)   562500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_5\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Linear_Counter_1:counter_5\/q       macrocell52   1250   1250  548987  RISE       1
\Linear_Counter_1:counter_5\/main_1  macrocell52   2289   3539  555451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Linear_Counter_1:counter_5\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3982218p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12422
-------------------------------------   ----- 
End-of-path arrival time (ps)           12422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q            macrocell64   1250   1250  3982218  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/main_1  macrocell19   5491   6741  3982218  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/q       macrocell19   3350  10091  3982218  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/load   count7cell    2330  12422  3982218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3982720p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11090
-------------------------------------   ----- 
End-of-path arrival time (ps)           11090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q                      macrocell60     1250   1250  3982720  RISE       1
\MIDI1_UART:BUART:counter_load_not\/main_1           macrocell16     4230   5480  3982720  RISE       1
\MIDI1_UART:BUART:counter_load_not\/q                macrocell16     3350   8830  3982720  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2259  11090  3982720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxSts\/clock
Path slack     : 3985725p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13775
-------------------------------------   ----- 
End-of-path arrival time (ps)           13775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  3985725  RISE       1
\MIDI1_UART:BUART:tx_status_0\/main_3                 macrocell17     3976   7556  3985725  RISE       1
\MIDI1_UART:BUART:tx_status_0\/q                      macrocell17     3350  10906  3985725  RISE       1
\MIDI1_UART:BUART:sTX:TxSts\/status_0                 statusicell3    2869  13775  3985725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \MIDI1_UART:BUART:sRX:RxSts\/clock
Path slack     : 3986799p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12701
-------------------------------------   ----- 
End-of-path arrival time (ps)           12701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  3986799  RISE       1
\MIDI1_UART:BUART:rx_status_4\/main_1                 macrocell21     2879   6459  3986799  RISE       1
\MIDI1_UART:BUART:rx_status_4\/q                      macrocell21     3350   9809  3986799  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/status_4                 statusicell4    2891  12701  3986799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3987316p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9174
-------------------------------------   ---- 
End-of-path arrival time (ps)           9174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3987316  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_5         macrocell64   7234   9174  3987316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3987316p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9174
-------------------------------------   ---- 
End-of-path arrival time (ps)           9174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3987316  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_5         macrocell66   7234   9174  3987316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3987316p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9174
-------------------------------------   ---- 
End-of-path arrival time (ps)           9174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3987316  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_5         macrocell67   7234   9174  3987316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3987885p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6105
-------------------------------------   ---- 
End-of-path arrival time (ps)           6105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell63         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q         macrocell63     1250   1250  3984856  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   4855   6105  3987885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3987915p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6075
-------------------------------------   ---- 
End-of-path arrival time (ps)           6075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q                macrocell64     1250   1250  3982218  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   4825   6075  3987915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3987978p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6012
-------------------------------------   ---- 
End-of-path arrival time (ps)           6012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q                macrocell60     1250   1250  3982720  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   4762   6012  3987978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3988247p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q                macrocell59     1250   1250  3982983  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   4493   5743  3988247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3988894p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5096
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell68         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q          macrocell68     1250   1250  3988894  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   3846   5096  3988894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3988934p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7556
-------------------------------------   ---- 
End-of-path arrival time (ps)           7556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  3985725  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_3                  macrocell60     3976   7556  3988934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3989305p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7185
-------------------------------------   ---- 
End-of-path arrival time (ps)           7185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q   macrocell68   1250   1250  3988894  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_2  macrocell65   5935   7185  3989305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3989749p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6741
-------------------------------------   ---- 
End-of-path arrival time (ps)           6741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q         macrocell64   1250   1250  3982218  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_1  macrocell65   5491   6741  3989749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3989749p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6741
-------------------------------------   ---- 
End-of-path arrival time (ps)           6741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q               macrocell64   1250   1250  3982218  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_1  macrocell69   5491   6741  3989749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell69         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : Net_367/main_2
Capture Clock  : Net_367/clock_0
Path slack     : 3989882p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6608
-------------------------------------   ---- 
End-of-path arrival time (ps)           6608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   4370   4370  3989882  RISE       1
Net_367/main_2                               macrocell58     2238   6608  3989882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_367/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3989890p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6600
-------------------------------------   ---- 
End-of-path arrival time (ps)           6600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q         macrocell66   1250   1250  3982360  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_3  macrocell65   5350   6600  3989890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3989890p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6600
-------------------------------------   ---- 
End-of-path arrival time (ps)           6600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q               macrocell66   1250   1250  3982360  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_2  macrocell69   5350   6600  3989890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell69         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3990186p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6304
-------------------------------------   ---- 
End-of-path arrival time (ps)           6304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3987316  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_5       macrocell65   4364   6304  3990186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3990396p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6094
-------------------------------------   ---- 
End-of-path arrival time (ps)           6094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  3984856  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_0   macrocell73   4844   6094  3990396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3990414p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6076
-------------------------------------   ---- 
End-of-path arrival time (ps)           6076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3990414  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_6         macrocell64   4136   6076  3990414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3990414p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6076
-------------------------------------   ---- 
End-of-path arrival time (ps)           6076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3990414  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_6         macrocell66   4136   6076  3990414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3990414p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6076
-------------------------------------   ---- 
End-of-path arrival time (ps)           6076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3990414  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_6         macrocell67   4136   6076  3990414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3990420p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6070
-------------------------------------   ---- 
End-of-path arrival time (ps)           6070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  3984856  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_0    macrocell64   4820   6070  3990420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3990420p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6070
-------------------------------------   ---- 
End-of-path arrival time (ps)           6070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  3984856  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_0    macrocell66   4820   6070  3990420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3990420p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6070
-------------------------------------   ---- 
End-of-path arrival time (ps)           6070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  3984856  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_0    macrocell67   4820   6070  3990420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3990422p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6068
-------------------------------------   ---- 
End-of-path arrival time (ps)           6068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3990422  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_7         macrocell64   4128   6068  3990422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3990422p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6068
-------------------------------------   ---- 
End-of-path arrival time (ps)           6068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3990422  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_7         macrocell66   4128   6068  3990422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3990422p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6068
-------------------------------------   ---- 
End-of-path arrival time (ps)           6068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3990422  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_7         macrocell67   4128   6068  3990422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_load_fifo\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3990478p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6392
-------------------------------------   ---- 
End-of-path arrival time (ps)           6392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell65         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_load_fifo\/q            macrocell65     1250   1250  3986928  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   5142   6392  3990478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3990529p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5961
-------------------------------------   ---- 
End-of-path arrival time (ps)           5961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell66   1250   1250  3982360  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_3  macrocell64   4711   5961  3990529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3990529p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5961
-------------------------------------   ---- 
End-of-path arrival time (ps)           5961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell66   1250   1250  3982360  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_3  macrocell66   4711   5961  3990529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3990529p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5961
-------------------------------------   ---- 
End-of-path arrival time (ps)           5961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell66   1250   1250  3982360  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_3  macrocell67   4711   5961  3990529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3990818p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  3985024  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell5   2982   3172  3990818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3990896p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5594
-------------------------------------   ---- 
End-of-path arrival time (ps)           5594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  3990896  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_2   macrocell68   3654   5594  3990896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell68         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3990906p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5584
-------------------------------------   ---- 
End-of-path arrival time (ps)           5584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3990906  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_0   macrocell68   3644   5584  3990906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell68         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI1_UART:BUART:pollcount_1\/main_0
Capture Clock  : \MIDI1_UART:BUART:pollcount_1\/clock_0
Path slack     : 3990906p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5584
-------------------------------------   ---- 
End-of-path arrival time (ps)           5584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3990906  RISE       1
\MIDI1_UART:BUART:pollcount_1\/main_0        macrocell70   3644   5584  3990906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI1_UART:BUART:pollcount_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:pollcount_0\/clock_0
Path slack     : 3990906p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5584
-------------------------------------   ---- 
End-of-path arrival time (ps)           5584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3990906  RISE       1
\MIDI1_UART:BUART:pollcount_0\/main_0        macrocell71   3644   5584  3990906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3990907p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3990907  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_1   macrocell68   3643   5583  3990907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell68         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI1_UART:BUART:pollcount_1\/main_1
Capture Clock  : \MIDI1_UART:BUART:pollcount_1\/clock_0
Path slack     : 3990907p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3990907  RISE       1
\MIDI1_UART:BUART:pollcount_1\/main_1        macrocell70   3643   5583  3990907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI1_UART:BUART:pollcount_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:pollcount_0\/clock_0
Path slack     : 3990907p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3990907  RISE       1
\MIDI1_UART:BUART:pollcount_0\/main_1        macrocell71   3643   5583  3990907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3990920p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5570
-------------------------------------   ---- 
End-of-path arrival time (ps)           5570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q         macrocell67   1250   1250  3983389  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_4  macrocell65   4320   5570  3990920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3990920p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5570
-------------------------------------   ---- 
End-of-path arrival time (ps)           5570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q               macrocell67   1250   1250  3983389  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_3  macrocell69   4320   5570  3990920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell69         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3991010p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell60   1250   1250  3982720  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_1  macrocell61   4230   5480  3991010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3991010p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q      macrocell60   1250   1250  3982720  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_1  macrocell62   4230   5480  3991010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991167p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell59   1250   1250  3982983  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_0  macrocell60   4073   5323  3991167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3991272p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell59   1250   1250  3982983  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_0  macrocell61   3968   5218  3991272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3991272p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q      macrocell59   1250   1250  3982983  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_0  macrocell62   3968   5218  3991272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : Net_367/main_1
Capture Clock  : Net_367/clock_0
Path slack     : 3991381p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q  macrocell60   1250   1250  3982720  RISE       1
Net_367/main_1                   macrocell58   3859   5109  3991381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_367/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3991381p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell60   1250   1250  3982720  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_1  macrocell59   3859   5109  3991381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_4
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991669p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell61   1250   1250  3984265  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_4  macrocell60   3571   4821  3991669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_5
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991674p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell62   1250   1250  3991674  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_5  macrocell60   3566   4816  3991674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3991682p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q        macrocell64   1250   1250  3982218  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_1  macrocell73   3558   4808  3991682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991693p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4797
-------------------------------------   ---- 
End-of-path arrival time (ps)           4797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell64   1250   1250  3982218  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_1  macrocell64   3547   4797  3991693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991693p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4797
-------------------------------------   ---- 
End-of-path arrival time (ps)           4797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell64   1250   1250  3982218  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_1  macrocell66   3547   4797  3991693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991693p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4797
-------------------------------------   ---- 
End-of-path arrival time (ps)           4797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell64   1250   1250  3982218  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_1  macrocell67   3547   4797  3991693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991810p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4680
-------------------------------------   ---- 
End-of-path arrival time (ps)           4680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  3988894  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_2   macrocell64   3430   4680  3991810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991810p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4680
-------------------------------------   ---- 
End-of-path arrival time (ps)           4680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  3988894  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_2   macrocell66   3430   4680  3991810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991810p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4680
-------------------------------------   ---- 
End-of-path arrival time (ps)           4680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  3988894  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_2   macrocell67   3430   4680  3991810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_367/q
Path End       : Net_367/main_6
Capture Clock  : Net_367/clock_0
Path slack     : 3991813p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_367/clock_0                                            macrocell58         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_367/q       macrocell58   1250   1250  3991813  RISE       1
Net_367/main_6  macrocell58   3427   4677  3991813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_367/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3991814p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  3988894  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_2  macrocell73   3426   4676  3991814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991906p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4584
-------------------------------------   ---- 
End-of-path arrival time (ps)           4584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3990414  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_6       macrocell65   2644   4584  3991906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991916p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3990422  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_7       macrocell65   2634   4574  3991916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3991957p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q        macrocell66   1250   1250  3982360  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_3  macrocell73   3283   4533  3991957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : Net_367/main_0
Capture Clock  : Net_367/clock_0
Path slack     : 3992067p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q  macrocell59   1250   1250  3982983  RISE       1
Net_367/main_0                   macrocell58   3173   4423  3992067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_367/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992067p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell59   1250   1250  3982983  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_0  macrocell59   3173   4423  3992067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992292p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell67   1250   1250  3983389  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_4  macrocell64   2948   4198  3992292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992292p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell67   1250   1250  3983389  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_4  macrocell66   2948   4198  3992292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992292p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell67   1250   1250  3983389  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_4  macrocell67   2948   4198  3992292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992295p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q        macrocell67   1250   1250  3983389  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_4  macrocell73   2945   4195  3992295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_0\/q
Path End       : \MIDI1_UART:BUART:pollcount_1\/main_3
Capture Clock  : \MIDI1_UART:BUART:pollcount_1\/clock_0
Path slack     : 3992318p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_0\/q       macrocell71   1250   1250  3986715  RISE       1
\MIDI1_UART:BUART:pollcount_1\/main_3  macrocell70   2922   4172  3992318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_0\/q
Path End       : \MIDI1_UART:BUART:pollcount_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:pollcount_0\/clock_0
Path slack     : 3992318p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_0\/q       macrocell71   1250   1250  3986715  RISE       1
\MIDI1_UART:BUART:pollcount_0\/main_2  macrocell71   2922   4172  3992318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_0\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992321p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_0\/q       macrocell71   1250   1250  3986715  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_6  macrocell73   2919   4169  3992321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_9
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992326p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_0\/q      macrocell71   1250   1250  3986715  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_9  macrocell64   2914   4164  3992326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_1\/q
Path End       : \MIDI1_UART:BUART:pollcount_1\/main_2
Capture Clock  : \MIDI1_UART:BUART:pollcount_1\/clock_0
Path slack     : 3992339p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_1\/q       macrocell70   1250   1250  3986733  RISE       1
\MIDI1_UART:BUART:pollcount_1\/main_2  macrocell70   2901   4151  3992339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_1\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992339p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_1\/q       macrocell70   1250   1250  3986733  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_5  macrocell73   2901   4151  3992339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_1\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_8
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992343p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_1\/q      macrocell70   1250   1250  3986733  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_8  macrocell64   2897   4147  3992343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992386p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4104
-------------------------------------   ---- 
End-of-path arrival time (ps)           4104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  3984856  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_0  macrocell65   2854   4104  3992386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992386p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4104
-------------------------------------   ---- 
End-of-path arrival time (ps)           4104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell63         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q        macrocell63   1250   1250  3984856  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_0  macrocell69   2854   4104  3992386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell69         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3992554p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  3985024  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_2               macrocell60     3746   3936  3992554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3992554p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell61   1250   1250  3984265  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_3  macrocell61   2686   3936  3992554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3992554p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q      macrocell61   1250   1250  3984265  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_3  macrocell62   2686   3936  3992554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : Net_367/main_3
Capture Clock  : Net_367/clock_0
Path slack     : 3992561p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q  macrocell61   1250   1250  3984265  RISE       1
Net_367/main_3                   macrocell58   2679   3929  3992561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_367/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992561p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell61   1250   1250  3984265  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_3  macrocell59   2679   3929  3992561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_5
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3992563p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3927
-------------------------------------   ---- 
End-of-path arrival time (ps)           3927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell62   1250   1250  3991674  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_5  macrocell61   2677   3927  3992563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : Net_367/main_5
Capture Clock  : Net_367/clock_0
Path slack     : 3992566p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q  macrocell62   1250   1250  3991674  RISE       1
Net_367/main_5                  macrocell58   2674   3924  3992566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_367/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_5
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992566p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell62   1250   1250  3991674  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_5  macrocell59   2674   3924  3992566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_8
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992932p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_last\/clock_0                         macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_last\/q          macrocell74   1250   1250  3992932  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_8  macrocell67   2308   3558  3992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3992935p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell60   1250   1250  3982720  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_1  macrocell60   2305   3555  3992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993314p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3176
-------------------------------------   ---- 
End-of-path arrival time (ps)           3176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  3985024  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_2               macrocell61     2986   3176  3993314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3993314p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3176
-------------------------------------   ---- 
End-of-path arrival time (ps)           3176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  3985024  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_2                macrocell62     2986   3176  3993314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993426p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3064
-------------------------------------   ---- 
End-of-path arrival time (ps)           3064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  3985024  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_2               macrocell59     2874   3064  3993426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : Net_367/main_4
Capture Clock  : Net_367/clock_0
Path slack     : 3993592p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2898
-------------------------------------   ---- 
End-of-path arrival time (ps)           2898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  3993592  RISE       1
Net_367/main_4                                     macrocell58     2708   2898  3993592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_367/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_4
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993592p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2898
-------------------------------------   ---- 
End-of-path arrival time (ps)           2898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  3993592  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_4               macrocell59     2708   2898  3993592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_4
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993611p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2879
-------------------------------------   ---- 
End-of-path arrival time (ps)           2879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  3993592  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_4               macrocell61     2689   2879  3993611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_status_3\/q
Path End       : \MIDI1_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \MIDI1_UART:BUART:sRX:RxSts\/clock
Path slack     : 3995944p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_status_3\/q       macrocell73    1250   1250  3995944  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/status_3  statusicell4   2306   3556  3995944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

