============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 25 2024  10:29:05 pm
  Module:                 FADD_dual_mode_pipelined
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                Pin                           Type       Fanout Load Slew Delay Arrival   
                                                                (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------
(clock CLK)                                launch                                     0 R 
p1
  o_op_reg[0]/CK                                                      100    +0       0 R 
  o_op_reg[0]/Q                            DFFQX2LVT         28  6.7   56  +180     180 R 
p1/o_op[0] 
o_module/e_op[0] 
  g2555/A                                                                    +0     180   
  g2555/Y                                  INVX2LVT          32  6.6   66   +60     241 F 
  g2432/A                                                                    +0     241   
  g2432/Y                                  MXI2XLLVT          3  0.6   63   +76     317 R 
  csa_tree_add_36_47_groupi_g4696/B                                          +0     317   
  csa_tree_add_36_47_groupi_g4696/Y        OR2XLLVT           1  0.4   18   +54     371 R 
  csa_tree_add_36_47_groupi_g4620/A1                                         +0     371   
  csa_tree_add_36_47_groupi_g4620/Y        AOI21X1LVT         2  0.6   54   +49     420 F 
  csa_tree_add_36_47_groupi_g4469/A1N                                        +0     420   
  csa_tree_add_36_47_groupi_g4469/Y        AOI2BB1X1LVT       2  1.0   30   +83     504 F 
  csa_tree_add_36_47_groupi_g4442/A1                                         +0     504   
  csa_tree_add_36_47_groupi_g4442/Y        OAI21X2LVT         2  0.9   39   +41     544 R 
  csa_tree_add_36_47_groupi_g4434/A1                                         +0     544   
  csa_tree_add_36_47_groupi_g4434/Y        AOI21X1LVT         2  0.8   60   +63     608 F 
  csa_tree_add_36_47_groupi_g4429/A1                                         +0     608   
  csa_tree_add_36_47_groupi_g4429/Y        OAI21X1LVT         1  0.6   49   +59     666 R 
  csa_tree_add_36_47_groupi_g4424/CI                                         +0     666   
  csa_tree_add_36_47_groupi_g4424/CO       ADDFX1LVT          1  0.6   26  +125     791 R 
  csa_tree_add_36_47_groupi_g4423/CI                                         +0     791   
  csa_tree_add_36_47_groupi_g4423/CO       ADDFX1LVT          3  1.0   31  +119     910 R 
  csa_tree_add_36_47_groupi_g4422/A                                          +0     910   
  csa_tree_add_36_47_groupi_g4422/Y        INVX1LVT           3  1.4   32   +34     944 F 
  csa_tree_add_36_47_groupi_g4421/A1                                         +0     944   
  csa_tree_add_36_47_groupi_g4421/Y        OAI21X2LVT         4  1.4   46   +46     990 R 
  csa_tree_add_36_47_groupi_g4413/A1                                         +0     990   
  csa_tree_add_36_47_groupi_g4413/Y        AOI21X1LVT         4  1.8   94   +85    1075 F 
  csa_tree_add_36_47_groupi_g4399/A1                                         +0    1075   
  csa_tree_add_36_47_groupi_g4399/Y        OAI21X2LVT         5  1.8   59   +74    1149 R 
  csa_tree_add_36_47_groupi_g4397/A1                                         +0    1149   
  csa_tree_add_36_47_groupi_g4397/Y        AOI21X1LVT         2  0.8   62   +73    1222 F 
  csa_tree_add_36_47_groupi_g4384/B                                          +0    1222   
  csa_tree_add_36_47_groupi_g4384/Y        NOR2X1LVT          1  0.2   28   +44    1266 R 
  csa_tree_add_36_47_groupi_g4366/C0                                         +0    1266   
  csa_tree_add_36_47_groupi_g4366/Y        AOI211XLLVT        1  0.4   74   +31    1297 F 
  csa_tree_add_36_47_groupi_g4727/B                                          +0    1297   
  csa_tree_add_36_47_groupi_g4727/Y        XNOR2X1LVT         4  1.5   33  +124    1421 R 
  g3415/A1N                                                                  +0    1421   
  g3415/Y                                  OAI2BB1X1LVT       2  1.3   33   +89    1510 R 
  g3409/B                                                                    +0    1510   
  g3409/Y                                  NAND2X2LVT        12  4.8  100   +76    1586 F 
  g3391/B                                                                    +0    1586   
  g3391/Y                                  NOR2X1LVT          3  1.0   55   +74    1659 R 
  g3361/C                                                                    +0    1659   
  g3361/Y                                  NAND3X1LVT         3  1.2  105   +90    1750 F 
  g3349/B                                                                    +0    1750   
  g3349/Y                                  NOR2X1LVT          1  0.6   44   +69    1819 R 
  g3342/CI                                                                   +0    1819   
  g3342/CO                                 ADDFX1LVT          2  0.4   23  +121    1940 R 
  g3340/B                                                                    +0    1940   
  g3340/Y                                  AND2XLLVT          4  1.4   43   +79    2019 R 
  g3337/C                                                                    +0    2019   
  g3337/Y                                  NAND3X1LVT         2  0.8   84   +74    2093 F 
  g3333/B                                                                    +0    2093   
  g3333/Y                                  NOR2X1LVT          4  1.4   64   +73    2166 R 
  g3330/C                                                                    +0    2166   
  g3330/Y                                  NAND3X1LVT         1  0.4   66   +72    2238 F 
  g4734/B                                                                    +0    2238   
  g4734/Y                                  XNOR2XLLVT         1  0.4   19  +103    2341 R 
o_module/o_exp[15] 
p2/o_exp[15] 
  g413/B1                                                                    +0    2341   
  g413/Y                                   AOI22X1LVT         1  0.2   74   +33    2375 F 
  g331/B                                                                     +0    2375   
  g331/Y                                   NOR2XLLVT          1  0.2   33   +54    2428 R 
  n_exp_reg[15]/D                     <<<  DFFSX2LVT                         +0    2428   
  n_exp_reg[15]/CK                         setup                      100   +61    2489 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                                capture                                 2500 R 
                                           uncertainty                      -10    2490 R 
------------------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :       1ps 
Start-point  : p1/o_op_reg[0]/CK
End-point    : p2/n_exp_reg[15]/D

