$date
	Wed Feb 19 14:57:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALUController_tb $end
$scope module alu_controller $end
$var wire 3 ! funct3 [2:0] $end
$var wire 1 " funct7_5 $end
$var wire 1 # imm_10 $end
$var wire 7 $ opcode [6:0] $end
$var reg 4 % alu_op [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b110011 $
0#
0"
b0 !
$end
#10000
b1 %
1"
#20000
0"
b101 %
b10 !
#30000
b110 %
b11 !
#40000
b100 %
b100 !
#50000
b1000 %
b101 !
#60000
b1001 %
1"
#70000
0"
b11 %
b110 !
#80000
b10 %
b111 !
#90000
b0 %
b0 !
b10011 $
#100000
b111 %
b1 !
#110000
b101 %
b10 !
#120000
b110 %
b11 !
#130000
b100 %
b100 !
#140000
b1000 %
b101 !
#150000
b1001 %
1#
#160000
0#
b11 %
b110 !
#170000
b10 %
b111 !
#180000
b0 %
b0 !
b11 $
#190000
b1 !
#200000
b10 !
#210000
b100 !
#220000
b101 !
#230000
b0 !
b1100111 $
#240000
b100011 $
#250000
b1 !
#260000
b10 !
#270000
b1 %
b0 !
b1100011 $
#280000
b1 !
#290000
b101 %
b100 !
#300000
b101 !
#310000
b110 %
b110 !
#320000
b111 !
#330000
b1110 %
b1 !
b1110011 $
#340000
b11 %
b10 !
#350000
b1010 %
b11 !
#360000
b1110 %
b101 !
#370000
b11 %
b110 !
#380000
b1010 %
b111 !
#390000
b1111 %
b0 !
b101010 $
#400000
