--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml ddc_chain_preroute.twx ddc_chain_map.ncd -o
ddc_chain_preroute.twr ddc_chain.pcf -ucf
/home/aylons/projetos/dsp-cores/hdl/top/ml605/ddc_chain/ddc_chain.ucf

Design file:              ddc_chain_map.ncd
Physical constraint file: ddc_chain.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2012-01-07, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_p_i = PERIOD TIMEGRP "sys_clk_p_i" 200 MHz HIGH 
50% INPUT_JITTER         0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 165 paths analyzed, 45 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Paths for end point cmp_reset/locked_count_4 (SLICE_X87Y45.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_reset/locked_count_5 (FF)
  Destination:          cmp_reset/locked_count_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.722ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_gen rising at 0.000ns
  Destination Clock:    sys_clk_gen rising at 5.000ns
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_reset/locked_count_5 to cmp_reset/locked_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y45.BQ      Tcko                  0.337   cmp_reset/locked_count<7>
                                                       cmp_reset/locked_count_5
    SLICE_X94Y45.B2      net (fanout=2)     e  1.067   cmp_reset/locked_count<5>
    SLICE_X94Y45.B       Tilo                  0.068   cmp_reset/master_rstn
                                                       cmp_reset/locked_count[9]_PWR_12_o_equal_1_o<9>_SW0
    SLICE_X94Y45.C6      net (fanout=2)     e  0.225   N4
    SLICE_X94Y45.C       Tilo                  0.068   cmp_reset/master_rstn
                                                       cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv1
    SLICE_X87Y45.CE      net (fanout=3)     e  0.639   cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv
    SLICE_X87Y45.CLK     Tceck                 0.318   cmp_reset/locked_count<7>
                                                       cmp_reset/locked_count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.722ns (0.791ns logic, 1.931ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_reset/locked_count_4 (FF)
  Destination:          cmp_reset/locked_count_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.593ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_gen rising at 0.000ns
  Destination Clock:    sys_clk_gen rising at 5.000ns
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_reset/locked_count_4 to cmp_reset/locked_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y45.AQ      Tcko                  0.337   cmp_reset/locked_count<7>
                                                       cmp_reset/locked_count_4
    SLICE_X94Y45.B3      net (fanout=2)     e  0.938   cmp_reset/locked_count<4>
    SLICE_X94Y45.B       Tilo                  0.068   cmp_reset/master_rstn
                                                       cmp_reset/locked_count[9]_PWR_12_o_equal_1_o<9>_SW0
    SLICE_X94Y45.C6      net (fanout=2)     e  0.225   N4
    SLICE_X94Y45.C       Tilo                  0.068   cmp_reset/master_rstn
                                                       cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv1
    SLICE_X87Y45.CE      net (fanout=3)     e  0.639   cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv
    SLICE_X87Y45.CLK     Tceck                 0.318   cmp_reset/locked_count<7>
                                                       cmp_reset/locked_count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.593ns (0.791ns logic, 1.802ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_reset/locked_count_3 (FF)
  Destination:          cmp_reset/locked_count_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.532ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_gen rising at 0.000ns
  Destination Clock:    sys_clk_gen rising at 5.000ns
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_reset/locked_count_3 to cmp_reset/locked_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y44.DQ      Tcko                  0.337   cmp_reset/locked_count<3>
                                                       cmp_reset/locked_count_3
    SLICE_X94Y45.B4      net (fanout=2)     e  0.877   cmp_reset/locked_count<3>
    SLICE_X94Y45.B       Tilo                  0.068   cmp_reset/master_rstn
                                                       cmp_reset/locked_count[9]_PWR_12_o_equal_1_o<9>_SW0
    SLICE_X94Y45.C6      net (fanout=2)     e  0.225   N4
    SLICE_X94Y45.C       Tilo                  0.068   cmp_reset/master_rstn
                                                       cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv1
    SLICE_X87Y45.CE      net (fanout=3)     e  0.639   cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv
    SLICE_X87Y45.CLK     Tceck                 0.318   cmp_reset/locked_count<7>
                                                       cmp_reset/locked_count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.532ns (0.791ns logic, 1.741ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_reset/locked_count_5 (SLICE_X87Y45.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_reset/locked_count_5 (FF)
  Destination:          cmp_reset/locked_count_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.722ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_gen rising at 0.000ns
  Destination Clock:    sys_clk_gen rising at 5.000ns
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_reset/locked_count_5 to cmp_reset/locked_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y45.BQ      Tcko                  0.337   cmp_reset/locked_count<7>
                                                       cmp_reset/locked_count_5
    SLICE_X94Y45.B2      net (fanout=2)     e  1.067   cmp_reset/locked_count<5>
    SLICE_X94Y45.B       Tilo                  0.068   cmp_reset/master_rstn
                                                       cmp_reset/locked_count[9]_PWR_12_o_equal_1_o<9>_SW0
    SLICE_X94Y45.C6      net (fanout=2)     e  0.225   N4
    SLICE_X94Y45.C       Tilo                  0.068   cmp_reset/master_rstn
                                                       cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv1
    SLICE_X87Y45.CE      net (fanout=3)     e  0.639   cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv
    SLICE_X87Y45.CLK     Tceck                 0.318   cmp_reset/locked_count<7>
                                                       cmp_reset/locked_count_5
    -------------------------------------------------  ---------------------------
    Total                                      2.722ns (0.791ns logic, 1.931ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_reset/locked_count_4 (FF)
  Destination:          cmp_reset/locked_count_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.593ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_gen rising at 0.000ns
  Destination Clock:    sys_clk_gen rising at 5.000ns
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_reset/locked_count_4 to cmp_reset/locked_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y45.AQ      Tcko                  0.337   cmp_reset/locked_count<7>
                                                       cmp_reset/locked_count_4
    SLICE_X94Y45.B3      net (fanout=2)     e  0.938   cmp_reset/locked_count<4>
    SLICE_X94Y45.B       Tilo                  0.068   cmp_reset/master_rstn
                                                       cmp_reset/locked_count[9]_PWR_12_o_equal_1_o<9>_SW0
    SLICE_X94Y45.C6      net (fanout=2)     e  0.225   N4
    SLICE_X94Y45.C       Tilo                  0.068   cmp_reset/master_rstn
                                                       cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv1
    SLICE_X87Y45.CE      net (fanout=3)     e  0.639   cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv
    SLICE_X87Y45.CLK     Tceck                 0.318   cmp_reset/locked_count<7>
                                                       cmp_reset/locked_count_5
    -------------------------------------------------  ---------------------------
    Total                                      2.593ns (0.791ns logic, 1.802ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_reset/locked_count_3 (FF)
  Destination:          cmp_reset/locked_count_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.532ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_gen rising at 0.000ns
  Destination Clock:    sys_clk_gen rising at 5.000ns
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_reset/locked_count_3 to cmp_reset/locked_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y44.DQ      Tcko                  0.337   cmp_reset/locked_count<3>
                                                       cmp_reset/locked_count_3
    SLICE_X94Y45.B4      net (fanout=2)     e  0.877   cmp_reset/locked_count<3>
    SLICE_X94Y45.B       Tilo                  0.068   cmp_reset/master_rstn
                                                       cmp_reset/locked_count[9]_PWR_12_o_equal_1_o<9>_SW0
    SLICE_X94Y45.C6      net (fanout=2)     e  0.225   N4
    SLICE_X94Y45.C       Tilo                  0.068   cmp_reset/master_rstn
                                                       cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv1
    SLICE_X87Y45.CE      net (fanout=3)     e  0.639   cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv
    SLICE_X87Y45.CLK     Tceck                 0.318   cmp_reset/locked_count<7>
                                                       cmp_reset/locked_count_5
    -------------------------------------------------  ---------------------------
    Total                                      2.532ns (0.791ns logic, 1.741ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_reset/locked_count_6 (SLICE_X87Y45.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_reset/locked_count_5 (FF)
  Destination:          cmp_reset/locked_count_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.722ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_gen rising at 0.000ns
  Destination Clock:    sys_clk_gen rising at 5.000ns
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_reset/locked_count_5 to cmp_reset/locked_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y45.BQ      Tcko                  0.337   cmp_reset/locked_count<7>
                                                       cmp_reset/locked_count_5
    SLICE_X94Y45.B2      net (fanout=2)     e  1.067   cmp_reset/locked_count<5>
    SLICE_X94Y45.B       Tilo                  0.068   cmp_reset/master_rstn
                                                       cmp_reset/locked_count[9]_PWR_12_o_equal_1_o<9>_SW0
    SLICE_X94Y45.C6      net (fanout=2)     e  0.225   N4
    SLICE_X94Y45.C       Tilo                  0.068   cmp_reset/master_rstn
                                                       cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv1
    SLICE_X87Y45.CE      net (fanout=3)     e  0.639   cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv
    SLICE_X87Y45.CLK     Tceck                 0.318   cmp_reset/locked_count<7>
                                                       cmp_reset/locked_count_6
    -------------------------------------------------  ---------------------------
    Total                                      2.722ns (0.791ns logic, 1.931ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_reset/locked_count_4 (FF)
  Destination:          cmp_reset/locked_count_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.593ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_gen rising at 0.000ns
  Destination Clock:    sys_clk_gen rising at 5.000ns
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_reset/locked_count_4 to cmp_reset/locked_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y45.AQ      Tcko                  0.337   cmp_reset/locked_count<7>
                                                       cmp_reset/locked_count_4
    SLICE_X94Y45.B3      net (fanout=2)     e  0.938   cmp_reset/locked_count<4>
    SLICE_X94Y45.B       Tilo                  0.068   cmp_reset/master_rstn
                                                       cmp_reset/locked_count[9]_PWR_12_o_equal_1_o<9>_SW0
    SLICE_X94Y45.C6      net (fanout=2)     e  0.225   N4
    SLICE_X94Y45.C       Tilo                  0.068   cmp_reset/master_rstn
                                                       cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv1
    SLICE_X87Y45.CE      net (fanout=3)     e  0.639   cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv
    SLICE_X87Y45.CLK     Tceck                 0.318   cmp_reset/locked_count<7>
                                                       cmp_reset/locked_count_6
    -------------------------------------------------  ---------------------------
    Total                                      2.593ns (0.791ns logic, 1.802ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_reset/locked_count_3 (FF)
  Destination:          cmp_reset/locked_count_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.532ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_gen rising at 0.000ns
  Destination Clock:    sys_clk_gen rising at 5.000ns
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_reset/locked_count_3 to cmp_reset/locked_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y44.DQ      Tcko                  0.337   cmp_reset/locked_count<3>
                                                       cmp_reset/locked_count_3
    SLICE_X94Y45.B4      net (fanout=2)     e  0.877   cmp_reset/locked_count<3>
    SLICE_X94Y45.B       Tilo                  0.068   cmp_reset/master_rstn
                                                       cmp_reset/locked_count[9]_PWR_12_o_equal_1_o<9>_SW0
    SLICE_X94Y45.C6      net (fanout=2)     e  0.225   N4
    SLICE_X94Y45.C       Tilo                  0.068   cmp_reset/master_rstn
                                                       cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv1
    SLICE_X87Y45.CE      net (fanout=3)     e  0.639   cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv
    SLICE_X87Y45.CLK     Tceck                 0.318   cmp_reset/locked_count<7>
                                                       cmp_reset/locked_count_6
    -------------------------------------------------  ---------------------------
    Total                                      2.532ns (0.791ns logic, 1.741ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_p_i = PERIOD TIMEGRP "sys_clk_p_i" 200 MHz HIGH 50% INPUT_JITTER
        0.05 ns;
--------------------------------------------------------------------------------

Paths for end point cmp_reset/locked_count_3 (SLICE_X87Y44.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_reset/locked_count_3 (FF)
  Destination:          cmp_reset/locked_count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.350ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_gen rising at 5.000ns
  Destination Clock:    sys_clk_gen rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_reset/locked_count_3 to cmp_reset/locked_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y44.DQ      Tcko                  0.098   cmp_reset/locked_count<3>
                                                       cmp_reset/locked_count_3
    SLICE_X87Y44.D4      net (fanout=2)     e  0.271   cmp_reset/locked_count<3>
    SLICE_X87Y44.CLK     Tah         (-Th)     0.019   cmp_reset/locked_count<3>
                                                       cmp_reset/locked_count<3>_rt
                                                       cmp_reset/Mcount_locked_count_cy<3>
                                                       cmp_reset/locked_count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.350ns (0.079ns logic, 0.271ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_reset/locked_count_7 (SLICE_X87Y45.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_reset/locked_count_7 (FF)
  Destination:          cmp_reset/locked_count_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.350ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_gen rising at 5.000ns
  Destination Clock:    sys_clk_gen rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_reset/locked_count_7 to cmp_reset/locked_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y45.DQ      Tcko                  0.098   cmp_reset/locked_count<7>
                                                       cmp_reset/locked_count_7
    SLICE_X87Y45.D4      net (fanout=3)     e  0.271   cmp_reset/locked_count<7>
    SLICE_X87Y45.CLK     Tah         (-Th)     0.019   cmp_reset/locked_count<7>
                                                       cmp_reset/locked_count<7>_rt
                                                       cmp_reset/Mcount_locked_count_cy<7>
                                                       cmp_reset/locked_count_7
    -------------------------------------------------  ---------------------------
    Total                                      0.350ns (0.079ns logic, 0.271ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_reset/locked_count_1 (SLICE_X87Y44.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.354ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_reset/locked_count_1 (FF)
  Destination:          cmp_reset/locked_count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.354ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_gen rising at 5.000ns
  Destination Clock:    sys_clk_gen rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_reset/locked_count_1 to cmp_reset/locked_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y44.BQ      Tcko                  0.098   cmp_reset/locked_count<3>
                                                       cmp_reset/locked_count_1
    SLICE_X87Y44.B4      net (fanout=2)     e  0.274   cmp_reset/locked_count<1>
    SLICE_X87Y44.CLK     Tah         (-Th)     0.018   cmp_reset/locked_count<3>
                                                       cmp_reset/locked_count<1>_rt
                                                       cmp_reset/Mcount_locked_count_cy<3>
                                                       cmp_reset/locked_count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.354ns (0.080ns logic, 0.274ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_p_i = PERIOD TIMEGRP "sys_clk_p_i" 200 MHz HIGH 50% INPUT_JITTER
        0.05 ns;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_sys_pll_inst/cmp_mmcm/CLKIN1
  Logical resource: cmp_sys_pll_inst/cmp_mmcm/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: sys_clk_gen
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_sys_pll_inst/cmp_mmcm/CLKIN1
  Logical resource: cmp_sys_pll_inst/cmp_mmcm/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: sys_clk_gen
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: cmp_sys_pll_inst/cmp_mmcm/CLKOUT0
  Logical resource: cmp_sys_pll_inst/cmp_mmcm/CLKOUT0
  Location pin: MMCM_ADV_X0Y0.CLKOUT0
  Clock network: cmp_sys_pll_inst/s_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_sys_pll_inst_s_clk0 = PERIOD TIMEGRP 
"cmp_sys_pll_inst_s_clk0"         TS_sys_clk_p_i * 1.2 HIGH 50% INPUT_JITTER 
0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1279728 paths analyzed, 197772 endpoints analyzed, 352 failing endpoints
 352 timing errors detected. (352 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.811ns.
--------------------------------------------------------------------------------

Paths for end point cmp_input_dds/cmp_lut_sweep/address_o_8 (SLICE_X98Y38.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_position/gen_ddc[3].cmp_ce_adc/counting.count_0 (FF)
  Destination:          cmp_input_dds/cmp_lut_sweep/address_o_8 (FF)
  Requirement:          4.166ns
  Data Path Delay:      5.537ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 4.166ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_position/gen_ddc[3].cmp_ce_adc/counting.count_0 to cmp_input_dds/cmp_lut_sweep/address_o_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y82.DQ      Tcko                  0.337   cmp_position/gen_ddc[3].cmp_ce_adc/counting.count<0>
                                                       cmp_position/gen_ddc[3].cmp_ce_adc/counting.count_0
    BUFGCTRL_X0Y30.I0    net (fanout=248)   e  2.071   cmp_position/gen_ddc[3].cmp_ce_adc/counting.count<0>
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.092   cmp_position/gen_ddc[3].cmp_ce_adc/counting.count_0_BUFG
                                                       cmp_position/gen_ddc[3].cmp_ce_adc/counting.count_0_BUFG
    SLICE_X98Y40.D2      net (fanout=194)   e  2.274   ce_adc
    SLICE_X98Y40.DMUX    Tilo                  0.191   clk_fast_rst
                                                       cmp_input_dds/cmp_lut_sweep/_n0024_inv1
    SLICE_X98Y38.CE      net (fanout=1)     e  0.254   cmp_input_dds/cmp_lut_sweep/_n0024_inv
    SLICE_X98Y38.CLK     Tceck                 0.318   cmp_input_dds/cmp_lut_sweep/address_o<10>
                                                       cmp_input_dds/cmp_lut_sweep/address_o_8
    -------------------------------------------------  ---------------------------
    Total                                      5.537ns (0.938ns logic, 4.599ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_button_sys_ffs/ppulse_o (FF)
  Destination:          cmp_input_dds/cmp_lut_sweep/address_o_8 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.824ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 4.166ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_button_sys_ffs/ppulse_o to cmp_input_dds/cmp_lut_sweep/address_o_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y84.AQ      Tcko                  0.337   cmp_button_sys_ffs/ppulse_o
                                                       cmp_button_sys_ffs/ppulse_o
    SLICE_X98Y40.D5      net (fanout=4)     e  1.724   cmp_button_sys_ffs/ppulse_o
    SLICE_X98Y40.DMUX    Tilo                  0.191   clk_fast_rst
                                                       cmp_input_dds/cmp_lut_sweep/_n0024_inv1
    SLICE_X98Y38.CE      net (fanout=1)     e  0.254   cmp_input_dds/cmp_lut_sweep/_n0024_inv
    SLICE_X98Y38.CLK     Tceck                 0.318   cmp_input_dds/cmp_lut_sweep/address_o<10>
                                                       cmp_input_dds/cmp_lut_sweep/address_o_8
    -------------------------------------------------  ---------------------------
    Total                                      2.824ns (0.846ns logic, 1.978ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_button_sys_rst/extended_int (FF)
  Destination:          cmp_input_dds/cmp_lut_sweep/address_o_8 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.487ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 4.166ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_button_sys_rst/extended_int to cmp_input_dds/cmp_lut_sweep/address_o_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y61.AQ      Tcko                  0.381   cmp_button_sys_rst/extended_int
                                                       cmp_button_sys_rst/extended_int
    SLICE_X98Y40.D3      net (fanout=2)     e  1.353   cmp_button_sys_rst/extended_int
    SLICE_X98Y40.DMUX    Tilo                  0.181   clk_fast_rst
                                                       cmp_input_dds/cmp_lut_sweep/_n0024_inv1
    SLICE_X98Y38.CE      net (fanout=1)     e  0.254   cmp_input_dds/cmp_lut_sweep/_n0024_inv
    SLICE_X98Y38.CLK     Tceck                 0.318   cmp_input_dds/cmp_lut_sweep/address_o<10>
                                                       cmp_input_dds/cmp_lut_sweep/address_o_8
    -------------------------------------------------  ---------------------------
    Total                                      2.487ns (0.880ns logic, 1.607ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_input_dds/cmp_lut_sweep/address_o_9 (SLICE_X98Y38.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_position/gen_ddc[3].cmp_ce_adc/counting.count_0 (FF)
  Destination:          cmp_input_dds/cmp_lut_sweep/address_o_9 (FF)
  Requirement:          4.166ns
  Data Path Delay:      5.537ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 4.166ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_position/gen_ddc[3].cmp_ce_adc/counting.count_0 to cmp_input_dds/cmp_lut_sweep/address_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y82.DQ      Tcko                  0.337   cmp_position/gen_ddc[3].cmp_ce_adc/counting.count<0>
                                                       cmp_position/gen_ddc[3].cmp_ce_adc/counting.count_0
    BUFGCTRL_X0Y30.I0    net (fanout=248)   e  2.071   cmp_position/gen_ddc[3].cmp_ce_adc/counting.count<0>
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.092   cmp_position/gen_ddc[3].cmp_ce_adc/counting.count_0_BUFG
                                                       cmp_position/gen_ddc[3].cmp_ce_adc/counting.count_0_BUFG
    SLICE_X98Y40.D2      net (fanout=194)   e  2.274   ce_adc
    SLICE_X98Y40.DMUX    Tilo                  0.191   clk_fast_rst
                                                       cmp_input_dds/cmp_lut_sweep/_n0024_inv1
    SLICE_X98Y38.CE      net (fanout=1)     e  0.254   cmp_input_dds/cmp_lut_sweep/_n0024_inv
    SLICE_X98Y38.CLK     Tceck                 0.318   cmp_input_dds/cmp_lut_sweep/address_o<10>
                                                       cmp_input_dds/cmp_lut_sweep/address_o_9
    -------------------------------------------------  ---------------------------
    Total                                      5.537ns (0.938ns logic, 4.599ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_button_sys_ffs/ppulse_o (FF)
  Destination:          cmp_input_dds/cmp_lut_sweep/address_o_9 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.824ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 4.166ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_button_sys_ffs/ppulse_o to cmp_input_dds/cmp_lut_sweep/address_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y84.AQ      Tcko                  0.337   cmp_button_sys_ffs/ppulse_o
                                                       cmp_button_sys_ffs/ppulse_o
    SLICE_X98Y40.D5      net (fanout=4)     e  1.724   cmp_button_sys_ffs/ppulse_o
    SLICE_X98Y40.DMUX    Tilo                  0.191   clk_fast_rst
                                                       cmp_input_dds/cmp_lut_sweep/_n0024_inv1
    SLICE_X98Y38.CE      net (fanout=1)     e  0.254   cmp_input_dds/cmp_lut_sweep/_n0024_inv
    SLICE_X98Y38.CLK     Tceck                 0.318   cmp_input_dds/cmp_lut_sweep/address_o<10>
                                                       cmp_input_dds/cmp_lut_sweep/address_o_9
    -------------------------------------------------  ---------------------------
    Total                                      2.824ns (0.846ns logic, 1.978ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_button_sys_rst/extended_int (FF)
  Destination:          cmp_input_dds/cmp_lut_sweep/address_o_9 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.487ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 4.166ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_button_sys_rst/extended_int to cmp_input_dds/cmp_lut_sweep/address_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y61.AQ      Tcko                  0.381   cmp_button_sys_rst/extended_int
                                                       cmp_button_sys_rst/extended_int
    SLICE_X98Y40.D3      net (fanout=2)     e  1.353   cmp_button_sys_rst/extended_int
    SLICE_X98Y40.DMUX    Tilo                  0.181   clk_fast_rst
                                                       cmp_input_dds/cmp_lut_sweep/_n0024_inv1
    SLICE_X98Y38.CE      net (fanout=1)     e  0.254   cmp_input_dds/cmp_lut_sweep/_n0024_inv
    SLICE_X98Y38.CLK     Tceck                 0.318   cmp_input_dds/cmp_lut_sweep/address_o<10>
                                                       cmp_input_dds/cmp_lut_sweep/address_o_9
    -------------------------------------------------  ---------------------------
    Total                                      2.487ns (0.880ns logic, 1.607ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_input_dds/cmp_lut_sweep/address_o_10 (SLICE_X98Y38.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_position/gen_ddc[3].cmp_ce_adc/counting.count_0 (FF)
  Destination:          cmp_input_dds/cmp_lut_sweep/address_o_10 (FF)
  Requirement:          4.166ns
  Data Path Delay:      5.537ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 4.166ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_position/gen_ddc[3].cmp_ce_adc/counting.count_0 to cmp_input_dds/cmp_lut_sweep/address_o_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y82.DQ      Tcko                  0.337   cmp_position/gen_ddc[3].cmp_ce_adc/counting.count<0>
                                                       cmp_position/gen_ddc[3].cmp_ce_adc/counting.count_0
    BUFGCTRL_X0Y30.I0    net (fanout=248)   e  2.071   cmp_position/gen_ddc[3].cmp_ce_adc/counting.count<0>
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.092   cmp_position/gen_ddc[3].cmp_ce_adc/counting.count_0_BUFG
                                                       cmp_position/gen_ddc[3].cmp_ce_adc/counting.count_0_BUFG
    SLICE_X98Y40.D2      net (fanout=194)   e  2.274   ce_adc
    SLICE_X98Y40.DMUX    Tilo                  0.191   clk_fast_rst
                                                       cmp_input_dds/cmp_lut_sweep/_n0024_inv1
    SLICE_X98Y38.CE      net (fanout=1)     e  0.254   cmp_input_dds/cmp_lut_sweep/_n0024_inv
    SLICE_X98Y38.CLK     Tceck                 0.318   cmp_input_dds/cmp_lut_sweep/address_o<10>
                                                       cmp_input_dds/cmp_lut_sweep/address_o_10
    -------------------------------------------------  ---------------------------
    Total                                      5.537ns (0.938ns logic, 4.599ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_button_sys_ffs/ppulse_o (FF)
  Destination:          cmp_input_dds/cmp_lut_sweep/address_o_10 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.824ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 4.166ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_button_sys_ffs/ppulse_o to cmp_input_dds/cmp_lut_sweep/address_o_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y84.AQ      Tcko                  0.337   cmp_button_sys_ffs/ppulse_o
                                                       cmp_button_sys_ffs/ppulse_o
    SLICE_X98Y40.D5      net (fanout=4)     e  1.724   cmp_button_sys_ffs/ppulse_o
    SLICE_X98Y40.DMUX    Tilo                  0.191   clk_fast_rst
                                                       cmp_input_dds/cmp_lut_sweep/_n0024_inv1
    SLICE_X98Y38.CE      net (fanout=1)     e  0.254   cmp_input_dds/cmp_lut_sweep/_n0024_inv
    SLICE_X98Y38.CLK     Tceck                 0.318   cmp_input_dds/cmp_lut_sweep/address_o<10>
                                                       cmp_input_dds/cmp_lut_sweep/address_o_10
    -------------------------------------------------  ---------------------------
    Total                                      2.824ns (0.846ns logic, 1.978ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_button_sys_rst/extended_int (FF)
  Destination:          cmp_input_dds/cmp_lut_sweep/address_o_10 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.487ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 4.166ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_button_sys_rst/extended_int to cmp_input_dds/cmp_lut_sweep/address_o_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y61.AQ      Tcko                  0.381   cmp_button_sys_rst/extended_int
                                                       cmp_button_sys_rst/extended_int
    SLICE_X98Y40.D3      net (fanout=2)     e  1.353   cmp_button_sys_rst/extended_int
    SLICE_X98Y40.DMUX    Tilo                  0.181   clk_fast_rst
                                                       cmp_input_dds/cmp_lut_sweep/_n0024_inv1
    SLICE_X98Y38.CE      net (fanout=1)     e  0.254   cmp_input_dds/cmp_lut_sweep/_n0024_inv
    SLICE_X98Y38.CLK     Tceck                 0.318   cmp_input_dds/cmp_lut_sweep/address_o<10>
                                                       cmp_input_dds/cmp_lut_sweep/address_o_10
    -------------------------------------------------  ---------------------------
    Total                                      2.487ns (0.880ns logic, 1.607ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cmp_sys_pll_inst_s_clk0 = PERIOD TIMEGRP "cmp_sys_pll_inst_s_clk0"
        TS_sys_clk_p_i * 1.2 HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------

Paths for end point cmp_position/cmp_monit_ds/cmp_divider_x/uv_count_0 (SLICE_X32Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_position/cmp_monit_ds/cmp_divider_x/uv_count_5 (FF)
  Destination:          cmp_position/cmp_monit_ds/cmp_divider_x/uv_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.145ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_position/cmp_monit_ds/cmp_divider_x/uv_count_5 to cmp_position/cmp_monit_ds/cmp_divider_x/uv_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y49.BQ      Tcko                  0.098   cmp_position/cmp_monit_ds/cmp_divider_x/uv_count<5>
                                                       cmp_position/cmp_monit_ds/cmp_divider_x/uv_count_5
    SLICE_X32Y49.A6      net (fanout=8)     e  0.123   cmp_position/cmp_monit_ds/cmp_divider_x/uv_count<5>
    SLICE_X32Y49.CLK     Tah         (-Th)     0.076   cmp_position/cmp_monit_ds/cmp_divider_x/uv_count<3>
                                                       cmp_position/cmp_monit_ds/cmp_divider_x/Mcount_uv_count_xor<0>11
                                                       cmp_position/cmp_monit_ds/cmp_divider_x/uv_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.145ns (0.022ns logic, 0.123ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_position/cmp_fofb_ds/cmp_output_buffer/cmp_mult_x/Mmult_a_i[31]_b_i[23]_MuLt_0_OUT1 (DSP48_X1Y68.B16), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.178ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_position/cmp_fofb_ds/cmp_output_buffer/cmp_x_input/pipe_0_31 (FF)
  Destination:          cmp_position/cmp_fofb_ds/cmp_output_buffer/cmp_mult_x/Mmult_a_i[31]_b_i[23]_MuLt_0_OUT1 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_position/cmp_fofb_ds/cmp_output_buffer/cmp_x_input/pipe_0_31 to cmp_position/cmp_fofb_ds/cmp_output_buffer/cmp_mult_x/Mmult_a_i[31]_b_i[23]_MuLt_0_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y174.DQ     Tcko                  0.270   cmp_position/cmp_fofb_ds/cmp_output_buffer/x_pre<31>
                                                       cmp_position/cmp_fofb_ds/cmp_output_buffer/cmp_x_input/pipe_0_31
    DSP48_X1Y68.B16      net (fanout=4)     e  0.231   cmp_position/cmp_fofb_ds/cmp_output_buffer/x_pre<31>
    DSP48_X1Y68.CLK      Tdspckd_B_BREG(-Th)     0.323   cmp_position/cmp_fofb_ds/cmp_output_buffer/cmp_mult_x/Mmult_a_i[31]_b_i[23]_MuLt_0_OUT1
                                                       cmp_position/cmp_fofb_ds/cmp_output_buffer/cmp_mult_x/Mmult_a_i[31]_b_i[23]_MuLt_0_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      0.178ns (-0.053ns logic, 0.231ns route)
                                                       (-29.8% logic, 129.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_position/cmp_monit_ds/cmp_output_buffer/cmp_mult_x/Mmult_a_i[31]_b_i[23]_MuLt_0_OUT1 (DSP48_X1Y29.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.178ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_position/cmp_monit_ds/cmp_output_buffer/cmp_x_input/pipe_0_18 (FF)
  Destination:          cmp_position/cmp_monit_ds/cmp_output_buffer/cmp_mult_x/Mmult_a_i[31]_b_i[23]_MuLt_0_OUT1 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_position/cmp_monit_ds/cmp_output_buffer/cmp_x_input/pipe_0_18 to cmp_position/cmp_monit_ds/cmp_output_buffer/cmp_mult_x/Mmult_a_i[31]_b_i[23]_MuLt_0_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y70.CQ      Tcko                  0.270   cmp_position/cmp_monit_ds/cmp_output_buffer/x_pre<19>
                                                       cmp_position/cmp_monit_ds/cmp_output_buffer/cmp_x_input/pipe_0_18
    DSP48_X1Y29.B1       net (fanout=1)     e  0.231   cmp_position/cmp_monit_ds/cmp_output_buffer/x_pre<18>
    DSP48_X1Y29.CLK      Tdspckd_B_BREG(-Th)     0.323   cmp_position/cmp_monit_ds/cmp_output_buffer/cmp_mult_x/Mmult_a_i[31]_b_i[23]_MuLt_0_OUT1
                                                       cmp_position/cmp_monit_ds/cmp_output_buffer/cmp_mult_x/Mmult_a_i[31]_b_i[23]_MuLt_0_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      0.178ns (-0.053ns logic, 0.231ns route)
                                                       (-29.8% logic, 129.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_sys_pll_inst_s_clk0 = PERIOD TIMEGRP "cmp_sys_pll_inst_s_clk0"
        TS_sys_clk_p_i * 1.2 HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------
Slack: 1.666ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: cmp_position/gen_ddc[3].cmp_mixer/cmp_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Logical resource: cmp_position/gen_ddc[3].cmp_mixer/cmp_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Location pin: RAMB18_X5Y14.WRCLK
  Clock network: clk_fast
--------------------------------------------------------------------------------
Slack: 1.666ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: cmp_position/gen_ddc[3].cmp_mixer/cmp_dds/cmp_cos_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Logical resource: cmp_position/gen_ddc[3].cmp_mixer/cmp_dds/cmp_cos_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Location pin: RAMB18_X4Y18.WRCLK
  Clock network: clk_fast
--------------------------------------------------------------------------------
Slack: 1.666ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: cmp_input_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram/CLKBWRCLKL
  Logical resource: cmp_input_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y7.CLKBWRCLKL
  Clock network: clk_fast
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_p_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_p_i                 |      5.000ns|      2.800ns|      9.373ns|            0|          352|          165|      1279728|
| TS_cmp_sys_pll_inst_s_clk0    |      4.167ns|      7.811ns|          N/A|          352|            0|      1279728|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n_i    |    5.620|         |         |         |
sys_clk_p_i    |    5.620|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n_i    |    5.620|         |         |         |
sys_clk_p_i    |    5.620|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 352  Score: 220908  (Setup/Max: 220908, Hold: 0)

Constraints cover 1279893 paths, 0 nets, and 96079 connections

Design statistics:
   Minimum period:   7.811ns{1}   (Maximum frequency: 128.025MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 20 16:22:12 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1428 MB



