/**
 * @file l2.c
 * @brief l2 driver C file.
 *
 * Copyright (C) 2004 Anyka (GuangZhou) Software Technology Co., Ltd.
 * @author 
 * @date 2005-11-15
 * @version 1.0
 * @ref AK37XX technical manual.
 */


//#include <asm/string.h>
#include <asm/arch-ak37d/ak_cpu.h>
#include <asm/arch-ak37d/ak_l2buf.h>
#include <linux/string.h>
#include <common.h>


#define RESET_L2                        15
//define DMA Request Register 's bit map
#define DMA_EN                  0
//define Fraction DMA Address Information Register 's bit map
#define AHB_FLAG_EN             29
#define LDMA_FLAG_EN            28
#define FRAC_DMA_START_REQ          (1<<9)
#define L2_COMMON_BUFFER_NUM      8
#define L2_UART_BUFFER_NUM        8
#define IDLE_STATE              1
#define USED_STATE              0


#define MAX_DMA_WAIT_TIME       (248*1000000/16)//get_cpu_freq()

typedef T_VOID (*T_fL2_CALLBACK)(T_VOID);

typedef struct
{
    T_BOOL bStartDMA;
    T_BOOL bIntr;
    T_U8   tran_dir;
    T_VOID *pDMAAddr;
    T_U32  nDMADataLen;
    T_BOOL bNeedFrac;
    T_BOOL bStartFrac;
    T_VOID *pFracAddr;
    T_U32  nFracOffset;
    T_U32  nFracDataLen;
    T_fL2_CALLBACK callback_func;
}L2_DMA_INFO;

typedef struct
{
    T_U8   buf_id;
    T_BOOL usable;
    T_U16  used_time;
}L2_INFO;

static L2_INFO L2_INFO_TABLE[] = 
{
    {0, IDLE_STATE, 0},
    {1, IDLE_STATE, 0},
    {2, IDLE_STATE, 0},
    {3, IDLE_STATE, 0},
    {4, IDLE_STATE, 0},
    {5, IDLE_STATE, 0},
    {6, IDLE_STATE, 0},    
    {7, IDLE_STATE, 0}
};

typedef struct
{
    DEVICE_SELECT device;
    T_U8 buf_id;
}DEVICE_INFO;

static DEVICE_INFO DEVICE_INFO_TABLE[] = 
{
    {ADDR_USB_EP2,         BUF_NULL},
    {ADDR_USB_EP3,         BUF_NULL},
    {ADDR_RESERVED,        BUF_NULL},    
    {ADDR_NFC,             BUF_NULL},
    {ADDR_MMC_SD,          BUF_NULL},
    {ADDR_SDIO,            BUF_NULL},    
    {ADDR_RESERVED,        BUF_NULL},    
    {ADDR_SPI1_RX,         BUF_NULL},
    {ADDR_SPI1_TX,         BUF_NULL},        
    {ADDR_DAC,             BUF_NULL},
    {ADDR_RESERVED,        BUF_NULL},    
    {ADDR_RESERVED,        BUF_NULL},    
    {ADDR_RESERVED,        BUF_NULL},    
    {ADDR_RESERVED,        BUF_NULL},    
    {ADDR_ADC,             BUF_NULL},    
    {ADDR_RESERVED,        BUF_NULL},    
    {ADDR_RESERVED,        BUF_NULL},    
};

//T_SPI s_tSpi[SPI_NUM] = {0};
volatile static L2_DMA_INFO s_L2_DMA[L2_COMMON_BUFFER_NUM+L2_UART_BUFFER_NUM];


/**
 * @brief l2_init
 *
 * @author
 * @date 2012-11-15
 * @param[in] T_VOID.
 * @return T_VOID
 */
T_VOID l2_init(T_VOID)
{
    //open l2 clock
    //sysctl_clock(CLOCK_L2_ENABLE);//
	REG32(CLOCK_CTRL_REG) &= ~(1<<9);
	
    //enable l2 dma
    REG32(L2_DMA_REQ) = (1 << DMA_EN);

    //use auto cpu-controlling of buffer status
    REG32(L2_FRAC_ADDR) = (1<<LDMA_FLAG_EN)|(1<<AHB_FLAG_EN);

    //disable all common buffer
    REG32(L2_COMBUF_CFG) = 0x00000000;

    //enable uart buffer and clear uart buffer status
    REG32(L2_UARTBUF_CFG) = 0x90c30000;

    //enable l2 irq interrupt, but disable the interrupt of all the buffers
    //int_register_irq(INT_VECTOR_L2, l2_interrupt_handler); //
    REG32(L2_INT_ENA) = 0x0;

   memset((void *)s_L2_DMA, 0, sizeof(s_L2_DMA));
    //s_bFracStart = AK_FALSE; //luheshan
}


/**
 * @brief dma_init
 *
 * @author
 * @date 2012-11-15
 * @param[in] T_VOID.
 * @return T_BOOL
 */
T_BOOL dma_init(T_VOID)
{
	   // 设置LCD 控制器优先级比 ARM 高
	REG32(AHB_PRIORITY_CTRL_REG) = 0xff00;
	return AK_TRUE;
}

#if 0
/**
 * @brief force_cs
 *
 * @author
 * @date 2012-11-15
 * @param[in] spi_id: spi bus id.
 * @return void
 */
void force_cs(T_U8 spi_id)
{
    T_U32 reg_value;

    //gpio_pin_group_cfg(ePIN_AS_SPI1);//luheshan

    reg_value = REG32(s_tSpi[spi_id].ulBaseAddr + ASPEN_SPI_CTRL);
    reg_value |= SPI_CTRL_FORCE_CS;
    REG32(s_tSpi[spi_id].ulBaseAddr + ASPEN_SPI_CTRL) = reg_value ;
}


/**
 * @brief unforce_cs
 *
 * @author
 * @date 2012-11-15
 * @param[in] spi_id: spi bus id.
 * @return void
 */
void unforce_cs(T_U8 spi_id)
{
    T_U32 reg_value;

    reg_value = REG32(s_tSpi[spi_id].ulBaseAddr + ASPEN_SPI_CTRL);
    reg_value &= ~SPI_CTRL_FORCE_CS;
    REG32(s_tSpi[spi_id].ulBaseAddr + ASPEN_SPI_CTRL) = reg_value ;
   // lcd_set_pin_share(); //luheshan
}

/**
 * @brief set_tx
 *
 * @author
 * @date 2012-11-15
 * @param[in] spi_id: spi bus id.
 * @return void
 */
void set_tx(T_U8 spi_id)
{
    T_U32 reg_value;

    reg_value = REG32(s_tSpi[spi_id].ulBaseAddr + ASPEN_SPI_CTRL);
    reg_value &= ~(1<<0);
    reg_value |= (1<<1);
    REG32(s_tSpi[spi_id].ulBaseAddr + ASPEN_SPI_CTRL) = reg_value ;
}

/**
 * @brief set_rx
 *
 * @author
 * @date 2012-11-15
 * @param[in] spi_id: spi bus id.
 * @return void
 */
void set_rx(T_U8 spi_id)
{
    T_U32 reg_value;

    reg_value = REG32(s_tSpi[spi_id].ulBaseAddr + ASPEN_SPI_CTRL);
    reg_value |= (1<<0);
    reg_value &= ~(1<<1);
    REG32(s_tSpi[spi_id].ulBaseAddr + ASPEN_SPI_CTRL) = reg_value ;
}
#endif

/**
 * @brief l2_get_status
 *
 * @author
 * @date 2012-11-15
 * @param[in] buf_id: l2 buffer id.
 * @return void
 */
T_U8 l2_get_status(T_U8 buf_id)
{
    T_U8 status;
    
    if(buf_id < 8)
    {
        status =  (T_U8)((inl(L2_STAT_REG1)>>(buf_id<<2))&0xf);    
    }
    else
    {
        status = (T_U8)((inl(L2_STAT_REG2)>>((buf_id-8)<<1))&0x3);
    }

    return status;
}


/**
 * @brief l2_get_addr
 *
 * @author
 * @date 2012-11-15
 * @param[in] buf_id: l2 buffer id.
 * @return void
 */
static T_U32 l2_get_addr(T_U8 buf_id)
{
    T_U32 buf_addr = 0;
    
    if (buf_id <8)                      //common buffer
        buf_addr = L2_BUF_MEM_BASE_ADDR + (buf_id<<9);
    else if (buf_id < 16)               //uart buffer
        buf_addr = L2_BUF_MEM_BASE_ADDR + 4096/*8 * 512*/ + ((buf_id-8)<<7);
    else if (buf_id == 16)              //usb host buffer
        buf_addr = L2_BUF_MEM_BASE_ADDR + 6144/*12 * 512*/;
    else if (buf_id <= 18)              //usb buffer
        buf_addr = L2_BUF_MEM_BASE_ADDR + 6400/*12 * 512 + 256*/ + ((buf_id-17)<<6);
    else
    {
    }

    return buf_addr;
}


/**
 * @brief l2_cpu
 *
 * @author
 * @date 2012-11-15
 * @param[in] buf_id: l2 buffer id.
 * @return void
 */
static T_VOID l2_cpu(T_U32 ram_addr, T_U8 buf_id, T_U32 buf_offset, T_U32 tran_byte, T_U8 tran_dir)
{
    T_U32 tran_nbr, frac_nbr;
    T_U32 buf_cnt, buf_remain;
    T_U32 temp_ram = 0, temp_buf = 0;
    T_U32 i,j;
    T_U32 buf_addr;

    buf_addr = l2_get_addr(buf_id);
    if(0 == buf_addr)
        return;

    buf_addr += buf_offset;
    tran_nbr = tran_byte >> 2;
    frac_nbr = tran_byte & 0x3;
    
    buf_cnt = (buf_offset+tran_byte) / 64;
    buf_remain = (buf_offset+tran_byte) % 64;

    if (tran_dir) 
    {
        //memory to buffer
        if (ram_addr & 0x3)
        {
            for (i=0; i<tran_nbr; i++)
            {
                temp_ram = 0;
                for (j=0; j<4; j++)
                    temp_ram |= ((ReadRamb(ram_addr+i*4+j))<<(j*8));
                WriteBuf(temp_ram, (buf_addr+i*4));
            }
            if (frac_nbr)
            {
                temp_ram = 0;
                for (j=0; j<frac_nbr; j++)
                    temp_ram |= ((ReadRamb(ram_addr+tran_nbr*4+j))<<(j*8));    
                WriteBuf(temp_ram, (buf_addr+tran_nbr*4));
            }
        }
        else
        {
            for (i=0; i<tran_nbr; i++)
            {
                WriteBuf(ReadRaml(ram_addr+i*4), (buf_addr+i*4));
            }
            if (frac_nbr)
            {
                WriteBuf(ReadRaml(ram_addr+tran_nbr*4), (buf_addr+tran_nbr*4));
            }
        }

        //set buffer status
        if((buf_remain > 0) && (buf_remain <= 60))
        {
            WriteBuf(0, (buf_addr-buf_offset+buf_cnt*64+60));
        }
    }
    else
    {
        //buffer to memory
        if (ram_addr%4)
        {
            for (i=0; i<tran_nbr; i++)
            {
                temp_buf = ReadBuf(buf_addr+i*4);            
                for (j=0; j<4; j++)
                {
                    WriteRamb((T_U8)((temp_buf>>j*8)&0xff), (ram_addr+i*4+j));
                }
            }
            if (frac_nbr)
            {
                temp_buf = ReadBuf(buf_addr+tran_nbr*4);    
                for (j=0; j<frac_nbr; j++)
                {
                    WriteRamb((T_U8)((temp_buf>>j*8)&0xff), (ram_addr+tran_nbr*4+j));                
                }
            }
        }
        else
        {
            for (i=0; i<tran_nbr; i++)
            {    
                WriteRaml(ReadBuf(buf_addr+i*4), (ram_addr+i*4));
            }
            if (frac_nbr)
            {
                temp_buf = ReadBuf(buf_addr+tran_nbr*4);    
                temp_ram = ReadRaml(ram_addr+tran_nbr*4);
                temp_buf &= ((1<<(frac_nbr*8+1))-1);
                temp_ram &= ~((1<<(frac_nbr*8+1))-1);
                temp_ram |= temp_buf;
                WriteRaml(temp_ram, (ram_addr+tran_nbr*4));
            }
        }

        //clr buffer status
        if((buf_remain > 0) && (buf_remain <= 60))
        {
            temp_buf = ReadBuf(buf_addr-buf_offset+buf_cnt*64+60);
        }
    }
}


/**
 * @brief l2_combuf_cpu
 *
 * @author
 * @date 2012-11-15
 * @param[in] buf_id: l2 buffer id.
 * @return void
 */
T_VOID l2_combuf_cpu(T_U32 ram_addr, T_U8 buf_id, T_U32 tran_byte, T_U8 tran_dir)
{
    //T_U8 *buf = (T_U8*)ram_addr;
    T_U32 i, loop, remain;

    loop = tran_byte / 64;
    remain = tran_byte - loop * 64;
		  
    if (tran_dir == MEM2BUF)
    {
        for(i = 0; i < loop; i++)
        {
            //wait for buffer is not full
            while(l2_get_status(buf_id) == 8);
            l2_cpu(ram_addr+i*64, buf_id, (i%8)*64, 64, tran_dir);
        }

        if(remain > 0)
        {
            while(l2_get_status(buf_id) > 0);
            l2_cpu(ram_addr+loop*64, buf_id, (loop%8)*64, remain, tran_dir);
        }
    }
    else
    {
        for(i = 0; i < loop; i++)
        {
            //wait for buffer is not empty
            while(l2_get_status(buf_id) == 0);
            l2_cpu(ram_addr+i*64, buf_id, (i%8)*64, 64, tran_dir);
        }

        if(remain > 0)
        {
            l2_cpu(ram_addr+loop*64, buf_id, (loop%8)*64, remain, tran_dir);
        }
    }
}
T_VOID l2_combuf_cpu_frac(T_U32 ram_addr, T_U8 buf_id, T_U32 loop, T_U32 remain, T_U8 tran_dir)
{
	l2_cpu(ram_addr+loop*64, buf_id, (loop%8)*64, remain, tran_dir);
}


/**
 * @brief l2_get_dma_param
 *
 * @author
 * @date 2012-11-15
 * @param[in] 
 * @return void
 */
static T_BOOL l2_get_dma_param(T_U32 tran_byte, T_U32 *cnt_low, T_U32 *cnt_high)
{
    T_U32 factor;
    T_U32 data_len = tran_byte >> 6;

    //just use cnt_cfg if tran_byte < 8K
    if(data_len <= 128)
    {
        *cnt_low = data_len;
        *cnt_high = 0;

        return AK_TRUE;
    }
    else if((data_len&0x7) != 0)
    {
        return AK_FALSE;
    }

    factor = 16*8;

    //loop to get the best param
    while(factor > 0)
    {
        if((data_len % factor) == 0)
        {
            *cnt_low = factor;
            *cnt_high = data_len / factor -1;

            if(*cnt_high < 0xff)
                return AK_TRUE;
            else
                return AK_FALSE;
        }

        factor -= 8;
    }

    return AK_FALSE;
}


/**
 * @brief l2_frac_dma
 *
 * @author
 * @date 2012-11-15
 * @param[in] 
 * @return void
 */
static T_VOID l2_frac_dma(T_U32 ram_addr, T_U8 buf_id, T_U8 buf_offset, T_U32 tran_byte, T_U8 tran_dir, T_BOOL bIntr)
{
    T_U32 high_addr;
    T_U32 buf_addr;
    T_U32 reg_value;

    //irq_mask();

    //set fraction address
    high_addr = ram_addr&0xf0000000;
    high_addr = high_addr << 2;

    reg_value = inl(L2_FRAC_ADDR);
    reg_value &= ~0xfffffff;
    reg_value |= ((ram_addr&0xfffffff) | high_addr);
    outl(reg_value, L2_FRAC_ADDR);

    //set Fraction DAM addr
    if(buf_id < 8)
        buf_addr = ( (buf_id&0x7)<<3) | (buf_offset&0x7);
    else
        buf_addr = (0x40+((buf_id-8)<<1)) | (buf_offset&0x1);
    
    reg_value = inl(L2_DMA_REQ);
    reg_value &= ~( (0x7f<<1) | (0x3f<<10) );
    reg_value &= ~( (1<<9) | (0xffffUL<<16) );        //clear other buf req        

    if (tran_dir)
    {
        if(tran_byte & 0x1) //data to be transfer in frac dma should be even in mem to buf 
            reg_value |= (1<<9)|(1<<8)|(buf_addr<<1)|(tran_byte << 10);    
        else
            reg_value |= (1<<9)|(1<<8)|(buf_addr<<1)|((tran_byte-1) << 10);    
    }
    else
    {
        reg_value &= ~(1<<8);
        reg_value |= (1<<9)|(buf_addr<<1)|((tran_byte-1)<< 10);    
    }
    outl(reg_value, L2_DMA_REQ);

    //enable interrupt
    if(bIntr)
        REG32(L2_INT_ENA) |= 1;

   	//irq_unmask();
}


/**
 * @brief l2_dma
 *
 * @author
 * @date 2012-11-15
 * @param[in] 
 * @return void
 */
static T_VOID l2_dma(T_U32 ram_addr, T_U8 buf_id, T_U32 tran_byte, T_U8 tran_dir, T_BOOL bIntr)
{
    //T_U32 tran_nbr;
    T_U32 reg_value;
    T_U32 reg_id;
    T_U32 cnt_low = 0, cnt_high = 0;

    //get dma cnt cfg
    if((0 == tran_byte) || (!l2_get_dma_param(tran_byte, &cnt_low, &cnt_high)))
    {
        return;
    }

    //check if the previous dma finish or not 
    if(s_L2_DMA[buf_id].bStartDMA || s_L2_DMA[buf_id].bStartFrac)
    {
        return;
    }

    //update global variable value
    s_L2_DMA[buf_id].nDMADataLen  = tran_byte >> 6;
    s_L2_DMA[buf_id].nFracDataLen = tran_byte % 64;
    s_L2_DMA[buf_id].pDMAAddr = (T_VOID *)ram_addr;
    s_L2_DMA[buf_id].tran_dir = tran_dir;
    s_L2_DMA[buf_id].bIntr = bIntr;

    s_L2_DMA[buf_id].bNeedFrac = AK_FALSE;
    if(s_L2_DMA[buf_id].nFracDataLen != 0)
    {
        s_L2_DMA[buf_id].bNeedFrac = AK_TRUE;
        s_L2_DMA[buf_id].pFracAddr = (T_VOID *)((T_U8 *)s_L2_DMA[buf_id].pDMAAddr + (s_L2_DMA[buf_id].nDMADataLen << 6));
        s_L2_DMA[buf_id].nFracOffset = s_L2_DMA[buf_id].nDMADataLen;
    }

    //invalidate data cache
//    MMU_Clean_Invalidate_Dcache();//luheshan
	flush_dcache_all();

    if(s_L2_DMA[buf_id].nDMADataLen == 0)
    {
        s_L2_DMA[buf_id].bStartDMA = AK_FALSE;
        s_L2_DMA[buf_id].bStartFrac = AK_TRUE;
        
        //start fraction DAM
        l2_frac_dma((T_U32)s_L2_DMA[buf_id].pFracAddr, 
                            buf_id, 
                            s_L2_DMA[buf_id].nFracOffset, 
                            s_L2_DMA[buf_id].nFracDataLen, 
                            s_L2_DMA[buf_id].tran_dir,
                            bIntr);

        return;
    }
    
    s_L2_DMA[buf_id].bStartDMA = AK_TRUE;

    //irq_mask();

    //set address of extern RAM
    reg_value = ((T_U32)s_L2_DMA[buf_id].pDMAAddr);    
    reg_id = L2_DMA_ADDR+ (buf_id << 2);    
    outl(reg_value, reg_id);


    //set DMA Operation Times
    reg_value = (cnt_high << 16) | (cnt_low & 0xff);    
    reg_id = L2_DMA_CNT + (buf_id<<2);    
    outl(reg_value, reg_id);

    //set DMA Dir for common buffer
    if(buf_id < 8)
    {
        reg_value = inl(L2_COMBUF_CFG);
        if (s_L2_DMA[buf_id].tran_dir)
            reg_value |= ( 1 << (8+buf_id));
        else
            reg_value &= ~(1 << (8+buf_id));
        outl(reg_value, L2_COMBUF_CFG);
    }
    
    //start bufx DMA
    reg_value = inl(L2_DMA_REQ);
    reg_value &= ~((1 << 9) |(0xffffUL << 16));        //clear other buf req
    if(buf_id < 8)
        reg_value |= (1 << (24 + buf_id));
    else
        reg_value |= (1 << (8 + buf_id));
        
    outl(reg_value, L2_DMA_REQ);

    //enable interrupt
    if(s_L2_DMA[buf_id].bIntr)
    {
        if(buf_id < 8)
            REG32(L2_INT_ENA) |= (1 << (9 + buf_id));
        else
            REG32(L2_INT_ENA) |= (1 << (1 + buf_id - 8));
    }

    //irq_unmask();

}


/**
 * @brief l2_combuf_dma
 *
 * @author
 * @date 2012-11-15
 * @param[in] 
 * @return void
 */
T_VOID l2_combuf_dma(T_U32 ram_addr, T_U8 buf_id, T_U32 tran_byte, T_U8 tran_dir, T_BOOL bIntr)
{
    //T_U32 tran_nbr;
   // T_U32 reg_value;
    //T_U32 reg_id;

    //check param
    if(buf_id >= L2_COMMON_BUFFER_NUM)
    {
        return;
    }

    l2_dma(ram_addr, buf_id, tran_byte, tran_dir, bIntr);
}


/**
 * @brief l2_reset
 *
 * @author
 * @date 2012-11-15
 * @param[in] 
 * @return void
 */
static void l2_reset(void)
{
    T_U32 reg1, reg2, reg3;

    //irq_mask();

    //save config
    reg1 = REG32(L2_COMBUF_CFG);
    reg2 = REG32(L2_ASSIGN_REG1);
    reg3 = REG32(L2_ASSIGN_REG2);

    //reset l2
    REG32(RESET_CTRL_REG) |= (1<<RESET_L2);
    REG32(RESET_CTRL_REG) &= ~(1<<RESET_L2);

    //enable l2 dma
    REG32(L2_DMA_REQ) = (1 << DMA_EN);

    //use auto cpu-controlling of buffer status
    REG32(L2_FRAC_ADDR) = (1<<LDMA_FLAG_EN)|(1<<AHB_FLAG_EN);

    //enable uart buffer
    REG32(L2_UARTBUF_CFG) |= (1<<28) | (1<<30);

    REG32(L2_COMBUF_CFG) = reg1;
    REG32(L2_ASSIGN_REG1) = reg2;
    REG32(L2_ASSIGN_REG2) = reg3;

    //irq_unmask();

}


/**
 * @brief l2_set_status
 *
 * @author
 * @date 2012-11-15
 * @param[in] 
 * @return void
 */
T_VOID l2_set_status(T_U8 buf_id, T_U8 status)
{
    T_U32 reg_value; 

    if(buf_id >= 8 || status > 8)
        return;

    //irq_mask();
    
    //select the buf and set the buf status
    reg_value = inl(L2_UARTBUF_CFG);
    reg_value &= (~0xff);
    reg_value |= (buf_id | (1<<3) | (status<<4));
    outl(reg_value, L2_UARTBUF_CFG);
        
    //deselect the buf
    reg_value = inl(L2_UARTBUF_CFG);
    reg_value &= (~0xff);
    outl(reg_value, L2_UARTBUF_CFG);    

    //irq_unmask();
}


/**
 * @brief l2_clr_status
 *
 * @author
 * @date 2012-11-15
 * @param[in] 
 * @return void
 */
T_VOID l2_clr_status(T_U8 buf_id)
{
    T_U32 reg_value;

    //irq_mask();

    if (buf_id < 8)
    {
        reg_value = inl(L2_COMBUF_CFG);
        reg_value |= 1<<(buf_id + 24);
        outl(reg_value, L2_COMBUF_CFG);
    }
    else
    {
        reg_value = inl(L2_UARTBUF_CFG);
        reg_value |= (1<<(buf_id + 8));
        outl(reg_value, L2_UARTBUF_CFG);
    }

    //irq_unmask();
}


/**
 * @brief l2_clear_dma
 *
 * @author
 * @date 2012-11-15
 * @param[in] 
 * @return void
 */
static T_VOID l2_clear_dma(T_U8 buf_id)
{
    T_U8 state;
	T_U32 i;
    
    // if there is l2 dma request still not finish
    // need to select this buffer controllered by cpu and set the buffer num = 0 
    if(REG32(L2_DMA_REQ)&(1<<(24+buf_id)))
    {
        state = l2_get_status(buf_id);
        //if transfer direction is  from l2 to ram, and the buffer status > 0
        //we wait for 100 us and check the status again, if status stay the same, 
        //that means l2 dma already die, need to reset l2 controller 
        if((BUF2MEM == s_L2_DMA[buf_id].tran_dir) && (state > 0))
        {
            //us_delay(100);
            for(i=0;i<0xfffff;i++);

            if(l2_get_status(buf_id) == state)
            {
                l2_reset();
                return;
             }
        }

        //if there are still l2 dma not finish, mostly becoz the data transfer between 
        //l2 and device controller already broken, we mannully set status to make sure dma finish
        while(REG32(L2_DMA_REQ)&(1<<(24+buf_id)))
        {            
            if(BUF2MEM == s_L2_DMA[buf_id].tran_dir)
            {
                l2_set_status(buf_id,8);
            }
            else
            {                
                l2_clr_status(buf_id);
            }
        }
    }
}


/**
 * @brief l2_wait_dma_finish
 *
 * @author
 * @date 2012-11-15
 * @param[in] 
 * @return void
 */
static T_BOOL l2_wait_dma_finish(T_U8 buf_id)
{
    T_U32 timeout;
    T_U32 dma_bit;
    T_U32 max_wait_time = MAX_DMA_WAIT_TIME;
    
    timeout = 0;
    if(s_L2_DMA[buf_id].bStartDMA)
    {
        dma_bit = (buf_id < 8) ? (24 + buf_id) : ((8 + buf_id));

        //wait dma finish
        do
        {
            if(!(REG32(L2_DMA_REQ) & (1<<dma_bit)))
                break;
        }
        while(timeout++ < max_wait_time); 

        s_L2_DMA[buf_id].bStartDMA = AK_FALSE;


        //check timeout
        if(timeout >= max_wait_time)
        {
            l2_clear_dma(buf_id);
            REG32(L2_DMA_CNT + buf_id*4) = 0;
            
            return AK_FALSE;
        }
        
        //start frac dma if needed
        if(s_L2_DMA[buf_id].bNeedFrac)
        {
            s_L2_DMA[buf_id].bStartFrac = AK_TRUE;
            
            //start fraction DAM
            l2_frac_dma((T_U32)s_L2_DMA[buf_id].pFracAddr, 
                                buf_id, 
                                s_L2_DMA[buf_id].nFracOffset, 
                                s_L2_DMA[buf_id].nFracDataLen, 
                                s_L2_DMA[buf_id].tran_dir,
                                AK_FALSE);

        }
        else
        {
            return AK_TRUE;
        }

    }

    timeout = 0;
    if(s_L2_DMA[buf_id].bStartFrac)
    {
        do
        {
            if(!(REG32(L2_DMA_REQ) & FRAC_DMA_START_REQ))
                break;
        }
        while(timeout++ < max_wait_time);

        s_L2_DMA[buf_id].bStartFrac = AK_FALSE;

        //check timeout
        if(timeout >= max_wait_time)
        {
            return AK_FALSE;
        }

        //set flag
        if((s_L2_DMA[buf_id].tran_dir) && (s_L2_DMA[buf_id].nFracDataLen <= 60))
        {
            T_U32 buf_addr;

            buf_addr = l2_get_addr(buf_id);
            WriteBuf(0x0, buf_addr+((s_L2_DMA[buf_id].nFracOffset%8)<<6)+60);       
        }
    }

    return AK_TRUE;
}


/**
 * @brief l2_combuf_wait_dma_finish
 *
 * @author
 * @date 2012-11-15
 * @param[in] 
 * @return void
 */
T_BOOL l2_combuf_wait_dma_finish(T_U8 buf_id)
{
    T_BOOL ret;

    ret = l2_wait_dma_finish(buf_id);

    return ret;
}


/**
 * @brief l2_combuf_ctrl
 *
 * @author
 * @date 2012-11-15
 * @param[in] 
 * @return void
 */
static T_VOID l2_combuf_ctrl(T_U8 buf_id, T_BOOL bEnable)
{
    if(bEnable)
    {
        //enable buffer and dma
        REG32(L2_COMBUF_CFG) |= (1 << buf_id) | (1 << (buf_id+16));
    }
    else
    {
        //disable buffer and dma
        REG32(L2_COMBUF_CFG) &= ~((1 << buf_id) | (1 << (buf_id+16)));
    }
}


/**
 * @brief l2_select_combuf
 *
 * @author
 * @date 2012-11-15
 * @param[in] 
 * @return void
 */
static T_VOID l2_select_combuf(DEVICE_SELECT dev_sel, T_U8 buf_id)
{
    T_U32 reg_id;
    T_U32 base_bit;
    T_U32 reg_value;

    if ((T_U8)dev_sel>9)
    {
        reg_id = L2_ASSIGN_REG2;
        base_bit = ((T_U8)dev_sel-10)*3;
    }
    else
    {
        reg_id = L2_ASSIGN_REG1;
        base_bit = (T_U8)dev_sel*3;
    }

    reg_value = inl(reg_id);
    reg_value &= ~(0x7<<base_bit);
    reg_value |= ((buf_id&0x7)<<base_bit);
    outl(reg_value, reg_id);  
}


/**
 * @brief l2_alloc
 *
 * @author
 * @date 2012-11-15
 * @param[in] 
 * @return void
 */
T_U8 l2_alloc(DEVICE_SELECT dev_slct)
{
    T_U32 buffer_nbr = sizeof(L2_INFO_TABLE)/sizeof(L2_INFO);    
    T_U16 used_least_count=0xffff;
    T_U32 i;    
    T_U8 first_usable_id = BUF_NULL;
    T_U8 slct_id=BUF_NULL;

    //check param
    if(ADDR_RESERVED == dev_slct)
    {
        return BUF_NULL;
    }

    //check if device already owns a common buffer
    if(DEVICE_INFO_TABLE[(T_U8)dev_slct].buf_id != BUF_NULL)
    {
        return DEVICE_INFO_TABLE[(T_U8)dev_slct].buf_id;
    }

    //irq_mask();
    
    //try to find a common buffer that is not used yet
    //among all the free buffers we will seek the most seldom used one
    //NOTE: reserved buffer 0 for running program in inner ram
    for (i = 1; i < buffer_nbr; i++)
    {
        if (L2_INFO_TABLE[i].usable == IDLE_STATE)
        {
            if (first_usable_id == BUF_NULL)
            {
                first_usable_id = L2_INFO_TABLE[i].buf_id;
                used_least_count = L2_INFO_TABLE[i].used_time;
                slct_id = first_usable_id;
            }
            if (L2_INFO_TABLE[i].used_time < used_least_count)
            {
                used_least_count = L2_INFO_TABLE[i].used_time;
                slct_id = L2_INFO_TABLE[i].buf_id;
            }
        }
    }    

    //can't find any buffer which hasn't been used
    if (first_usable_id == BUF_NULL)
    {
        //irq_unmask();
        return BUF_NULL;    
    }    

    //we got one 
    L2_INFO_TABLE[slct_id].usable = USED_STATE;
    L2_INFO_TABLE[slct_id].used_time++;
    if (L2_INFO_TABLE[slct_id].used_time == 0)
    {
        for (i = 0; i < buffer_nbr; i++)
            L2_INFO_TABLE[i].used_time = 0; //clear all buffer's used_time
    }

    //enable buffer
    l2_combuf_ctrl(slct_id, AK_TRUE);

    //change device info
    DEVICE_INFO_TABLE[(T_U8)dev_slct].buf_id = slct_id;

    //select buffer for the device
    l2_select_combuf(dev_slct, slct_id);

    //irq_unmask();

    //clear buffer status
    l2_clr_status(slct_id);

    return slct_id;
}


/**
 * @brief l2_free
 *
 * @author
 * @date 2012-11-15
 * @param[in] 
 * @return void
 */
T_VOID l2_free(DEVICE_SELECT dev_slct)
{
    //T_U32 device_nbr = sizeof(DEVICE_INFO_TABLE)/sizeof(DEVICE_INFO);
    //T_U32 i;    
    T_U8 free_id;

    free_id = DEVICE_INFO_TABLE[(T_U8)dev_slct].buf_id;
    if(free_id == BUF_NULL)
    {
        return;
    }
    
    //irq_mask();
    //disable dma interrupt of this buffer
    REG32(L2_INT_ENA) &= ~(1 << (9 + free_id));
    //change the global variable value
    s_L2_DMA[free_id].bIntr= AK_FALSE;
    s_L2_DMA[free_id].callback_func = AK_NULL;
    if (s_L2_DMA[free_id].bStartDMA || s_L2_DMA[free_id].bStartFrac)
    {
        s_L2_DMA[free_id].bStartDMA = AK_FALSE;
        s_L2_DMA[free_id].bStartFrac = AK_FALSE;
    }

    DEVICE_INFO_TABLE[(T_U8)dev_slct].buf_id = BUF_NULL;
    L2_INFO_TABLE[free_id].usable = IDLE_STATE;
    //irq_unmask();
    l2_clear_dma(free_id);
    //irq_mask();
    //clr cnt  is forbidden until L2 dma finish or l2_clear_dma() finish
    REG32(L2_DMA_CNT + free_id*4) = 0;
    //disable buffer
    l2_combuf_ctrl(free_id, AK_FALSE);
    //irq_unmask();
    
}

