module MemoriaIntrucao(input [7:0]A, output reg[31:0] RD);

	always@*
		case(A)
		8'h00: 32'b001000_00000_00001_00000_00000_000011;
		8'h01: 32'b001000_00000_00010_00000_00000_001001;
		8'h02: 32'b000000_00001_00010_00010_00000_100000;
		8'h03: 32'b000000_00001_00010_00011_00000_100100;
		8'h04: 32'b000000_00001_00010_00100_00000_100101;
		endcase

endcase