-- VHDL for IBM SMS ALD group EChUnitSelectRegister
-- Title: EChUnitSelectRegister
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 9/17/2020 10:25:00 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity EChUnitSelectRegister is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		MS_CONTROL_REG_DISABLE: in STD_LOGIC;
		MS_E_CH_RESET: in STD_LOGIC;
		PS_ASSEMBLY_CH_C_CHAR_BIT: in STD_LOGIC;
		PS_LOGIC_GATE_D_1: in STD_LOGIC;
		PS_I_RING_1_OR_1401_AND_3_TIME: in STD_LOGIC;
		PS_LAST_LOGIC_GATE_1: in STD_LOGIC;
		MS_TEST_READ_E_OR_F: in STD_LOGIC;
		MS_TEST_PUNCH_ERROR: in STD_LOGIC;
		MS_TEST_PRINT_ERROR: in STD_LOGIC;
		PS_E_CH_STACKER_SEL_OP_CODE: in STD_LOGIC;
		PS_E_CH_FORMS_CTRL_OP_CODE: in STD_LOGIC;
		PS_PERCENT_OR_COML_AT: in STD_LOGIC;
		MS_1401_PUNCH: in STD_LOGIC;
		MS_1401_READ: in STD_LOGIC;
		MS_1401_PRINT: in STD_LOGIC;
		PS_ASSEMBLY_CH_BUS: in STD_LOGIC_VECTOR (6 downTo 0);
		PS_I_RING_HDL_BUS: in STD_LOGIC_VECTOR (12 downTo 0);
		MS_E_CH_FORMS_CTRL_OP_CODE_JRJ: out STD_LOGIC;
		MS_E_CH_STACK_SEL_OP_CODE: out STD_LOGIC;
		PS_E_CH_U_SEL_REG_NOT_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		PS_E_CH_U_SEL_REG_BUS: out STD_LOGIC_VECTOR (7 downTo 0));
end EChUnitSelectRegister;


ARCHITECTURE structural of EChUnitSelectRegister is

	 signal PS_SET_E_CH_UNIT_SEL_REG: STD_LOGIC;

	 signal XX_PS_E_CH_U_SEL_REG_NOT_8_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_NOT_B_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_NOT_C_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_NOT_A_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_NOT_4_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_NOT_2_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_NOT_1_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_A_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_B_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_C_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_8_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_1_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_2_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_4_BIT: STD_LOGIC;

BEGIN


	PS_E_CH_U_SEL_REG_NOT_BUS <= (
		XX_PS_E_CH_U_SEL_REG_NOT_C_BIT,
		'0',
		XX_PS_E_CH_U_SEL_REG_NOT_B_BIT,
		XX_PS_E_CH_U_SEL_REG_NOT_A_BIT,
		XX_PS_E_CH_U_SEL_REG_NOT_8_BIT,
		XX_PS_E_CH_U_SEL_REG_NOT_4_BIT,
		XX_PS_E_CH_U_SEL_REG_NOT_2_BIT,
		XX_PS_E_CH_U_SEL_REG_NOT_1_BIT);

	PS_E_CH_U_SEL_REG_BUS <= (
		XX_PS_E_CH_U_SEL_REG_C_BIT,
		'0',
		XX_PS_E_CH_U_SEL_REG_B_BIT,
		XX_PS_E_CH_U_SEL_REG_A_BIT,
		XX_PS_E_CH_U_SEL_REG_8_BIT,
		XX_PS_E_CH_U_SEL_REG_4_BIT,
		XX_PS_E_CH_U_SEL_REG_2_BIT,
		XX_PS_E_CH_U_SEL_REG_1_BIT);

Page_15_55_08_1: ENTITY ALD_15_55_08_1_E_CH_UNIT_SELECT_REGISTER
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E_CH_RESET =>
		MS_E_CH_RESET,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	PS_ASSEMBLY_CH_C_CHAR_BIT =>
		PS_ASSEMBLY_CH_C_CHAR_BIT,
	PS_SET_E_CH_UNIT_SEL_REG =>
		PS_SET_E_CH_UNIT_SEL_REG,
	PS_ASSEMBLY_CH_B_BIT =>
		PS_ASSEMBLY_CH_BUS(5),
	PS_ASSEMBLY_CH_A_BIT =>
		PS_ASSEMBLY_CH_BUS(4),
	PS_ASSEMBLY_CH_8_BIT =>
		PS_ASSEMBLY_CH_BUS(3),
	PS_E_CH_U_SEL_REG_C_BIT =>
		XX_PS_E_CH_U_SEL_REG_C_BIT,
	PS_E_CH_U_SEL_REG_NOT_C_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_C_BIT,
	PS_E_CH_U_SEL_REG_NOT_B_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_B_BIT,
	PS_E_CH_U_SEL_REG_B_BIT =>
		XX_PS_E_CH_U_SEL_REG_B_BIT,
	PS_E_CH_U_SEL_REG_NOT_A_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_A_BIT,
	PS_E_CH_U_SEL_REG_A_BIT =>
		XX_PS_E_CH_U_SEL_REG_A_BIT,
	PS_E_CH_U_SEL_REG_NOT_8_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_8_BIT,
	PS_E_CH_U_SEL_REG_8_BIT =>
		XX_PS_E_CH_U_SEL_REG_8_BIT
	);

Page_15_55_09_1: ENTITY ALD_15_55_09_1_E_CH_UNIT_SELECT_REGISTER
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_1401_PUNCH =>
		MS_1401_PUNCH,
	MS_TEST_PUNCH_ERROR =>
		MS_TEST_PUNCH_ERROR,
	PS_ASSEMBLY_CH_4_BIT =>
		PS_ASSEMBLY_CH_BUS(2),
	MS_E_CH_RESET =>
		MS_E_CH_RESET,
	MS_1401_PRINT =>
		MS_1401_PRINT,
	MS_TEST_PRINT_ERROR =>
		MS_TEST_PRINT_ERROR,
	PS_ASSEMBLY_CH_2_BIT =>
		PS_ASSEMBLY_CH_BUS(1),
	PS_E_CH_FORMS_CTRL_OP_CODE =>
		PS_E_CH_FORMS_CTRL_OP_CODE,
	PS_I_RING_1_OR_1401_AND_3_TIME =>
		PS_I_RING_1_OR_1401_AND_3_TIME,
	PS_LOGIC_GATE_D_1 =>
		PS_LOGIC_GATE_D_1,
	PS_ASSEMBLY_CH_1_BIT =>
		PS_ASSEMBLY_CH_BUS(0),
	MS_1401_READ =>
		MS_1401_READ,
	MS_TEST_READ_E_OR_F =>
		MS_TEST_READ_E_OR_F,
	PS_E_CH_STACKER_SEL_OP_CODE =>
		PS_E_CH_STACKER_SEL_OP_CODE,
	PS_PERCENT_OR_COML_AT =>
		PS_PERCENT_OR_COML_AT,
	PS_I_RING_4_TIME =>
		PS_I_RING_HDL_BUS(4),
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	PS_E_CH_U_SEL_REG_NOT_4_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_4_BIT,
	PS_E_CH_U_SEL_REG_4_BIT =>
		XX_PS_E_CH_U_SEL_REG_4_BIT,
	PS_E_CH_U_SEL_REG_NOT_2_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_2_BIT,
	PS_E_CH_U_SEL_REG_2_BIT =>
		XX_PS_E_CH_U_SEL_REG_2_BIT,
	PS_E_CH_U_SEL_REG_NOT_1_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_1_BIT,
	MS_E_CH_FORMS_CTRL_OP_CODE_JRJ =>
		MS_E_CH_FORMS_CTRL_OP_CODE_JRJ,
	PS_E_CH_U_SEL_REG_1_BIT =>
		XX_PS_E_CH_U_SEL_REG_1_BIT,
	MS_E_CH_STACK_SEL_OP_CODE =>
		MS_E_CH_STACK_SEL_OP_CODE,
	PS_SET_E_CH_UNIT_SEL_REG =>
		PS_SET_E_CH_UNIT_SEL_REG
	);


END;
