
//
// Generated by Fabric Compiler (version 2020.3-Lite<build 71107>) at Sun Nov  6 20:54:23 2022
//
module top
(
    pad_dq_ch0,
    pad_dqs_ch0,
    pad_dqsn_ch0,
    ddr_init_done,
    ddrphy_rst_done,
    pad_addr_ch0,
    pad_ba_ch0,
    pad_casn_ch0,
    pad_cke_ch0,
    pad_csn_ch0,
    pad_ddr_clk_w,
    pad_ddr_clkn_w,
    pad_dm_rdqs_ch0,
    pad_loop_out,
    pad_loop_out_h,
    pad_odt_ch0,
    pad_rasn_ch0,
    pad_rstn_ch0,
    pad_wen_ch0,
    pll_lock,
    tmds_clk_n,
    tmds_clk_p,
    tmds_data_n,
    tmds_data_p,
    in_hdmi_b,
    in_hdmi_de,
    in_hdmi_g,
    in_hdmi_r,
    in_hdmi_vs,
    in_video_clk,
    pad_loop_in,
    pad_loop_in_h,
    rst_n,
    sys_clk
);

    input [7:0] in_hdmi_b;
    input [7:0] in_hdmi_g;
    input [7:0] in_hdmi_r;
(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="P14", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE", PAP_IO_HYS_DRIVE_MODE="NOHYS", PAP_PORT_BUF_UNIT_TYPE="GTP_INBUF" *)    input in_hdmi_de;
(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="R13", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE", PAP_IO_HYS_DRIVE_MODE="NOHYS", PAP_PORT_BUF_UNIT_TYPE="GTP_INBUF" *)    input in_hdmi_vs;
(* PAP_PORT_BUF_UNIT_TYPE="GTP_INBUF" *)    input in_video_clk;
(* PAP_IO_DIRECTION="Input", PAP_IO_LOC="P7", PAP_IO_VCCIO="1.5", PAP_IO_STANDARD="SSTL15_I", PAP_IO_UNUSED="TRUE", PAP_IO_VREF_MODE="IN", PAP_IO_VREF_MODE_VALUE="0.5", PAP_IO_DDR_TERM_MODE="ON", PAP_PORT_BUF_UNIT_TYPE="GTP_INBUFG" *)    input pad_loop_in;
(* PAP_IO_DIRECTION="Input", PAP_IO_LOC="V4", PAP_IO_VCCIO="1.5", PAP_IO_STANDARD="SSTL15_I", PAP_IO_UNUSED="TRUE", PAP_IO_VREF_MODE="IN", PAP_IO_VREF_MODE_VALUE="0.5", PAP_IO_DDR_TERM_MODE="ON", PAP_PORT_BUF_UNIT_TYPE="GTP_INBUFG" *)    input pad_loop_in_h;
(* PAP_IO_DIRECTION="Input", PAP_IO_LOC="U12", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE", PAP_IO_HYS_DRIVE_MODE="NOHYS", PAP_PORT_BUF_UNIT_TYPE="GTP_INBUF" *)    input rst_n;
(* PAP_IO_DIRECTION="Input", PAP_IO_LOC="B5", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE", PAP_IO_HYS_DRIVE_MODE="NOHYS", PAP_PORT_BUF_UNIT_TYPE="GTP_INBUF" *)    input sys_clk;
    output [15:0] pad_addr_ch0;
    output [2:0] pad_ba_ch0;
    output [1:0] pad_dm_rdqs_ch0;
    output [2:0] tmds_data_n;
    output [2:0] tmds_data_p;
(* PAP_PORT_BUF_UNIT_TYPE="GTP_OUTBUF" *)    output ddr_init_done;
(* PAP_PORT_BUF_UNIT_TYPE="GTP_OUTBUF" *)    output ddrphy_rst_done;
(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="T1", PAP_IO_VCCIO="1.5", PAP_IO_STANDARD="SSTL15_I", PAP_IO_DRIVE="7.5", PAP_IO_UNUSED="TRUE", PAP_IO_SLEW="FAST", PAP_PORT_BUF_UNIT_TYPE="GTP_OUTBUFT" *)    output pad_casn_ch0;
(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="L4", PAP_IO_VCCIO="1.5", PAP_IO_STANDARD="SSTL15_I", PAP_IO_DRIVE="7.5", PAP_IO_UNUSED="TRUE", PAP_IO_SLEW="FAST", PAP_PORT_BUF_UNIT_TYPE="GTP_OUTBUFT" *)    output pad_cke_ch0;
(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="R1", PAP_IO_VCCIO="1.5", PAP_IO_STANDARD="SSTL15_I", PAP_IO_DRIVE="7.5", PAP_IO_UNUSED="TRUE", PAP_IO_SLEW="FAST", PAP_PORT_BUF_UNIT_TYPE="GTP_OUTBUFT" *)    output pad_csn_ch0;
(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="U3", PAP_IO_VCCIO="1.5", PAP_IO_STANDARD="SSTL15D_I", PAP_IO_DRIVE="7.5", PAP_IO_UNUSED="TRUE", PAP_IO_SLEW="FAST", PAP_PORT_BUF_UNIT_TYPE="GTP_OUTBUFTCO" *)    output pad_ddr_clk_w;
(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="V3", PAP_IO_VCCIO="1.5", PAP_IO_STANDARD="SSTL15D_I", PAP_IO_DRIVE="7.5", PAP_IO_UNUSED="TRUE", PAP_IO_SLEW="FAST", PAP_PORT_BUF_UNIT_TYPE="GTP_OUTBUFTCO" *)    output pad_ddr_clkn_w;
(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="P8", PAP_IO_VCCIO="1.5", PAP_IO_STANDARD="SSTL15_I", PAP_IO_DRIVE="7.5", PAP_IO_UNUSED="TRUE", PAP_IO_SLEW="FAST", PAP_PORT_BUF_UNIT_TYPE="GTP_OUTBUF" *)    output pad_loop_out;
(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="U4", PAP_IO_VCCIO="1.5", PAP_IO_STANDARD="SSTL15_I", PAP_IO_DRIVE="7.5", PAP_IO_UNUSED="TRUE", PAP_IO_SLEW="FAST", PAP_PORT_BUF_UNIT_TYPE="GTP_OUTBUF" *)    output pad_loop_out_h;
(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="V2", PAP_IO_VCCIO="1.5", PAP_IO_STANDARD="SSTL15_I", PAP_IO_DRIVE="7.5", PAP_IO_UNUSED="TRUE", PAP_IO_SLEW="FAST", PAP_PORT_BUF_UNIT_TYPE="GTP_OUTBUFT" *)    output pad_odt_ch0;
(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="R2", PAP_IO_VCCIO="1.5", PAP_IO_STANDARD="SSTL15_I", PAP_IO_DRIVE="7.5", PAP_IO_UNUSED="TRUE", PAP_IO_SLEW="FAST", PAP_PORT_BUF_UNIT_TYPE="GTP_OUTBUFT" *)    output pad_rasn_ch0;
(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="M2", PAP_IO_VCCIO="1.5", PAP_IO_STANDARD="SSTL15_I", PAP_IO_DRIVE="7.5", PAP_IO_UNUSED="TRUE", PAP_IO_SLEW="FAST", PAP_PORT_BUF_UNIT_TYPE="GTP_OUTBUFT" *)    output pad_rstn_ch0;
(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="V1", PAP_IO_VCCIO="1.5", PAP_IO_STANDARD="SSTL15_I", PAP_IO_DRIVE="7.5", PAP_IO_UNUSED="TRUE", PAP_IO_SLEW="FAST", PAP_PORT_BUF_UNIT_TYPE="GTP_OUTBUFT" *)    output pad_wen_ch0;
(* PAP_PORT_BUF_UNIT_TYPE="GTP_OUTBUF" *)    output pll_lock;
(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="A16", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVTTL33", PAP_IO_DRIVE="12", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST", PAP_IO_OPEN_DRAIN="OFF", PAP_PORT_BUF_UNIT_TYPE="GTP_OUTBUFT" *)    output tmds_clk_n;
(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="B16", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVTTL33", PAP_IO_DRIVE="12", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST", PAP_IO_OPEN_DRAIN="OFF", PAP_PORT_BUF_UNIT_TYPE="GTP_OUTBUFT" *)    output tmds_clk_p;
    inout [15:0] pad_dq_ch0;
    inout [1:0] pad_dqs_ch0;
    inout [1:0] pad_dqsn_ch0;

    wire \CLMA_26_36/ntDP0 ;
    wire \CLMA_26_36/ntDP1 ;
    wire \CLMA_26_36/ntL5B ;
    wire \CLMA_26_36/ntY0 ;
    wire \CLMA_26_36/ntY2 ;
    wire \CLMA_26_36/ntY3 ;
    wire \CLMA_26_48/ntDP0 ;
    wire \CLMA_26_48/ntDP1 ;
    wire \CLMA_26_48/ntL5B ;
    wire \CLMA_26_48/ntY0 ;
    wire \CLMA_26_48/ntY2 ;
    wire \CLMA_26_48/ntY3 ;
    wire \CLMA_26_72/ntCYA ;
    wire \CLMA_26_72/ntCYB ;
    wire \CLMA_26_72/ntCYC ;
    wire \CLMA_26_72/ntRS_P ;
    wire \CLMA_26_72/ntY0 ;
    wire \CLMA_26_72/ntY1 ;
    wire \CLMA_26_72/ntY2 ;
    wire \CLMA_26_72/ntY3 ;
    wire \CLMA_26_76/ntCECO ;
    wire \CLMA_26_76/ntCYA ;
    wire \CLMA_26_76/ntCYB ;
    wire \CLMA_26_76/ntRSCO ;
    wire \CLMA_26_76/ntY0 ;
    wire \CLMA_26_76/ntY1 ;
    wire \CLMA_26_76/ntY2 ;
    wire \CLMA_26_80/ntCECO ;
    wire \CLMA_26_80/ntRSCO ;
    wire \CLMA_26_80/ntRS_P ;
    wire \CLMA_26_84/ntCECO ;
    wire \CLMA_26_84/ntRSCO ;
    wire \CLMA_26_84/ntRS_P ;
    wire \CLMA_26_84/ntY0 ;
    wire \CLMA_26_84/ntY1 ;
    wire \CLMA_26_88/ntCECO ;
    wire \CLMA_26_88/ntRSCO ;
    wire \CLMA_26_88/ntRS_P ;
    wire \CLMA_26_88/ntY2 ;
    wire \CLMA_26_92/ntCECO ;
    wire \CLMA_26_92/ntRSCO ;
    wire \CLMA_26_92/ntRS_P ;
    wire \CLMA_26_92/ntY2 ;
    wire \CLMA_26_136/ntDP0 ;
    wire \CLMA_26_136/ntDP1 ;
    wire \CLMA_26_136/ntL5B ;
    wire \CLMA_26_136/ntY0 ;
    wire \CLMA_26_136/ntY2 ;
    wire \CLMA_26_136/ntY3 ;
    wire \CLMA_30_32/ntCYA ;
    wire \CLMA_30_32/ntCYB ;
    wire \CLMA_30_32/ntCYC ;
    wire \CLMA_30_32/ntRS_P ;
    wire \CLMA_30_32/ntY0 ;
    wire \CLMA_30_32/ntY1 ;
    wire \CLMA_30_32/ntY2 ;
    wire \CLMA_30_32/ntY3 ;
    wire \CLMA_30_36/ntCECO ;
    wire \CLMA_30_36/ntCYA ;
    wire \CLMA_30_36/ntCYB ;
    wire \CLMA_30_36/ntCYC ;
    wire \CLMA_30_36/ntRSCO ;
    wire \CLMA_30_36/ntY0 ;
    wire \CLMA_30_36/ntY1 ;
    wire \CLMA_30_36/ntY2 ;
    wire \CLMA_30_36/ntY3 ;
    wire \CLMA_30_41/ntDP0 ;
    wire \CLMA_30_41/ntDP1 ;
    wire \CLMA_30_41/ntL5B ;
    wire \CLMA_30_41/ntY0 ;
    wire \CLMA_30_41/ntY2 ;
    wire \CLMA_30_41/ntY3 ;
    wire \CLMA_30_44/ntCECO ;
    wire \CLMA_30_44/ntRSCO ;
    wire \CLMA_30_44/ntRS_P ;
    wire \CLMA_30_48/ntDP0 ;
    wire \CLMA_30_48/ntDP1 ;
    wire \CLMA_30_48/ntL5B ;
    wire \CLMA_30_48/ntY0 ;
    wire \CLMA_30_48/ntY2 ;
    wire \CLMA_30_48/ntY3 ;
    wire \CLMA_30_49/ntDP0 ;
    wire \CLMA_30_49/ntDP1 ;
    wire \CLMA_30_49/ntL5B ;
    wire \CLMA_30_49/ntY0 ;
    wire \CLMA_30_49/ntY2 ;
    wire \CLMA_30_49/ntY3 ;
    wire \CLMA_30_53/ntDP0 ;
    wire \CLMA_30_53/ntDP1 ;
    wire \CLMA_30_53/ntL5B ;
    wire \CLMA_30_53/ntY0 ;
    wire \CLMA_30_53/ntY2 ;
    wire \CLMA_30_53/ntY3 ;
    wire \CLMA_30_56/ntRS_P ;
    wire \CLMA_30_64/ntCECO ;
    wire \CLMA_30_64/ntY0 ;
    wire \CLMA_30_64/ntY1 ;
    wire \CLMA_30_64/ntY2 ;
    wire \CLMA_30_64/ntY3 ;
    wire \CLMA_30_68/ntCECO ;
    wire \CLMA_30_72/ntCECO ;
    wire \CLMA_30_72/ntRSCO ;
    wire \CLMA_30_72/ntY0 ;
    wire \CLMA_30_73/ntCECO ;
    wire \CLMA_30_73/ntRSCO ;
    wire \CLMA_30_73/ntRS_P ;
    wire \CLMA_30_73/ntY0 ;
    wire \CLMA_30_73/ntY1 ;
    wire \CLMA_30_73/ntY2 ;
    wire \CLMA_30_73/ntY3 ;
    wire \CLMA_30_80/ntRS_P ;
    wire \CLMA_30_80/ntY1 ;
    wire \CLMA_30_80/ntY2 ;
    wire \CLMA_30_81/ntRS_P ;
    wire \CLMA_30_81/ntY0 ;
    wire \CLMA_30_81/ntY1 ;
    wire \CLMA_30_81/ntY2 ;
    wire \CLMA_30_81/ntY3 ;
    wire \CLMA_30_84/ntCECO ;
    wire \CLMA_30_84/ntY0 ;
    wire \CLMA_30_84/ntY1 ;
    wire \CLMA_30_85/ntCECO ;
    wire \CLMA_30_85/ntRSCO ;
    wire \CLMA_30_85/ntY0 ;
    wire \CLMA_30_85/ntY1 ;
    wire \CLMA_30_85/ntY2 ;
    wire \CLMA_30_88/ntCECO ;
    wire \CLMA_30_88/ntRSCO ;
    wire \CLMA_30_88/ntY0 ;
    wire \CLMA_30_89/ntCECO ;
    wire \CLMA_30_89/ntRSCO ;
    wire \CLMA_30_89/ntRS_P ;
    wire \CLMA_30_96/ntDP0 ;
    wire \CLMA_30_96/ntDP1 ;
    wire \CLMA_30_96/ntL5B ;
    wire \CLMA_30_96/ntY0 ;
    wire \CLMA_30_96/ntY2 ;
    wire \CLMA_30_96/ntY3 ;
    wire \CLMA_30_97/ntCYA ;
    wire \CLMA_30_97/ntCYB ;
    wire \CLMA_30_97/ntCYC ;
    wire \CLMA_30_97/ntRS_P ;
    wire \CLMA_30_97/ntY0 ;
    wire \CLMA_30_97/ntY1 ;
    wire \CLMA_30_97/ntY2 ;
    wire \CLMA_30_97/ntY3 ;
    wire \CLMA_30_101/ntCECO ;
    wire \CLMA_30_101/ntCYA ;
    wire \CLMA_30_101/ntCYB ;
    wire \CLMA_30_101/ntCYC ;
    wire \CLMA_30_101/ntRSCO ;
    wire \CLMA_30_101/ntY0 ;
    wire \CLMA_30_101/ntY1 ;
    wire \CLMA_30_101/ntY2 ;
    wire \CLMA_30_101/ntY3 ;
    wire \CLMA_30_105/ntCYA ;
    wire \CLMA_30_105/ntCYB ;
    wire \CLMA_30_105/ntCYC ;
    wire \CLMA_30_109/ntCYA ;
    wire \CLMA_30_109/ntCYB ;
    wire \CLMA_30_109/ntCYC ;
    wire \CLMA_30_112/ntDP0 ;
    wire \CLMA_30_112/ntDP1 ;
    wire \CLMA_30_112/ntL5B ;
    wire \CLMA_30_112/ntY0 ;
    wire \CLMA_30_112/ntY2 ;
    wire \CLMA_30_112/ntY3 ;
    wire \CLMA_30_113/ntCECO ;
    wire \CLMA_30_113/ntRSCO ;
    wire \CLMA_30_113/ntRS_P ;
    wire \CLMA_30_113/ntY0 ;
    wire \CLMA_30_113/ntY1 ;
    wire \CLMA_30_113/ntY2 ;
    wire \CLMA_30_124/ntDP0 ;
    wire \CLMA_30_124/ntDP1 ;
    wire \CLMA_30_124/ntL5B ;
    wire \CLMA_30_124/ntY0 ;
    wire \CLMA_30_124/ntY2 ;
    wire \CLMA_30_124/ntY3 ;
    wire \CLMA_30_125/ntDP0 ;
    wire \CLMA_30_125/ntDP1 ;
    wire \CLMA_30_125/ntL5B ;
    wire \CLMA_30_125/ntY0 ;
    wire \CLMA_30_125/ntY2 ;
    wire \CLMA_30_125/ntY3 ;
    wire \CLMA_30_128/ntDP0 ;
    wire \CLMA_30_128/ntDP1 ;
    wire \CLMA_30_128/ntL5B ;
    wire \CLMA_30_128/ntY0 ;
    wire \CLMA_30_128/ntY2 ;
    wire \CLMA_30_128/ntY3 ;
    wire \CLMA_30_136/ntDP0 ;
    wire \CLMA_30_136/ntDP1 ;
    wire \CLMA_30_136/ntL5B ;
    wire \CLMA_30_136/ntY0 ;
    wire \CLMA_30_136/ntY2 ;
    wire \CLMA_30_136/ntY3 ;
    wire \CLMA_30_140/ntDP0 ;
    wire \CLMA_30_140/ntDP1 ;
    wire \CLMA_30_140/ntL5B ;
    wire \CLMA_30_140/ntY0 ;
    wire \CLMA_30_140/ntY2 ;
    wire \CLMA_30_140/ntY3 ;
    wire \CLMA_30_144/ntDP0 ;
    wire \CLMA_30_144/ntDP1 ;
    wire \CLMA_30_144/ntL5B ;
    wire \CLMA_30_144/ntY0 ;
    wire \CLMA_30_144/ntY2 ;
    wire \CLMA_30_144/ntY3 ;
    wire \CLMA_30_169/ntCECO ;
    wire \CLMA_30_169/ntCYA ;
    wire \CLMA_30_169/ntCYB ;
    wire \CLMA_30_169/ntCYC ;
    wire \CLMA_30_169/ntRS_P ;
    wire \CLMA_30_172/ntCECO ;
    wire \CLMA_30_172/ntCYA ;
    wire \CLMA_30_172/ntCYB ;
    wire \CLMA_30_172/ntCYC ;
    wire \CLMA_30_172/ntRS_P ;
    wire \CLMA_30_173/ntCYA ;
    wire \CLMA_30_173/ntCYB ;
    wire \CLMA_30_176/ntCECO ;
    wire \CLMA_30_176/ntRSCO ;
    wire \CLMA_30_177/ntCECO ;
    wire \CLMA_30_177/ntCYA ;
    wire \CLMA_30_177/ntCYB ;
    wire \CLMA_30_177/ntCYC ;
    wire \CLMA_30_177/ntRSCO ;
    wire \CLMA_38_40/ntDP0 ;
    wire \CLMA_38_40/ntDP1 ;
    wire \CLMA_38_40/ntL5B ;
    wire \CLMA_38_40/ntY0 ;
    wire \CLMA_38_40/ntY2 ;
    wire \CLMA_38_40/ntY3 ;
    wire \CLMA_38_80/ntCECO ;
    wire \CLMA_38_80/ntRSCO ;
    wire \CLMA_38_80/ntRS_P ;
    wire \CLMA_38_96/ntCECO ;
    wire \CLMA_38_96/ntDP0 ;
    wire \CLMA_38_96/ntDP1 ;
    wire \CLMA_38_96/ntL5B ;
    wire \CLMA_38_96/ntRSCO ;
    wire \CLMA_38_96/ntRS_P ;
    wire \CLMA_38_96/ntY0 ;
    wire \CLMA_38_96/ntY2 ;
    wire \CLMA_38_96/ntY3 ;
    wire \CLMA_38_108/ntDP0 ;
    wire \CLMA_38_108/ntDP1 ;
    wire \CLMA_38_108/ntL5B ;
    wire \CLMA_38_108/ntY0 ;
    wire \CLMA_38_108/ntY2 ;
    wire \CLMA_38_108/ntY3 ;
    wire \CLMA_38_112/ntCECO ;
    wire \CLMA_38_112/ntRSCO ;
    wire \CLMA_38_112/ntRS_P ;
    wire \CLMA_38_112/ntY0 ;
    wire \CLMA_38_112/ntY1 ;
    wire \CLMA_38_112/ntY2 ;
    wire \CLMA_38_112/ntY3 ;
    wire \CLMA_38_128/ntDP0 ;
    wire \CLMA_38_128/ntDP1 ;
    wire \CLMA_38_128/ntL5B ;
    wire \CLMA_38_128/ntY0 ;
    wire \CLMA_38_128/ntY2 ;
    wire \CLMA_38_128/ntY3 ;
    wire \CLMA_38_144/ntDP0 ;
    wire \CLMA_38_144/ntDP1 ;
    wire \CLMA_38_144/ntL5B ;
    wire \CLMA_38_144/ntY0 ;
    wire \CLMA_38_144/ntY2 ;
    wire \CLMA_38_144/ntY3 ;
    wire \CLMA_38_168/ntCECO ;
    wire \CLMA_38_168/ntCYA ;
    wire \CLMA_38_168/ntCYB ;
    wire \CLMA_38_168/ntCYC ;
    wire \CLMA_38_168/ntRS_P ;
    wire \CLMA_38_172/ntCECO ;
    wire \CLMA_38_172/ntCYA ;
    wire \CLMA_38_172/ntCYB ;
    wire \CLMA_38_172/ntCYC ;
    wire \CLMA_38_176/ntCECO ;
    wire \CLMA_38_176/ntCYA ;
    wire \CLMA_38_176/ntCYB ;
    wire \CLMA_38_176/ntRSCO ;
    wire \CLMA_42_33/ntDP0 ;
    wire \CLMA_42_33/ntDP1 ;
    wire \CLMA_42_33/ntL5B ;
    wire \CLMA_42_33/ntY0 ;
    wire \CLMA_42_33/ntY2 ;
    wire \CLMA_42_33/ntY3 ;
    wire \CLMA_42_40/ntDP0 ;
    wire \CLMA_42_40/ntDP1 ;
    wire \CLMA_42_40/ntL5B ;
    wire \CLMA_42_40/ntY0 ;
    wire \CLMA_42_40/ntY2 ;
    wire \CLMA_42_40/ntY3 ;
    wire \CLMA_42_41/ntDP0 ;
    wire \CLMA_42_41/ntDP1 ;
    wire \CLMA_42_41/ntL5B ;
    wire \CLMA_42_41/ntY0 ;
    wire \CLMA_42_41/ntY2 ;
    wire \CLMA_42_41/ntY3 ;
    wire \CLMA_42_72/ntCYA ;
    wire \CLMA_42_72/ntCYB ;
    wire \CLMA_42_72/ntCYC ;
    wire \CLMA_42_72/ntRS_P ;
    wire \CLMA_42_72/ntY0 ;
    wire \CLMA_42_72/ntY1 ;
    wire \CLMA_42_72/ntY2 ;
    wire \CLMA_42_72/ntY3 ;
    wire \CLMA_42_76/ntCYA ;
    wire \CLMA_42_76/ntCYB ;
    wire \CLMA_42_76/ntCYC ;
    wire \CLMA_42_76/ntY0 ;
    wire \CLMA_42_76/ntY1 ;
    wire \CLMA_42_76/ntY2 ;
    wire \CLMA_42_76/ntY3 ;
    wire \CLMA_42_77/ntDP0 ;
    wire \CLMA_42_77/ntDP1 ;
    wire \CLMA_42_77/ntL5B ;
    wire \CLMA_42_77/ntY0 ;
    wire \CLMA_42_77/ntY2 ;
    wire \CLMA_42_77/ntY3 ;
    wire \CLMA_42_80/ntCYA ;
    wire \CLMA_42_80/ntCYB ;
    wire \CLMA_42_80/ntCYC ;
    wire \CLMA_42_80/ntY0 ;
    wire \CLMA_42_80/ntY1 ;
    wire \CLMA_42_80/ntY2 ;
    wire \CLMA_42_80/ntY3 ;
    wire \CLMA_42_84/ntCYA ;
    wire \CLMA_42_84/ntCYB ;
    wire \CLMA_42_84/ntCYC ;
    wire \CLMA_42_84/ntY0 ;
    wire \CLMA_42_84/ntY1 ;
    wire \CLMA_42_84/ntY2 ;
    wire \CLMA_42_84/ntY3 ;
    wire \CLMA_42_88/ntCYA ;
    wire \CLMA_42_88/ntCYB ;
    wire \CLMA_42_88/ntCYC ;
    wire \CLMA_42_88/ntY0 ;
    wire \CLMA_42_88/ntY1 ;
    wire \CLMA_42_88/ntY2 ;
    wire \CLMA_42_88/ntY3 ;
    wire \CLMA_42_92/ntCYA ;
    wire \CLMA_42_92/ntCYB ;
    wire \CLMA_42_92/ntCYC ;
    wire \CLMA_42_92/ntY0 ;
    wire \CLMA_42_92/ntY1 ;
    wire \CLMA_42_92/ntY2 ;
    wire \CLMA_42_92/ntY3 ;
    wire \CLMA_42_96/ntCYA ;
    wire \CLMA_42_96/ntCYB ;
    wire \CLMA_42_96/ntCYC ;
    wire \CLMA_42_96/ntY0 ;
    wire \CLMA_42_96/ntY1 ;
    wire \CLMA_42_96/ntY2 ;
    wire \CLMA_42_96/ntY3 ;
    wire \CLMA_42_100/ntCECO ;
    wire \CLMA_42_100/ntCYA ;
    wire \CLMA_42_100/ntCYB ;
    wire \CLMA_42_100/ntCYC ;
    wire \CLMA_42_100/ntRSCO ;
    wire \CLMA_42_100/ntY0 ;
    wire \CLMA_42_100/ntY1 ;
    wire \CLMA_42_100/ntY2 ;
    wire \CLMA_42_100/ntY3 ;
    wire \CLMA_42_101/ntCECO ;
    wire \CLMA_42_101/ntRSCO ;
    wire \CLMA_42_101/ntRS_P ;
    wire \CLMA_42_101/ntY0 ;
    wire \CLMA_42_113/ntCECO ;
    wire \CLMA_42_113/ntRSCO ;
    wire \CLMA_42_113/ntRS_P ;
    wire \CLMA_42_113/ntY0 ;
    wire \CLMA_42_125/ntDP0 ;
    wire \CLMA_42_125/ntDP1 ;
    wire \CLMA_42_125/ntL5B ;
    wire \CLMA_42_125/ntY0 ;
    wire \CLMA_42_125/ntY2 ;
    wire \CLMA_42_125/ntY3 ;
    wire \CLMA_42_128/ntDP0 ;
    wire \CLMA_42_128/ntDP1 ;
    wire \CLMA_42_128/ntL5B ;
    wire \CLMA_42_128/ntY0 ;
    wire \CLMA_42_128/ntY2 ;
    wire \CLMA_42_128/ntY3 ;
    wire \CLMA_42_169/ntCYA ;
    wire \CLMA_42_169/ntCYB ;
    wire \CLMA_42_169/ntCYC ;
    wire \CLMA_42_169/ntRS_P ;
    wire \CLMA_42_169/ntY0 ;
    wire \CLMA_42_169/ntY1 ;
    wire \CLMA_42_169/ntY2 ;
    wire \CLMA_42_169/ntY3 ;
    wire \CLMA_42_173/ntCYA ;
    wire \CLMA_42_173/ntCYB ;
    wire \CLMA_42_173/ntCYC ;
    wire \CLMA_42_173/ntY0 ;
    wire \CLMA_42_173/ntY1 ;
    wire \CLMA_42_173/ntY2 ;
    wire \CLMA_42_173/ntY3 ;
    wire \CLMA_42_177/ntCYA ;
    wire \CLMA_42_177/ntCYB ;
    wire \CLMA_42_177/ntCYC ;
    wire \CLMA_42_177/ntY0 ;
    wire \CLMA_42_177/ntY1 ;
    wire \CLMA_42_177/ntY2 ;
    wire \CLMA_42_177/ntY3 ;
    wire \CLMA_42_181/ntCECO ;
    wire \CLMA_42_181/ntCYA ;
    wire \CLMA_42_181/ntCYB ;
    wire \CLMA_42_181/ntCYC ;
    wire \CLMA_42_181/ntRSCO ;
    wire \CLMA_42_181/ntY0 ;
    wire \CLMA_42_181/ntY1 ;
    wire \CLMA_42_181/ntY2 ;
    wire \CLMA_42_181/ntY3 ;
    wire \CLMA_46_64/ntDP0 ;
    wire \CLMA_46_64/ntDP1 ;
    wire \CLMA_46_64/ntL5B ;
    wire \CLMA_46_64/ntY0 ;
    wire \CLMA_46_64/ntY2 ;
    wire \CLMA_46_64/ntY3 ;
    wire \CLMA_46_84/ntCECO ;
    wire \CLMA_46_84/ntRSCO ;
    wire \CLMA_46_84/ntRS_P ;
    wire \CLMA_46_84/ntY0 ;
    wire \CLMA_46_112/ntCECO ;
    wire \CLMA_46_112/ntRSCO ;
    wire \CLMA_46_112/ntRS_P ;
    wire \CLMA_46_112/ntY0 ;
    wire \CLMA_46_132/ntDP0 ;
    wire \CLMA_46_132/ntDP1 ;
    wire \CLMA_46_132/ntL5B ;
    wire \CLMA_46_132/ntY0 ;
    wire \CLMA_46_132/ntY2 ;
    wire \CLMA_46_132/ntY3 ;
    wire \CLMA_50_52/ntDP0 ;
    wire \CLMA_50_52/ntDP1 ;
    wire \CLMA_50_52/ntL5B ;
    wire \CLMA_50_52/ntY0 ;
    wire \CLMA_50_52/ntY2 ;
    wire \CLMA_50_52/ntY3 ;
    wire \CLMA_50_73/ntCECO ;
    wire \CLMA_50_73/ntRSCO ;
    wire \CLMA_50_73/ntRS_P ;
    wire \CLMA_50_73/ntY0 ;
    wire \CLMA_50_80/ntCYA ;
    wire \CLMA_50_80/ntCYB ;
    wire \CLMA_50_80/ntCYC ;
    wire \CLMA_50_81/ntCECO ;
    wire \CLMA_50_81/ntRSCO ;
    wire \CLMA_50_81/ntRS_P ;
    wire \CLMA_50_81/ntY0 ;
    wire \CLMA_50_81/ntY1 ;
    wire \CLMA_50_84/ntCYA ;
    wire \CLMA_50_84/ntCYB ;
    wire \CLMA_50_84/ntCYC ;
    wire \CLMA_50_85/ntCECO ;
    wire \CLMA_50_85/ntRSCO ;
    wire \CLMA_50_85/ntRS_P ;
    wire \CLMA_50_85/ntY0 ;
    wire \CLMA_50_85/ntY1 ;
    wire \CLMA_50_85/ntY2 ;
    wire \CLMA_50_85/ntY3 ;
    wire \CLMA_50_88/ntCYA ;
    wire \CLMA_50_88/ntCYB ;
    wire \CLMA_50_88/ntCYC ;
    wire \CLMA_50_92/ntCYA ;
    wire \CLMA_50_92/ntCYB ;
    wire \CLMA_50_92/ntCYC ;
    wire \CLMA_50_100/ntCECO ;
    wire \CLMA_50_100/ntRSCO ;
    wire \CLMA_50_100/ntRS_P ;
    wire \CLMA_50_100/ntY0 ;
    wire \CLMA_50_100/ntY1 ;
    wire \CLMA_50_100/ntY2 ;
    wire \CLMA_50_101/ntCECO ;
    wire \CLMA_50_101/ntRSCO ;
    wire \CLMA_50_101/ntRS_P ;
    wire \CLMA_50_101/ntY0 ;
    wire \CLMA_50_101/ntY1 ;
    wire \CLMA_50_108/ntCECO ;
    wire \CLMA_50_108/ntRS_P ;
    wire \CLMA_50_108/ntY0 ;
    wire \CLMA_50_108/ntY1 ;
    wire \CLMA_50_108/ntY2 ;
    wire \CLMA_50_108/ntY3 ;
    wire \CLMA_50_112/ntCECO ;
    wire \CLMA_50_112/ntRSCO ;
    wire \CLMA_50_112/ntY0 ;
    wire \CLMA_50_113/ntCECO ;
    wire \CLMA_50_113/ntRSCO ;
    wire \CLMA_50_113/ntRS_P ;
    wire \CLMA_50_113/ntY0 ;
    wire \CLMA_50_113/ntY1 ;
    wire \CLMA_50_125/ntDP0 ;
    wire \CLMA_50_125/ntDP1 ;
    wire \CLMA_50_125/ntL5B ;
    wire \CLMA_50_125/ntY0 ;
    wire \CLMA_50_125/ntY2 ;
    wire \CLMA_50_125/ntY3 ;
    wire \CLMA_50_132/ntDP0 ;
    wire \CLMA_50_132/ntDP1 ;
    wire \CLMA_50_132/ntL5B ;
    wire \CLMA_50_132/ntY0 ;
    wire \CLMA_50_132/ntY2 ;
    wire \CLMA_50_132/ntY3 ;
    wire \CLMA_50_137/ntCECO ;
    wire \CLMA_50_137/ntCYA ;
    wire \CLMA_50_137/ntCYB ;
    wire \CLMA_50_137/ntCYC ;
    wire \CLMA_50_137/ntY2 ;
    wire \CLMA_50_137/ntY3 ;
    wire \CLMA_50_141/ntCECO ;
    wire \CLMA_50_141/ntCYA ;
    wire \CLMA_50_141/ntCYB ;
    wire \CLMA_50_141/ntCYC ;
    wire \CLMA_50_141/ntY0 ;
    wire \CLMA_50_141/ntY1 ;
    wire \CLMA_50_141/ntY2 ;
    wire \CLMA_50_141/ntY3 ;
    wire \CLMA_50_145/ntCECO ;
    wire \CLMA_50_145/ntCYA ;
    wire \CLMA_50_145/ntRSCO ;
    wire \CLMA_50_145/ntY0 ;
    wire \CLMA_50_145/ntY1 ;
    wire \CLMA_54_44/ntDP0 ;
    wire \CLMA_54_44/ntDP1 ;
    wire \CLMA_54_44/ntL5B ;
    wire \CLMA_54_44/ntY0 ;
    wire \CLMA_54_44/ntY2 ;
    wire \CLMA_54_44/ntY3 ;
    wire \CLMA_54_48/ntDP0 ;
    wire \CLMA_54_48/ntDP1 ;
    wire \CLMA_54_48/ntL5B ;
    wire \CLMA_54_48/ntY0 ;
    wire \CLMA_54_48/ntY2 ;
    wire \CLMA_54_48/ntY3 ;
    wire \CLMA_54_72/ntCECO ;
    wire \CLMA_54_72/ntRSCO ;
    wire \CLMA_54_72/ntRS_P ;
    wire \CLMA_54_72/ntY0 ;
    wire \CLMA_54_72/ntY1 ;
    wire \CLMA_54_72/ntY2 ;
    wire \CLMA_54_84/ntCECO ;
    wire \CLMA_54_84/ntRS_P ;
    wire \CLMA_54_84/ntY0 ;
    wire \CLMA_54_84/ntY1 ;
    wire \CLMA_54_88/ntCECO ;
    wire \CLMA_54_88/ntRSCO ;
    wire \CLMA_54_88/ntY0 ;
    wire \CLMA_54_100/ntCECO ;
    wire \CLMA_54_100/ntRSCO ;
    wire \CLMA_54_100/ntRS_P ;
    wire \CLMA_54_100/ntY0 ;
    wire \CLMA_54_100/ntY1 ;
    wire \CLMA_54_100/ntY2 ;
    wire \CLMA_54_100/ntY3 ;
    wire \CLMA_54_112/ntCECO ;
    wire \CLMA_54_112/ntRSCO ;
    wire \CLMA_54_112/ntRS_P ;
    wire \CLMA_54_112/ntY0 ;
    wire \CLMA_54_112/ntY1 ;
    wire \CLMA_54_112/ntY2 ;
    wire \CLMA_54_112/ntY3 ;
    wire \CLMA_54_152/ntCECO ;
    wire \CLMA_54_152/ntRSCO ;
    wire \CLMA_58_56/ntCECO ;
    wire \CLMA_58_56/ntRSCO ;
    wire \CLMA_58_56/ntY0 ;
    wire \CLMA_58_56/ntY1 ;
    wire \CLMA_58_56/ntY2 ;
    wire \CLMA_58_57/ntCE_P ;
    wire \CLMA_58_57/ntCYA ;
    wire \CLMA_58_57/ntCYB ;
    wire \CLMA_58_57/ntCYC ;
    wire \CLMA_58_65/ntCYA ;
    wire \CLMA_58_65/ntCYB ;
    wire \CLMA_58_65/ntCYC ;
    wire \CLMA_58_69/ntCECO ;
    wire \CLMA_58_69/ntCYA ;
    wire \CLMA_58_69/ntCYB ;
    wire \CLMA_58_69/ntCYC ;
    wire \CLMA_58_72/ntCECO ;
    wire \CLMA_58_72/ntRSCO ;
    wire \CLMA_58_72/ntY0 ;
    wire \CLMA_58_72/ntY1 ;
    wire \CLMA_58_72/ntY2 ;
    wire \CLMA_58_72/ntY3 ;
    wire \CLMA_58_73/ntCECO ;
    wire \CLMA_58_73/ntY0 ;
    wire \CLMA_58_73/ntY1 ;
    wire \CLMA_58_73/ntY2 ;
    wire \CLMA_58_73/ntY3 ;
    wire \CLMA_58_77/ntCECO ;
    wire \CLMA_58_77/ntRSCO ;
    wire \CLMA_58_81/ntCECO ;
    wire \CLMA_58_81/ntRS_P ;
    wire \CLMA_58_84/ntCECO ;
    wire \CLMA_58_84/ntRSCO ;
    wire \CLMA_58_84/ntRS_P ;
    wire \CLMA_58_84/ntY0 ;
    wire \CLMA_58_84/ntY1 ;
    wire \CLMA_58_84/ntY2 ;
    wire \CLMA_58_85/ntCECO ;
    wire \CLMA_58_85/ntRSCO ;
    wire \CLMA_58_85/ntY0 ;
    wire \CLMA_58_85/ntY1 ;
    wire \CLMA_58_85/ntY2 ;
    wire \CLMA_58_85/ntY3 ;
    wire \CLMA_58_89/ntCECO ;
    wire \CLMA_58_89/ntRSCO ;
    wire \CLMA_58_89/ntRS_P ;
    wire \CLMA_58_89/ntY0 ;
    wire \CLMA_58_92/ntCECO ;
    wire \CLMA_58_92/ntCE_P ;
    wire \CLMA_58_92/ntRSCO ;
    wire \CLMA_58_92/ntRS_P ;
    wire \CLMA_58_92/ntY0 ;
    wire \CLMA_58_92/ntY1 ;
    wire \CLMA_58_93/ntCECO ;
    wire \CLMA_58_93/ntRS_P ;
    wire \CLMA_58_93/ntY1 ;
    wire \CLMA_58_93/ntY2 ;
    wire \CLMA_58_96/ntCECO ;
    wire \CLMA_58_96/ntRSCO ;
    wire \CLMA_58_96/ntRS_P ;
    wire \CLMA_58_97/ntCECO ;
    wire \CLMA_58_97/ntRSCO ;
    wire \CLMA_58_97/ntY0 ;
    wire \CLMA_58_97/ntY1 ;
    wire \CLMA_58_97/ntY2 ;
    wire \CLMA_58_97/ntY3 ;
    wire \CLMA_58_100/ntCECO ;
    wire \CLMA_58_100/ntRSCO ;
    wire \CLMA_58_100/ntRS_P ;
    wire \CLMA_58_100/ntY0 ;
    wire \CLMA_58_101/ntCECO ;
    wire \CLMA_58_101/ntRSCO ;
    wire \CLMA_58_101/ntRS_P ;
    wire \CLMA_58_101/ntY0 ;
    wire \CLMA_58_108/ntCECO ;
    wire \CLMA_58_108/ntRSCO ;
    wire \CLMA_58_108/ntRS_P ;
    wire \CLMA_58_108/ntY0 ;
    wire \CLMA_58_108/ntY1 ;
    wire \CLMA_58_108/ntY2 ;
    wire \CLMA_58_108/ntY3 ;
    wire \CLMA_58_109/ntCECO ;
    wire \CLMA_58_109/ntRS_P ;
    wire \CLMA_58_109/ntY0 ;
    wire \CLMA_58_109/ntY1 ;
    wire \CLMA_58_109/ntY2 ;
    wire \CLMA_58_109/ntY3 ;
    wire \CLMA_58_113/ntCECO ;
    wire \CLMA_58_113/ntRSCO ;
    wire \CLMA_58_113/ntY0 ;
    wire \CLMA_58_129/ntCECO ;
    wire \CLMA_58_129/ntRSCO ;
    wire \CLMA_58_129/ntRS_P ;
    wire \CLMA_58_129/ntY0 ;
    wire \CLMA_58_133/ntCECO ;
    wire \CLMA_58_136/ntCECO ;
    wire \CLMA_58_136/ntY0 ;
    wire \CLMA_58_136/ntY1 ;
    wire \CLMA_58_137/ntCECO ;
    wire \CLMA_58_140/ntCE_P ;
    wire \CLMA_58_140/ntCYA ;
    wire \CLMA_58_140/ntCYB ;
    wire \CLMA_58_140/ntCYC ;
    wire \CLMA_58_141/ntCECO ;
    wire \CLMA_58_141/ntY2 ;
    wire \CLMA_58_141/ntY3 ;
    wire \CLMA_58_144/ntCYA ;
    wire \CLMA_58_144/ntCYB ;
    wire \CLMA_58_144/ntCYC ;
    wire \CLMA_58_145/ntCECO ;
    wire \CLMA_58_148/ntCECO ;
    wire \CLMA_58_148/ntCYA ;
    wire \CLMA_58_148/ntCYB ;
    wire \CLMA_58_149/ntCECO ;
    wire \CLMA_58_149/ntY0 ;
    wire \CLMA_58_149/ntY1 ;
    wire \CLMA_58_149/ntY2 ;
    wire \CLMA_58_149/ntY3 ;
    wire \CLMA_58_152/ntCECO ;
    wire \CLMA_58_153/ntCECO ;
    wire \CLMA_58_153/ntY0 ;
    wire \CLMA_58_153/ntY1 ;
    wire \CLMA_58_153/ntY2 ;
    wire \CLMA_58_156/ntCECO ;
    wire \CLMA_58_156/ntRSCO ;
    wire \CLMA_58_157/ntCECO ;
    wire \CLMA_58_157/ntCYA ;
    wire \CLMA_58_157/ntCYB ;
    wire \CLMA_58_157/ntCYC ;
    wire \CLMA_58_161/ntCECO ;
    wire \CLMA_58_161/ntCYA ;
    wire \CLMA_58_161/ntRSCO ;
    wire \CLMA_58_161/ntY1 ;
    wire \CLMA_66_52/ntCECO ;
    wire \CLMA_66_52/ntCYA ;
    wire \CLMA_66_52/ntCYB ;
    wire \CLMA_66_52/ntCYC ;
    wire \CLMA_66_56/ntCECO ;
    wire \CLMA_66_56/ntCYA ;
    wire \CLMA_66_64/ntCECO ;
    wire \CLMA_66_68/ntCECO ;
    wire \CLMA_66_72/ntCE_P ;
    wire \CLMA_66_72/ntCYA ;
    wire \CLMA_66_72/ntCYB ;
    wire \CLMA_66_72/ntCYC ;
    wire \CLMA_66_76/ntCYA ;
    wire \CLMA_66_76/ntCYB ;
    wire \CLMA_66_76/ntCYC ;
    wire \CLMA_66_80/ntCECO ;
    wire \CLMA_66_80/ntCYA ;
    wire \CLMA_66_80/ntCYB ;
    wire \CLMA_66_84/ntCECO ;
    wire \CLMA_66_84/ntRSCO ;
    wire \CLMA_66_84/ntY0 ;
    wire \CLMA_66_92/ntCECO ;
    wire \CLMA_66_92/ntRS_P ;
    wire \CLMA_66_92/ntY0 ;
    wire \CLMA_66_92/ntY1 ;
    wire \CLMA_66_92/ntY3 ;
    wire \CLMA_66_96/ntCECO ;
    wire \CLMA_66_100/ntCECO ;
    wire \CLMA_66_100/ntRSCO ;
    wire \CLMA_66_128/ntCECO ;
    wire \CLMA_66_128/ntRSCO ;
    wire \CLMA_66_128/ntRS_P ;
    wire \CLMA_66_128/ntY0 ;
    wire \CLMA_66_136/ntCECO ;
    wire \CLMA_66_136/ntY0 ;
    wire \CLMA_66_136/ntY1 ;
    wire \CLMA_66_136/ntY2 ;
    wire \CLMA_66_140/ntCECO ;
    wire \CLMA_66_140/ntY0 ;
    wire \CLMA_66_140/ntY1 ;
    wire \CLMA_66_140/ntY3 ;
    wire \CLMA_66_144/ntCE_P ;
    wire \CLMA_66_144/ntCYA ;
    wire \CLMA_66_144/ntCYB ;
    wire \CLMA_66_144/ntCYC ;
    wire \CLMA_66_148/ntCYA ;
    wire \CLMA_66_148/ntCYB ;
    wire \CLMA_66_148/ntCYC ;
    wire \CLMA_66_152/ntCECO ;
    wire \CLMA_66_152/ntCYA ;
    wire \CLMA_66_152/ntCYB ;
    wire \CLMA_66_152/ntCYC ;
    wire \CLMA_66_156/ntCECO ;
    wire \CLMA_66_156/ntY0 ;
    wire \CLMA_66_156/ntY2 ;
    wire \CLMA_66_156/ntY3 ;
    wire \CLMA_66_160/ntCECO ;
    wire \CLMA_66_160/ntRSCO ;
    wire \CLMA_66_160/ntY3 ;
    wire \CLMA_70_56/ntCECO ;
    wire \CLMA_70_56/ntRSCO ;
    wire \CLMA_70_57/ntCECO ;
    wire \CLMA_70_57/ntRSCO ;
    wire \CLMA_70_68/ntCECO ;
    wire \CLMA_70_68/ntRSCO ;
    wire \CLMA_70_68/ntY0 ;
    wire \CLMA_70_68/ntY1 ;
    wire \CLMA_70_69/ntCECO ;
    wire \CLMA_70_69/ntRSCO ;
    wire \CLMA_70_69/ntY0 ;
    wire \CLMA_70_81/ntCYA ;
    wire \CLMA_70_81/ntCYB ;
    wire \CLMA_70_81/ntCYC ;
    wire \CLMA_70_85/ntCYA ;
    wire \CLMA_70_85/ntCYB ;
    wire \CLMA_70_85/ntCYC ;
    wire \CLMA_70_88/ntCECO ;
    wire \CLMA_70_88/ntRSCO ;
    wire \CLMA_70_88/ntRS_P ;
    wire \CLMA_70_88/ntY0 ;
    wire \CLMA_70_88/ntY1 ;
    wire \CLMA_70_88/ntY2 ;
    wire \CLMA_70_88/ntY3 ;
    wire \CLMA_70_89/ntCYA ;
    wire \CLMA_70_89/ntCYB ;
    wire \CLMA_70_89/ntCYC ;
    wire \CLMA_70_93/ntCYA ;
    wire \CLMA_70_93/ntCYB ;
    wire \CLMA_70_93/ntCYC ;
    wire \CLMA_70_97/ntCYA ;
    wire \CLMA_70_97/ntCYB ;
    wire \CLMA_70_97/ntCYC ;
    wire \CLMA_70_104/ntCYA ;
    wire \CLMA_70_104/ntCYB ;
    wire \CLMA_70_104/ntCYC ;
    wire \CLMA_70_108/ntCYA ;
    wire \CLMA_70_108/ntCYB ;
    wire \CLMA_70_108/ntCYC ;
    wire \CLMA_70_125/ntCECO ;
    wire \CLMA_70_125/ntRS_P ;
    wire \CLMA_70_125/ntY0 ;
    wire \CLMA_70_128/ntCECO ;
    wire \CLMA_70_128/ntRSCO ;
    wire \CLMA_70_128/ntRS_P ;
    wire \CLMA_70_128/ntY0 ;
    wire \CLMA_70_128/ntY1 ;
    wire \CLMA_70_129/ntCECO ;
    wire \CLMA_70_129/ntRSCO ;
    wire \CLMA_70_129/ntY0 ;
    wire \CLMA_70_129/ntY1 ;
    wire \CLMA_70_129/ntY3 ;
    wire \CLMA_70_140/ntCYA ;
    wire \CLMA_70_140/ntCYB ;
    wire \CLMA_70_140/ntCYC ;
    wire \CLMA_70_141/ntRS_P ;
    wire \CLMA_70_141/ntY1 ;
    wire \CLMA_70_141/ntY2 ;
    wire \CLMA_70_144/ntCYA ;
    wire \CLMA_70_144/ntCYB ;
    wire \CLMA_70_144/ntCYC ;
    wire \CLMA_70_145/ntCECO ;
    wire \CLMA_70_145/ntRSCO ;
    wire \CLMA_70_145/ntY0 ;
    wire \CLMA_70_145/ntY1 ;
    wire \CLMA_70_145/ntY2 ;
    wire \CLMA_70_145/ntY3 ;
    wire \CLMA_70_148/ntCYA ;
    wire \CLMA_70_148/ntCYB ;
    wire \CLMA_70_148/ntCYC ;
    wire \CLMA_70_152/ntCYA ;
    wire \CLMA_70_152/ntCYB ;
    wire \CLMA_70_152/ntCYC ;
    wire \CLMA_70_156/ntCYA ;
    wire \CLMA_70_156/ntCYB ;
    wire \CLMA_70_156/ntCYC ;
    wire \CLMA_70_157/ntRS_P ;
    wire \CLMA_70_157/ntY0 ;
    wire \CLMA_70_157/ntY1 ;
    wire \CLMA_70_157/ntY3 ;
    wire \CLMA_70_161/ntCECO ;
    wire \CLMA_70_161/ntRSCO ;
    wire \CLMA_70_161/ntY0 ;
    wire \CLMA_78_56/ntCECO ;
    wire \CLMA_78_56/ntRSCO ;
    wire \CLMA_78_72/ntCYA ;
    wire \CLMA_78_72/ntCYB ;
    wire \CLMA_78_72/ntCYC ;
    wire \CLMA_78_76/ntCECO ;
    wire \CLMA_78_76/ntCYA ;
    wire \CLMA_78_76/ntRSCO ;
    wire \CLMA_78_76/ntY1 ;
    wire \CLMA_78_84/ntCECO ;
    wire \CLMA_78_84/ntRSCO ;
    wire \CLMA_78_84/ntRS_P ;
    wire \CLMA_78_84/ntY0 ;
    wire \CLMA_78_84/ntY1 ;
    wire \CLMA_78_84/ntY2 ;
    wire \CLMA_78_84/ntY3 ;
    wire \CLMA_78_92/ntRS_P ;
    wire \CLMA_78_92/ntY0 ;
    wire \CLMA_78_92/ntY1 ;
    wire \CLMA_78_92/ntY2 ;
    wire \CLMA_78_92/ntY3 ;
    wire \CLMA_78_96/ntY0 ;
    wire \CLMA_78_96/ntY1 ;
    wire \CLMA_78_100/ntCECO ;
    wire \CLMA_78_100/ntRSCO ;
    wire \CLMA_78_100/ntY0 ;
    wire \CLMA_78_100/ntY1 ;
    wire \CLMA_78_100/ntY2 ;
    wire \CLMA_78_100/ntY3 ;
    wire \CLMA_78_116/ntCECO ;
    wire \CLMA_78_116/ntRS_P ;
    wire \CLMA_78_116/ntY0 ;
    wire \CLMA_78_120/ntCECO ;
    wire \CLMA_78_120/ntRSCO ;
    wire \CLMA_78_120/ntY0 ;
    wire \CLMA_78_120/ntY1 ;
    wire \CLMA_78_120/ntY2 ;
    wire \CLMA_78_120/ntY3 ;
    wire \CLMA_78_132/ntCECO ;
    wire \CLMA_78_132/ntRSCO ;
    wire \CLMA_78_132/ntRS_P ;
    wire \CLMA_78_140/ntCECO ;
    wire \CLMA_78_140/ntRSCO ;
    wire \CLMA_78_140/ntRS_P ;
    wire \CLMA_78_140/ntY0 ;
    wire \CLMA_78_140/ntY1 ;
    wire \CLMA_78_140/ntY2 ;
    wire \CLMA_78_148/ntRS_P ;
    wire \CLMA_78_148/ntY0 ;
    wire \CLMA_78_148/ntY1 ;
    wire \CLMA_78_148/ntY2 ;
    wire \CLMA_78_148/ntY3 ;
    wire \CLMA_78_152/ntCECO ;
    wire \CLMA_78_152/ntRSCO ;
    wire \CLMA_78_152/ntY0 ;
    wire \CLMA_78_152/ntY1 ;
    wire \CLMA_78_152/ntY2 ;
    wire \CLMA_78_152/ntY3 ;
    wire \CLMA_82_84/ntCYA ;
    wire \CLMA_82_84/ntCYB ;
    wire \CLMA_82_84/ntCYC ;
    wire \CLMA_82_88/ntCYA ;
    wire \CLMA_82_88/ntCYB ;
    wire \CLMA_82_88/ntCYC ;
    wire \CLMA_82_92/ntCYA ;
    wire \CLMA_82_92/ntCYB ;
    wire \CLMA_82_92/ntCYC ;
    wire \CLMA_82_96/ntCYA ;
    wire \CLMA_82_96/ntCYB ;
    wire \CLMA_82_96/ntCYC ;
    wire \CLMA_82_100/ntCECO ;
    wire \CLMA_82_100/ntCYA ;
    wire \CLMA_82_100/ntRSCO ;
    wire \CLMA_82_100/ntRS_P ;
    wire \CLMA_82_100/ntY2 ;
    wire \CLMA_82_101/ntCECO ;
    wire \CLMA_82_101/ntRSCO ;
    wire \CLMA_82_101/ntRS_P ;
    wire \CLMA_82_101/ntY0 ;
    wire \CLMA_82_101/ntY1 ;
    wire \CLMA_82_101/ntY2 ;
    wire \CLMA_82_109/ntCECO ;
    wire \CLMA_82_109/ntRS_P ;
    wire \CLMA_82_113/ntY0 ;
    wire \CLMA_82_113/ntY1 ;
    wire \CLMA_82_113/ntY2 ;
    wire \CLMA_82_113/ntY3 ;
    wire \CLMA_82_132/ntCECO ;
    wire \CLMA_82_132/ntRSCO ;
    wire \CLMA_82_132/ntRS_P ;
    wire \CLMA_82_132/ntY0 ;
    wire \CLMA_82_132/ntY1 ;
    wire \CLMA_82_132/ntY2 ;
    wire \CLMA_82_132/ntY3 ;
    wire \CLMA_82_133/ntCECO ;
    wire \CLMA_82_133/ntRSCO ;
    wire \CLMA_82_133/ntY0 ;
    wire \CLMA_82_280/ntCYA ;
    wire \CLMA_82_280/ntCYB ;
    wire \CLMA_82_280/ntCYC ;
    wire \CLMA_82_281/ntCYA ;
    wire \CLMA_82_281/ntCYB ;
    wire \CLMA_82_281/ntCYC ;
    wire \CLMA_86_84/ntCECO ;
    wire \CLMA_86_84/ntRSCO ;
    wire \CLMA_86_84/ntRS_P ;
    wire \CLMA_86_84/ntY0 ;
    wire \CLMA_86_92/ntCECO ;
    wire \CLMA_86_92/ntRS_P ;
    wire \CLMA_86_92/ntY0 ;
    wire \CLMA_86_92/ntY1 ;
    wire \CLMA_86_92/ntY2 ;
    wire \CLMA_86_92/ntY3 ;
    wire \CLMA_86_96/ntCECO ;
    wire \CLMA_86_100/ntCECO ;
    wire \CLMA_86_100/ntRSCO ;
    wire \CLMA_86_100/ntY0 ;
    wire \CLMA_86_100/ntY1 ;
    wire \CLMA_86_100/ntY2 ;
    wire \CLMA_86_100/ntY3 ;
    wire \CLMA_86_116/ntCYA ;
    wire \CLMA_86_116/ntCYB ;
    wire \CLMA_86_116/ntCYC ;
    wire \CLMA_86_120/ntCYA ;
    wire \CLMA_86_120/ntCYB ;
    wire \CLMA_86_120/ntCYC ;
    wire \CLMA_86_124/ntCYA ;
    wire \CLMA_86_124/ntCYB ;
    wire \CLMA_86_124/ntCYC ;
    wire \CLMA_86_128/ntCYA ;
    wire \CLMA_86_128/ntCYB ;
    wire \CLMA_86_128/ntCYC ;
    wire \CLMA_86_132/ntCECO ;
    wire \CLMA_86_132/ntCYA ;
    wire \CLMA_86_132/ntRSCO ;
    wire \CLMA_86_132/ntRS_P ;
    wire \CLMA_86_132/ntY2 ;
    wire \CLMA_86_132/ntY3 ;
    wire \CLMA_86_212/ntCECO ;
    wire \CLMA_86_212/ntRSCO ;
    wire \CLMA_86_212/ntRS_P ;
    wire \CLMA_86_284/ntCECO ;
    wire \CLMA_86_284/ntRSCO ;
    wire \CLMA_86_284/ntRS_P ;
    wire \CLMA_86_284/ntY0 ;
    wire \CLMA_86_296/ntCYA ;
    wire \CLMA_86_296/ntCYB ;
    wire \CLMA_86_296/ntCYC ;
    wire \CLMA_90_80/ntCECO ;
    wire \CLMA_90_80/ntRSCO ;
    wire \CLMA_90_80/ntRS_P ;
    wire \CLMA_90_80/ntY0 ;
    wire \CLMA_90_80/ntY1 ;
    wire \CLMA_90_80/ntY2 ;
    wire \CLMA_90_80/ntY3 ;
    wire \CLMA_90_81/ntCYA ;
    wire \CLMA_90_81/ntCYB ;
    wire \CLMA_90_81/ntCYC ;
    wire \CLMA_90_85/ntCYA ;
    wire \CLMA_90_85/ntCYB ;
    wire \CLMA_90_85/ntCYC ;
    wire \CLMA_90_97/ntCECO ;
    wire \CLMA_90_97/ntRSCO ;
    wire \CLMA_90_97/ntRS_P ;
    wire \CLMA_90_97/ntY0 ;
    wire \CLMA_90_97/ntY1 ;
    wire \CLMA_90_104/ntCECO ;
    wire \CLMA_90_104/ntRSCO ;
    wire \CLMA_90_104/ntRS_P ;
    wire \CLMA_90_104/ntY0 ;
    wire \CLMA_90_228/ntCECO ;
    wire \CLMA_90_228/ntRSCO ;
    wire \CLMA_90_232/ntCYA ;
    wire \CLMA_90_232/ntCYB ;
    wire \CLMA_90_232/ntCYC ;
    wire \CLMA_90_232/ntRS_P ;
    wire \CLMA_90_232/ntY0 ;
    wire \CLMA_90_232/ntY1 ;
    wire \CLMA_90_232/ntY2 ;
    wire \CLMA_90_232/ntY3 ;
    wire \CLMA_90_236/ntCYA ;
    wire \CLMA_90_236/ntCYB ;
    wire \CLMA_90_236/ntCYC ;
    wire \CLMA_90_236/ntY0 ;
    wire \CLMA_90_236/ntY1 ;
    wire \CLMA_90_236/ntY2 ;
    wire \CLMA_90_236/ntY3 ;
    wire \CLMA_90_240/ntCECO ;
    wire \CLMA_90_240/ntCYA ;
    wire \CLMA_90_240/ntCYB ;
    wire \CLMA_90_240/ntCYC ;
    wire \CLMA_90_240/ntRSCO ;
    wire \CLMA_90_240/ntY0 ;
    wire \CLMA_90_240/ntY1 ;
    wire \CLMA_90_240/ntY2 ;
    wire \CLMA_90_240/ntY3 ;
    wire \CLMA_90_276/ntCYA ;
    wire \CLMA_90_276/ntCYB ;
    wire \CLMA_90_276/ntCYC ;
    wire \CLMA_90_296/ntCECO ;
    wire \CLMA_90_296/ntRSCO ;
    wire \CLMA_90_296/ntRS_P ;
    wire \CLMA_90_296/ntY0 ;
    wire \CLMA_90_296/ntY1 ;
    wire \CLMA_90_296/ntY2 ;
    wire \CLMA_90_296/ntY3 ;
    wire \CLMA_90_301/ntCYA ;
    wire \CLMA_90_301/ntCYB ;
    wire \CLMA_90_301/ntCYC ;
    wire \CLMA_90_312/ntCECO ;
    wire \CLMA_90_312/ntRSCO ;
    wire \CLMA_90_312/ntRS_P ;
    wire \CLMA_90_312/ntY0 ;
    wire \CLMA_94_80/ntCECO ;
    wire \CLMA_94_80/ntRS_P ;
    wire \CLMA_94_80/ntY0 ;
    wire \CLMA_94_84/ntCECO ;
    wire \CLMA_94_84/ntRSCO ;
    wire \CLMA_94_84/ntY0 ;
    wire \CLMA_94_92/ntCECO ;
    wire \CLMA_94_92/ntRS_P ;
    wire \CLMA_94_92/ntY0 ;
    wire \CLMA_94_96/ntY0 ;
    wire \CLMA_94_96/ntY1 ;
    wire \CLMA_94_96/ntY2 ;
    wire \CLMA_94_96/ntY3 ;
    wire \CLMA_94_100/ntCECO ;
    wire \CLMA_94_100/ntRSCO ;
    wire \CLMA_94_100/ntY1 ;
    wire \CLMA_94_236/ntCECO ;
    wire \CLMA_94_236/ntRSCO ;
    wire \CLMA_94_240/ntCECO ;
    wire \CLMA_94_240/ntRS_P ;
    wire \CLMA_94_240/ntY0 ;
    wire \CLMA_94_244/ntCECO ;
    wire \CLMA_94_244/ntRSCO ;
    wire \CLMA_94_244/ntY0 ;
    wire \CLMA_94_256/ntCECO ;
    wire \CLMA_94_256/ntRSCO ;
    wire \CLMA_94_256/ntRS_P ;
    wire \CLMA_94_256/ntY0 ;
    wire \CLMA_94_256/ntY1 ;
    wire \CLMA_94_256/ntY2 ;
    wire \CLMA_94_256/ntY3 ;
    wire \CLMA_94_264/ntCECO ;
    wire \CLMA_94_264/ntRSCO ;
    wire \CLMA_98_85/ntCECO ;
    wire \CLMA_98_85/ntRSCO ;
    wire \CLMA_98_85/ntRS_P ;
    wire \CLMA_98_85/ntY0 ;
    wire \CLMA_98_85/ntY1 ;
    wire \CLMA_98_85/ntY2 ;
    wire \CLMA_98_85/ntY3 ;
    wire \CLMA_98_89/ntCYA ;
    wire \CLMA_98_89/ntCYB ;
    wire \CLMA_98_89/ntCYC ;
    wire \CLMA_98_93/ntCYA ;
    wire \CLMA_98_93/ntCYB ;
    wire \CLMA_98_93/ntCYC ;
    wire \CLMA_98_97/ntCYA ;
    wire \CLMA_98_101/ntCECO ;
    wire \CLMA_98_101/ntRSCO ;
    wire \CLMA_98_101/ntRS_P ;
    wire \CLMA_98_101/ntY0 ;
    wire \CLMA_98_101/ntY1 ;
    wire \CLMA_98_101/ntY2 ;
    wire \CLMA_98_101/ntY3 ;
    wire \CLMA_98_260/ntCECO ;
    wire \CLMA_98_260/ntRSCO ;
    wire \CLMA_98_264/ntCECO ;
    wire \CLMA_98_264/ntRSCO ;
    wire \CLMA_98_264/ntY0 ;
    wire \CLMA_98_264/ntY1 ;
    wire \CLMA_98_264/ntY2 ;
    wire \CLMA_98_264/ntY3 ;
    wire \CLMA_98_273/ntCECO ;
    wire \CLMA_98_273/ntRSCO ;
    wire \CLMA_98_273/ntY0 ;
    wire \CLMA_98_273/ntY2 ;
    wire \CLMA_98_285/ntCYA ;
    wire \CLMA_98_296/ntCYA ;
    wire \CLMA_98_304/ntCYA ;
    wire \CLMA_98_304/ntCYB ;
    wire \CLMA_98_304/ntCYC ;
    wire \CLMA_98_316/ntCYA ;
    wire \CLMA_98_316/ntCYB ;
    wire \CLMA_98_316/ntCYC ;
    wire \CLMA_102_80/ntCECO ;
    wire \CLMA_102_80/ntRSCO ;
    wire \CLMA_102_80/ntRS_P ;
    wire \CLMA_102_80/ntY0 ;
    wire \CLMA_102_80/ntY1 ;
    wire \CLMA_102_80/ntY2 ;
    wire \CLMA_102_80/ntY3 ;
    wire \CLMA_102_84/ntCYA ;
    wire \CLMA_102_84/ntCYB ;
    wire \CLMA_102_84/ntCYC ;
    wire \CLMA_102_88/ntCYA ;
    wire \CLMA_102_88/ntCYB ;
    wire \CLMA_102_88/ntCYC ;
    wire \CLMA_102_92/ntCYA ;
    wire \CLMA_102_92/ntCYB ;
    wire \CLMA_102_92/ntCYC ;
    wire \CLMA_102_96/ntCYA ;
    wire \CLMA_102_96/ntCYB ;
    wire \CLMA_102_96/ntCYC ;
    wire \CLMA_102_100/ntCECO ;
    wire \CLMA_102_100/ntCYA ;
    wire \CLMA_102_100/ntRSCO ;
    wire \CLMA_102_100/ntRS_P ;
    wire \CLMA_102_100/ntY2 ;
    wire \CLMA_102_100/ntY3 ;
    wire \CLMA_102_268/ntCECO ;
    wire \CLMA_102_268/ntRSCO ;
    wire \CLMA_102_272/ntCECO ;
    wire \CLMA_102_272/ntRSCO ;
    wire \CLMA_102_272/ntY0 ;
    wire \CLMA_102_272/ntY1 ;
    wire \CLMA_102_272/ntY2 ;
    wire \CLMA_102_272/ntY3 ;
    wire \CLMA_102_284/ntCECO ;
    wire \CLMA_102_284/ntCYA ;
    wire \CLMA_102_284/ntRS_P ;
    wire \CLMA_102_284/ntY2 ;
    wire \CLMA_102_284/ntY3 ;
    wire \CLMA_102_288/ntCECO ;
    wire \CLMA_102_288/ntRSCO ;
    wire \CLMA_102_288/ntY3 ;
    wire \CLMA_102_300/ntCYA ;
    wire \CLMA_102_320/ntCECO ;
    wire \CLMA_102_320/ntRSCO ;
    wire \CLMA_102_320/ntY0 ;
    wire \CLMA_106_68/ntRS_P ;
    wire \CLMA_106_68/ntY0 ;
    wire \CLMA_106_68/ntY1 ;
    wire \CLMA_106_68/ntY3 ;
    wire \CLMA_106_69/ntCECO ;
    wire \CLMA_106_69/ntRSCO ;
    wire \CLMA_106_69/ntRS_P ;
    wire \CLMA_106_69/ntY0 ;
    wire \CLMA_106_69/ntY1 ;
    wire \CLMA_106_69/ntY2 ;
    wire \CLMA_106_69/ntY3 ;
    wire \CLMA_106_72/ntY0 ;
    wire \CLMA_106_73/ntCYA ;
    wire \CLMA_106_73/ntCYB ;
    wire \CLMA_106_73/ntCYC ;
    wire \CLMA_106_76/ntCECO ;
    wire \CLMA_106_76/ntRSCO ;
    wire \CLMA_106_76/ntY0 ;
    wire \CLMA_106_76/ntY1 ;
    wire \CLMA_106_77/ntCYA ;
    wire \CLMA_106_77/ntCYB ;
    wire \CLMA_106_77/ntCYC ;
    wire \CLMA_106_81/ntCYA ;
    wire \CLMA_106_81/ntCYB ;
    wire \CLMA_106_81/ntCYC ;
    wire \CLMA_106_84/ntCECO ;
    wire \CLMA_106_84/ntRSCO ;
    wire \CLMA_106_84/ntRS_P ;
    wire \CLMA_106_84/ntY0 ;
    wire \CLMA_106_84/ntY1 ;
    wire \CLMA_106_84/ntY2 ;
    wire \CLMA_106_84/ntY3 ;
    wire \CLMA_106_85/ntCYA ;
    wire \CLMA_106_85/ntCYB ;
    wire \CLMA_106_85/ntCYC ;
    wire \CLMA_106_89/ntCYA ;
    wire \CLMA_106_89/ntCYB ;
    wire \CLMA_106_89/ntCYC ;
    wire \CLMA_106_92/ntCECO ;
    wire \CLMA_106_92/ntRSCO ;
    wire \CLMA_106_92/ntRS_P ;
    wire \CLMA_106_92/ntY0 ;
    wire \CLMA_106_92/ntY1 ;
    wire \CLMA_106_92/ntY2 ;
    wire \CLMA_106_92/ntY3 ;
    wire \CLMA_106_93/ntCECO ;
    wire \CLMA_106_93/ntRSCO ;
    wire \CLMA_106_93/ntRS_P ;
    wire \CLMA_106_93/ntY1 ;
    wire \CLMA_106_93/ntY2 ;
    wire \CLMA_106_93/ntY3 ;
    wire \CLMA_106_265/ntCECO ;
    wire \CLMA_106_265/ntRSCO ;
    wire \CLMA_106_265/ntRS_P ;
    wire \CLMA_106_265/ntY0 ;
    wire \CLMA_106_272/ntCECO ;
    wire \CLMA_106_272/ntRSCO ;
    wire \CLMA_106_272/ntY2 ;
    wire \CLMA_106_272/ntY3 ;
    wire \CLMA_106_273/ntCECO ;
    wire \CLMA_106_273/ntRS_P ;
    wire \CLMA_106_273/ntY0 ;
    wire \CLMA_106_276/ntCECO ;
    wire \CLMA_106_276/ntRSCO ;
    wire \CLMA_106_276/ntY0 ;
    wire \CLMA_106_276/ntY1 ;
    wire \CLMA_106_277/ntCECO ;
    wire \CLMA_106_277/ntRSCO ;
    wire \CLMA_106_277/ntY0 ;
    wire \CLMA_106_284/ntCECO ;
    wire \CLMA_106_284/ntRSCO ;
    wire \CLMA_106_284/ntRS_P ;
    wire \CLMA_106_284/ntY1 ;
    wire \CLMA_106_285/ntCECO ;
    wire \CLMA_106_285/ntRSCO ;
    wire \CLMA_106_285/ntY0 ;
    wire \CLMA_106_288/ntCECO ;
    wire \CLMA_106_288/ntRSCO ;
    wire \CLMA_106_288/ntY0 ;
    wire \CLMA_106_288/ntY1 ;
    wire \CLMA_106_288/ntY2 ;
    wire \CLMA_106_289/ntCECO ;
    wire \CLMA_106_289/ntRSCO ;
    wire \CLMA_106_289/ntRS_P ;
    wire \CLMA_106_289/ntY0 ;
    wire \CLMA_106_289/ntY1 ;
    wire \CLMA_106_289/ntY2 ;
    wire \CLMA_106_293/ntCECO ;
    wire \CLMA_106_293/ntRSCO ;
    wire \CLMA_106_293/ntY1 ;
    wire \CLMA_106_296/ntCECO ;
    wire \CLMA_106_296/ntRSCO ;
    wire \CLMA_106_296/ntY0 ;
    wire \CLMA_106_296/ntY1 ;
    wire \CLMA_106_297/ntCECO ;
    wire \CLMA_106_297/ntRSCO ;
    wire \CLMA_106_297/ntY0 ;
    wire \CLMA_106_297/ntY1 ;
    wire \CLMA_106_297/ntY2 ;
    wire \CLMA_106_297/ntY3 ;
    wire \CLMA_106_313/ntCYA ;
    wire \CLMA_106_313/ntCYB ;
    wire \CLMA_106_313/ntCYC ;
    wire \CLMA_106_325/ntCECO ;
    wire \CLMA_106_325/ntRSCO ;
    wire \CLMA_106_325/ntY0 ;
    wire \CLMA_114_260/ntCECO ;
    wire \CLMA_114_260/ntRS_P ;
    wire \CLMA_114_260/ntY0 ;
    wire \CLMA_114_260/ntY1 ;
    wire \CLMA_114_264/ntCECO ;
    wire \CLMA_114_264/ntRSCO ;
    wire \CLMA_114_264/ntY0 ;
    wire \CLMA_114_264/ntY1 ;
    wire \CLMA_114_264/ntY2 ;
    wire \CLMA_114_264/ntY3 ;
    wire \CLMA_114_268/ntCECO ;
    wire \CLMA_114_268/ntRSCO ;
    wire \CLMA_114_268/ntY0 ;
    wire \CLMA_114_272/ntCECO ;
    wire \CLMA_114_272/ntRSCO ;
    wire \CLMA_114_272/ntY0 ;
    wire \CLMA_114_272/ntY1 ;
    wire \CLMA_114_272/ntY2 ;
    wire \CLMA_114_272/ntY3 ;
    wire \CLMA_114_280/ntCECO ;
    wire \CLMA_114_280/ntRSCO ;
    wire \CLMA_114_284/ntCECO ;
    wire \CLMA_114_284/ntRSCO ;
    wire \CLMA_114_284/ntY0 ;
    wire \CLMA_114_288/ntCECO ;
    wire \CLMA_114_288/ntRSCO ;
    wire \CLMA_114_288/ntY0 ;
    wire \CLMA_114_288/ntY1 ;
    wire \CLMA_114_288/ntY2 ;
    wire \CLMA_114_288/ntY3 ;
    wire \CLMA_114_312/ntCYA ;
    wire \CLMA_114_312/ntCYB ;
    wire \CLMA_114_312/ntCYC ;
    wire \CLMA_114_316/ntCECO ;
    wire \CLMA_114_316/ntRSCO ;
    wire \CLMA_114_316/ntRS_P ;
    wire \CLMA_114_316/ntY1 ;
    wire \CLMA_114_328/ntCECO ;
    wire \CLMA_114_328/ntRSCO ;
    wire \CLMA_114_328/ntY0 ;
    wire \CLMA_118_277/ntCECO ;
    wire \CLMA_118_277/ntRS_P ;
    wire \CLMA_118_277/ntY0 ;
    wire \CLMA_118_277/ntY1 ;
    wire \CLMA_118_280/ntCECO ;
    wire \CLMA_118_280/ntRSCO ;
    wire \CLMA_118_280/ntY0 ;
    wire \CLMA_118_281/ntCECO ;
    wire \CLMA_118_281/ntRSCO ;
    wire \CLMA_118_281/ntY0 ;
    wire \CLMA_118_284/ntCECO ;
    wire \CLMA_118_284/ntRSCO ;
    wire \CLMA_118_284/ntY0 ;
    wire \CLMA_118_284/ntY1 ;
    wire \CLMA_118_284/ntY2 ;
    wire \CLMA_118_285/ntCECO ;
    wire \CLMA_118_285/ntRSCO ;
    wire \CLMA_118_288/ntCYA ;
    wire \CLMA_118_292/ntCYA ;
    wire \CLMA_118_297/ntCECO ;
    wire \CLMA_118_297/ntRSCO ;
    wire \CLMA_118_301/ntCYA ;
    wire \CLMA_118_301/ntCYB ;
    wire \CLMA_118_301/ntCYC ;
    wire \CLMA_118_313/ntCYA ;
    wire \CLMA_118_313/ntCYB ;
    wire \CLMA_118_313/ntCYC ;
    wire \CLMA_126_272/ntCECO ;
    wire \CLMA_126_272/ntRS_P ;
    wire \CLMA_126_272/ntY0 ;
    wire \CLMA_126_276/ntCECO ;
    wire \CLMA_126_276/ntY0 ;
    wire \CLMA_126_276/ntY1 ;
    wire \CLMA_126_276/ntY2 ;
    wire \CLMA_126_276/ntY3 ;
    wire \CLMA_126_280/ntCECO ;
    wire \CLMA_126_280/ntRSCO ;
    wire \CLMA_126_280/ntY0 ;
    wire \CLMA_126_284/ntCECO ;
    wire \CLMA_126_284/ntRSCO ;
    wire \CLMA_126_284/ntY0 ;
    wire \CLMA_126_284/ntY1 ;
    wire \CLMA_126_284/ntY2 ;
    wire \CLMA_126_284/ntY3 ;
    wire \CLMA_126_288/ntCECO ;
    wire \CLMA_126_288/ntRS_P ;
    wire \CLMA_126_288/ntY0 ;
    wire \CLMA_126_288/ntY1 ;
    wire \CLMA_126_288/ntY2 ;
    wire \CLMA_126_288/ntY3 ;
    wire \CLMA_126_292/ntCECO ;
    wire \CLMA_126_292/ntRSCO ;
    wire \CLMA_126_292/ntY0 ;
    wire \CLMA_126_296/ntCECO ;
    wire \CLMA_126_296/ntRSCO ;
    wire \CLMA_126_300/ntCECO ;
    wire \CLMA_126_300/ntRSCO ;
    wire \CLMA_126_300/ntY0 ;
    wire \CLMA_126_300/ntY2 ;
    wire \CLMA_126_300/ntY3 ;
    wire \CLMA_126_316/ntCECO ;
    wire \CLMA_126_316/ntRSCO ;
    wire \CLMA_126_316/ntY0 ;
    wire \CLMA_126_316/ntY1 ;
    wire \CLMA_126_320/ntCECO ;
    wire \CLMA_126_320/ntRSCO ;
    wire \CLMA_126_320/ntRS_P ;
    wire \CLMA_126_320/ntY0 ;
    wire \CLMA_126_324/ntCYA ;
    wire \CLMA_126_324/ntCYB ;
    wire \CLMA_126_324/ntCYC ;
    wire \CLMA_130_300/ntCECO ;
    wire \CLMA_130_300/ntRSCO ;
    wire \CLMA_130_300/ntY0 ;
    wire \CLMA_130_300/ntY1 ;
    wire \CLMA_130_300/ntY2 ;
    wire \CLMA_130_300/ntY3 ;
    wire \CLMA_130_301/ntCECO ;
    wire \CLMA_130_301/ntRSCO ;
    wire \CLMA_130_301/ntRS_P ;
    wire \CLMA_130_301/ntY0 ;
    wire \CLMA_130_301/ntY1 ;
    wire \CLMA_130_301/ntY2 ;
    wire \CLMA_130_301/ntY3 ;
    wire \CLMA_130_305/ntCECO ;
    wire \CLMA_130_305/ntRSCO ;
    wire \CLMA_130_305/ntY0 ;
    wire \CLMA_130_320/ntCECO ;
    wire \CLMA_130_320/ntRSCO ;
    wire \CLMA_130_320/ntY0 ;
    wire \CLMA_138_300/ntCECO ;
    wire \CLMA_138_300/ntRSCO ;
    wire \CLMA_138_300/ntRS_P ;
    wire \CLMA_138_300/ntY0 ;
    wire \CLMA_138_300/ntY1 ;
    wire \CLMA_138_301/ntCECO ;
    wire \CLMA_138_301/ntRSCO ;
    wire \CLMA_138_301/ntY0 ;
    wire \CLMA_138_301/ntY1 ;
    wire \CLMA_138_341/ntCECO ;
    wire \CLMA_138_341/ntRSCO ;
    wire \CLMA_138_341/ntRS_P ;
    wire \CLMA_138_341/ntY0 ;
    wire \CLMA_142_300/ntCECO ;
    wire \CLMA_142_300/ntRSCO ;
    wire \CLMA_142_300/ntY1 ;
    wire \CLMA_142_304/ntCECO ;
    wire \CLMA_142_304/ntRSCO ;
    wire \CLMA_146_300/ntCECO ;
    wire \CLMA_146_300/ntRSCO ;
    wire \CLMA_146_300/ntY1 ;
    wire \CLMA_146_300/ntY2 ;
    wire \CLMA_146_304/ntCECO ;
    wire \CLMA_146_304/ntRSCO ;
    wire \CLMA_146_304/ntY1 ;
    wire \CLMA_146_305/ntCECO ;
    wire \CLMA_146_305/ntRSCO ;
    wire \CLMA_146_305/ntY1 ;
    wire \CLMA_146_328/ntCECO ;
    wire \CLMA_146_328/ntRSCO ;
    wire \CLMA_146_328/ntRS_P ;
    wire \CLMA_146_328/ntY0 ;
    wire \CLMA_146_328/ntY1 ;
    wire \CLMA_146_329/ntCECO ;
    wire \CLMA_146_329/ntRSCO ;
    wire \CLMA_146_329/ntY0 ;
    wire \CLMA_146_329/ntY1 ;
    wire \CLMA_146_344/ntCECO ;
    wire \CLMA_146_344/ntRSCO ;
    wire \CLMA_146_344/ntRS_P ;
    wire \CLMA_146_344/ntY0 ;
    wire \CLMA_146_345/ntCECO ;
    wire \CLMA_146_345/ntRSCO ;
    wire \CLMA_146_345/ntY0 ;
    wire \CLMS_26_45/ntCECO ;
    wire \CLMS_26_45/ntRSCO ;
    wire \CLMS_26_45/ntRS_P ;
    wire \CLMS_26_49/ntDP0 ;
    wire \CLMS_26_49/ntDP1 ;
    wire \CLMS_26_49/ntL5B ;
    wire \CLMS_26_49/ntY0 ;
    wire \CLMS_26_49/ntY2 ;
    wire \CLMS_26_49/ntY3 ;
    wire \CLMS_26_65/ntCECO ;
    wire \CLMS_26_65/ntRSCO ;
    wire \CLMS_26_65/ntRS_P ;
    wire \CLMS_26_73/ntCECO ;
    wire \CLMS_26_73/ntRSCO ;
    wire \CLMS_26_73/ntRS_P ;
    wire \CLMS_26_73/ntY0 ;
    wire \CLMS_26_81/ntCECO ;
    wire \CLMS_26_81/ntRS_P ;
    wire \CLMS_26_85/ntCECO ;
    wire \CLMS_26_85/ntY0 ;
    wire \CLMS_26_89/ntCECO ;
    wire \CLMS_26_89/ntRSCO ;
    wire \CLMS_26_89/ntY0 ;
    wire \CLMS_26_89/ntY2 ;
    wire \CLMS_26_89/ntY3 ;
    wire \CLMS_26_101/ntDP0 ;
    wire \CLMS_26_101/ntDP1 ;
    wire \CLMS_26_101/ntL5B ;
    wire \CLMS_26_101/ntY0 ;
    wire \CLMS_26_101/ntY2 ;
    wire \CLMS_26_101/ntY3 ;
    wire \CLMS_26_173/ntCECO ;
    wire \CLMS_26_173/ntRSCO ;
    wire \CLMS_26_173/ntRS_P ;
    wire \CLMS_38_49/ntDP0 ;
    wire \CLMS_38_49/ntDP1 ;
    wire \CLMS_38_49/ntL5B ;
    wire \CLMS_38_49/ntY0 ;
    wire \CLMS_38_49/ntY2 ;
    wire \CLMS_38_49/ntY3 ;
    wire \CLMS_38_77/ntCECO ;
    wire \CLMS_38_77/ntRSCO ;
    wire \CLMS_38_77/ntRS_P ;
    wire \CLMS_38_77/ntY0 ;
    wire \CLMS_38_77/ntY1 ;
    wire \CLMS_38_77/ntY2 ;
    wire \CLMS_38_85/ntCYA ;
    wire \CLMS_38_85/ntCYB ;
    wire \CLMS_38_85/ntCYC ;
    wire \CLMS_38_89/ntCYA ;
    wire \CLMS_38_89/ntCYB ;
    wire \CLMS_38_89/ntCYC ;
    wire \CLMS_38_93/ntCECO ;
    wire \CLMS_38_93/ntCYA ;
    wire \CLMS_38_93/ntCYB ;
    wire \CLMS_38_93/ntCYC ;
    wire \CLMS_38_93/ntRS_P ;
    wire \CLMS_38_97/ntCECO ;
    wire \CLMS_38_97/ntCYA ;
    wire \CLMS_38_97/ntCYB ;
    wire \CLMS_38_97/ntCYC ;
    wire \CLMS_38_97/ntRSCO ;
    wire \CLMS_38_101/ntCYA ;
    wire \CLMS_38_101/ntCYB ;
    wire \CLMS_38_101/ntCYC ;
    wire \CLMS_38_141/ntDP0 ;
    wire \CLMS_38_141/ntDP1 ;
    wire \CLMS_38_141/ntL5B ;
    wire \CLMS_38_141/ntY0 ;
    wire \CLMS_38_141/ntY2 ;
    wire \CLMS_38_141/ntY3 ;
    wire \CLMS_38_169/ntCECO ;
    wire \CLMS_38_169/ntRS_P ;
    wire \CLMS_38_173/ntCECO ;
    wire \CLMS_38_177/ntCECO ;
    wire \CLMS_38_177/ntRSCO ;
    wire \CLMS_46_65/ntDP0 ;
    wire \CLMS_46_65/ntDP1 ;
    wire \CLMS_46_65/ntL5B ;
    wire \CLMS_46_65/ntY0 ;
    wire \CLMS_46_65/ntY2 ;
    wire \CLMS_46_65/ntY3 ;
    wire \CLMS_46_73/ntDP0 ;
    wire \CLMS_46_73/ntDP1 ;
    wire \CLMS_46_73/ntL5B ;
    wire \CLMS_46_73/ntY0 ;
    wire \CLMS_46_73/ntY2 ;
    wire \CLMS_46_73/ntY3 ;
    wire \CLMS_46_81/ntCECO ;
    wire \CLMS_46_81/ntRSCO ;
    wire \CLMS_46_81/ntRS_P ;
    wire \CLMS_46_81/ntY0 ;
    wire \CLMS_46_81/ntY1 ;
    wire \CLMS_46_81/ntY2 ;
    wire \CLMS_46_81/ntY3 ;
    wire \CLMS_46_101/ntDP0 ;
    wire \CLMS_46_101/ntDP1 ;
    wire \CLMS_46_101/ntL5B ;
    wire \CLMS_46_101/ntY0 ;
    wire \CLMS_46_101/ntY2 ;
    wire \CLMS_46_101/ntY3 ;
    wire \CLMS_46_105/ntRS_P ;
    wire \CLMS_46_105/ntY0 ;
    wire \CLMS_46_105/ntY1 ;
    wire \CLMS_46_105/ntY2 ;
    wire \CLMS_46_105/ntY3 ;
    wire \CLMS_46_109/ntCECO ;
    wire \CLMS_46_109/ntY0 ;
    wire \CLMS_46_113/ntCECO ;
    wire \CLMS_46_113/ntRSCO ;
    wire \CLMS_46_113/ntY0 ;
    wire \CLMS_46_121/ntDP0 ;
    wire \CLMS_46_121/ntDP1 ;
    wire \CLMS_46_121/ntL5B ;
    wire \CLMS_46_121/ntY0 ;
    wire \CLMS_46_121/ntY2 ;
    wire \CLMS_46_121/ntY3 ;
    wire \CLMS_46_141/ntCYA ;
    wire \CLMS_46_141/ntCYB ;
    wire \CLMS_46_141/ntCYC ;
    wire \CLMS_54_85/ntCECO ;
    wire \CLMS_54_85/ntRSCO ;
    wire \CLMS_54_85/ntRS_P ;
    wire \CLMS_54_85/ntY0 ;
    wire \CLMS_54_85/ntY1 ;
    wire \CLMS_54_85/ntY2 ;
    wire \CLMS_54_93/ntCECO ;
    wire \CLMS_54_93/ntRSCO ;
    wire \CLMS_54_93/ntRS_P ;
    wire \CLMS_54_97/ntCYA ;
    wire \CLMS_54_97/ntCYB ;
    wire \CLMS_54_97/ntCYC ;
    wire \CLMS_54_101/ntCYA ;
    wire \CLMS_54_101/ntCYB ;
    wire \CLMS_54_101/ntCYC ;
    wire \CLMS_54_105/ntCYA ;
    wire \CLMS_54_105/ntCYB ;
    wire \CLMS_54_105/ntCYC ;
    wire \CLMS_54_109/ntCYA ;
    wire \CLMS_54_109/ntCYB ;
    wire \CLMS_54_109/ntCYC ;
    wire \CLMS_54_113/ntCYA ;
    wire \CLMS_54_137/ntCECO ;
    wire \CLMS_54_137/ntRSCO ;
    wire \CLMS_54_145/ntCECO ;
    wire \CLMS_54_145/ntY0 ;
    wire \CLMS_54_149/ntCECO ;
    wire \CLMS_54_149/ntRSCO ;
    wire \CLMS_54_157/ntCECO ;
    wire \CLMS_54_157/ntRSCO ;
    wire \CLMS_66_69/ntCECO ;
    wire \CLMS_66_69/ntY1 ;
    wire \CLMS_66_73/ntCECO ;
    wire \CLMS_66_73/ntY0 ;
    wire \CLMS_66_73/ntY1 ;
    wire \CLMS_66_73/ntY2 ;
    wire \CLMS_66_73/ntY3 ;
    wire \CLMS_66_77/ntCECO ;
    wire \CLMS_66_77/ntY0 ;
    wire \CLMS_66_77/ntY3 ;
    wire \CLMS_66_81/ntCECO ;
    wire \CLMS_66_81/ntRSCO ;
    wire \CLMS_66_97/ntCECO ;
    wire \CLMS_66_97/ntRSCO ;
    wire \CLMS_66_97/ntRS_P ;
    wire \CLMS_66_97/ntY0 ;
    wire \CLMS_66_97/ntY1 ;
    wire \CLMS_66_97/ntY2 ;
    wire \CLMS_66_105/ntRS_P ;
    wire \CLMS_66_105/ntY0 ;
    wire \CLMS_66_105/ntY1 ;
    wire \CLMS_66_105/ntY2 ;
    wire \CLMS_66_105/ntY3 ;
    wire \CLMS_66_109/ntCECO ;
    wire \CLMS_66_109/ntRSCO ;
    wire \CLMS_66_109/ntY0 ;
    wire \CLMS_66_109/ntY1 ;
    wire \CLMS_66_109/ntY2 ;
    wire \CLMS_66_109/ntY3 ;
    wire \CLMS_66_117/ntCECO ;
    wire \CLMS_66_117/ntRSCO ;
    wire \CLMS_66_117/ntRS_P ;
    wire \CLMS_66_117/ntY0 ;
    wire \CLMS_66_141/ntCECO ;
    wire \CLMS_66_141/ntRSCO ;
    wire \CLMS_66_141/ntY0 ;
    wire \CLMS_66_149/ntCECO ;
    wire \CLMS_66_153/ntCECO ;
    wire \CLMS_66_153/ntRSCO ;
    wire \CLMS_78_65/ntCYA ;
    wire \CLMS_78_65/ntCYB ;
    wire \CLMS_78_65/ntCYC ;
    wire \CLMS_78_69/ntCYA ;
    wire \CLMS_78_69/ntCYB ;
    wire \CLMS_78_69/ntCYC ;
    wire \CLMS_78_73/ntCECO ;
    wire \CLMS_78_73/ntCYA ;
    wire \CLMS_78_73/ntRSCO ;
    wire \CLMS_78_73/ntY0 ;
    wire \CLMS_78_73/ntY1 ;
    wire \CLMS_78_81/ntCECO ;
    wire \CLMS_78_81/ntRSCO ;
    wire \CLMS_78_81/ntRS_P ;
    wire \CLMS_78_81/ntY0 ;
    wire \CLMS_78_89/ntRS_P ;
    wire \CLMS_78_89/ntY0 ;
    wire \CLMS_78_89/ntY1 ;
    wire \CLMS_78_89/ntY2 ;
    wire \CLMS_78_89/ntY3 ;
    wire \CLMS_78_93/ntCECO ;
    wire \CLMS_78_93/ntRSCO ;
    wire \CLMS_78_93/ntY0 ;
    wire \CLMS_78_101/ntCECO ;
    wire \CLMS_78_101/ntRSCO ;
    wire \CLMS_78_101/ntRS_P ;
    wire \CLMS_78_101/ntY0 ;
    wire \CLMS_78_101/ntY1 ;
    wire \CLMS_78_121/ntCYA ;
    wire \CLMS_78_121/ntCYB ;
    wire \CLMS_78_121/ntCYC ;
    wire \CLMS_78_125/ntCYA ;
    wire \CLMS_78_125/ntCYB ;
    wire \CLMS_78_125/ntCYC ;
    wire \CLMS_78_129/ntCYA ;
    wire \CLMS_78_133/ntCECO ;
    wire \CLMS_78_133/ntRSCO ;
    wire \CLMS_78_133/ntRS_P ;
    wire \CLMS_78_133/ntY0 ;
    wire \CLMS_78_133/ntY1 ;
    wire \CLMS_78_157/ntCECO ;
    wire \CLMS_78_157/ntRSCO ;
    wire \CLMS_78_157/ntRS_P ;
    wire \CLMS_78_177/ntCECO ;
    wire \CLMS_78_177/ntRSCO ;
    wire \CLMS_78_177/ntRS_P ;
    wire \CLMS_78_189/ntCECO ;
    wire \CLMS_78_189/ntRSCO ;
    wire \CLMS_78_189/ntRS_P ;
    wire \CLMS_78_189/ntY0 ;
    wire \CLMS_78_281/ntCECO ;
    wire \CLMS_78_281/ntRSCO ;
    wire \CLMS_78_281/ntRS_P ;
    wire \CLMS_78_281/ntY0 ;
    wire \CLMS_78_281/ntY1 ;
    wire \CLMS_78_281/ntY2 ;
    wire \CLMS_78_281/ntY3 ;
    wire \CLMS_86_77/ntRS_P ;
    wire \CLMS_86_81/ntCECO ;
    wire \CLMS_86_81/ntY0 ;
    wire \CLMS_86_81/ntY1 ;
    wire \CLMS_86_81/ntY2 ;
    wire \CLMS_86_81/ntY3 ;
    wire \CLMS_86_85/ntCECO ;
    wire \CLMS_86_85/ntRSCO ;
    wire \CLMS_86_85/ntY0 ;
    wire \CLMS_86_85/ntY1 ;
    wire \CLMS_86_85/ntY2 ;
    wire \CLMS_86_97/ntCECO ;
    wire \CLMS_86_97/ntRSCO ;
    wire \CLMS_86_97/ntRS_P ;
    wire \CLMS_86_97/ntY0 ;
    wire \CLMS_86_97/ntY1 ;
    wire \CLMS_86_121/ntCECO ;
    wire \CLMS_86_121/ntRS_P ;
    wire \CLMS_86_121/ntY0 ;
    wire \CLMS_86_125/ntCYA ;
    wire \CLMS_86_125/ntCYB ;
    wire \CLMS_86_125/ntCYC ;
    wire \CLMS_86_125/ntY0 ;
    wire \CLMS_86_125/ntY1 ;
    wire \CLMS_86_125/ntY2 ;
    wire \CLMS_86_125/ntY3 ;
    wire \CLMS_86_129/ntCYA ;
    wire \CLMS_86_129/ntCYB ;
    wire \CLMS_86_129/ntCYC ;
    wire \CLMS_86_129/ntY0 ;
    wire \CLMS_86_129/ntY1 ;
    wire \CLMS_86_129/ntY2 ;
    wire \CLMS_86_129/ntY3 ;
    wire \CLMS_86_133/ntCYA ;
    wire \CLMS_86_133/ntCYB ;
    wire \CLMS_86_133/ntCYC ;
    wire \CLMS_86_133/ntY0 ;
    wire \CLMS_86_133/ntY1 ;
    wire \CLMS_86_133/ntY2 ;
    wire \CLMS_86_133/ntY3 ;
    wire \CLMS_86_137/ntCECO ;
    wire \CLMS_86_137/ntCYA ;
    wire \CLMS_86_137/ntCYB ;
    wire \CLMS_86_137/ntCYC ;
    wire \CLMS_86_137/ntRSCO ;
    wire \CLMS_86_137/ntY0 ;
    wire \CLMS_86_137/ntY1 ;
    wire \CLMS_86_137/ntY2 ;
    wire \CLMS_86_137/ntY3 ;
    wire \CLMS_86_233/ntCECO ;
    wire \CLMS_86_233/ntRSCO ;
    wire \CLMS_86_233/ntRS_P ;
    wire \CLMS_86_233/ntY0 ;
    wire \CLMS_86_241/ntCECO ;
    wire \CLMS_86_241/ntRSCO ;
    wire \CLMS_86_241/ntRS_P ;
    wire \CLMS_86_241/ntY0 ;
    wire \CLMS_86_241/ntY1 ;
    wire \CLMS_86_277/ntCYA ;
    wire \CLMS_86_277/ntCYB ;
    wire \CLMS_86_277/ntCYC ;
    wire \CLMS_86_297/ntCYA ;
    wire \CLMS_86_297/ntCYB ;
    wire \CLMS_86_297/ntCYC ;
    wire \CLMS_94_77/ntCECO ;
    wire \CLMS_94_77/ntRS_P ;
    wire \CLMS_94_77/ntY0 ;
    wire \CLMS_94_81/ntCECO ;
    wire \CLMS_94_81/ntRSCO ;
    wire \CLMS_94_81/ntY0 ;
    wire \CLMS_94_81/ntY1 ;
    wire \CLMS_94_81/ntY2 ;
    wire \CLMS_94_81/ntY3 ;
    wire \CLMS_94_237/ntCECO ;
    wire \CLMS_94_237/ntCYA ;
    wire \CLMS_94_237/ntCYB ;
    wire \CLMS_94_237/ntCYC ;
    wire \CLMS_94_237/ntRS_P ;
    wire \CLMS_94_237/ntY0 ;
    wire \CLMS_94_237/ntY1 ;
    wire \CLMS_94_237/ntY2 ;
    wire \CLMS_94_237/ntY3 ;
    wire \CLMS_94_241/ntCECO ;
    wire \CLMS_94_241/ntCYA ;
    wire \CLMS_94_241/ntCYB ;
    wire \CLMS_94_241/ntCYC ;
    wire \CLMS_94_241/ntY0 ;
    wire \CLMS_94_241/ntY1 ;
    wire \CLMS_94_241/ntY2 ;
    wire \CLMS_94_241/ntY3 ;
    wire \CLMS_94_245/ntCECO ;
    wire \CLMS_94_245/ntCYA ;
    wire \CLMS_94_245/ntCYB ;
    wire \CLMS_94_245/ntCYC ;
    wire \CLMS_94_245/ntRSCO ;
    wire \CLMS_94_245/ntY0 ;
    wire \CLMS_94_245/ntY1 ;
    wire \CLMS_94_245/ntY2 ;
    wire \CLMS_94_245/ntY3 ;
    wire \CLMS_94_249/ntCECO ;
    wire \CLMS_94_249/ntRSCO ;
    wire \CLMS_94_261/ntCECO ;
    wire \CLMS_94_261/ntRSCO ;
    wire \CLMS_94_261/ntRS_P ;
    wire \CLMS_94_261/ntY0 ;
    wire \CLMS_94_261/ntY1 ;
    wire \CLMS_94_261/ntY2 ;
    wire \CLMS_94_261/ntY3 ;
    wire \CLMS_94_265/ntCECO ;
    wire \CLMS_94_265/ntRSCO ;
    wire \CLMS_94_265/ntY0 ;
    wire \CLMS_94_273/ntCECO ;
    wire \CLMS_94_273/ntCYA ;
    wire \CLMS_94_273/ntRSCO ;
    wire \CLMS_94_281/ntCYA ;
    wire \CLMS_94_281/ntCYB ;
    wire \CLMS_94_281/ntCYC ;
    wire \CLMS_102_93/ntCECO ;
    wire \CLMS_102_93/ntRSCO ;
    wire \CLMS_102_93/ntRS_P ;
    wire \CLMS_102_93/ntY0 ;
    wire \CLMS_102_93/ntY1 ;
    wire \CLMS_102_93/ntY2 ;
    wire \CLMS_102_93/ntY3 ;
    wire \CLMS_102_273/ntCECO ;
    wire \CLMS_102_273/ntRSCO ;
    wire \CLMS_102_273/ntY0 ;
    wire \CLMS_102_285/ntCECO ;
    wire \CLMS_102_285/ntRSCO ;
    wire \CLMS_102_285/ntY0 ;
    wire \CLMS_102_285/ntY2 ;
    wire \CLMS_102_289/ntCECO ;
    wire \CLMS_102_289/ntRSCO ;
    wire \CLMS_102_289/ntY0 ;
    wire \CLMS_102_301/ntCYA ;
    wire \CLMS_102_321/ntCECO ;
    wire \CLMS_102_321/ntRS_P ;
    wire \CLMS_102_321/ntY0 ;
    wire \CLMS_102_325/ntCECO ;
    wire \CLMS_102_325/ntRSCO ;
    wire \CLMS_102_325/ntY0 ;
    wire \CLMS_114_281/ntCECO ;
    wire \CLMS_114_281/ntRSCO ;
    wire \CLMS_114_281/ntY0 ;
    wire \CLMS_114_281/ntY2 ;
    wire \CLMS_114_293/ntCYA ;
    wire \CLMS_114_313/ntCECO ;
    wire \CLMS_114_313/ntRSCO ;
    wire \CLMS_114_313/ntRS_P ;
    wire \CLMS_114_313/ntY0 ;
    wire \CLMS_114_313/ntY1 ;
    wire \CLMS_114_313/ntY2 ;
    wire \CLMS_114_313/ntY3 ;
    wire \CLMS_114_329/ntCECO ;
    wire \CLMS_114_329/ntRSCO ;
    wire \CLMS_114_329/ntRS_P ;
    wire \CLMS_114_329/ntY0 ;
    wire \CLMS_126_281/ntCECO ;
    wire \CLMS_126_281/ntRSCO ;
    wire \CLMS_126_281/ntY0 ;
    wire \CLMS_126_285/ntCECO ;
    wire \CLMS_126_285/ntRSCO ;
    wire \CLMS_126_285/ntY1 ;
    wire \CLMS_126_289/ntCECO ;
    wire \CLMS_126_289/ntRSCO ;
    wire \CLMS_126_289/ntY0 ;
    wire \CLMS_126_289/ntY1 ;
    wire \CLMS_126_289/ntY2 ;
    wire \CLMS_126_289/ntY3 ;
    wire \CLMS_126_293/ntCECO ;
    wire \CLMS_126_293/ntRSCO ;
    wire \CLMS_126_293/ntY0 ;
    wire \CLMS_126_297/ntCECO ;
    wire \CLMS_126_297/ntRSCO ;
    wire \CLMS_126_297/ntY0 ;
    wire \CLMS_126_297/ntY1 ;
    wire \CLMS_126_305/ntCECO ;
    wire \CLMS_126_305/ntRSCO ;
    wire \CLMS_126_305/ntY0 ;
    wire \CLMS_126_305/ntY1 ;
    wire \CLMS_126_305/ntY2 ;
    wire \CLMS_126_317/ntCECO ;
    wire \CLMS_126_317/ntRSCO ;
    wire \CLMS_126_317/ntRS_P ;
    wire \CLMS_126_317/ntY0 ;
    wire \CLMS_126_317/ntY1 ;
    wire \CLMS_142_301/ntCECO ;
    wire \CLMS_142_301/ntRSCO ;
    wire \CLMS_142_301/ntY1 ;
    wire \CLMS_142_341/ntCECO ;
    wire \CLMS_142_341/ntRSCO ;
    wire \CLMS_142_341/ntY0 ;
    wire \HMEMC_16_1/_N1 ;
    wire \HMEMC_16_1/_N143 ;
    wire [3:0] \HMEMC_16_1/ntSRB_IOL2_TS_CTRL ;
    wire [7:0] \HMEMC_16_1/ntSRB_IOL2_TX_DATA ;
    wire [3:0] \HMEMC_16_1/ntSRB_IOL3_TS_CTRL ;
    wire [7:0] \HMEMC_16_1/ntSRB_IOL3_TX_DATA ;
    wire [3:0] \HMEMC_16_1/ntSRB_IOL4_TS_CTRL ;
    wire [31:0] \HMEMC_16_1/nt_DFI_ADDRESS ;
    wire [5:0] \HMEMC_16_1/nt_DFI_BANK ;
    wire [1:0] \HMEMC_16_1/nt_DFI_CAS_N ;
    wire [1:0] \HMEMC_16_1/nt_DFI_CKE ;
    wire [1:0] \HMEMC_16_1/nt_DFI_CS ;
    wire \HMEMC_16_1/nt_DFI_CTRLUPD_ACK ;
    wire \HMEMC_16_1/nt_DFI_CTRLUPD_REQ ;
    wire \HMEMC_16_1/nt_DFI_DRAM_CLK_DISABLE ;
    wire [4:0] \HMEMC_16_1/nt_DFI_FREQUENCY ;
    wire \HMEMC_16_1/nt_DFI_INIT_COMPLETE ;
    wire \HMEMC_16_1/nt_DFI_INIT_START ;
    wire \HMEMC_16_1/nt_DFI_LP_ACK ;
    wire \HMEMC_16_1/nt_DFI_LP_REQ ;
    wire [3:0] \HMEMC_16_1/nt_DFI_LP_WAKEUP ;
    wire [1:0] \HMEMC_16_1/nt_DFI_ODT ;
    wire \HMEMC_16_1/nt_DFI_PHYUPD_ACK ;
    wire \HMEMC_16_1/nt_DFI_PHYUPD_REQ ;
    wire [1:0] \HMEMC_16_1/nt_DFI_PHYUPD_TYPE ;
    wire [1:0] \HMEMC_16_1/nt_DFI_RAS_N ;
    wire [63:0] \HMEMC_16_1/nt_DFI_RDDATA ;
    wire [3:0] \HMEMC_16_1/nt_DFI_RDDATA_EN ;
    wire [3:0] \HMEMC_16_1/nt_DFI_RDDATA_VALID ;
    wire [1:0] \HMEMC_16_1/nt_DFI_RESET_N ;
    wire [1:0] \HMEMC_16_1/nt_DFI_WE_N ;
    wire [63:0] \HMEMC_16_1/nt_DFI_WRDATA ;
    wire [3:0] \HMEMC_16_1/nt_DFI_WRDATA_EN ;
    wire [7:0] \HMEMC_16_1/nt_DFI_WRDATA_MASK ;
    wire \IOL_7_5/ntDI ;
    wire \IOL_7_6/MIPI_OUT/_N1 ;
    wire \IOL_7_6/MIPI_OUT/_N3 ;
    wire \IOL_7_9/MIPI_OUT/_N1 ;
    wire \IOL_7_9/MIPI_OUT/_N3 ;
    wire \IOL_7_9/ODDR/_N2 ;
    wire \IOL_7_9/OFF/_N2 ;
    wire \IOL_7_9/ntTS_TO ;
    wire \IOL_7_9/ntTX_DO ;
    wire \IOL_7_10/IFF/_N1 ;
    wire \IOL_7_10/IFF/_N2 ;
    wire \IOL_7_10/MIPI_OUT/_N1 ;
    wire \IOL_7_10/MIPI_OUT/_N3 ;
    wire \IOL_7_10/ODDR/_N2 ;
    wire \IOL_7_10/ntDIN ;
    wire \IOL_7_10/ntDOUT ;
    wire \IOL_7_10/ntTS_TO ;
    wire \IOL_7_10/ntTX_DO ;
    wire \IOL_7_13/IFF/_N1 ;
    wire \IOL_7_13/IFF/_N2 ;
    wire \IOL_7_13/MIPI_OUT/_N1 ;
    wire \IOL_7_13/MIPI_OUT/_N3 ;
    wire \IOL_7_13/ODDR/_N2 ;
    wire \IOL_7_13/ntDIN ;
    wire \IOL_7_13/ntDOUT ;
    wire \IOL_7_13/ntTS_TO ;
    wire \IOL_7_13/ntTX_DO ;
    wire \IOL_7_14/IFF/_N1 ;
    wire \IOL_7_14/IFF/_N2 ;
    wire \IOL_7_14/MIPI_OUT/_N1 ;
    wire \IOL_7_14/MIPI_OUT/_N3 ;
    wire \IOL_7_14/ODDR/_N2 ;
    wire \IOL_7_14/ntDIN ;
    wire \IOL_7_14/ntDOUT ;
    wire \IOL_7_14/ntTS_TO ;
    wire \IOL_7_14/ntTX_DO ;
    wire \IOL_7_17/IFF/_N1 ;
    wire \IOL_7_17/IFF/_N2 ;
    wire \IOL_7_17/MIPI_OUT/_N1 ;
    wire \IOL_7_17/MIPI_OUT/_N3 ;
    wire \IOL_7_17/ODDR/_N2 ;
    wire \IOL_7_17/ntDIN ;
    wire \IOL_7_17/ntDOUT ;
    wire \IOL_7_17/ntTS_TO ;
    wire \IOL_7_17/ntTX_DO ;
    wire \IOL_7_18/IFF/_N1 ;
    wire \IOL_7_18/IFF/_N2 ;
    wire \IOL_7_18/MIPI_OUT/_N1 ;
    wire \IOL_7_18/MIPI_OUT/_N3 ;
    wire \IOL_7_18/ODDR/_N2 ;
    wire \IOL_7_18/ntDIN ;
    wire \IOL_7_18/ntDOUT ;
    wire \IOL_7_18/ntTS_TO ;
    wire \IOL_7_18/ntTX_DO ;
    wire \IOL_7_22/MIPI_OUT/_N1 ;
    wire \IOL_7_22/MIPI_OUT/_N3 ;
    wire \IOL_7_22/ODDR/_N2 ;
    wire \IOL_7_22/OFF/_N2 ;
    wire \IOL_7_22/ntDI ;
    wire \IOL_7_22/ntTS_TO ;
    wire \IOL_7_22/ntTX_DO ;
    wire \IOL_7_33/IFF/_N1 ;
    wire \IOL_7_33/IFF/_N2 ;
    wire \IOL_7_33/MIPI_OUT/_N1 ;
    wire \IOL_7_33/MIPI_OUT/_N3 ;
    wire \IOL_7_33/ODDR/_N2 ;
    wire \IOL_7_33/ntDIN ;
    wire \IOL_7_33/ntDOUT ;
    wire \IOL_7_33/ntTS_TO ;
    wire \IOL_7_33/ntTX_DO ;
    wire \IOL_7_34/IFF/_N1 ;
    wire \IOL_7_34/IFF/_N2 ;
    wire \IOL_7_34/MIPI_OUT/_N1 ;
    wire \IOL_7_34/MIPI_OUT/_N3 ;
    wire \IOL_7_34/ODDR/_N2 ;
    wire \IOL_7_34/ntDIN ;
    wire \IOL_7_34/ntDOUT ;
    wire \IOL_7_34/ntTS_TO ;
    wire \IOL_7_34/ntTX_DO ;
    wire \IOL_7_37/IFF/_N1 ;
    wire \IOL_7_37/IFF/_N2 ;
    wire \IOL_7_37/MIPI_OUT/_N1 ;
    wire \IOL_7_37/MIPI_OUT/_N3 ;
    wire \IOL_7_37/ODDR/_N2 ;
    wire \IOL_7_37/ntDIN ;
    wire \IOL_7_37/ntDOUT ;
    wire \IOL_7_37/ntTS_TO ;
    wire \IOL_7_37/ntTX_DO ;
    wire \IOL_7_46/MIPI_OUT/_N1 ;
    wire \IOL_7_46/MIPI_OUT/_N3 ;
    wire \IOL_7_46/ODDR/_N2 ;
    wire \IOL_7_46/OFF/_N2 ;
    wire \IOL_7_46/ntDO ;
    wire \IOL_7_46/ntTO ;
    wire \IOL_7_46/ntTS_TO ;
    wire \IOL_7_46/ntTX_DO ;
    wire \IOL_7_49/MIPI_OUT/_N1 ;
    wire \IOL_7_49/MIPI_OUT/_N3 ;
    wire \IOL_7_49/ODDR/_N2 ;
    wire \IOL_7_49/OFF/_N2 ;
    wire \IOL_7_49/ntTS_TO ;
    wire \IOL_7_49/ntTX_DO ;
    wire \IOL_7_50/MIPI_OUT/_N1 ;
    wire \IOL_7_50/MIPI_OUT/_N3 ;
    wire \IOL_7_50/ODDR/_N2 ;
    wire \IOL_7_50/OFF/_N2 ;
    wire \IOL_7_50/ntTS_TO ;
    wire \IOL_7_50/ntTX_DO ;
    wire \IOL_7_73/MIPI_OUT/_N1 ;
    wire \IOL_7_73/MIPI_OUT/_N3 ;
    wire \IOL_7_73/ODDR/_N2 ;
    wire \IOL_7_73/OFF/_N2 ;
    wire \IOL_7_73/ntTS_TO ;
    wire \IOL_7_73/ntTX_DO ;
    wire \IOL_7_74/MIPI_OUT/_N1 ;
    wire \IOL_7_74/MIPI_OUT/_N3 ;
    wire \IOL_7_74/ODDR/_N2 ;
    wire \IOL_7_74/OFF/_N2 ;
    wire \IOL_7_74/ntTS_TO ;
    wire \IOL_7_74/ntTX_DO ;
    wire \IOL_7_77/MIPI_OUT/_N1 ;
    wire \IOL_7_77/MIPI_OUT/_N3 ;
    wire \IOL_7_77/ODDR/_N2 ;
    wire \IOL_7_77/OFF/_N2 ;
    wire \IOL_7_77/ntTS_TO ;
    wire \IOL_7_77/ntTX_DO ;
    wire \IOL_7_78/MIPI_OUT/_N1 ;
    wire \IOL_7_78/MIPI_OUT/_N3 ;
    wire \IOL_7_78/ODDR/_N2 ;
    wire \IOL_7_78/OFF/_N2 ;
    wire \IOL_7_78/ntTS_TO ;
    wire \IOL_7_78/ntTX_DO ;
    wire \IOL_7_81/MIPI_OUT/_N1 ;
    wire \IOL_7_81/MIPI_OUT/_N3 ;
    wire \IOL_7_81/ODDR/_N2 ;
    wire \IOL_7_81/OFF/_N2 ;
    wire \IOL_7_81/ntTS_TO ;
    wire \IOL_7_81/ntTX_DO ;
    wire \IOL_7_82/MIPI_OUT/_N1 ;
    wire \IOL_7_82/MIPI_OUT/_N3 ;
    wire \IOL_7_82/ODDR/_N2 ;
    wire \IOL_7_82/OFF/_N2 ;
    wire \IOL_7_82/ntTS_TO ;
    wire \IOL_7_82/ntTX_DO ;
    wire \IOL_7_86/IFF/_N1 ;
    wire \IOL_7_86/IFF/_N2 ;
    wire \IOL_7_86/MIPI_OUT/_N1 ;
    wire \IOL_7_86/MIPI_OUT/_N3 ;
    wire \IOL_7_86/ODDR/_N2 ;
    wire \IOL_7_86/ntDIN ;
    wire \IOL_7_86/ntDOUT ;
    wire \IOL_7_86/ntTS_TO ;
    wire \IOL_7_86/ntTX_DO ;
    wire \IOL_7_89/IFF/_N1 ;
    wire \IOL_7_89/IFF/_N2 ;
    wire \IOL_7_89/MIPI_OUT/_N1 ;
    wire \IOL_7_89/MIPI_OUT/_N3 ;
    wire \IOL_7_89/ODDR/_N2 ;
    wire \IOL_7_89/ntDIN ;
    wire \IOL_7_89/ntDOUT ;
    wire \IOL_7_89/ntTS_TO ;
    wire \IOL_7_89/ntTX_DO ;
    wire \IOL_7_90/IFF/_N1 ;
    wire \IOL_7_90/IFF/_N2 ;
    wire \IOL_7_90/MIPI_OUT/_N1 ;
    wire \IOL_7_90/MIPI_OUT/_N3 ;
    wire \IOL_7_90/ODDR/_N2 ;
    wire \IOL_7_90/ntDIN ;
    wire \IOL_7_90/ntDOUT ;
    wire \IOL_7_90/ntTS_TO ;
    wire \IOL_7_90/ntTX_DO ;
    wire \IOL_7_102/MIPI_OUT/_N1 ;
    wire \IOL_7_102/MIPI_OUT/_N3 ;
    wire \IOL_7_102/ODDR/_N2 ;
    wire \IOL_7_102/OFF/_N2 ;
    wire \IOL_7_102/ntDI ;
    wire \IOL_7_102/ntTS_TO ;
    wire \IOL_7_102/ntTX_DO ;
    wire \IOL_7_105/IFF/_N1 ;
    wire \IOL_7_105/IFF/_N2 ;
    wire \IOL_7_105/MIPI_OUT/_N1 ;
    wire \IOL_7_105/MIPI_OUT/_N3 ;
    wire \IOL_7_105/ODDR/_N2 ;
    wire \IOL_7_105/ntDIN ;
    wire \IOL_7_105/ntDOUT ;
    wire \IOL_7_105/ntTS_TO ;
    wire \IOL_7_105/ntTX_DO ;
    wire \IOL_7_106/IFF/_N1 ;
    wire \IOL_7_106/IFF/_N2 ;
    wire \IOL_7_106/MIPI_OUT/_N1 ;
    wire \IOL_7_106/MIPI_OUT/_N3 ;
    wire \IOL_7_106/ODDR/_N2 ;
    wire \IOL_7_106/ntDIN ;
    wire \IOL_7_106/ntDOUT ;
    wire \IOL_7_106/ntTS_TO ;
    wire \IOL_7_106/ntTX_DO ;
    wire \IOL_7_109/IFF/_N1 ;
    wire \IOL_7_109/IFF/_N2 ;
    wire \IOL_7_109/MIPI_OUT/_N1 ;
    wire \IOL_7_109/MIPI_OUT/_N3 ;
    wire \IOL_7_109/ODDR/_N2 ;
    wire \IOL_7_109/ntDIN ;
    wire \IOL_7_109/ntDOUT ;
    wire \IOL_7_109/ntTS_TO ;
    wire \IOL_7_109/ntTX_DO ;
    wire \IOL_7_110/IFF/_N1 ;
    wire \IOL_7_110/IFF/_N2 ;
    wire \IOL_7_110/MIPI_OUT/_N1 ;
    wire \IOL_7_110/MIPI_OUT/_N3 ;
    wire \IOL_7_110/ODDR/_N2 ;
    wire \IOL_7_110/ntDIN ;
    wire \IOL_7_110/ntDOUT ;
    wire \IOL_7_110/ntTS_TO ;
    wire \IOL_7_110/ntTX_DO ;
    wire \IOL_7_113/IFF/_N1 ;
    wire \IOL_7_113/IFF/_N2 ;
    wire \IOL_7_113/MIPI_OUT/_N1 ;
    wire \IOL_7_113/MIPI_OUT/_N3 ;
    wire \IOL_7_113/ODDR/_N2 ;
    wire \IOL_7_113/ntDIN ;
    wire \IOL_7_113/ntDOUT ;
    wire \IOL_7_113/ntTS_TO ;
    wire \IOL_7_113/ntTX_DO ;
    wire \IOL_7_114/MIPI_OUT/_N1 ;
    wire \IOL_7_114/MIPI_OUT/_N3 ;
    wire \IOL_7_114/ODDR/_N2 ;
    wire \IOL_7_114/OFF/_N2 ;
    wire \IOL_7_114/ntTS_TO ;
    wire \IOL_7_114/ntTX_DO ;
    wire \IOL_7_117/ntDI ;
    wire \IOL_7_118/MIPI_OUT/_N1 ;
    wire \IOL_7_118/MIPI_OUT/_N3 ;
    wire \IOL_7_129/MIPI_OUT/_N1 ;
    wire \IOL_7_129/MIPI_OUT/_N3 ;
    wire \IOL_7_129/ODDR/_N2 ;
    wire \IOL_7_129/OFF/_N2 ;
    wire \IOL_7_129/ntTS_TO ;
    wire \IOL_7_129/ntTX_DO ;
    wire \IOL_7_130/MIPI_OUT/_N1 ;
    wire \IOL_7_130/MIPI_OUT/_N3 ;
    wire \IOL_7_130/ODDR/_N2 ;
    wire \IOL_7_130/OFF/_N2 ;
    wire \IOL_7_130/ntTS_TO ;
    wire \IOL_7_130/ntTX_DO ;
    wire \IOL_7_133/MIPI_OUT/_N1 ;
    wire \IOL_7_133/MIPI_OUT/_N3 ;
    wire \IOL_7_133/ODDR/_N2 ;
    wire \IOL_7_133/OFF/_N2 ;
    wire \IOL_7_133/ntTS_TO ;
    wire \IOL_7_133/ntTX_DO ;
    wire \IOL_7_134/MIPI_OUT/_N1 ;
    wire \IOL_7_134/MIPI_OUT/_N3 ;
    wire \IOL_7_134/ODDR/_N2 ;
    wire \IOL_7_134/OFF/_N2 ;
    wire \IOL_7_134/ntTS_TO ;
    wire \IOL_7_134/ntTX_DO ;
    wire \IOL_7_137/MIPI_OUT/_N1 ;
    wire \IOL_7_137/MIPI_OUT/_N3 ;
    wire \IOL_7_137/ODDR/_N2 ;
    wire \IOL_7_137/OFF/_N2 ;
    wire \IOL_7_137/ntTS_TO ;
    wire \IOL_7_137/ntTX_DO ;
    wire \IOL_7_138/MIPI_OUT/_N1 ;
    wire \IOL_7_138/MIPI_OUT/_N3 ;
    wire \IOL_7_138/ODDR/_N2 ;
    wire \IOL_7_138/OFF/_N2 ;
    wire \IOL_7_138/ntTS_TO ;
    wire \IOL_7_138/ntTX_DO ;
    wire \IOL_7_141/MIPI_OUT/_N1 ;
    wire \IOL_7_141/MIPI_OUT/_N3 ;
    wire \IOL_7_141/ODDR/_N2 ;
    wire \IOL_7_141/OFF/_N2 ;
    wire \IOL_7_141/ntTS_TO ;
    wire \IOL_7_141/ntTX_DO ;
    wire \IOL_7_142/MIPI_OUT/_N1 ;
    wire \IOL_7_142/MIPI_OUT/_N3 ;
    wire \IOL_7_142/ODDR/_N2 ;
    wire \IOL_7_142/OFF/_N2 ;
    wire \IOL_7_142/ntTS_TO ;
    wire \IOL_7_142/ntTX_DO ;
    wire \IOL_7_145/MIPI_OUT/_N1 ;
    wire \IOL_7_145/MIPI_OUT/_N3 ;
    wire \IOL_7_145/ODDR/_N2 ;
    wire \IOL_7_145/OFF/_N2 ;
    wire \IOL_7_145/ntTS_TO ;
    wire \IOL_7_145/ntTX_DO ;
    wire \IOL_7_146/MIPI_OUT/_N1 ;
    wire \IOL_7_146/MIPI_OUT/_N3 ;
    wire \IOL_7_146/ODDR/_N2 ;
    wire \IOL_7_146/OFF/_N2 ;
    wire \IOL_7_146/ntTS_TO ;
    wire \IOL_7_146/ntTX_DO ;
    wire \IOL_7_157/MIPI_OUT/_N1 ;
    wire \IOL_7_157/MIPI_OUT/_N3 ;
    wire \IOL_7_158/MIPI_OUT/_N1 ;
    wire \IOL_7_158/MIPI_OUT/_N3 ;
    wire \IOL_7_158/ODDR/_N2 ;
    wire \IOL_7_158/OFF/_N2 ;
    wire \IOL_7_158/ntTS_TO ;
    wire \IOL_7_158/ntTX_DO ;
    wire \IOL_7_161/MIPI_OUT/_N1 ;
    wire \IOL_7_161/MIPI_OUT/_N3 ;
    wire \IOL_7_161/ODDR/_N2 ;
    wire \IOL_7_161/OFF/_N2 ;
    wire \IOL_7_161/ntTS_TO ;
    wire \IOL_7_161/ntTX_DO ;
    wire \IOL_7_166/MIPI_OUT/_N1 ;
    wire \IOL_7_166/MIPI_OUT/_N3 ;
    wire \IOL_7_166/ODDR/_N2 ;
    wire \IOL_7_166/OFF/_N2 ;
    wire \IOL_7_166/ntTS_TO ;
    wire \IOL_7_166/ntTX_DO ;
    wire \IOL_7_169/MIPI_OUT/_N1 ;
    wire \IOL_7_169/MIPI_OUT/_N3 ;
    wire \IOL_7_169/ODDR/_N2 ;
    wire \IOL_7_169/OFF/_N2 ;
    wire \IOL_7_169/ntTS_TO ;
    wire \IOL_7_169/ntTX_DO ;
    wire \IOL_7_170/MIPI_OUT/_N1 ;
    wire \IOL_7_170/MIPI_OUT/_N3 ;
    wire \IOL_7_170/ODDR/_N2 ;
    wire \IOL_7_170/OFF/_N2 ;
    wire \IOL_7_170/ntTS_TO ;
    wire \IOL_7_170/ntTX_DO ;
    wire \IOL_7_173/MIPI_OUT/_N1 ;
    wire \IOL_7_173/MIPI_OUT/_N3 ;
    wire \IOL_7_173/ODDR/_N2 ;
    wire \IOL_7_173/OFF/_N2 ;
    wire \IOL_7_173/ntTS_TO ;
    wire \IOL_7_173/ntTX_DO ;
    wire \IOL_7_174/MIPI_OUT/_N1 ;
    wire \IOL_7_174/MIPI_OUT/_N3 ;
    wire \IOL_7_174/ODDR/_N2 ;
    wire \IOL_7_174/OFF/_N2 ;
    wire \IOL_7_174/ntTS_TO ;
    wire \IOL_7_174/ntTX_DO ;
    wire \IOL_151_118/MIPI_OUT/_N1 ;
    wire \IOL_151_118/MIPI_OUT/_N3 ;
    wire \IOL_151_158/MIPI_OUT/_N1 ;
    wire \IOL_151_158/MIPI_OUT/_N3 ;
    wire \IOL_151_170/MIPI_OUT/_N1 ;
    wire \IOL_151_170/MIPI_OUT/_N3 ;
    wire \IOL_151_297/MIPI_OUT/_N1 ;
    wire \IOL_151_297/MIPI_OUT/_N3 ;
    wire \IOL_151_297/ODDR/_N2 ;
    wire \IOL_151_297/ntTS_TO ;
    wire \IOL_151_297/ntTX_DO ;
    wire \IOL_151_298/MIPI_OUT/_N1 ;
    wire \IOL_151_298/MIPI_OUT/_N3 ;
    wire \IOL_151_298/ODDR/_N2 ;
    wire \IOL_151_298/ntTS_TO ;
    wire \IOL_151_298/ntTX_DO ;
    wire \IOL_151_321/MIPI_OUT/_N1 ;
    wire \IOL_151_321/MIPI_OUT/_N3 ;
    wire \IOL_151_321/ODDR/_N2 ;
    wire \IOL_151_321/ntTS_TO ;
    wire \IOL_151_321/ntTX_DO ;
    wire \IOL_151_322/MIPI_OUT/_N1 ;
    wire \IOL_151_322/MIPI_OUT/_N3 ;
    wire \IOL_151_322/ODDR/_N2 ;
    wire \IOL_151_322/ntTS_TO ;
    wire \IOL_151_322/ntTX_DO ;
    wire \IOL_151_337/MIPI_OUT/_N1 ;
    wire \IOL_151_337/MIPI_OUT/_N3 ;
    wire \IOL_151_337/ODDR/_N2 ;
    wire \IOL_151_337/ntTS_TO ;
    wire \IOL_151_337/ntTX_DO ;
    wire \IOL_151_338/MIPI_OUT/_N1 ;
    wire \IOL_151_338/MIPI_OUT/_N3 ;
    wire \IOL_151_338/ODDR/_N2 ;
    wire \IOL_151_338/ntTS_TO ;
    wire \IOL_151_338/ntTX_DO ;
    wire \IOL_151_349/MIPI_OUT/_N1 ;
    wire \IOL_151_349/MIPI_OUT/_N3 ;
    wire \IOL_151_349/ODDR/_N2 ;
    wire \IOL_151_349/ntTS_TO ;
    wire \IOL_151_349/ntTX_DO ;
    wire \IOL_151_350/MIPI_OUT/_N1 ;
    wire \IOL_151_350/MIPI_OUT/_N3 ;
    wire \IOL_151_350/ODDR/_N2 ;
    wire \IOL_151_350/ntTS_TO ;
    wire \IOL_151_350/ntTX_DO ;
    wire N9;
    wire _N0;
    wire _N1;
    wire _N2;
    wire _N3;
    wire _N4;
    wire _N5;
    wire _N6;
    wire _N7;
    wire _N8;
    wire _N9;
    wire _N10;
    wire _N11;
    wire _N12;
    wire _N13;
    wire _N14;
    wire _N15;
    wire _N16;
    wire _N17;
    wire _N18;
    wire _N19;
    wire _N20;
    wire _N21;
    wire _N22;
    wire _N23;
    wire _N24;
    wire _N25;
    wire _N26;
    wire _N27;
    wire _N28;
    wire _N29;
    wire _N30;
    wire _N31;
    wire _N32;
    wire _N33;
    wire _N34;
    wire _N35;
    wire _N36;
    wire _N37;
    wire _N38;
    wire _N39;
    wire _N40;
    wire _N41;
    wire _N42;
    wire _N43;
    wire _N44;
    wire _N45;
    wire _N46;
    wire _N47;
    wire _N48;
    wire _N49;
    wire _N50;
    wire _N51;
    wire _N52;
    wire _N53;
    wire _N54;
    wire _N55;
    wire _N56;
    wire _N57;
    wire _N58;
    wire _N59;
    wire _N60;
    wire _N61;
    wire _N62;
    wire _N63;
    wire _N64;
    wire _N65;
    wire _N66;
    wire _N67;
    wire _N68;
    wire _N69;
    wire _N70;
    wire _N71;
    wire _N72;
    wire _N73;
    wire _N74;
    wire _N75;
    wire _N76;
    wire _N77;
    wire _N78;
    wire _N79;
    wire _N80;
    wire _N81;
    wire _N82;
    wire _N83;
    wire _N84;
    wire _N85;
    wire _N86;
    wire _N87;
    wire _N88;
    wire _N89;
    wire _N90;
    wire _N91;
    wire _N92;
    wire _N93;
    wire _N94;
    wire _N95;
    wire _N96;
    wire _N97;
    wire _N98;
    wire _N99;
    wire _N100;
    wire _N101;
    wire _N102;
    wire _N103;
    wire _N104;
    wire _N105;
    wire _N106;
    wire _N107;
    wire _N108;
    wire _N109;
    wire _N110;
    wire _N111;
    wire _N112;
    wire _N113;
    wire _N114;
    wire _N115;
    wire _N116;
    wire _N117;
    wire _N118;
    wire _N119;
    wire _N120;
    wire _N121;
    wire _N122;
    wire _N123;
    wire _N124;
    wire _N125;
    wire _N126;
    wire _N127;
    wire _N128;
    wire _N129;
    wire _N130;
    wire _N131;
    wire _N132;
    wire _N133;
    wire _N134;
    wire _N135;
    wire _N136;
    wire _N137;
    wire _N138;
    wire _N139;
    wire _N140;
    wire _N141;
    wire _N142;
    wire _N143;
    wire _N144;
    wire _N145;
    wire _N146;
    wire _N147;
    wire _N148;
    wire _N149;
    wire _N150;
    wire _N151;
    wire _N152;
    wire _N153;
    wire _N154;
    wire _N155;
    wire _N156;
    wire _N157;
    wire _N158;
    wire _N159;
    wire _N160;
    wire _N161;
    wire _N162;
    wire _N163;
    wire _N164;
    wire _N165;
    wire _N166;
    wire _N167;
    wire _N168;
    wire _N169;
    wire _N170;
    wire _N171;
    wire _N172;
    wire _N173;
    wire _N174;
    wire _N175;
    wire _N176;
    wire _N177;
    wire _N178;
    wire _N179;
    wire _N180;
    wire _N181;
    wire _N182;
    wire _N183;
    wire _N184;
    wire _N185;
    wire _N186;
    wire _N187;
    wire _N188;
    wire _N189;
    wire _N190;
    wire _N192;
    wire _N193;
    wire _N194;
    wire _N195;
    wire _N196;
    wire _N197;
    wire _N198;
    wire _N199;
    wire _N200;
    wire _N201;
    wire _N202;
    wire _N203;
    wire _N204;
    wire _N205;
    wire _N206;
    wire _N207;
    wire _N208;
    wire _N209;
    wire _N210;
    wire _N211;
    wire _N212;
    wire _N213;
    wire _N214;
    wire clkout0_wl_0;
    wire \cmos_write_req_gen_m0/N6 ;
    wire \cmos_write_req_gen_m0/cmos_vsync_d0 ;
    wire \cmos_write_req_gen_m0/cmos_vsync_d1 ;
    wire \ddr_init_done_obuf/ntO ;
    wire \ddrphy_rst_done_obuf/ntO ;
    wire [9:0] \dvi_encoder_m0/blue ;
    wire [3:0] \dvi_encoder_m0/encb/N91 ;
    wire [4:0] \dvi_encoder_m0/encb/N125 ;
    wire [9:0] \dvi_encoder_m0/encb/N157 ;
    wire \dvi_encoder_m0/encb/N228 ;
    wire \dvi_encoder_m0/encb/N229 ;
    wire [4:0] \dvi_encoder_m0/encb/N245 ;
    wire [1:0] \dvi_encoder_m0/encb/N351 ;
    wire [1:0] \dvi_encoder_m0/encb/N354 ;
    wire [1:0] \dvi_encoder_m0/encb/N365 ;
    wire [1:0] \dvi_encoder_m0/encb/N368 ;
    wire \dvi_encoder_m0/encb/_N453 ;
    wire \dvi_encoder_m0/encb/_N465 ;
    wire \dvi_encoder_m0/encb/_N506 ;
    wire \dvi_encoder_m0/encb/_N522 ;
    wire \dvi_encoder_m0/encb/_N682 ;
    wire \dvi_encoder_m0/encb/_N1201 ;
    wire \dvi_encoder_m0/encb/_N1207 ;
    wire \dvi_encoder_m0/encb/_N3209 ;
    wire \dvi_encoder_m0/encb/_N3311 ;
    wire \dvi_encoder_m0/encb/c0_q ;
    wire \dvi_encoder_m0/encb/c1_q ;
    wire \dvi_encoder_m0/encb/c1_reg ;
    wire [4:0] \dvi_encoder_m0/encb/cnt ;
    wire \dvi_encoder_m0/encb/de_q ;
    wire \dvi_encoder_m0/encb/de_reg ;
    wire \dvi_encoder_m0/encb/decision1 ;
    wire \dvi_encoder_m0/encb/decision3 ;
    wire [7:0] \dvi_encoder_m0/encb/din_q ;
    wire [5:0] \dvi_encoder_m0/encb/dvi_encoder_m0/encb/N243_5.co ;
    wire [3:0] \dvi_encoder_m0/encb/n0q_m ;
    wire [3:0] \dvi_encoder_m0/encb/n1d ;
    wire [3:0] \dvi_encoder_m0/encb/n1q_m ;
    wire [4:0] \dvi_encoder_m0/encb/nb1 ;
    wire [4:0] \dvi_encoder_m0/encb/nb2 ;
    wire [4:0] \dvi_encoder_m0/encb/nb3 ;
    wire [4:0] \dvi_encoder_m0/encb/nb4 ;
    wire [4:0] \dvi_encoder_m0/encb/nb5 ;
    wire [4:0] \dvi_encoder_m0/encb/nb6 ;
    wire [4:0] \dvi_encoder_m0/encb/nb7 ;
    wire [4:0] \dvi_encoder_m0/encb/nb9 ;
    wire [8:0] \dvi_encoder_m0/encb/q_m ;
    wire [8:0] \dvi_encoder_m0/encb/q_m_reg ;
    wire [3:0] \dvi_encoder_m0/encg/N91 ;
    wire [4:0] \dvi_encoder_m0/encg/N125 ;
    wire \dvi_encoder_m0/encg/N172 ;
    wire \dvi_encoder_m0/encg/N228 ;
    wire \dvi_encoder_m0/encg/N229 ;
    wire [4:0] \dvi_encoder_m0/encg/N245 ;
    wire [1:0] \dvi_encoder_m0/encg/N351 ;
    wire [1:0] \dvi_encoder_m0/encg/N354 ;
    wire [1:0] \dvi_encoder_m0/encg/N365 ;
    wire [1:0] \dvi_encoder_m0/encg/N368 ;
    wire \dvi_encoder_m0/encg/_N533 ;
    wire \dvi_encoder_m0/encg/_N545 ;
    wire \dvi_encoder_m0/encg/_N590 ;
    wire \dvi_encoder_m0/encg/_N606 ;
    wire \dvi_encoder_m0/encg/_N678 ;
    wire \dvi_encoder_m0/encg/_N1226 ;
    wire \dvi_encoder_m0/encg/_N1232 ;
    wire \dvi_encoder_m0/encg/_N3160 ;
    wire [4:0] \dvi_encoder_m0/encg/cnt ;
    wire \dvi_encoder_m0/encg/decision1 ;
    wire \dvi_encoder_m0/encg/decision3 ;
    wire [7:0] \dvi_encoder_m0/encg/din_q ;
    wire [5:0] \dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co ;
    wire [3:0] \dvi_encoder_m0/encg/n0q_m ;
    wire [3:0] \dvi_encoder_m0/encg/n1d ;
    wire [3:0] \dvi_encoder_m0/encg/n1q_m ;
    wire [4:0] \dvi_encoder_m0/encg/nb1 ;
    wire [4:0] \dvi_encoder_m0/encg/nb2 ;
    wire [4:0] \dvi_encoder_m0/encg/nb3 ;
    wire [4:0] \dvi_encoder_m0/encg/nb4 ;
    wire [4:0] \dvi_encoder_m0/encg/nb5 ;
    wire [4:0] \dvi_encoder_m0/encg/nb6 ;
    wire [4:0] \dvi_encoder_m0/encg/nb7 ;
    wire [4:0] \dvi_encoder_m0/encg/nb9 ;
    wire [8:0] \dvi_encoder_m0/encg/q_m ;
    wire [8:0] \dvi_encoder_m0/encg/q_m_reg ;
    wire [3:0] \dvi_encoder_m0/encr/N91 ;
    wire [4:0] \dvi_encoder_m0/encr/N125 ;
    wire \dvi_encoder_m0/encr/N172 ;
    wire \dvi_encoder_m0/encr/N228 ;
    wire \dvi_encoder_m0/encr/N229 ;
    wire [4:0] \dvi_encoder_m0/encr/N245 ;
    wire [1:0] \dvi_encoder_m0/encr/N351 ;
    wire [1:0] \dvi_encoder_m0/encr/N354 ;
    wire [1:0] \dvi_encoder_m0/encr/N365 ;
    wire [1:0] \dvi_encoder_m0/encr/N368 ;
    wire \dvi_encoder_m0/encr/_N18 ;
    wire \dvi_encoder_m0/encr/_N398 ;
    wire \dvi_encoder_m0/encr/_N625 ;
    wire \dvi_encoder_m0/encr/_N637 ;
    wire \dvi_encoder_m0/encr/_N689 ;
    wire \dvi_encoder_m0/encr/_N1251 ;
    wire \dvi_encoder_m0/encr/_N1257 ;
    wire \dvi_encoder_m0/encr/_N3183 ;
    wire [4:0] \dvi_encoder_m0/encr/cnt ;
    wire \dvi_encoder_m0/encr/decision1 ;
    wire \dvi_encoder_m0/encr/decision3 ;
    wire [7:0] \dvi_encoder_m0/encr/din_q ;
    wire [5:0] \dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co ;
    wire [3:0] \dvi_encoder_m0/encr/n0q_m ;
    wire [3:0] \dvi_encoder_m0/encr/n1d ;
    wire [3:0] \dvi_encoder_m0/encr/n1q_m ;
    wire [4:0] \dvi_encoder_m0/encr/nb1 ;
    wire [4:0] \dvi_encoder_m0/encr/nb2 ;
    wire [4:0] \dvi_encoder_m0/encr/nb3 ;
    wire [4:0] \dvi_encoder_m0/encr/nb4 ;
    wire [4:0] \dvi_encoder_m0/encr/nb5 ;
    wire [4:0] \dvi_encoder_m0/encr/nb6 ;
    wire [4:0] \dvi_encoder_m0/encr/nb7 ;
    wire [4:0] \dvi_encoder_m0/encr/nb9 ;
    wire [8:0] \dvi_encoder_m0/encr/q_m ;
    wire [8:0] \dvi_encoder_m0/encr/q_m_reg ;
    wire [9:0] \dvi_encoder_m0/green ;
    wire [9:0] \dvi_encoder_m0/red ;
    wire \dvi_encoder_m0/serdes_4b_10to1_m0/N59 ;
    wire \dvi_encoder_m0/serdes_4b_10to1_m0/N60 ;
    wire \dvi_encoder_m0/serdes_4b_10to1_m0/N68 ;
    wire \dvi_encoder_m0/serdes_4b_10to1_m0/N69 ;
    wire \dvi_encoder_m0/serdes_4b_10to1_m0/N77 ;
    wire \dvi_encoder_m0/serdes_4b_10to1_m0/N78 ;
    wire \dvi_encoder_m0/serdes_4b_10to1_m0/N86 ;
    wire \dvi_encoder_m0/serdes_4b_10to1_m0/N87 ;
    wire [4:0] \dvi_encoder_m0/serdes_4b_10to1_m0/N99 ;
    wire [2:0] \dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 ;
    wire [4:0] \dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h ;
    wire [4:0] \dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l ;
    wire [4:0] \dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h ;
    wire [4:0] \dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l ;
    wire [4:0] \dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h ;
    wire [4:0] \dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l ;
    wire [4:0] \dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h ;
    wire [4:0] \dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l ;
    wire \dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/ntO ;
    wire \dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/ntT ;
    wire \dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/ntO ;
    wire \dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/ntT ;
    wire \dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/ntO ;
    wire \dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/ntT ;
    wire \dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/ntO ;
    wire \dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/ntT ;
    wire \dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/ntO ;
    wire \dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/ntT ;
    wire \dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO ;
    wire \dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntT ;
    wire \dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/ntO ;
    wire \dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/ntT ;
    wire \dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/ntO ;
    wire \dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/ntT ;
    wire [10:0] \frame_read_write_m0/N1 ;
    wire [10:0] \frame_read_write_m0/N9 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/N61 ;
    wire [24:0] \frame_read_write_m0/frame_fifo_read_m0/N90 ;
    wire [24:0] \frame_read_write_m0/frame_fifo_read_m0/N93 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/N100 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/N115 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/N163 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/N182 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/N193 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/N211 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/_N720 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/_N724 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/_N728 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/_N767 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/_N771 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/_N775 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/_N779 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/_N786 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/_N790 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/_N794 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/_N798 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/_N1307 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/_N1323 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/_N3190 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/_N3197 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/_N3328 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/_N3331 ;
    wire [25:0] \frame_read_write_m0/frame_fifo_read_m0/frame_read_write_m0/frame_fifo_read_m0/N100.co ;
    wire [1:0] \frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0 ;
    wire [1:0] \frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1 ;
    wire [24:0] \frame_read_write_m0/frame_fifo_read_m0/read_cnt ;
    wire [24:0] \frame_read_write_m0/frame_fifo_read_m0/read_len_d0 ;
    wire [24:0] \frame_read_write_m0/frame_fifo_read_m0/read_len_latch ;
    wire \frame_read_write_m0/frame_fifo_read_m0/read_req_d0 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/read_req_d1 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/state_0 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/state_1 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/state_2 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/state_3 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/state_4 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/state_5 ;
    wire \frame_read_write_m0/frame_fifo_read_m0/state_6 ;
    wire [15:0] \frame_read_write_m0/frame_fifo_read_m0/wait_cnt ;
    wire [24:0] \frame_read_write_m0/frame_fifo_write_m0/N78 ;
    wire [24:0] \frame_read_write_m0/frame_fifo_write_m0/N81 ;
    wire \frame_read_write_m0/frame_fifo_write_m0/N89 ;
    wire \frame_read_write_m0/frame_fifo_write_m0/N147 ;
    wire \frame_read_write_m0/frame_fifo_write_m0/N166 ;
    wire \frame_read_write_m0/frame_fifo_write_m0/N177 ;
    wire \frame_read_write_m0/frame_fifo_write_m0/_N823 ;
    wire \frame_read_write_m0/frame_fifo_write_m0/_N827 ;
    wire \frame_read_write_m0/frame_fifo_write_m0/_N831 ;
    wire \frame_read_write_m0/frame_fifo_write_m0/_N835 ;
    wire \frame_read_write_m0/frame_fifo_write_m0/_N842 ;
    wire \frame_read_write_m0/frame_fifo_write_m0/_N846 ;
    wire \frame_read_write_m0/frame_fifo_write_m0/_N850 ;
    wire \frame_read_write_m0/frame_fifo_write_m0/_N854 ;
    wire \frame_read_write_m0/frame_fifo_write_m0/_N3164 ;
    wire \frame_read_write_m0/frame_fifo_write_m0/_N3165 ;
    wire [25:0] \frame_read_write_m0/frame_fifo_write_m0/frame_read_write_m0/frame_fifo_write_m0/N89.co ;
    wire \frame_read_write_m0/frame_fifo_write_m0/state_0 ;
    wire \frame_read_write_m0/frame_fifo_write_m0/state_1 ;
    wire \frame_read_write_m0/frame_fifo_write_m0/state_2 ;
    wire \frame_read_write_m0/frame_fifo_write_m0/state_3 ;
    wire \frame_read_write_m0/frame_fifo_write_m0/state_4 ;
    wire \frame_read_write_m0/frame_fifo_write_m0/state_5 ;
    wire [1:0] \frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0 ;
    wire [1:0] \frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1 ;
    wire [24:0] \frame_read_write_m0/frame_fifo_write_m0/write_cnt ;
    wire [24:0] \frame_read_write_m0/frame_fifo_write_m0/write_len_d1 ;
    wire [24:0] \frame_read_write_m0/frame_fifo_write_m0/write_len_latch ;
    wire \frame_read_write_m0/frame_fifo_write_m0/write_req_d0 ;
    wire \frame_read_write_m0/frame_fifo_write_m0/write_req_d1 ;
    wire \frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ;
    wire [10:0] \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 ;
    wire [11:0] \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 ;
    wire \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N861 ;
    wire \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N865 ;
    wire \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N873 ;
    wire \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N877 ;
    wire \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N3437 ;
    wire [10:0] \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N162.co ;
    wire [12:0] \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N165.co ;
    wire [11:0] \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N269_7.co ;
    wire [10:0] \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 ;
    wire [11:0] \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin ;
    wire \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty ;
    wire [11:0] \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr ;
    wire [11:0] \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr ;
    wire [10:0] \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 ;
    wire [10:0] \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 ;
    wire [10:0] \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b ;
    wire [10:0] \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin ;
    wire \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull ;
    wire [10:0] \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr ;
    wire [11:0] \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 ;
    wire [11:0] \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 ;
    wire [11:0] \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b ;
    wire [10:0] \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr ;
    wire [9:0] \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr ;
    wire \frame_read_write_m0/read_fifo_aclr ;
    wire [11:0] \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 ;
    wire [10:0] \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 ;
    wire \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162 ;
    wire \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N888 ;
    wire \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N892 ;
    wire \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N901 ;
    wire \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N905 ;
    wire \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N3421 ;
    wire \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N3424 ;
    wire \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N3432 ;
    wire \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N3433 ;
    wire [11:0] \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.co ;
    wire [11:0] \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.co ;
    wire [11:0] \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N297_7.co ;
    wire [10:0] \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 ;
    wire [10:0] \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin ;
    wire \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty ;
    wire [10:0] \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr ;
    wire [10:0] \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr ;
    wire [11:0] \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 ;
    wire [11:0] \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 ;
    wire [11:0] \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin ;
    wire \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ;
    wire [11:0] \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr ;
    wire [10:0] \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 ;
    wire [10:0] \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 ;
    wire [10:0] \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b ;
    wire [11:0] \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr ;
    wire [9:0] \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr ;
    wire [10:0] \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr ;
    wire \frame_read_write_m0/write_fifo_aclr ;
    wire hdmi_de;
    wire hdmi_hs;
    wire hdmi_vs;
    wire [7:0] in_hdmi_b;
    wire \in_hdmi_b_ibuf[0]/ntD ;
    wire \in_hdmi_b_ibuf[1]/ntD ;
    wire \in_hdmi_b_ibuf[2]/ntD ;
    wire \in_hdmi_b_ibuf[3]/ntD ;
    wire \in_hdmi_b_ibuf[4]/ntD ;
    wire \in_hdmi_b_ibuf[5]/ntD ;
    wire \in_hdmi_b_ibuf[6]/ntD ;
    wire \in_hdmi_b_ibuf[7]/ntD ;
    wire \in_hdmi_de_ibuf/ntD ;
    wire [7:0] in_hdmi_g;
    wire \in_hdmi_g_ibuf[0]/ntD ;
    wire \in_hdmi_g_ibuf[1]/ntD ;
    wire \in_hdmi_g_ibuf[2]/ntD ;
    wire \in_hdmi_g_ibuf[3]/ntD ;
    wire \in_hdmi_g_ibuf[4]/ntD ;
    wire \in_hdmi_g_ibuf[5]/ntD ;
    wire \in_hdmi_g_ibuf[6]/ntD ;
    wire \in_hdmi_g_ibuf[7]/ntD ;
    wire [7:0] in_hdmi_r;
    wire \in_hdmi_r_ibuf[0]/ntD ;
    wire \in_hdmi_r_ibuf[1]/ntD ;
    wire \in_hdmi_r_ibuf[2]/ntD ;
    wire \in_hdmi_r_ibuf[3]/ntD ;
    wire \in_hdmi_r_ibuf[4]/ntD ;
    wire \in_hdmi_r_ibuf[5]/ntD ;
    wire \in_hdmi_r_ibuf[6]/ntD ;
    wire \in_hdmi_r_ibuf[7]/ntD ;
    wire \in_hdmi_vs_ibuf/ntD ;
    wire \in_video_clk_ibuf/ntD ;
    wire iolotcmp_in_0;
    wire iolotcmp_in_1;
    wire iolotcmp_out_0;
    wire iolotcmp_out_1;
    wire iolotcmp_ts_0;
    wire iolotcmp_ts_1;
    wire iolotcmp_tsout_0;
    wire iolotcmp_tsout_1;
    wire nt_ddr_init_done;
    wire nt_ddrphy_rst_done;
    wire nt_in_hdmi_de;
    wire nt_in_hdmi_vs;
    wire [15:0] nt_pad_addr_ch0;
    wire [2:0] nt_pad_ba_ch0;
    wire [1:0] nt_pad_dm_rdqs_ch0;
    wire [15:0] nt_pad_dq_ch0;
    wire [1:0] nt_pad_dqs_ch0;
    wire [1:0] nt_pad_dqsn_ch0;
    wire nt_pll_lock;
    wire nt_rst_n;
    wire [2:0] nt_tmds_data_n;
    wire [2:0] nt_tmds_data_p;
    wire ntclkbufg_0;
    wire ntclkbufg_1;
    wire \pll_lock_obuf/ntO ;
    wire [24:0] rd_burst_addr;
    wire [63:0] rd_burst_data;
    wire rd_burst_finish;
    wire [10:0] rd_burst_len;
    wire rd_burst_req;
    wire [1:0] read_addr_index;
    wire [31:0] read_data;
    wire read_en;
    wire read_req;
    wire read_req_ack;
    wire \rst_n_ibuf/ntD ;
    wire [63:0] s00_axi_araddr;
    wire [7:0] s00_axi_arlen;
    wire s00_axi_arready;
    wire s00_axi_arvalid;
    wire [63:0] s00_axi_awaddr;
    wire [7:0] s00_axi_awlen;
    wire s00_axi_awready;
    wire s00_axi_awvalid;
    wire s00_axi_bready;
    wire s00_axi_rlast;
    wire s00_axi_rvalid;
    wire [63:0] s00_axi_wdata;
    wire s00_axi_wlast;
    wire s00_axi_wready;
    wire sys_clk_g;
    wire \sys_clk_ibuf/ntD ;
    wire [31:0] \u_aq_axi_master/DEBUG ;
    wire \u_aq_axi_master/N5 ;
    wire [20:0] \u_aq_axi_master/N76 ;
    wire [7:0] \u_aq_axi_master/N88 ;
    wire [7:0] \u_aq_axi_master/N104 ;
    wire [31:0] \u_aq_axi_master/N120 ;
    wire \u_aq_axi_master/N137 ;
    wire [20:0] \u_aq_axi_master/N227 ;
    wire [7:0] \u_aq_axi_master/N236 ;
    wire [31:0] \u_aq_axi_master/N245 ;
    wire [7:0] \u_aq_axi_master/N250 ;
    wire \u_aq_axi_master/N347 ;
    wire \u_aq_axi_master/N444 ;
    wire \u_aq_axi_master/N460 ;
    wire \u_aq_axi_master/N475 ;
    wire \u_aq_axi_master/N496 ;
    wire \u_aq_axi_master/N500 ;
    wire \u_aq_axi_master/N507 ;
    wire \u_aq_axi_master/N508 ;
    wire \u_aq_axi_master/N512 ;
    wire \u_aq_axi_master/N536 ;
    wire \u_aq_axi_master/N540 ;
    wire \u_aq_axi_master/N587 ;
    wire \u_aq_axi_master/_N2 ;
    wire \u_aq_axi_master/_N6 ;
    wire \u_aq_axi_master/_N7 ;
    wire \u_aq_axi_master/_N915 ;
    wire \u_aq_axi_master/_N919 ;
    wire \u_aq_axi_master/_N923 ;
    wire \u_aq_axi_master/_N927 ;
    wire \u_aq_axi_master/_N931 ;
    wire \u_aq_axi_master/_N935 ;
    wire \u_aq_axi_master/_N939 ;
    wire \u_aq_axi_master/_N948 ;
    wire \u_aq_axi_master/_N952 ;
    wire \u_aq_axi_master/_N956 ;
    wire \u_aq_axi_master/_N960 ;
    wire \u_aq_axi_master/_N964 ;
    wire \u_aq_axi_master/_N970 ;
    wire \u_aq_axi_master/_N974 ;
    wire \u_aq_axi_master/_N978 ;
    wire \u_aq_axi_master/_N982 ;
    wire \u_aq_axi_master/_N986 ;
    wire \u_aq_axi_master/_N1756 ;
    wire \u_aq_axi_master/_N1760 ;
    wire \u_aq_axi_master/_N2534 ;
    wire \u_aq_axi_master/_N3284 ;
    wire \u_aq_axi_master/_N3286 ;
    wire \u_aq_axi_master/_N3288 ;
    wire \u_aq_axi_master/_N3289 ;
    wire \u_aq_axi_master/_N3290 ;
    wire \u_aq_axi_master/_N3322 ;
    wire \u_aq_axi_master/_N3390 ;
    wire \u_aq_axi_master/_N3398 ;
    wire \u_aq_axi_master/_N3399 ;
    wire \u_aq_axi_master/_N3411 ;
    wire \u_aq_axi_master/_N3412 ;
    wire \u_aq_axi_master/_N3413 ;
    wire \u_aq_axi_master/_N3415 ;
    wire \u_aq_axi_master/_N3417 ;
    wire [31:0] \u_aq_axi_master/rd_fifo_cnt ;
    wire \u_aq_axi_master/rd_fifo_enable ;
    wire \u_aq_axi_master/rd_first_data ;
    wire \u_aq_axi_master/rd_state_0 ;
    wire \u_aq_axi_master/rd_state_2 ;
    wire \u_aq_axi_master/rd_state_3 ;
    wire \u_aq_axi_master/rd_state_4 ;
    wire \u_aq_axi_master/reg_r_last ;
    wire [31:0] \u_aq_axi_master/reg_rd_len ;
    wire \u_aq_axi_master/reg_w_last ;
    wire \u_aq_axi_master/reg_wvalid ;
    wire [32:0] \u_aq_axi_master/u_aq_axi_master/N23.co ;
    wire [21:0] \u_aq_axi_master/u_aq_axi_master/N76.co ;
    wire [8:0] \u_aq_axi_master/u_aq_axi_master/N104.co ;
    wire [21:0] \u_aq_axi_master/u_aq_axi_master/N227.co ;
    wire [8:0] \u_aq_axi_master/u_aq_axi_master/N250.co ;
    wire \u_aq_axi_master/wr_state_0 ;
    wire \u_aq_axi_master/wr_state_3 ;
    wire \u_aq_axi_master/wr_state_4 ;
    wire \u_aq_axi_master/wr_state_5 ;
    wire [11:0] \u_ipsl_hmic_h_top/ddrc_paddr ;
    wire [31:0] \u_ipsl_hmic_h_top/ddrc_pwdata ;
    wire \u_ipsl_hmic_h_top/global_reset_n ;
    wire \u_ipsl_hmic_h_top/pll_pclk ;
    wire \u_ipsl_hmic_h_top/pll_phy_clk_gate ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/ddrc_axi_reset1 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/ddrc_axi_reset2 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/ddrc_psel ;
    wire [31:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/prdata ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/pready ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N3 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N97_inv ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N104 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N110 ;
    wire [4:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N122 ;
    wire [5:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N131 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3356 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_done ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_axi_reset0 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_penable ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_psel ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N383 ;
    wire [8:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 ;
    wire [31:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N1154 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N1319 ;
    wire [6:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l ;
    wire [1:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h ;
    wire [1:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start ;
    wire [1:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_lock ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_ack ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_ack_rst_ctrl ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_iorst_ack ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_iorst_req ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_n ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req_rst_ctrl ;
    wire [1:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dqs_drift_h ;
    wire [1:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dqs_drift_l ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rstn ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_iol_rst ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_rst_dll ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N107 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/_N3181 ;
    wire [0:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/cnt ;
    wire [1:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N101 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N226 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N228 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N236 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N244 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N275_inv ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N277 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N1005 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N2533 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N2583 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N3345 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N3346 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N3359 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N3360 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N3381 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N3383 ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt ;
    wire [1:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d ;
    wire [1:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d ;
    wire [1:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d ;
    wire [1:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/rst_flag ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_0 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_1 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_2 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_3 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_4 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_5 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_6 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_7 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_8 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_10 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N23 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3 ;
    wire [2:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N59 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N76 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N83 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N88 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N310 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N316 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N352 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N355 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N358 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N365 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N368 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N371 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N374 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N394 ;
    wire [1:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N395 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N403 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N437 ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N458 ;
    wire [6:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N467 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N992 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N1046 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N1050 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N1054 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N1063 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N1091 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N2718 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3228 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3243 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3245 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3246 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3253 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3254 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3257 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3262 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3267 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3303 ;
    wire [15:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_req ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3 ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced ;
    wire [2:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_pos ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt ;
    wire [1:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1 ;
    wire [1:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_last ;
    wire [1:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt ;
    wire [1:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_d1 ;
    wire [1:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_last ;
    wire [1:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_req ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0 ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N35.co ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N239 ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N251 ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N263 ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N275 ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N287 ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N303 ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N315 ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N327 ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N381 ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N393 ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N405 ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N421 ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N433 ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N445 ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N457 ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N469 ;
    wire [59:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dll_freeze ;
    wire [4:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_clk_regional ;
    wire [11:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl ;
    wire [3:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl_tf2 ;
    wire [2:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_gatei ;
    wire [8:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl ;
    wire [8:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl ;
    wire [4:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst ;
    wire [4:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst_training_n ;
    wire [8:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl ;
    wire [23:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step ;
    wire [179:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl ;
    wire [59:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional ;
    wire [183:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_mem_rst_en ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_rst_dll ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_update_n ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dgts_h ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dgts_l ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step ;
    wire [1:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dqs_gate_ctrl_h ;
    wire [1:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dqs_gate_ctrl_l ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_gatei_h ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_gatei_l ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdel_ov_h ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdel_ov_l ;
    wire [2:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdqs_step_h ;
    wire [2:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdqs_step_l ;
    wire [2:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_clk_ctrl_h ;
    wire [2:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_clk_ctrl_l ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_valid_h ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_valid_l ;
    wire [2:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ctrl_h ;
    wire [2:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ctrl_l ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ov_h ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ov_l ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_h ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_l ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_clk_r ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_clk_r ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_90_0 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_90_1 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_01 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_03 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_04 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw290_0 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw290_1 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_0 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_1 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_01 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_03 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_04 ;
    wire [31:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 ;
    wire [31:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 ;
    wire [15:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 ;
    wire [15:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 ;
    wire [3:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_0 ;
    wire [3:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_1 ;
    wire [1:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_en_0 ;
    wire [1:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_en_1 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_gate_to_loop_0 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_gate_to_loop_1 ;
    wire [2:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 ;
    wire [2:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 ;
    wire [2:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 ;
    wire [2:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/ntDIFFIN ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/ntDIFFIN ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_01_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_03_dut/ntI ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_03_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_03_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntI ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntI ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_06_dut/ntI ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_06_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_06_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_07_dut/ntI ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_07_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_07_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_10_dut/ntI ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_10_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_10_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_11_dut/ntI ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_11_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_11_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntI ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/ntO1 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/ntT1 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_27_dut/ntI ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_27_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_27_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_28_dut/ntI ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_28_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_28_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_29_dut/ntI ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_29_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_29_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_32_dut/ntI ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_32_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_32_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_33_dut/ntI ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_33_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_33_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_34_dut/ntI ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_34_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_34_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_35_dut/ntI ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_35_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_35_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_36_dut/ntI ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_36_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_36_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_39_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_50_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_50_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/ntO ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/ntT ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01 ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_02 ;
    wire [63:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr ;
    wire [11:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba ;
    wire [55:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en ;
    wire [3:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cas_n ;
    wire [3:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ck ;
    wire [3:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cke ;
    wire [3:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cs_n ;
    wire [3:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_0 ;
    wire [3:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_1 ;
    wire [3:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_odt ;
    wire [3:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ras_n ;
    wire \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_reset_n ;
    wire [3:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_we_n ;
    wire ui_clk;
    wire video_clk;
    wire video_clk5x_out;
    wire video_clk5x_out_w;
    wire video_clk_out;
    wire video_clk_out_w;
    wire \video_timing_data_m0/color_bar_m0/N103 ;
    wire \video_timing_data_m0/color_bar_m0/N226 ;
    wire \video_timing_data_m0/color_bar_m0/N232 ;
    wire \video_timing_data_m0/color_bar_m0/N238 ;
    wire \video_timing_data_m0/color_bar_m0/_N1162 ;
    wire \video_timing_data_m0/color_bar_m0/_N1166 ;
    wire \video_timing_data_m0/color_bar_m0/_N1175 ;
    wire \video_timing_data_m0/color_bar_m0/_N1179 ;
    wire \video_timing_data_m0/color_bar_m0/_N2576 ;
    wire \video_timing_data_m0/color_bar_m0/_N2586 ;
    wire \video_timing_data_m0/color_bar_m0/_N2598 ;
    wire \video_timing_data_m0/color_bar_m0/_N2599 ;
    wire \video_timing_data_m0/color_bar_m0/_N2612 ;
    wire \video_timing_data_m0/color_bar_m0/_N2613 ;
    wire \video_timing_data_m0/color_bar_m0/_N2621 ;
    wire \video_timing_data_m0/color_bar_m0/_N3293 ;
    wire \video_timing_data_m0/color_bar_m0/_N3294 ;
    wire \video_timing_data_m0/color_bar_m0/_N3299 ;
    wire \video_timing_data_m0/color_bar_m0/_N3305 ;
    wire \video_timing_data_m0/color_bar_m0/_N3337 ;
    wire \video_timing_data_m0/color_bar_m0/_N3366 ;
    wire \video_timing_data_m0/color_bar_m0/_N3372 ;
    wire \video_timing_data_m0/color_bar_m0/h_active ;
    wire [11:0] \video_timing_data_m0/color_bar_m0/h_cnt ;
    wire \video_timing_data_m0/color_bar_m0/hs_reg ;
    wire \video_timing_data_m0/color_bar_m0/v_active ;
    wire [11:0] \video_timing_data_m0/color_bar_m0/v_cnt ;
    wire \video_timing_data_m0/color_bar_m0/vs_reg ;
    wire \video_timing_data_m0/video_de_d0 ;
    wire \video_timing_data_m0/video_hs ;
    wire \video_timing_data_m0/video_hs_d0 ;
    wire \video_timing_data_m0/video_vs ;
    wire \video_timing_data_m0/video_vs_d0 ;
    wire [23:0] vout_data;
    wire [24:0] wr_burst_addr;
    wire wr_burst_data_req;
    wire wr_burst_finish;
    wire [10:0] wr_burst_len;
    wire wr_burst_req;
    wire [1:0] write_addr_index;
    wire [31:0] write_data;
    wire write_req;
    wire write_req_ack;
    wire \IOL_7_113/IDDR/V_ISERDES_DO[0]_floating ;
    wire \IOL_7_113/IDDR/V_ISERDES_DO[1]_floating ;
    wire \IOL_7_113/IDDR/V_ISERDES_DO[2]_floating ;
    wire \IOL_7_113/IDDR/V_ISERDES_DO[3]_floating ;
    wire \IOL_7_110/IDDR/V_ISERDES_DO[0]_floating ;
    wire \IOL_7_110/IDDR/V_ISERDES_DO[1]_floating ;
    wire \IOL_7_110/IDDR/V_ISERDES_DO[2]_floating ;
    wire \IOL_7_110/IDDR/V_ISERDES_DO[3]_floating ;
    wire \IOL_7_106/IDDR/V_ISERDES_DO[0]_floating ;
    wire \IOL_7_106/IDDR/V_ISERDES_DO[1]_floating ;
    wire \IOL_7_106/IDDR/V_ISERDES_DO[2]_floating ;
    wire \IOL_7_106/IDDR/V_ISERDES_DO[3]_floating ;
    wire \IOL_7_90/IDDR/V_ISERDES_DO[0]_floating ;
    wire \IOL_7_90/IDDR/V_ISERDES_DO[1]_floating ;
    wire \IOL_7_90/IDDR/V_ISERDES_DO[2]_floating ;
    wire \IOL_7_90/IDDR/V_ISERDES_DO[3]_floating ;
    wire \IOL_7_105/IDDR/V_ISERDES_DO[0]_floating ;
    wire \IOL_7_105/IDDR/V_ISERDES_DO[1]_floating ;
    wire \IOL_7_105/IDDR/V_ISERDES_DO[2]_floating ;
    wire \IOL_7_105/IDDR/V_ISERDES_DO[3]_floating ;
    wire \IOL_7_37/IDDR/V_ISERDES_DO[0]_floating ;
    wire \IOL_7_37/IDDR/V_ISERDES_DO[1]_floating ;
    wire \IOL_7_37/IDDR/V_ISERDES_DO[2]_floating ;
    wire \IOL_7_37/IDDR/V_ISERDES_DO[3]_floating ;
    wire \IOL_7_109/IDDR/V_ISERDES_DO[0]_floating ;
    wire \IOL_7_109/IDDR/V_ISERDES_DO[1]_floating ;
    wire \IOL_7_109/IDDR/V_ISERDES_DO[2]_floating ;
    wire \IOL_7_109/IDDR/V_ISERDES_DO[3]_floating ;
    wire \IOL_7_89/IDDR/V_ISERDES_DO[0]_floating ;
    wire \IOL_7_89/IDDR/V_ISERDES_DO[1]_floating ;
    wire \IOL_7_89/IDDR/V_ISERDES_DO[2]_floating ;
    wire \IOL_7_89/IDDR/V_ISERDES_DO[3]_floating ;
    wire \IOL_7_34/IDDR/V_ISERDES_DO[0]_floating ;
    wire \IOL_7_34/IDDR/V_ISERDES_DO[1]_floating ;
    wire \IOL_7_34/IDDR/V_ISERDES_DO[2]_floating ;
    wire \IOL_7_34/IDDR/V_ISERDES_DO[3]_floating ;
    wire \IOL_7_33/IDDR/V_ISERDES_DO[0]_floating ;
    wire \IOL_7_33/IDDR/V_ISERDES_DO[1]_floating ;
    wire \IOL_7_33/IDDR/V_ISERDES_DO[2]_floating ;
    wire \IOL_7_33/IDDR/V_ISERDES_DO[3]_floating ;
    wire \IOL_7_18/IDDR/V_ISERDES_DO[0]_floating ;
    wire \IOL_7_18/IDDR/V_ISERDES_DO[1]_floating ;
    wire \IOL_7_18/IDDR/V_ISERDES_DO[2]_floating ;
    wire \IOL_7_18/IDDR/V_ISERDES_DO[3]_floating ;
    wire \IOL_7_17/IDDR/V_ISERDES_DO[0]_floating ;
    wire \IOL_7_17/IDDR/V_ISERDES_DO[1]_floating ;
    wire \IOL_7_17/IDDR/V_ISERDES_DO[2]_floating ;
    wire \IOL_7_17/IDDR/V_ISERDES_DO[3]_floating ;
    wire \IOL_7_14/IDDR/V_ISERDES_DO[0]_floating ;
    wire \IOL_7_14/IDDR/V_ISERDES_DO[1]_floating ;
    wire \IOL_7_14/IDDR/V_ISERDES_DO[2]_floating ;
    wire \IOL_7_14/IDDR/V_ISERDES_DO[3]_floating ;
    wire \IOL_7_10/IDDR/V_ISERDES_DO[0]_floating ;
    wire \IOL_7_10/IDDR/V_ISERDES_DO[1]_floating ;
    wire \IOL_7_10/IDDR/V_ISERDES_DO[2]_floating ;
    wire \IOL_7_10/IDDR/V_ISERDES_DO[3]_floating ;
    wire \IOL_7_86/IDDR/V_ISERDES_DO[0]_floating ;
    wire \IOL_7_86/IDDR/V_ISERDES_DO[1]_floating ;
    wire \IOL_7_86/IDDR/V_ISERDES_DO[2]_floating ;
    wire \IOL_7_86/IDDR/V_ISERDES_DO[3]_floating ;
    wire \DRM_62_124/V_DRM18K_DOA[0]_floating ;
    wire \DRM_62_124/V_DRM18K_DOA[1]_floating ;
    wire \DRM_62_124/V_DRM18K_DOA[2]_floating ;
    wire \DRM_62_124/V_DRM18K_DOA[3]_floating ;
    wire \DRM_62_124/V_DRM18K_DOA[4]_floating ;
    wire \DRM_62_124/V_DRM18K_DOA[5]_floating ;
    wire \DRM_62_124/V_DRM18K_DOA[6]_floating ;
    wire \DRM_62_124/V_DRM18K_DOA[7]_floating ;
    wire \DRM_62_124/V_DRM18K_DOA[8]_floating ;
    wire \DRM_62_124/V_DRM18K_DOA[9]_floating ;
    wire \DRM_62_124/V_DRM18K_DOA[10]_floating ;
    wire \DRM_62_124/V_DRM18K_DOA[11]_floating ;
    wire \DRM_62_124/V_DRM18K_DOA[12]_floating ;
    wire \DRM_62_124/V_DRM18K_DOA[13]_floating ;
    wire \DRM_62_124/V_DRM18K_DOA[14]_floating ;
    wire \DRM_62_124/V_DRM18K_DOA[15]_floating ;
    wire \DRM_62_124/V_DRM18K_DOA[16]_floating ;
    wire \DRM_62_124/V_DRM18K_DOA[17]_floating ;
    wire \DRM_62_124/V_DRM18K_DOB[8]_floating ;
    wire \DRM_62_124/V_DRM18K_DOB[9]_floating ;
    wire \DRM_62_124/V_DRM18K_DOB[10]_floating ;
    wire \DRM_62_124/V_DRM18K_DOB[11]_floating ;
    wire \DRM_62_124/V_DRM18K_DOB[12]_floating ;
    wire \DRM_62_124/V_DRM18K_DOB[13]_floating ;
    wire \DRM_62_124/V_DRM18K_DOB[14]_floating ;
    wire \DRM_62_124/V_DRM18K_DOB[15]_floating ;
    wire \DRM_62_124/V_DRM18K_DOB[16]_floating ;
    wire \DRM_62_124/V_DRM18K_DOB[17]_floating ;
    wire \DQSL_6_52/V_DDC_E1_DQS_DRIFT[0]_floating ;
    wire \DQSL_6_52/V_DDC_E1_DQS_DRIFT[1]_floating ;
    wire \DQSL_6_52/V_DDC_E1_IFIFO_RADDR[0]_floating ;
    wire \DQSL_6_52/V_DDC_E1_IFIFO_RADDR[1]_floating ;
    wire \DQSL_6_52/V_DDC_E1_IFIFO_RADDR[2]_floating ;
    wire \DQSL_6_52/V_DDC_E1_IFIFO_WADDR[0]_floating ;
    wire \DQSL_6_52/V_DDC_E1_IFIFO_WADDR[1]_floating ;
    wire \DQSL_6_52/V_DDC_E1_IFIFO_WADDR[2]_floating ;
    wire \DRM_62_84/V_DRM18K_DOA[0]_floating ;
    wire \DRM_62_84/V_DRM18K_DOA[1]_floating ;
    wire \DRM_62_84/V_DRM18K_DOA[2]_floating ;
    wire \DRM_62_84/V_DRM18K_DOA[3]_floating ;
    wire \DRM_62_84/V_DRM18K_DOA[4]_floating ;
    wire \DRM_62_84/V_DRM18K_DOA[5]_floating ;
    wire \DRM_62_84/V_DRM18K_DOA[6]_floating ;
    wire \DRM_62_84/V_DRM18K_DOA[7]_floating ;
    wire \DRM_62_84/V_DRM18K_DOA[8]_floating ;
    wire \DRM_62_84/V_DRM18K_DOA[9]_floating ;
    wire \DRM_62_84/V_DRM18K_DOA[10]_floating ;
    wire \DRM_62_84/V_DRM18K_DOA[11]_floating ;
    wire \DRM_62_84/V_DRM18K_DOA[12]_floating ;
    wire \DRM_62_84/V_DRM18K_DOA[13]_floating ;
    wire \DRM_62_84/V_DRM18K_DOA[14]_floating ;
    wire \DRM_62_84/V_DRM18K_DOA[15]_floating ;
    wire \DRM_62_84/V_DRM18K_DOA[16]_floating ;
    wire \DRM_62_84/V_DRM18K_DOA[17]_floating ;
    wire \DRM_62_84/V_DRM18K_DOB[8]_floating ;
    wire \DRM_62_84/V_DRM18K_DOB[17]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[0]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[1]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[2]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[3]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[4]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[5]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[6]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[7]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[8]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[9]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[10]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[11]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[12]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[13]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[14]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[15]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[16]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[17]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[18]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[19]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[20]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[21]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[22]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[23]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[24]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[25]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[26]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[27]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[28]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[29]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[30]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[31]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[32]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[33]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[34]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[35]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[36]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[37]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[38]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[39]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[40]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[41]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[42]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[43]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[44]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[45]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[46]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[47]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[48]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[49]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[50]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[51]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[52]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[53]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[54]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[55]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[56]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[57]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[58]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[59]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[60]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[61]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[62]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[63]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[64]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[65]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[66]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[67]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[68]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[69]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[70]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[71]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[72]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[73]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[74]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[75]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[76]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[77]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[78]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[79]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[80]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[81]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[82]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[83]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[84]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[85]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[86]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[87]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[88]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[89]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[90]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[91]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[92]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[93]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[94]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[95]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[96]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[97]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[98]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[99]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[100]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[101]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[102]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[103]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[104]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[105]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[106]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[107]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[108]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[109]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[110]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[111]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[112]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[113]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[114]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[115]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[116]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[117]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[118]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[119]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[120]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[121]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[122]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[123]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[124]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[125]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[126]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[127]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[128]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[129]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[130]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[131]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[132]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[133]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[134]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[135]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[136]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[137]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[138]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[139]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[140]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[141]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[142]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DDRPHY_DBG[143]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DFI_ERROR_INFO[0]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DFI_ERROR_INFO[1]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_DFI_ERROR_INFO[2]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[0]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[1]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[2]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[3]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[4]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[5]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[6]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[7]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[8]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[9]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[10]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[11]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[12]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[13]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[14]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[15]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[16]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[17]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[18]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[19]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[20]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[21]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[22]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[23]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[24]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[25]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[26]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[27]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[28]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[29]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[30]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[31]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[32]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[33]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[34]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[35]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[36]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[37]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[38]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[39]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[40]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[41]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[42]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[43]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[44]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[45]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[46]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[47]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[48]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[49]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[50]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[51]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[52]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[53]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[54]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[55]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[56]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[57]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[58]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CE[59]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[0]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[1]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[8]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[13]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[14]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[15]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[16]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[26]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[30]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[38]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[39]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[50]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[53]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[54]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[0]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[1]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[2]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[3]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[4]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[5]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[6]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[7]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[8]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[24]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[25]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[26]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[27]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[28]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[29]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[39]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[40]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[41]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[42]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[43]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[44]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[45]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[46]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[47]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[48]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[49]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[50]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[51]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[52]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[53]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[54]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[55]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[56]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[57]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[58]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[59]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[60]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[61]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[62]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[63]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[64]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[65]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[66]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[67]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[68]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[69]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[70]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[71]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[72]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[73]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[74]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[75]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[76]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[77]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[78]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[79]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[80]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[90]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[91]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[92]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[93]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[94]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[95]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[111]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[112]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[113]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[114]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[115]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[116]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[117]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[118]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[119]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[120]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[121]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[122]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[123]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[124]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[125]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[126]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[127]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[128]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[129]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[130]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[131]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[132]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[133]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[134]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[135]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[136]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[137]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[138]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[139]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[140]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[141]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[142]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[143]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[144]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[145]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[146]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[147]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[148]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[149]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[150]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[151]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[152]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[153]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[154]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[155]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[156]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[157]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[158]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[159]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[160]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[161]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[162]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[163]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[164]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[165]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[166]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[167]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[168]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[169]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[170]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[171]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[172]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[173]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[174]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[175]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[176]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[177]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[178]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[179]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_LRS[0]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_LRS[1]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_LRS[8]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_LRS[13]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_LRS[14]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_LRS[15]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_LRS[16]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_LRS[26]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_LRS[30]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_LRS[38]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_LRS[39]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_LRS[50]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_LRS[53]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_LRS[54]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[0]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[1]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[2]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[3]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[4]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[5]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[6]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[7]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[8]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[9]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[10]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[11]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[12]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[13]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[14]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[15]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[16]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[17]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[18]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[19]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[20]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[21]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[22]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[23]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[24]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[25]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[26]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[27]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[28]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[29]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[30]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[31]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[32]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[33]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[34]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[35]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[36]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[37]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[38]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[39]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[40]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[41]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[42]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[43]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[44]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[45]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[46]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[47]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[48]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[49]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[50]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[51]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[52]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[53]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[54]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[55]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[56]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[57]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[58]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_MIPI_SW_DYN_I[59]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[0]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[1]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[2]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[3]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[4]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[5]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[6]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[7]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[8]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[9]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[10]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[11]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[12]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[13]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[14]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[15]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[16]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[17]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[18]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[19]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[20]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[21]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[22]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[23]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[24]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[25]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[26]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[27]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[28]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[29]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[30]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[31]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[32]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[33]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[34]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[35]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[36]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[37]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[38]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[39]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[40]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[41]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[42]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[43]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[44]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[45]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[46]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[47]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[48]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[49]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[50]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[51]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[52]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[53]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[54]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[55]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[56]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[57]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[58]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[59]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[60]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[61]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[62]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[63]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[64]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[65]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[66]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[67]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[68]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[69]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[70]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[71]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[72]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[73]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[74]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[75]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[76]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[77]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[78]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[79]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[80]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[81]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[82]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[83]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[84]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[85]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[86]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[87]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[88]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[89]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[90]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF2[91]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF3[0]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF3[1]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF3[2]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[0]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[1]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[2]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[3]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[4]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[5]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[6]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[7]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[8]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[9]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[10]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[11]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[12]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[13]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[14]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[15]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[16]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[17]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[18]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[19]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[20]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[21]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[22]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[23]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[24]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[25]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[26]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[27]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[28]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[29]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[30]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[31]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[32]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[33]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[34]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[35]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[36]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[37]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[38]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[39]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[40]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[41]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[42]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[43]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[44]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[45]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[46]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[47]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[48]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[49]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[50]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TS_CTRL_TF4[51]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[0]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[1]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[2]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[4]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[5]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[6]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[8]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[9]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[10]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[12]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[13]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[14]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[16]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[17]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[18]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[20]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[21]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[22]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[24]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[25]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[26]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[28]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[29]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[30]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[32]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[33]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[34]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[36]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[37]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[38]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[40]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[41]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[42]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[44]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[45]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[46]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[48]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[49]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[50]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[52]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[53]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[54]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[56]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[57]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[58]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[60]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[61]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[62]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[64]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[65]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[66]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[68]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[69]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[70]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[72]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[73]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[74]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[76]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[77]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[78]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[80]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[81]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[82]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[84]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[85]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[86]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[88]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[89]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[90]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[92]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[93]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[94]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[96]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[97]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[98]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[100]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[101]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[102]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[104]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[105]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[106]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[108]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[109]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[110]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[112]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[113]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[114]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[116]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[117]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[118]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[120]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[121]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[122]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[124]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[125]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[126]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[128]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[129]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[130]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[132]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[133]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[134]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[136]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[137]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[138]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[140]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[141]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[142]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[144]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[145]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[146]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[148]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[149]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[150]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[152]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[153]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[154]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[156]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[157]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[158]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[160]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[161]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[162]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[164]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[165]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[166]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[168]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[169]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[170]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[172]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[173]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[174]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[176]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[177]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[178]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[180]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[181]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[182]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF7[0]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF7[1]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF7[2]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF7[3]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF7[4]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF7[5]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF7[6]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[0]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[1]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[2]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[3]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[4]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[5]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[6]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[7]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[8]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[9]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[10]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[11]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[12]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[13]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[14]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[15]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[16]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[17]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[18]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[19]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[20]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[21]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[22]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[23]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[24]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[25]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[26]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[27]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[28]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[29]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[30]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[31]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[32]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[33]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[34]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[35]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[36]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[37]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[38]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[39]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[40]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[41]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[42]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[43]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[44]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[45]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[46]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[47]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[48]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[49]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[50]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[51]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[52]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[53]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[54]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[55]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[56]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[57]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[58]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[59]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[60]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[61]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[62]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[63]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[64]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[65]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[66]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[67]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[68]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[69]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[70]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[71]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[72]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[73]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[74]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[75]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[76]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[77]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[78]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[79]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[80]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[81]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[82]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[83]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[84]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[85]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[86]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[87]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[88]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[89]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[90]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[91]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[92]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[93]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[94]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[95]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[96]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[97]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[98]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[99]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[100]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[101]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[102]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF8[103]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[0]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[1]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[2]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[3]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[4]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[5]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[6]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[7]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[8]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[9]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[10]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[11]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[12]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[13]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[14]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[15]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[16]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[17]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[18]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[19]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[20]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[21]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[22]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[23]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[24]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[25]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[26]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[27]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[28]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[29]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[30]_floating ;
    wire \HMEMC_16_1/V_DDRPHY_PRDATA[31]_floating ;
    wire \IOL_7_13/IDDR/V_ISERDES_DO[0]_floating ;
    wire \IOL_7_13/IDDR/V_ISERDES_DO[1]_floating ;
    wire \IOL_7_13/IDDR/V_ISERDES_DO[2]_floating ;
    wire \IOL_7_13/IDDR/V_ISERDES_DO[3]_floating ;
    wire \DRM_62_40/V_DRM18K_DOA[0]_floating ;
    wire \DRM_62_40/V_DRM18K_DOA[1]_floating ;
    wire \DRM_62_40/V_DRM18K_DOA[2]_floating ;
    wire \DRM_62_40/V_DRM18K_DOA[3]_floating ;
    wire \DRM_62_40/V_DRM18K_DOA[4]_floating ;
    wire \DRM_62_40/V_DRM18K_DOA[5]_floating ;
    wire \DRM_62_40/V_DRM18K_DOA[6]_floating ;
    wire \DRM_62_40/V_DRM18K_DOA[7]_floating ;
    wire \DRM_62_40/V_DRM18K_DOA[8]_floating ;
    wire \DRM_62_40/V_DRM18K_DOA[9]_floating ;
    wire \DRM_62_40/V_DRM18K_DOA[10]_floating ;
    wire \DRM_62_40/V_DRM18K_DOA[11]_floating ;
    wire \DRM_62_40/V_DRM18K_DOA[12]_floating ;
    wire \DRM_62_40/V_DRM18K_DOA[13]_floating ;
    wire \DRM_62_40/V_DRM18K_DOA[14]_floating ;
    wire \DRM_62_40/V_DRM18K_DOA[15]_floating ;
    wire \DRM_62_40/V_DRM18K_DOA[16]_floating ;
    wire \DRM_62_40/V_DRM18K_DOA[17]_floating ;
    wire \DRM_62_40/V_DRM18K_DOB[8]_floating ;
    wire \DRM_62_40/V_DRM18K_DOB[17]_floating ;
    wire \DQSL_6_148/V_DDC_E1_DQS_DRIFT[0]_floating ;
    wire \DQSL_6_148/V_DDC_E1_DQS_DRIFT[1]_floating ;
    wire \DQSL_6_148/V_DDC_E1_IFIFO_RADDR[0]_floating ;
    wire \DQSL_6_148/V_DDC_E1_IFIFO_RADDR[1]_floating ;
    wire \DQSL_6_148/V_DDC_E1_IFIFO_RADDR[2]_floating ;
    wire \DQSL_6_148/V_DDC_E1_IFIFO_WADDR[0]_floating ;
    wire \DQSL_6_148/V_DDC_E1_IFIFO_WADDR[1]_floating ;
    wire \DQSL_6_148/V_DDC_E1_IFIFO_WADDR[2]_floating ;
    wire \DQSL_6_176/V_DDC_E1_DQS_DRIFT[0]_floating ;
    wire \DQSL_6_176/V_DDC_E1_DQS_DRIFT[1]_floating ;
    wire \DQSL_6_176/V_DDC_E1_IFIFO_RADDR[0]_floating ;
    wire \DQSL_6_176/V_DDC_E1_IFIFO_RADDR[1]_floating ;
    wire \DQSL_6_176/V_DDC_E1_IFIFO_RADDR[2]_floating ;
    wire \DQSL_6_176/V_DDC_E1_IFIFO_WADDR[0]_floating ;
    wire \DQSL_6_176/V_DDC_E1_IFIFO_WADDR[1]_floating ;
    wire \DQSL_6_176/V_DDC_E1_IFIFO_WADDR[2]_floating ;
    wire \DRM_62_144/V_DRM18K_DOA[0]_floating ;
    wire \DRM_62_144/V_DRM18K_DOA[1]_floating ;
    wire \DRM_62_144/V_DRM18K_DOA[2]_floating ;
    wire \DRM_62_144/V_DRM18K_DOA[3]_floating ;
    wire \DRM_62_144/V_DRM18K_DOA[4]_floating ;
    wire \DRM_62_144/V_DRM18K_DOA[5]_floating ;
    wire \DRM_62_144/V_DRM18K_DOA[6]_floating ;
    wire \DRM_62_144/V_DRM18K_DOA[7]_floating ;
    wire \DRM_62_144/V_DRM18K_DOA[8]_floating ;
    wire \DRM_62_144/V_DRM18K_DOA[9]_floating ;
    wire \DRM_62_144/V_DRM18K_DOA[10]_floating ;
    wire \DRM_62_144/V_DRM18K_DOA[11]_floating ;
    wire \DRM_62_144/V_DRM18K_DOA[12]_floating ;
    wire \DRM_62_144/V_DRM18K_DOA[13]_floating ;
    wire \DRM_62_144/V_DRM18K_DOA[14]_floating ;
    wire \DRM_62_144/V_DRM18K_DOA[15]_floating ;
    wire \DRM_62_144/V_DRM18K_DOA[16]_floating ;
    wire \DRM_62_144/V_DRM18K_DOA[17]_floating ;
    wire \DRM_62_144/V_DRM18K_DOB[8]_floating ;
    wire \DRM_62_144/V_DRM18K_DOB[9]_floating ;
    wire \DRM_62_144/V_DRM18K_DOB[10]_floating ;
    wire \DRM_62_144/V_DRM18K_DOB[11]_floating ;
    wire \DRM_62_144/V_DRM18K_DOB[12]_floating ;
    wire \DRM_62_144/V_DRM18K_DOB[13]_floating ;
    wire \DRM_62_144/V_DRM18K_DOB[14]_floating ;
    wire \DRM_62_144/V_DRM18K_DOB[15]_floating ;
    wire \DRM_62_144/V_DRM18K_DOB[16]_floating ;
    wire \DRM_62_144/V_DRM18K_DOB[17]_floating ;
    wire \HMEMC_16_1/V_DDRC_BID_0[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_BID_0[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_BID_0[2]_floating ;
    wire \HMEMC_16_1/V_DDRC_BID_0[3]_floating ;
    wire \HMEMC_16_1/V_DDRC_BID_0[4]_floating ;
    wire \HMEMC_16_1/V_DDRC_BID_0[5]_floating ;
    wire \HMEMC_16_1/V_DDRC_BID_0[6]_floating ;
    wire \HMEMC_16_1/V_DDRC_BID_0[7]_floating ;
    wire \HMEMC_16_1/V_DDRC_BID_1[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_BID_1[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_BID_1[2]_floating ;
    wire \HMEMC_16_1/V_DDRC_BID_1[3]_floating ;
    wire \HMEMC_16_1/V_DDRC_BID_1[4]_floating ;
    wire \HMEMC_16_1/V_DDRC_BID_1[5]_floating ;
    wire \HMEMC_16_1/V_DDRC_BID_1[6]_floating ;
    wire \HMEMC_16_1/V_DDRC_BID_1[7]_floating ;
    wire \HMEMC_16_1/V_DDRC_BID_2[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_BID_2[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_BID_2[2]_floating ;
    wire \HMEMC_16_1/V_DDRC_BID_2[3]_floating ;
    wire \HMEMC_16_1/V_DDRC_BID_2[4]_floating ;
    wire \HMEMC_16_1/V_DDRC_BID_2[5]_floating ;
    wire \HMEMC_16_1/V_DDRC_BID_2[6]_floating ;
    wire \HMEMC_16_1/V_DDRC_BID_2[7]_floating ;
    wire \HMEMC_16_1/V_DDRC_BRESP_0[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_BRESP_0[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_BRESP_1[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_BRESP_1[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_BRESP_2[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_BRESP_2[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_HPR_CREDIT_CNT[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_HPR_CREDIT_CNT[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_HPR_CREDIT_CNT[2]_floating ;
    wire \HMEMC_16_1/V_DDRC_HPR_CREDIT_CNT[3]_floating ;
    wire \HMEMC_16_1/V_DDRC_HPR_CREDIT_CNT[4]_floating ;
    wire \HMEMC_16_1/V_DDRC_HPR_CREDIT_CNT[5]_floating ;
    wire \HMEMC_16_1/V_DDRC_HPR_CREDIT_CNT[6]_floating ;
    wire \HMEMC_16_1/V_DDRC_LPR_CREDIT_CNT[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_LPR_CREDIT_CNT[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_LPR_CREDIT_CNT[2]_floating ;
    wire \HMEMC_16_1/V_DDRC_LPR_CREDIT_CNT[3]_floating ;
    wire \HMEMC_16_1/V_DDRC_LPR_CREDIT_CNT[4]_floating ;
    wire \HMEMC_16_1/V_DDRC_LPR_CREDIT_CNT[5]_floating ;
    wire \HMEMC_16_1/V_DDRC_LPR_CREDIT_CNT[6]_floating ;
    wire \HMEMC_16_1/V_DDRC_PERF_BANK[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_PERF_BANK[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_PERF_BANK[2]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[2]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[3]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[4]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[5]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[6]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[7]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[8]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[9]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[10]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[11]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[12]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[13]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[14]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[15]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[16]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[17]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[18]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[19]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[20]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[21]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[22]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[23]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[24]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[25]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[26]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[27]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[28]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[29]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[30]_floating ;
    wire \HMEMC_16_1/V_DDRC_PRDATA[31]_floating ;
    wire \HMEMC_16_1/V_DDRC_RAQ_WCOUNT_0[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_RAQ_WCOUNT_0[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_RAQ_WCOUNT_0[2]_floating ;
    wire \HMEMC_16_1/V_DDRC_RAQ_WCOUNT_1[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_RAQ_WCOUNT_1[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_RAQ_WCOUNT_1[2]_floating ;
    wire \HMEMC_16_1/V_DDRC_RAQ_WCOUNT_2[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_RAQ_WCOUNT_2[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_RAQ_WCOUNT_2[2]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[2]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[3]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[4]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[5]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[6]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[7]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[8]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[9]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[10]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[11]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[12]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[13]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[14]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[15]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[16]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[17]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[18]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[19]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[20]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[21]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[22]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[23]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[24]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[25]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[26]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[27]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[28]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[29]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[30]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[31]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[32]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[33]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[34]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[35]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[36]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[37]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[38]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[39]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[40]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[41]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[42]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[43]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[44]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[45]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[46]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[47]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[48]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[49]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[50]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[51]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[52]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[53]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[54]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[55]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[56]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[57]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[58]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[59]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[60]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[61]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[62]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[63]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[64]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[65]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[66]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[67]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[68]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[69]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[70]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[71]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[72]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[73]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[74]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[75]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[76]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[77]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[78]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[79]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[80]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[81]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[82]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[83]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[84]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[85]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[86]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[87]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[88]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[89]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[90]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[91]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[92]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[93]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[94]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[95]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[96]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[97]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[98]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[99]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[100]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[101]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[102]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[103]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[104]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[105]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[106]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[107]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[108]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[109]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[110]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[111]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[112]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[113]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[114]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[115]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[116]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[117]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[118]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[119]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[120]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[121]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[122]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[123]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[124]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[125]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[126]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_0[127]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_1[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_1[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_1[2]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_1[3]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_1[4]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_1[5]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_1[6]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_1[7]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_1[32]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_1[33]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_1[34]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_1[35]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_1[36]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_1[37]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_1[38]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_1[39]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[2]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[3]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[4]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[5]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[6]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[7]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[8]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[9]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[10]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[11]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[12]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[13]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[14]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[15]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[16]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[17]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[18]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[19]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[20]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[21]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[22]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[23]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[24]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[25]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[26]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[27]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[28]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[29]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[30]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[31]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[32]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[33]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[34]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[35]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[36]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[37]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[38]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[39]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[40]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[41]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[42]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[43]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[44]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[45]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[46]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[47]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[48]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[49]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[50]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[51]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[52]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[53]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[54]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[55]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[56]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[57]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[58]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[59]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[60]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[61]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[62]_floating ;
    wire \HMEMC_16_1/V_DDRC_RDATA_2[63]_floating ;
    wire \HMEMC_16_1/V_DDRC_RID_0[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_RID_0[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_RID_0[2]_floating ;
    wire \HMEMC_16_1/V_DDRC_RID_0[3]_floating ;
    wire \HMEMC_16_1/V_DDRC_RID_0[4]_floating ;
    wire \HMEMC_16_1/V_DDRC_RID_0[5]_floating ;
    wire \HMEMC_16_1/V_DDRC_RID_0[6]_floating ;
    wire \HMEMC_16_1/V_DDRC_RID_0[7]_floating ;
    wire \HMEMC_16_1/V_DDRC_RID_1[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_RID_1[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_RID_1[2]_floating ;
    wire \HMEMC_16_1/V_DDRC_RID_1[3]_floating ;
    wire \HMEMC_16_1/V_DDRC_RID_1[4]_floating ;
    wire \HMEMC_16_1/V_DDRC_RID_1[5]_floating ;
    wire \HMEMC_16_1/V_DDRC_RID_1[6]_floating ;
    wire \HMEMC_16_1/V_DDRC_RID_1[7]_floating ;
    wire \HMEMC_16_1/V_DDRC_RID_2[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_RID_2[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_RID_2[2]_floating ;
    wire \HMEMC_16_1/V_DDRC_RID_2[3]_floating ;
    wire \HMEMC_16_1/V_DDRC_RID_2[4]_floating ;
    wire \HMEMC_16_1/V_DDRC_RID_2[5]_floating ;
    wire \HMEMC_16_1/V_DDRC_RID_2[6]_floating ;
    wire \HMEMC_16_1/V_DDRC_RID_2[7]_floating ;
    wire \HMEMC_16_1/V_DDRC_RRESP_0[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_RRESP_0[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_RRESP_1[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_RRESP_1[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_RRESP_2[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_RRESP_2[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_STAT_DDRC_REG_SELFREF_TYPE[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_STAT_DDRC_REG_SELFREF_TYPE[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_WAQ_WCOUNT_0[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_WAQ_WCOUNT_0[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_WAQ_WCOUNT_0[2]_floating ;
    wire \HMEMC_16_1/V_DDRC_WAQ_WCOUNT_1[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_WAQ_WCOUNT_1[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_WAQ_WCOUNT_1[2]_floating ;
    wire \HMEMC_16_1/V_DDRC_WAQ_WCOUNT_2[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_WAQ_WCOUNT_2[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_WAQ_WCOUNT_2[2]_floating ;
    wire \HMEMC_16_1/V_DDRC_WR_CREDIT_CNT[0]_floating ;
    wire \HMEMC_16_1/V_DDRC_WR_CREDIT_CNT[1]_floating ;
    wire \HMEMC_16_1/V_DDRC_WR_CREDIT_CNT[2]_floating ;
    wire \HMEMC_16_1/V_DDRC_WR_CREDIT_CNT[3]_floating ;
    wire \HMEMC_16_1/V_DDRC_WR_CREDIT_CNT[4]_floating ;
    wire \HMEMC_16_1/V_DDRC_WR_CREDIT_CNT[5]_floating ;
    wire \HMEMC_16_1/V_DDRC_WR_CREDIT_CNT[6]_floating ;
    wire \DRM_62_64/V_DRM18K_DOA[0]_floating ;
    wire \DRM_62_64/V_DRM18K_DOA[1]_floating ;
    wire \DRM_62_64/V_DRM18K_DOA[2]_floating ;
    wire \DRM_62_64/V_DRM18K_DOA[3]_floating ;
    wire \DRM_62_64/V_DRM18K_DOA[4]_floating ;
    wire \DRM_62_64/V_DRM18K_DOA[5]_floating ;
    wire \DRM_62_64/V_DRM18K_DOA[6]_floating ;
    wire \DRM_62_64/V_DRM18K_DOA[7]_floating ;
    wire \DRM_62_64/V_DRM18K_DOA[8]_floating ;
    wire \DRM_62_64/V_DRM18K_DOA[9]_floating ;
    wire \DRM_62_64/V_DRM18K_DOA[10]_floating ;
    wire \DRM_62_64/V_DRM18K_DOA[11]_floating ;
    wire \DRM_62_64/V_DRM18K_DOA[12]_floating ;
    wire \DRM_62_64/V_DRM18K_DOA[13]_floating ;
    wire \DRM_62_64/V_DRM18K_DOA[14]_floating ;
    wire \DRM_62_64/V_DRM18K_DOA[15]_floating ;
    wire \DRM_62_64/V_DRM18K_DOA[16]_floating ;
    wire \DRM_62_64/V_DRM18K_DOA[17]_floating ;
    wire \DRM_62_64/V_DRM18K_DOB[8]_floating ;
    wire \DRM_62_64/V_DRM18K_DOB[17]_floating ;
    wire \DRM_62_104/V_DRM18K_DOA[0]_floating ;
    wire \DRM_62_104/V_DRM18K_DOA[1]_floating ;
    wire \DRM_62_104/V_DRM18K_DOA[2]_floating ;
    wire \DRM_62_104/V_DRM18K_DOA[3]_floating ;
    wire \DRM_62_104/V_DRM18K_DOA[4]_floating ;
    wire \DRM_62_104/V_DRM18K_DOA[5]_floating ;
    wire \DRM_62_104/V_DRM18K_DOA[6]_floating ;
    wire \DRM_62_104/V_DRM18K_DOA[7]_floating ;
    wire \DRM_62_104/V_DRM18K_DOA[8]_floating ;
    wire \DRM_62_104/V_DRM18K_DOA[9]_floating ;
    wire \DRM_62_104/V_DRM18K_DOA[10]_floating ;
    wire \DRM_62_104/V_DRM18K_DOA[11]_floating ;
    wire \DRM_62_104/V_DRM18K_DOA[12]_floating ;
    wire \DRM_62_104/V_DRM18K_DOA[13]_floating ;
    wire \DRM_62_104/V_DRM18K_DOA[14]_floating ;
    wire \DRM_62_104/V_DRM18K_DOA[15]_floating ;
    wire \DRM_62_104/V_DRM18K_DOA[16]_floating ;
    wire \DRM_62_104/V_DRM18K_DOA[17]_floating ;
    wire \DRM_62_104/V_DRM18K_DOB[8]_floating ;
    wire \DRM_62_104/V_DRM18K_DOB[17]_floating ;
    wire \DRM_62_164/V_DRM18K_DOA[0]_floating ;
    wire \DRM_62_164/V_DRM18K_DOA[1]_floating ;
    wire \DRM_62_164/V_DRM18K_DOA[2]_floating ;
    wire \DRM_62_164/V_DRM18K_DOA[3]_floating ;
    wire \DRM_62_164/V_DRM18K_DOA[4]_floating ;
    wire \DRM_62_164/V_DRM18K_DOA[5]_floating ;
    wire \DRM_62_164/V_DRM18K_DOA[6]_floating ;
    wire \DRM_62_164/V_DRM18K_DOA[7]_floating ;
    wire \DRM_62_164/V_DRM18K_DOA[8]_floating ;
    wire \DRM_62_164/V_DRM18K_DOA[9]_floating ;
    wire \DRM_62_164/V_DRM18K_DOA[10]_floating ;
    wire \DRM_62_164/V_DRM18K_DOA[11]_floating ;
    wire \DRM_62_164/V_DRM18K_DOA[12]_floating ;
    wire \DRM_62_164/V_DRM18K_DOA[13]_floating ;
    wire \DRM_62_164/V_DRM18K_DOA[14]_floating ;
    wire \DRM_62_164/V_DRM18K_DOA[15]_floating ;
    wire \DRM_62_164/V_DRM18K_DOA[16]_floating ;
    wire \DRM_62_164/V_DRM18K_DOA[17]_floating ;
    wire \DRM_62_164/V_DRM18K_DOB[8]_floating ;
    wire \DRM_62_164/V_DRM18K_DOB[9]_floating ;
    wire \DRM_62_164/V_DRM18K_DOB[10]_floating ;
    wire \DRM_62_164/V_DRM18K_DOB[11]_floating ;
    wire \DRM_62_164/V_DRM18K_DOB[12]_floating ;
    wire \DRM_62_164/V_DRM18K_DOB[13]_floating ;
    wire \DRM_62_164/V_DRM18K_DOB[14]_floating ;
    wire \DRM_62_164/V_DRM18K_DOB[15]_floating ;
    wire \DRM_62_164/V_DRM18K_DOB[16]_floating ;
    wire \DRM_62_164/V_DRM18K_DOB[17]_floating ;

    V_LUT5 /* GND_37/FYA/FY */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_18_196/FYA/FY  (
            .Y (_N189),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_8/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b00100000000000000001000010010000))
        \CLMA_26_36/FYA/FY  (
            .Y (\CLMA_26_36/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I4) | (I0 & ~I1 & I2 & I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_8/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b00101011001000000000111110100000))
        \CLMA_26_36/FYB/FYC  (
            .Y (\CLMA_26_36/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (I0 & I2 & ~I3 & ~I4) | (~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I4) | (~I1 & ~I2 & I3) | (I0 & ~I2 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_8/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00010100000100000001000000000001))
        \CLMA_26_36/FYC/FY  (
            .Y (\CLMA_26_36/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I4) | (~I0 & ~I1 & I2 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_8/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_26_36/FYD/FYC  (
            .Y (\CLMA_26_36/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));

    V_MUX2 \CLMA_26_36/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_26_36/ntDP0 ),
            .I0 (\CLMA_26_36/ntY0 ),
            .I1 (\CLMA_26_36/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_26_36/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_26_36/ntDP1 ),
            .I0 (\CLMA_26_36/ntY2 ),
            .I1 (\CLMA_26_36/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_26_36/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [8] ),
            .I0 (\CLMA_26_36/ntDP0 ),
            .I1 (\CLMA_26_36/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_9/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b00100000000000010010000000101011))
        \CLMA_26_48/FYA/FY  (
            .Y (\CLMA_26_48/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = (I0 & ~I2 & ~I3 & ~I4) | (I0 & ~I1 & I2 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_9/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b00100000001111110000001000000000))
        \CLMA_26_48/FYB/FYC  (
            .Y (\CLMA_26_48/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (I0 & ~I1 & ~I2 & I3 & ~I4) | (~I2 & ~I3 & I4) | (~I1 & ~I3 & I4) | (I0 & ~I1 & I2 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_9/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b11111111000000001111111000010010))
        \CLMA_26_48/FYC/FY  (
            .Y (\CLMA_26_48/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I4) | (~I0 & ~I1 & I2 & ~I4) | (I3 & I4) | (I1 & I3) | (I0 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_9/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b11111111111111111111111111111111))
        \CLMA_26_48/FYD/FYC  (
            .Y (\CLMA_26_48/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = () ;

    V_MUX2 \CLMA_26_48/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_26_48/ntDP0 ),
            .I0 (\CLMA_26_48/ntY0 ),
            .I1 (\CLMA_26_48/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_26_48/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_26_48/ntDP1 ),
            .I0 (\CLMA_26_48/ntY2 ),
            .I1 (\CLMA_26_48/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_26_48/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [9] ),
            .I0 (\CLMA_26_48/ntDP0 ),
            .I1 (\CLMA_26_48/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[9]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_26_56/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/ddrc_paddr [9] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [7] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ));
	// LUT = (I1 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[9]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_26_56/FYB/FYC  (
            .Y (\HMEMC_16_1/ntSRB_IOL3_TX_DATA [5] ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [9] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ));
	// LUT = (I0 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[8]/gateop_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_26_56/FYC/FY  (
            .Y (\HMEMC_16_1/ntSRB_IOL3_TX_DATA [4] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [8] ));
	// LUT = (I1 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N383/gateop_perm/FYA/FY */ #(
            .INIT(32'b00110011101110110011101110111011))
        \CLMA_26_68/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N383 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/pready ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N1319 ));
	// LUT = (I0 & ~I2 & ~I4) | (I0 & ~I3) | (~I1) ;
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_7/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000100010000000100010001000))
        \CLMA_26_68/FYB/FYC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/pready ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N1319 ));
	// LUT = (I0 & I1 & ~I2 & ~I4) | (I0 & I1 & ~I3) ;

    V_BUF \CLMA_26_72/CEMUX/V_BUF  (
            .Z (_N160),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N383 ));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_26_72/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .CE (_N160),
            .CK (ntclkbufg_0),
            .D (\CLMA_26_72/ntY0 ),
            .SR (_N127));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_26_72/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .CE (_N160),
            .CK (ntclkbufg_0),
            .D (\CLMA_26_72/ntY1 ),
            .SR (_N127));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_26_72/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .CE (_N160),
            .CK (ntclkbufg_0),
            .D (\CLMA_26_72/ntY2 ),
            .SR (_N127));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_26_72/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .CE (_N160),
            .CK (ntclkbufg_0),
            .D (\CLMA_26_72/ntY3 ),
            .SR (_N127));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01000100010001000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_26_72/FYA/V_FY  (
            .COUT (\CLMA_26_72/ntCYA ),
            .S (\CLMA_26_72/ntY0 ),
            .CIN (1'b0),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N209),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01001000010010001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_26_72/FYB/V_FY  (
            .COUT (\CLMA_26_72/ntCYB ),
            .S (\CLMA_26_72/ntY1 ),
            .CIN (\CLMA_26_72/ntCYA ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380 ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (1'b0),
            .I4 (_N188),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_26_72/FYC/V_FY  (
            .COUT (\CLMA_26_72/ntCYC ),
            .S (\CLMA_26_72/ntY2 ),
            .CIN (\CLMA_26_72/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380 ),
            .I4 (_N188),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_26_72/FYD/V_FY  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N1154 ),
            .S (\CLMA_26_72/ntY3 ),
            .CIN (\CLMA_26_72/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380 ),
            .I4 (_N188),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    V_INV \CLMA_26_72/LRSPOLMUX/V_INV  (
            .Z (\CLMA_26_72/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn ));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    V_BUF \CLMA_26_72/RSMUX/V_BUF  (
            .Z (_N127),
            .I (\CLMA_26_72/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    V_BUF \CLMA_26_76/CEMUX/V_BUF  (
            .Z (\CLMA_26_76/ntCECO ),
            .I (_N160));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_26_76/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .CE (\CLMA_26_76/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_26_76/ntY0 ),
            .SR (\CLMA_26_76/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_26_76/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ),
            .CE (\CLMA_26_76/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_26_76/ntY1 ),
            .SR (\CLMA_26_76/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_26_76/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ),
            .CE (\CLMA_26_76/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_26_76/ntY2 ),
            .SR (\CLMA_26_76/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_26_76/FYA/V_FY  (
            .COUT (\CLMA_26_76/ntCYA ),
            .S (\CLMA_26_76/ntY0 ),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N1154 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380 ),
            .I4 (_N188),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_26_76/FYB/V_FY  (
            .COUT (\CLMA_26_76/ntCYB ),
            .S (\CLMA_26_76/ntY1 ),
            .CIN (\CLMA_26_76/ntCYA ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380 ),
            .I4 (_N188),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ/FYC/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_26_76/FYC/V_FY  (
            .COUT (),
            .S (\CLMA_26_76/ntY2 ),
            .CIN (\CLMA_26_76/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380 ),
            .I4 (_N188),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    V_BUF \CLMA_26_76/RSMUX/V_BUF  (
            .Z (\CLMA_26_76/ntRSCO ),
            .I (_N127));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    V_BUF \CLMA_26_80/CEMUX/V_BUF  (
            .Z (\CLMA_26_80/ntCECO ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_done ));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:155

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"))
        \CLMA_26_80/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start ),
            .CE (\CLMA_26_80/ntCECO ),
            .CK (ntclkbufg_0),
            .D (_N188),
            .SR (\CLMA_26_80/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:155

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_26_80/FF1/FF  (
            .Q (nt_ddr_init_done),
            .CE (\CLMA_26_80/ntCECO ),
            .CK (ntclkbufg_0),
            .D (_N209),
            .SR (\CLMA_26_80/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:155

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N45/gateop/FYA/FY */ #(
            .INIT(32'b10001000100010001000100010001000))
        \CLMA_26_80/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/ddrc_axi_reset1 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_axi_reset0 ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = (I0 & I1) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N49/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11111111111111110011001100110011))
        \CLMA_26_80/FYB/FYC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/ddrc_axi_reset2 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_axi_reset0 ));
	// LUT = (I4) | (~I1) ;

    V_INV \CLMA_26_80/LRSPOLMUX/V_INV  (
            .Z (\CLMA_26_80/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:155

    V_BUF \CLMA_26_80/RSMUX/V_BUF  (
            .Z (\CLMA_26_80/ntRSCO ),
            .I (\CLMA_26_80/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:155

    V_BUF \CLMA_26_84/CEMUX/V_BUF  (
            .Z (\CLMA_26_84/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:423

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/ddrc_init_done/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_26_84/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_done ),
            .CE (\CLMA_26_84/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_26_84/ntY0 ),
            .SR (\CLMA_26_84/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:423

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/penable/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_26_84/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_penable ),
            .CE (\CLMA_26_84/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_26_84/ntY1 ),
            .SR (\CLMA_26_84/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:116

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/ddrc_init_done/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10111011101110111010101010101010))
        \CLMA_26_84/FYA/FY  (
            .Y (\CLMA_26_84/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_done ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/prdata [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/prdata [0] ));
	// LUT = (~I1 & I4) | (I0) ;
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:423

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/penable/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000101010101000100))
        \CLMA_26_84/FYB/FYC  (
            .Y (\CLMA_26_84/ntY1 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_done ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_penable ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_psel ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/pready ));
	// LUT = (~I0 & I3 & ~I4) | (~I0 & I1 & ~I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:116

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N73/gateop_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_26_84/FYC/FY  (
            .Y (\HMEMC_16_1/ntSRB_IOL2_TS_CTRL [0] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_penable ));
	// LUT = (I1 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N77/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_26_84/FYD/FYC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/ddrc_psel ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_psel ));
	// LUT = (I1 & I4) ;

    V_INV \CLMA_26_84/LRSPOLMUX/V_INV  (
            .Z (\CLMA_26_84/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn ));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:423

    V_BUF \CLMA_26_84/RSMUX/V_BUF  (
            .Z (\CLMA_26_84/ntRSCO ),
            .I (\CLMA_26_84/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:423

    V_BUF \CLMA_26_88/CEMUX/V_BUF  (
            .Z (\CLMA_26_88/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:36

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_26_88/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1 ),
            .CE (\CLMA_26_88/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req ),
            .SR (\CLMA_26_88/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:36

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_26_88/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training ),
            .CE (\CLMA_26_88/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_26_88/ntY2 ),
            .SR (\CLMA_26_88/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[26]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_26_88/FYB/FYC  (
            .Y (\HMEMC_16_1/ntSRB_IOL2_TX_DATA [6] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [26] ));
	// LUT = (I1 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11111111101010100010001010101010))
        \CLMA_26_88/FYC/FY  (
            .Y (\CLMA_26_88/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d [1] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0 ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req ));
	// LUT = (I3 & I4) | (I0 & ~I3) | (I0 & ~I1) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    V_INV \CLMA_26_88/LRSPOLMUX/V_INV  (
            .Z (\CLMA_26_88/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:36

    V_BUF \CLMA_26_88/RSMUX/V_BUF  (
            .Z (\CLMA_26_88/ntRSCO ),
            .I (\CLMA_26_88/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:36

    V_BUF \CLMA_26_92/CEMUX/V_BUF  (
            .Z (\CLMA_26_92/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:102

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/psel/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_26_92/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_psel ),
            .CE (\CLMA_26_92/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_26_92/ntY2 ),
            .SR (\CLMA_26_92/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:102

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[3]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_26_92/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/ddrc_paddr [3] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [1] ));
	// LUT = (I1 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[1]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_26_92/FYB/FYC  (
            .Y (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [1] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ));
	// LUT = (I1 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/psel/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_26_92/FYC/FY  (
            .Y (\CLMA_26_92/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_done ));
	// LUT = (I1 & ~I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:102

    V_INV \CLMA_26_92/LRSPOLMUX/V_INV  (
            .Z (\CLMA_26_92/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn ));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:102

    V_BUF \CLMA_26_92/RSMUX/V_BUF  (
            .Z (\CLMA_26_92/ntRSCO ),
            .I (\CLMA_26_92/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:102

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[0]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_26_96/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/ddrc_pwdata [0] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [0] ));
	// LUT = (I1 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[27]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_26_100/FYA/FY  (
            .Y (\HMEMC_16_1/ntSRB_IOL2_TX_DATA [4] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [27] ));
	// LUT = (I1 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[5]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_26_104/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/ddrc_paddr [5] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [3] ));
	// LUT = (I1 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[18]/gateop_perm/FYA/FY */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_26_108/FYA/FY  (
            .Y (\HMEMC_16_1/ntSRB_IOL3_TS_CTRL [1] ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [18] ));
	// LUT = (I0 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[2]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMA_26_112/FYA/FY  (
            .Y (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [2] ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ));
	// LUT = (I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[28]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_26_112/FYB/FYC  (
            .Y (\HMEMC_16_1/ntSRB_IOL2_TX_DATA [5] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [28] ));
	// LUT = (I1 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_18/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b01000100100000010010000000101001))
        \CLMA_26_136/FYA/FY  (
            .Y (\CLMA_26_136/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (I0 & I1 & ~I2 & ~I3 & ~I4) | (I0 & ~I1 & I2 & ~I4) | (I0 & I1 & I2 & ~I3 & I4) | (~I0 & I1 & I3 & I4) | (~I0 & ~I1 & ~I2 & ~I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_18/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b00000000010001000000000001001001))
        \CLMA_26_136/FYB/FYC  (
            .Y (\CLMA_26_136/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & ~I4) | (I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_18/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b10101010101010101110101010101000))
        \CLMA_26_136/FYC/FY  (
            .Y (\CLMA_26_136/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (I1 & I2 & I3 & ~I4) | (I0 & I4) | (I0 & I3) | (I0 & I2) | (I0 & I1) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_18/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b11111111111111111111111111111111))
        \CLMA_26_136/FYD/FYC  (
            .Y (\CLMA_26_136/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = () ;

    V_MUX2 \CLMA_26_136/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_26_136/ntDP0 ),
            .I0 (\CLMA_26_136/ntY0 ),
            .I1 (\CLMA_26_136/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_26_136/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_26_136/ntDP1 ),
            .I0 (\CLMA_26_136/ntY2 ),
            .I1 (\CLMA_26_136/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_26_136/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [18] ),
            .I0 (\CLMA_26_136/ntDP0 ),
            .I1 (\CLMA_26_136/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* VCC_26/FYA/FY */ #(
            .INIT(32'b11111111111111111111111111111111))
        \CLMA_30_16/FYA/FY  (
            .Y (_N212),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = () ;

    V_LUT5 /* GND_49/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_30_16/FYB/FYC  (
            .Y (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));

    V_BUF \CLMA_30_32/CEMUX/V_BUF  (
            .Z (_N166),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N368 ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[1]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_32/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [0] ),
            .CE (_N166),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_32/ntY0 ),
            .SR (_N126));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[1]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_32/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [1] ),
            .CE (_N166),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_32/ntY1 ),
            .SR (_N126));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_32/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [2] ),
            .CE (_N166),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_32/ntY2 ),
            .SR (_N126));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_32/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [3] ),
            .CE (_N166),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_32/ntY3 ),
            .SR (_N126));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[1]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01000100010001000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_32/FYA/V_FY  (
            .COUT (\CLMA_30_32/ntCYA ),
            .S (\CLMA_30_32/ntY0 ),
            .CIN (1'b0),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N365 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N211),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[1]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01001000010010001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_32/FYB/V_FY  (
            .COUT (\CLMA_30_32/ntCYB ),
            .S (\CLMA_30_32/ntY1 ),
            .CIN (\CLMA_30_32/ntCYA ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N365 ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [1] ),
            .I3 (1'b0),
            .I4 (_N190),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_32/FYC/V_FY  (
            .COUT (\CLMA_30_32/ntCYC ),
            .S (\CLMA_30_32/ntY2 ),
            .CIN (\CLMA_30_32/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [2] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N365 ),
            .I4 (_N190),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_32/FYD/V_FY  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N1091 ),
            .S (\CLMA_30_32/ntY3 ),
            .CIN (\CLMA_30_32/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [3] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N365 ),
            .I4 (_N190),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    V_INV \CLMA_30_32/LRSPOLMUX/V_INV  (
            .Z (\CLMA_30_32/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    V_BUF \CLMA_30_32/RSMUX/V_BUF  (
            .Z (_N126),
            .I (\CLMA_30_32/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    V_BUF \CLMA_30_36/CEMUX/V_BUF  (
            .Z (\CLMA_30_36/ntCECO ),
            .I (_N166));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_36/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [4] ),
            .CE (\CLMA_30_36/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_36/ntY0 ),
            .SR (\CLMA_30_36/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_36/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [5] ),
            .CE (\CLMA_30_36/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_36/ntY1 ),
            .SR (\CLMA_30_36/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_36/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [6] ),
            .CE (\CLMA_30_36/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_36/ntY2 ),
            .SR (\CLMA_30_36/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_36/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [7] ),
            .CE (\CLMA_30_36/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_36/ntY3 ),
            .SR (\CLMA_30_36/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_36/FYA/V_FY  (
            .COUT (\CLMA_30_36/ntCYA ),
            .S (\CLMA_30_36/ntY0 ),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N1091 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [4] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N365 ),
            .I4 (_N190),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_36/FYB/V_FY  (
            .COUT (\CLMA_30_36/ntCYB ),
            .S (\CLMA_30_36/ntY1 ),
            .CIN (\CLMA_30_36/ntCYA ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [5] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N365 ),
            .I4 (_N190),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_36/FYC/V_FY  (
            .COUT (\CLMA_30_36/ntCYC ),
            .S (\CLMA_30_36/ntY2 ),
            .CIN (\CLMA_30_36/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [6] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N365 ),
            .I4 (_N190),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_36/FYD/V_FY  (
            .COUT (),
            .S (\CLMA_30_36/ntY3 ),
            .CIN (\CLMA_30_36/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [7] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N365 ),
            .I4 (_N190),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    V_BUF \CLMA_30_36/RSMUX/V_BUF  (
            .Z (\CLMA_30_36/ntRSCO ),
            .I (_N126));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N365/gateop_perm/FYA/FY */ #(
            .INIT(32'b10000100001000010000000000000000))
        \CLMA_30_40/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N365 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dqs_drift_l [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_d1 [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_d1 [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dqs_drift_l [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N59 ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:187

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N310_8/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000100000000000000000))
        \CLMA_30_40/FYB/FYC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N310 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [5] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3228 ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_13/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b10000000000000000010010100010000))
        \CLMA_30_41/FYA/FY  (
            .Y (\CLMA_30_41/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I0 & ~I1 & I2 & ~I3 & ~I4) | (~I0 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (I0 & I1 & I2 & I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_13/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b00000000100000000000000001000000))
        \CLMA_30_41/FYB/FYC  (
            .Y (\CLMA_30_41/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I0 & I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_13/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00000000000000000000000000001000))
        \CLMA_30_41/FYC/FY  (
            .Y (\CLMA_30_41/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (I0 & I1 & ~I2 & ~I3 & ~I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_13/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_30_41/FYD/FYC  (
            .Y (\CLMA_30_41/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ));

    V_MUX2 \CLMA_30_41/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_30_41/ntDP0 ),
            .I0 (\CLMA_30_41/ntY0 ),
            .I1 (\CLMA_30_41/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_30_41/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_30_41/ntDP1 ),
            .I0 (\CLMA_30_41/ntY2 ),
            .I1 (\CLMA_30_41/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_30_41/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [13] ),
            .I0 (\CLMA_30_41/ntDP0 ),
            .I1 (\CLMA_30_41/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_BUF \CLMA_30_44/CEMUX/V_BUF  (
            .Z (\CLMA_30_44/ntCECO ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N310 ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:166

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now[1]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_44/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now [1] ),
            .CE (\CLMA_30_44/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_d1 [1] ),
            .SR (\CLMA_30_44/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:166

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now[0]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_44/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now [0] ),
            .CE (\CLMA_30_44/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_d1 [0] ),
            .SR (\CLMA_30_44/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:166

    V_INV \CLMA_30_44/LRSPOLMUX/V_INV  (
            .Z (\CLMA_30_44/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:166

    V_BUF \CLMA_30_44/RSMUX/V_BUF  (
            .Z (\CLMA_30_44/ntRSCO ),
            .I (\CLMA_30_44/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:166

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_7/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_30_48/FYA/FY  (
            .Y (\CLMA_30_48/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_7/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b01010101011111111111111010101010))
        \CLMA_30_48/FYB/FYC  (
            .Y (\CLMA_30_48/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (I0 & ~I4) | (~I0 & I4) | (I0 & ~I2 & ~I3) | (I0 & ~I1 & ~I3) | (~I0 & I2 & I3) | (~I0 & I1 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_7/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00000000000000000000000100000000))
        \CLMA_30_48/FYC/FY  (
            .Y (\CLMA_30_48/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = (~I0 & ~I1 & ~I2 & I3 & ~I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_7/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_30_48/FYD/FYC  (
            .Y (\CLMA_30_48/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));

    V_MUX2 \CLMA_30_48/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_30_48/ntDP0 ),
            .I0 (\CLMA_30_48/ntY0 ),
            .I1 (\CLMA_30_48/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_30_48/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_30_48/ntDP1 ),
            .I0 (\CLMA_30_48/ntY2 ),
            .I1 (\CLMA_30_48/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_30_48/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [7] ),
            .I0 (\CLMA_30_48/ntDP0 ),
            .I1 (\CLMA_30_48/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_14/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b00000000000100000000000000001010))
        \CLMA_30_49/FYA/FY  (
            .Y (\CLMA_30_49/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = (I0 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_14/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b00000100000000000000010010000000))
        \CLMA_30_49/FYB/FYC  (
            .Y (\CLMA_30_49/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_14/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00000000000101000000000000000000))
        \CLMA_30_49/FYC/FY  (
            .Y (\CLMA_30_49/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = (~I0 & I1 & ~I2 & ~I3 & I4) | (~I0 & ~I1 & I2 & ~I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_14/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_30_49/FYD/FYC  (
            .Y (\CLMA_30_49/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));

    V_MUX2 \CLMA_30_49/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_30_49/ntDP0 ),
            .I0 (\CLMA_30_49/ntY0 ),
            .I1 (\CLMA_30_49/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_30_49/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_30_49/ntDP1 ),
            .I0 (\CLMA_30_49/ntY2 ),
            .I1 (\CLMA_30_49/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_30_49/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [14] ),
            .I0 (\CLMA_30_49/ntDP0 ),
            .I1 (\CLMA_30_49/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* VCC_11/FYA/FY */ #(
            .INIT(32'b11111111111111111111111111111111))
        \CLMA_30_52/FYA/FY  (
            .Y (_N211),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = () ;

    V_LUT5 /* GND_32/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_30_52/FYB/FYC  (
            .Y (_N190),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_12/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b10000000000000000000000000010010))
        \CLMA_30_53/FYA/FY  (
            .Y (\CLMA_30_53/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_12/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b00000000101000000000000000000100))
        \CLMA_30_53/FYB/FYC  (
            .Y (\CLMA_30_53/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (~I0 & I1 & ~I2 & ~I3 & ~I4) | (I0 & I2 & ~I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_12/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00000000000000000000010000000000))
        \CLMA_30_53/FYC/FY  (
            .Y (\CLMA_30_53/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (~I0 & I1 & ~I2 & I3 & ~I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_12/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_30_53/FYD/FYC  (
            .Y (\CLMA_30_53/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));

    V_MUX2 \CLMA_30_53/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_30_53/ntDP0 ),
            .I0 (\CLMA_30_53/ntY0 ),
            .I1 (\CLMA_30_53/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_30_53/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_30_53/ntDP1 ),
            .I0 (\CLMA_30_53/ntY2 ),
            .I1 (\CLMA_30_53/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_30_53/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [12] ),
            .I0 (\CLMA_30_53/ntDP0 ),
            .I1 (\CLMA_30_53/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_BUF \CLMA_30_56/CEMUX/V_BUF  (
            .Z (_N159),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N3 ));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:100

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[0]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_56/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [0] ),
            .CE (_N159),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N122 [0] ),
            .SR (_N108));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:100

    V_INV \CLMA_30_56/LRSPOLMUX/V_INV  (
            .Z (\CLMA_30_56/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:100

    V_BUF \CLMA_30_56/RSMUX/V_BUF  (
            .Z (_N108),
            .I (\CLMA_30_56/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:100

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[14]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_30_57/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/ddrc_pwdata [14] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [14] ));
	// LUT = (I1 & I4) ;

    V_BUF \CLMA_30_64/CEMUX/V_BUF  (
            .Z (\CLMA_30_64/ntCECO ),
            .I (_N159));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:100

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[2]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_64/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [2] ),
            .CE (\CLMA_30_64/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_64/ntY0 ),
            .SR (_N107));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:100

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[3]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_64/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [3] ),
            .CE (\CLMA_30_64/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_64/ntY1 ),
            .SR (_N107));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:100

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[4]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_64/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [4] ),
            .CE (\CLMA_30_64/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_64/ntY2 ),
            .SR (_N107));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:100

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[1]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_64/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [1] ),
            .CE (\CLMA_30_64/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_64/ntY3 ),
            .SR (_N107));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:100

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[2]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01010101111111111010101000000000))
        \CLMA_30_64/FYA/FY  (
            .Y (\CLMA_30_64/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [0] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [2] ));
	// LUT = (I0 & I3 & ~I4) | (~I3 & I4) | (~I0 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:100

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[3]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00111111111111111100000000000000))
        \CLMA_30_64/FYB/FYC  (
            .Y (\CLMA_30_64/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [3] ));
	// LUT = (I1 & I2 & I3 & ~I4) | (~I3 & I4) | (~I2 & I4) | (~I1 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:100

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[4]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b01111111111111111000000000000000))
        \CLMA_30_64/FYC/FY  (
            .Y (\CLMA_30_64/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [3] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [4] ));
	// LUT = (I0 & I1 & I2 & I3 & ~I4) | (~I3 & I4) | (~I2 & I4) | (~I1 & I4) | (~I0 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:100

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[1]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00110011001100111100110011001100))
        \CLMA_30_64/FYD/FYC  (
            .Y (\CLMA_30_64/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [1] ));
	// LUT = (I1 & ~I4) | (~I1 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:100

    V_BUF \CLMA_30_64/RSMUX/V_BUF  (
            .Z (_N107),
            .I (_N108));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:100

    V_BUF \CLMA_30_68/CEMUX/V_BUF  (
            .Z (\CLMA_30_68/ntCECO ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N104 ));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:110

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_68/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset ),
            .CE (\CLMA_30_68/ntCECO ),
            .CK (ntclkbufg_0),
            .D (_N188),
            .SR (_N106));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:110

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N69/gateop_perm/FYA/FY */ #(
            .INIT(32'b10101010101000101010101010101010))
        \CLMA_30_68/FYA/FY  (
            .Y (\HMEMC_16_1/ntSRB_IOL2_TX_DATA [0] ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3356 ));
	// LUT = (I0 & ~I4) | (I0 & I3) | (I0 & I2) | (I0 & ~I1) ;

    V_BUF \CLMA_30_68/RSMUX/V_BUF  (
            .Z (_N106),
            .I (_N107));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:110

    V_BUF \CLMA_30_72/CEMUX/V_BUF  (
            .Z (\CLMA_30_72/ntCECO ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N110 ));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:127

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[3]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_72/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [3] ),
            .CE (\CLMA_30_72/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_72/ntY0 ),
            .SR (\CLMA_30_72/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:127

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[3]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01111000111100000000000000000000))
        \CLMA_30_72/FYA/FY  (
            .Y (\CLMA_30_72/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [3] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287 ));
	// LUT = (I2 & ~I3 & I4) | (I0 & I1 & ~I2 & I3 & I4) | (~I1 & I2 & I4) | (~I0 & I2 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:127

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N110_5/gateop_perm/FYB/FYC */ #(
            .INIT(32'b01111111111111111111111111111111))
        \CLMA_30_72/FYB/FYC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N110 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287 ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [3] ));
	// LUT = (~I4) | (~I3) | (~I2) | (~I1) | (~I0) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N24_sum4/gateop_perm/FYC/FY */ #(
            .INIT(32'b01111111111111111000000000000000))
        \CLMA_30_72/FYC/FY  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N131 [4] ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [3] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [4] ));
	// LUT = (I0 & I1 & I2 & I3 & ~I4) | (~I3 & I4) | (~I2 & I4) | (~I1 & I4) | (~I0 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N97_0_1inv/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111111111111110111111111111111))
        \CLMA_30_72/FYD/FYC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N97_inv ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [3] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [0] ));
	// LUT = (I4) | (~I3) | (~I2) | (~I1) | (~I0) ;

    V_BUF \CLMA_30_72/RSMUX/V_BUF  (
            .Z (\CLMA_30_72/ntRSCO ),
            .I (_N106));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:127

    V_BUF \CLMA_30_73/CEMUX/V_BUF  (
            .Z (\CLMA_30_73/ntCECO ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N110 ));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:127

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_73/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [0] ),
            .CE (\CLMA_30_73/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_73/ntY0 ),
            .SR (\CLMA_30_73/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:127

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[4]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_73/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [4] ),
            .CE (\CLMA_30_73/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_73/ntY1 ),
            .SR (\CLMA_30_73/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:127

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[2]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_73/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [2] ),
            .CE (\CLMA_30_73/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_73/ntY2 ),
            .SR (\CLMA_30_73/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:127

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[1]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_73/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [1] ),
            .CE (\CLMA_30_73/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_73/ntY3 ),
            .SR (\CLMA_30_73/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:127

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000000000010000000000))
        \CLMA_30_73/FYA/FY  (
            .Y (\CLMA_30_73/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3356 ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = (~I0 & I1 & ~I2 & I3 & ~I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:127

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[4]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000010000000000000000000))
        \CLMA_30_73/FYB/FYC  (
            .Y (\CLMA_30_73/ntY1 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3356 ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N131 [4] ));
	// LUT = (I0 & I1 & ~I2 & ~I3 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:127

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[2]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b01110111100010000000000000000000))
        \CLMA_30_73/FYC/FY  (
            .Y (\CLMA_30_73/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [0] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287 ));
	// LUT = (I0 & I1 & ~I3 & I4) | (~I1 & I3 & I4) | (~I0 & I3 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:127

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[1]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b01100110011001100000000000000000))
        \CLMA_30_73/FYD/FYC  (
            .Y (\CLMA_30_73/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287 ));
	// LUT = (I0 & ~I1 & I4) | (~I0 & I1 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:127

    V_INV \CLMA_30_73/LRSPOLMUX/V_INV  (
            .Z (\CLMA_30_73/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:127

    V_BUF \CLMA_30_73/RSMUX/V_BUF  (
            .Z (\CLMA_30_73/ntRSCO ),
            .I (\CLMA_30_73/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:127

    V_LUT5 /* VCC_10/FYA/FY */ #(
            .INIT(32'b11111111111111111111111111111111))
        \CLMA_30_76/FYA/FY  (
            .Y (_N209),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = () ;

    V_LUT5 /* GND_29/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_30_76/FYB/FYC  (
            .Y (_N188),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));

    V_BUF \CLMA_30_80/CEMUX/V_BUF  (
            .Z (_N170),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N395 [0] ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_80/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0] ),
            .CE (_N170),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_80/ntY1 ),
            .SR (_N111));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_80/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l ),
            .CE (_N170),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_80/ntY2 ),
            .SR (_N111));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_LUT5 /* u_aq_axi_master/N6/gateop_perm/FYA/FY */ #(
            .INIT(32'b11101010111010101010101010101010))
        \CLMA_30_80/FYA/FY  (
            .Y (wr_burst_data_req),
            .I0 (\u_aq_axi_master/rd_first_data ),
            .I1 (\u_aq_axi_master/rd_fifo_enable ),
            .I2 (\u_aq_axi_master/reg_wvalid ),
            .I3 (1'b0),
            .I4 (s00_axi_wready));
	// LUT = (I1 & I2 & I4) | (I0) ;
	// ../source/sources_1/aq_axi_master.v:148

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b01100110100110011001100101100110))
        \CLMA_30_80/FYB/FYC  (
            .Y (\CLMA_30_80/ntY1 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_last [0] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_last [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now [0] ));
	// LUT = (I0 & ~I1 & ~I3 & ~I4) | (~I0 & I1 & ~I3 & ~I4) | (~I0 & ~I1 & I3 & ~I4) | (I0 & I1 & I3 & ~I4) | (~I0 & ~I1 & ~I3 & I4) | (I0 & I1 & ~I3 & I4) | (I0 & ~I1 & I3 & I4) | (~I0 & I1 & I3 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b01000001010000011000001010000010))
        \CLMA_30_80/FYC/FY  (
            .Y (\CLMA_30_80/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_last [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_last [0] ),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now [0] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I4) | (I0 & I1 & I2 & ~I4) | (~I0 & ~I1 & ~I2 & I4) | (~I0 & I1 & I2 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N83_mux1/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11000000001100000000110000000011))
        \CLMA_30_80/FYD/FYC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N83 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_last [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_last [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now [0] ));
	// LUT = (~I1 & ~I2 & ~I3 & ~I4) | (I1 & ~I2 & I3 & ~I4) | (~I1 & I2 & ~I3 & I4) | (I1 & I2 & I3 & I4) ;

    V_INV \CLMA_30_80/LRSPOLMUX/V_INV  (
            .Z (\CLMA_30_80/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_BUF \CLMA_30_80/RSMUX/V_BUF  (
            .Z (_N111),
            .I (\CLMA_30_80/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_BUF \CLMA_30_81/CEMUX/V_BUF  (
            .Z (_N157),
            .I (\CLMA_50_113/ntY0 ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[3]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_81/FF0/FF  (
            .Q (s00_axi_araddr[3]),
            .CE (_N157),
            .CK (ntclkbufg_1),
            .D (\CLMA_30_81/ntY0 ),
            .SR (_N88));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[4]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_81/FF1/FF  (
            .Q (s00_axi_araddr[4]),
            .CE (_N157),
            .CK (ntclkbufg_1),
            .D (\CLMA_30_81/ntY1 ),
            .SR (_N88));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[5]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_81/FF2/FF  (
            .Q (s00_axi_araddr[5]),
            .CE (_N157),
            .CK (ntclkbufg_1),
            .D (\CLMA_30_81/ntY2 ),
            .SR (_N88));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[7]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_81/FF3/FF  (
            .Q (s00_axi_araddr[7]),
            .CE (_N157),
            .CK (ntclkbufg_1),
            .D (\CLMA_30_81/ntY3 ),
            .SR (_N88));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[3]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00110000001100001111000011110000))
        \CLMA_30_81/FYA/FY  (
            .Y (\CLMA_30_81/ntY0 ),
            .I0 (1'b0),
            .I1 (rd_burst_req),
            .I2 (s00_axi_araddr[3]),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/rd_state_0 ));
	// LUT = (I2 & ~I4) | (~I1 & I2) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[4]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00100010001000101010101010101010))
        \CLMA_30_81/FYB/FYC  (
            .Y (\CLMA_30_81/ntY1 ),
            .I0 (s00_axi_araddr[4]),
            .I1 (\u_aq_axi_master/rd_state_0 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (rd_burst_req));
	// LUT = (I0 & ~I4) | (I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[5]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b01000100110011000100010011001100))
        \CLMA_30_81/FYC/FY  (
            .Y (\CLMA_30_81/ntY2 ),
            .I0 (\u_aq_axi_master/rd_state_0 ),
            .I1 (s00_axi_araddr[5]),
            .I2 (1'b0),
            .I3 (rd_burst_req),
            .I4 (1'b0));
	// LUT = (I1 & ~I3) | (~I0 & I1) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[7]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00100010001000101010101010101010))
        \CLMA_30_81/FYD/FYC  (
            .Y (\CLMA_30_81/ntY3 ),
            .I0 (s00_axi_araddr[7]),
            .I1 (rd_burst_req),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/rd_state_0 ));
	// LUT = (I0 & ~I4) | (I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_INV \CLMA_30_81/LRSPOLMUX/V_INV  (
            .Z (\CLMA_30_81/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_30_81/RSMUX/V_BUF  (
            .Z (_N88),
            .I (\CLMA_30_81/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_30_84/CEMUX/V_BUF  (
            .Z (\CLMA_30_84/ntCECO ),
            .I (_N170));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_84/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h ),
            .CE (\CLMA_30_84/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_84/ntY0 ),
            .SR (_N110));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_84/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0] ),
            .CE (\CLMA_30_84/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_84/ntY1 ),
            .SR (_N110));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01000001010000011000001010000010))
        \CLMA_30_84/FYA/FY  (
            .Y (\CLMA_30_84/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_last [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_last [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now [1] ),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now [0] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I4) | (I0 & I1 & I2 & ~I4) | (~I0 & ~I1 & ~I2 & I4) | (~I0 & I1 & I2 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b01100110100110011001100101100110))
        \CLMA_30_84/FYB/FYC  (
            .Y (\CLMA_30_84/ntY1 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_last [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now [1] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_last [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now [0] ));
	// LUT = (I0 & ~I1 & ~I3 & ~I4) | (~I0 & I1 & ~I3 & ~I4) | (~I0 & ~I1 & I3 & ~I4) | (I0 & I1 & I3 & ~I4) | (~I0 & ~I1 & ~I3 & I4) | (I0 & I1 & ~I3 & I4) | (I0 & ~I1 & I3 & I4) | (~I0 & I1 & I3 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_BUF \CLMA_30_84/RSMUX/V_BUF  (
            .Z (_N110),
            .I (_N111));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_BUF \CLMA_30_85/CEMUX/V_BUF  (
            .Z (\CLMA_30_85/ntCECO ),
            .I (_N157));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[8]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_85/FF0/FF  (
            .Q (s00_axi_araddr[8]),
            .CE (\CLMA_30_85/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_30_85/ntY0 ),
            .SR (\CLMA_30_85/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[6]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_85/FF1/FF  (
            .Q (s00_axi_araddr[6]),
            .CE (\CLMA_30_85/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_30_85/ntY1 ),
            .SR (\CLMA_30_85/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[9]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_85/FF2/FF  (
            .Q (s00_axi_araddr[9]),
            .CE (\CLMA_30_85/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_30_85/ntY2 ),
            .SR (\CLMA_30_85/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[8]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01000100010001001100110011001100))
        \CLMA_30_85/FYA/FY  (
            .Y (\CLMA_30_85/ntY0 ),
            .I0 (\u_aq_axi_master/rd_state_0 ),
            .I1 (s00_axi_araddr[8]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (rd_burst_req));
	// LUT = (I1 & ~I4) | (~I0 & I1) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[6]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00100010001000101010101010101010))
        \CLMA_30_85/FYB/FYC  (
            .Y (\CLMA_30_85/ntY1 ),
            .I0 (s00_axi_araddr[6]),
            .I1 (\u_aq_axi_master/rd_state_0 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (rd_burst_req));
	// LUT = (I0 & ~I4) | (I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[9]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00000000111100001111000011110000))
        \CLMA_30_85/FYC/FY  (
            .Y (\CLMA_30_85/ntY2 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (s00_axi_araddr[9]),
            .I3 (rd_burst_req),
            .I4 (\u_aq_axi_master/rd_state_0 ));
	// LUT = (I2 & ~I4) | (I2 & ~I3) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[6]/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_30_85/FYD/FYC  (
            .Y (\u_ipsl_hmic_h_top/ddrc_paddr [6] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [4] ));
	// LUT = (I1 & I4) ;

    V_BUF \CLMA_30_85/RSMUX/V_BUF  (
            .Z (\CLMA_30_85/ntRSCO ),
            .I (_N88));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_30_88/CEMUX/V_BUF  (
            .Z (\CLMA_30_88/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:220

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_req/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_88/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_req ),
            .CE (\CLMA_30_88/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_88/ntY0 ),
            .SR (\CLMA_30_88/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:220

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_req/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_30_88/FYA/FY  (
            .Y (\CLMA_30_88/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N88 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start ));
	// LUT = (I1 & ~I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:220

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N88/gateop_perm/FYB/FYC */ #(
            .INIT(32'b01101111111101101111111111111111))
        \CLMA_30_88/FYB/FYC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N88 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_last [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_last [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N83 ));
	// LUT = (~I4) | (I2 & ~I3) | (~I2 & I3) | (I0 & ~I1) | (~I0 & I1) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:227

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N403/gateop_perm/FYC/FY */ #(
            .INIT(32'b11111111010101010000000000000000))
        \CLMA_30_88/FYC/FY  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N403 ),
            .I0 (nt_ddr_init_done),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_req ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0 ));
	// LUT = (I3 & I4) | (~I0 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N385/gateop_perm/FYD/FYC */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMA_30_88/FYD/FYC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N395 [0] ),
            .I0 (nt_ddr_init_done),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_req ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0 ));
	// LUT = (I0 & I1 & I4) ;

    V_BUF \CLMA_30_88/RSMUX/V_BUF  (
            .Z (\CLMA_30_88/ntRSCO ),
            .I (_N110));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:220

    V_BUF \CLMA_30_89/CEMUX/V_BUF  (
            .Z (\CLMA_30_89/ntCECO ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N403 ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_last[0]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_89/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_last [0] ),
            .CE (\CLMA_30_89/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now [0] ),
            .SR (\CLMA_30_89/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_INV \CLMA_30_89/LRSPOLMUX/V_INV  (
            .Z (\CLMA_30_89/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_BUF \CLMA_30_89/RSMUX/V_BUF  (
            .Z (\CLMA_30_89/ntRSCO ),
            .I (\CLMA_30_89/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[7]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_30_93/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/ddrc_paddr [7] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [5] ));
	// LUT = (I1 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[4]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_30_93/FYB/FYC  (
            .Y (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [3] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [4] ));
	// LUT = (I1 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_1/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b11000001010000100110000011000000))
        \CLMA_30_96/FYA/FY  (
            .Y (\CLMA_30_96/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (I1 & I2 & ~I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (I0 & ~I1 & ~I2 & ~I3 & I4) | (~I0 & ~I1 & ~I2 & I3 & I4) | (I1 & I2 & I3 & I4) | (~I0 & I1 & I2) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_1/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b01000110001110100110100000001010))
        \CLMA_30_96/FYB/FYC  (
            .Y (\CLMA_30_96/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (I0 & ~I1 & I2 & I3 & ~I4) | (I0 & I1 & ~I2 & ~I4) | (~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I3 & I4) | (I0 & ~I1 & ~I2 & I4) | (I0 & ~I2 & ~I3) | (~I0 & I1 & I2 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_1/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00001100000010010000100100000011))
        \CLMA_30_96/FYC/FY  (
            .Y (\CLMA_30_96/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (~I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I4) | (I1 & ~I2 & I3 & I4) | (I0 & I1 & ~I2 & I4) | (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_1/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_30_96/FYD/FYC  (
            .Y (\CLMA_30_96/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));

    V_MUX2 \CLMA_30_96/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_30_96/ntDP0 ),
            .I0 (\CLMA_30_96/ntY0 ),
            .I1 (\CLMA_30_96/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_30_96/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_30_96/ntDP1 ),
            .I0 (\CLMA_30_96/ntY2 ),
            .I1 (\CLMA_30_96/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_30_96/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [1] ),
            .I0 (\CLMA_30_96/ntDP0 ),
            .I1 (\CLMA_30_96/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_BUF \CLMA_30_97/CEMUX/V_BUF  (
            .Z (_N167),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N374 ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[1]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_97/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [0] ),
            .CE (_N167),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_97/ntY0 ),
            .SR (_N124));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[1]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_97/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [1] ),
            .CE (_N167),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_97/ntY1 ),
            .SR (_N124));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[3]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_97/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [2] ),
            .CE (_N167),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_97/ntY2 ),
            .SR (_N124));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[3]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_97/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [3] ),
            .CE (_N167),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_97/ntY3 ),
            .SR (_N124));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[1]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01000100010001000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_97/FYA/V_FY  (
            .COUT (\CLMA_30_97/ntCYA ),
            .S (\CLMA_30_97/ntY0 ),
            .CIN (1'b0),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N371 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N208),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[1]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01001000010010001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_97/FYB/V_FY  (
            .COUT (\CLMA_30_97/ntCYB ),
            .S (\CLMA_30_97/ntY1 ),
            .CIN (\CLMA_30_97/ntCYA ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N371 ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [1] ),
            .I3 (1'b0),
            .I4 (_N187),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[3]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_97/FYC/V_FY  (
            .COUT (\CLMA_30_97/ntCYC ),
            .S (\CLMA_30_97/ntY2 ),
            .CIN (\CLMA_30_97/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [2] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N371 ),
            .I4 (_N187),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[3]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_97/FYD/V_FY  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N992 ),
            .S (\CLMA_30_97/ntY3 ),
            .CIN (\CLMA_30_97/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [3] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N371 ),
            .I4 (_N187),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    V_INV \CLMA_30_97/LRSPOLMUX/V_INV  (
            .Z (\CLMA_30_97/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    V_BUF \CLMA_30_97/RSMUX/V_BUF  (
            .Z (_N124),
            .I (\CLMA_30_97/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    V_LUT5 /* VCC_9/FYA/FY */ #(
            .INIT(32'b11111111111111111111111111111111))
        \CLMA_30_100/FYA/FY  (
            .Y (_N208),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = () ;

    V_LUT5 /* GND_27/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_30_100/FYB/FYC  (
            .Y (_N187),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));

    V_BUF \CLMA_30_101/CEMUX/V_BUF  (
            .Z (\CLMA_30_101/ntCECO ),
            .I (_N167));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[5]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_101/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [4] ),
            .CE (\CLMA_30_101/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_101/ntY0 ),
            .SR (\CLMA_30_101/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[5]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_101/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [5] ),
            .CE (\CLMA_30_101/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_101/ntY1 ),
            .SR (\CLMA_30_101/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_101/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [6] ),
            .CE (\CLMA_30_101/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_101/ntY2 ),
            .SR (\CLMA_30_101/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_101/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [7] ),
            .CE (\CLMA_30_101/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_30_101/ntY3 ),
            .SR (\CLMA_30_101/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[5]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_101/FYA/V_FY  (
            .COUT (\CLMA_30_101/ntCYA ),
            .S (\CLMA_30_101/ntY0 ),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N992 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [4] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N371 ),
            .I4 (_N187),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[5]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_101/FYB/V_FY  (
            .COUT (\CLMA_30_101/ntCYB ),
            .S (\CLMA_30_101/ntY1 ),
            .CIN (\CLMA_30_101/ntCYA ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [5] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N371 ),
            .I4 (_N187),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_101/FYC/V_FY  (
            .COUT (\CLMA_30_101/ntCYC ),
            .S (\CLMA_30_101/ntY2 ),
            .CIN (\CLMA_30_101/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [6] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N371 ),
            .I4 (_N187),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_101/FYD/V_FY  (
            .COUT (),
            .S (\CLMA_30_101/ntY3 ),
            .CIN (\CLMA_30_101/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [7] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N371 ),
            .I4 (_N187),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    V_BUF \CLMA_30_101/RSMUX/V_BUF  (
            .Z (\CLMA_30_101/ntRSCO ),
            .I (_N124));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    V_LUT5CARRY /* u_aq_axi_master/N250.fsub_1/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_105/FYA/V_FY  (
            .COUT (\CLMA_30_105/ntCYA ),
            .S (\u_aq_axi_master/N250 [0] ),
            .CIN (1'b0),
            .I0 (s00_axi_arlen[0]),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N208),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:393

    V_LUT5CARRY /* u_aq_axi_master/N250.fsub_1/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b10011001100110011110111011101110), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_105/FYB/V_FY  (
            .COUT (\CLMA_30_105/ntCYB ),
            .S (\u_aq_axi_master/N250 [1] ),
            .CIN (\CLMA_30_105/ntCYA ),
            .I0 (s00_axi_arlen[0]),
            .I1 (s00_axi_arlen[1]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N187),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:393

    V_LUT5CARRY /* u_aq_axi_master/N250.fsub_3/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_105/FYC/V_FY  (
            .COUT (\CLMA_30_105/ntCYC ),
            .S (\u_aq_axi_master/N250 [2] ),
            .CIN (\CLMA_30_105/ntCYB ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (s00_axi_arlen[2]),
            .I3 (1'b0),
            .I4 (s00_axi_arlen[2]),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:393

    V_LUT5CARRY /* u_aq_axi_master/N250.fsub_3/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_105/FYD/V_FY  (
            .COUT (\u_aq_axi_master/u_aq_axi_master/N250.co [4] ),
            .S (\u_aq_axi_master/N250 [3] ),
            .CIN (\CLMA_30_105/ntCYC ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (s00_axi_arlen[3]),
            .I3 (1'b0),
            .I4 (s00_axi_arlen[3]),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:393

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[10]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_30_108/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/ddrc_paddr [10] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [8] ));
	// LUT = (I1 & I4) ;

    V_LUT5CARRY /* u_aq_axi_master/N250.fsub_5/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_109/FYA/V_FY  (
            .COUT (\CLMA_30_109/ntCYA ),
            .S (\u_aq_axi_master/N250 [4] ),
            .CIN (\u_aq_axi_master/u_aq_axi_master/N250.co [4] ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (s00_axi_arlen[4]),
            .I3 (1'b0),
            .I4 (s00_axi_arlen[4]),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:393

    V_LUT5CARRY /* u_aq_axi_master/N250.fsub_5/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_109/FYB/V_FY  (
            .COUT (\CLMA_30_109/ntCYB ),
            .S (\u_aq_axi_master/N250 [5] ),
            .CIN (\CLMA_30_109/ntCYA ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (s00_axi_arlen[5]),
            .I3 (1'b0),
            .I4 (s00_axi_arlen[5]),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:393

    V_LUT5CARRY /* u_aq_axi_master/N250.fsub_7/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_109/FYC/V_FY  (
            .COUT (\CLMA_30_109/ntCYC ),
            .S (\u_aq_axi_master/N250 [6] ),
            .CIN (\CLMA_30_109/ntCYB ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (s00_axi_arlen[6]),
            .I3 (1'b0),
            .I4 (s00_axi_arlen[6]),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:393

    V_LUT5CARRY /* u_aq_axi_master/N250.fsub_7/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_109/FYD/V_FY  (
            .COUT (),
            .S (\u_aq_axi_master/N250 [7] ),
            .CIN (\CLMA_30_109/ntCYC ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (s00_axi_arlen[7]),
            .I3 (1'b0),
            .I4 (s00_axi_arlen[7]),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:393

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_26/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b10000000000000100000010010000000))
        \CLMA_30_112/FYA/FY  (
            .Y (\CLMA_30_112/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_26/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b01000010000100000101000001000000))
        \CLMA_30_112/FYB/FYC  (
            .Y (\CLMA_30_112/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = (~I0 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & I2 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_26/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_30_112/FYC/FY  (
            .Y (\CLMA_30_112/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_26/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_30_112/FYD/FYC  (
            .Y (\CLMA_30_112/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));

    V_MUX2 \CLMA_30_112/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_30_112/ntDP0 ),
            .I0 (\CLMA_30_112/ntY0 ),
            .I1 (\CLMA_30_112/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_30_112/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_30_112/ntDP1 ),
            .I0 (\CLMA_30_112/ntY2 ),
            .I1 (\CLMA_30_112/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_30_112/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [26] ),
            .I0 (\CLMA_30_112/ntDP0 ),
            .I1 (\CLMA_30_112/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_BUF \CLMA_30_113/CEMUX/V_BUF  (
            .Z (\CLMA_30_113/ntCECO ),
            .I (\u_aq_axi_master/N536 ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_r_len[2]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_113/FF0/FF  (
            .Q (s00_axi_arlen[2]),
            .CE (\CLMA_30_113/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_30_113/ntY0 ),
            .SR (\CLMA_30_113/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_r_len[3]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_113/FF1/FF  (
            .Q (s00_axi_arlen[3]),
            .CE (\CLMA_30_113/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_30_113/ntY1 ),
            .SR (\CLMA_30_113/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_r_len[1]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_113/FF2/FF  (
            .Q (s00_axi_arlen[1]),
            .CE (\CLMA_30_113/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_30_113/ntY2 ),
            .SR (\CLMA_30_113/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_r_len[2]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11101100111011000010000000100000))
        \CLMA_30_113/FYA/FY  (
            .Y (\CLMA_30_113/ntY0 ),
            .I0 (\u_aq_axi_master/_N1760 ),
            .I1 (\u_aq_axi_master/_N1756 ),
            .I2 (\u_aq_axi_master/N250 [2] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N236 [6] ));
	// LUT = (I1 & I4) | (I0 & ~I1 & I2) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_r_len[3]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11111100110011000011000000000000))
        \CLMA_30_113/FYB/FYC  (
            .Y (\CLMA_30_113/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/_N1756 ),
            .I2 (\u_aq_axi_master/_N1760 ),
            .I3 (\u_aq_axi_master/N250 [3] ),
            .I4 (\u_aq_axi_master/N236 [6] ));
	// LUT = (I1 & I4) | (~I1 & I2 & I3) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_r_len[1]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11101110101010100100010000000000))
        \CLMA_30_113/FYC/FY  (
            .Y (\CLMA_30_113/ntY2 ),
            .I0 (\u_aq_axi_master/_N1756 ),
            .I1 (\u_aq_axi_master/_N1760 ),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/N250 [1] ),
            .I4 (\u_aq_axi_master/N236 [6] ));
	// LUT = (I0 & I4) | (~I0 & I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[7]/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMA_30_113/FYD/FYC  (
            .Y (\HMEMC_16_1/ntSRB_IOL3_TX_DATA [6] ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [7] ));
	// LUT = (I3 & I4) ;

    V_INV \CLMA_30_113/LRSPOLMUX/V_INV  (
            .Z (\CLMA_30_113/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_30_113/RSMUX/V_BUF  (
            .Z (\CLMA_30_113/ntRSCO ),
            .I (\CLMA_30_113/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[29]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_30_117/FYA/FY  (
            .Y (\HMEMC_16_1/ntSRB_IOL2_TX_DATA [2] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [29] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ));
	// LUT = (I1 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_0/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b01001001000000000000110000000011))
        \CLMA_30_124/FYA/FY  (
            .Y (\CLMA_30_124/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I1 & ~I2 & ~I3 & ~I4) | (I1 & ~I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & I2 & I3 & I4) | (I0 & I1 & ~I2 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_0/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b11111000011111110111110100110001))
        \CLMA_30_124/FYB/FYC  (
            .Y (\CLMA_30_124/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I0 & I3 & ~I4) | (~I1 & ~I3 & I4) | (~I0 & ~I3 & I4) | (I0 & I1 & I3 & I4) | (I0 & I1 & ~I2 & I4) | (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I2 & I3) | (~I0 & I2 & I3) | (~I1 & I2) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_0/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b10101111111111111011111011111100))
        \CLMA_30_124/FYC/FY  (
            .Y (\CLMA_30_124/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I1 & I2 & ~I4) | (~I2 & I4) | (I2 & ~I3) | (I0 & I3) | (I1 & ~I2) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_0/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b11111111111111111111111111111111))
        \CLMA_30_124/FYD/FYC  (
            .Y (\CLMA_30_124/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = () ;

    V_MUX2 \CLMA_30_124/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_30_124/ntDP0 ),
            .I0 (\CLMA_30_124/ntY0 ),
            .I1 (\CLMA_30_124/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_30_124/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_30_124/ntDP1 ),
            .I0 (\CLMA_30_124/ntY2 ),
            .I1 (\CLMA_30_124/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_30_124/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [0] ),
            .I0 (\CLMA_30_124/ntDP0 ),
            .I1 (\CLMA_30_124/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_2/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b10111100110001101010101001111110))
        \CLMA_30_125/FYA/FY  (
            .Y (\CLMA_30_125/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I0 & I2 & ~I3 & ~I4) | (I0 & ~I2 & ~I4) | (I0 & ~I1 & ~I4) | (~I1 & I2 & I3 & I4) | (~I0 & I1 & ~I2 & I4) | (I0 & I1 & I2 & I4) | (I0 & ~I1 & ~I2 & ~I3) | (~I0 & I1 & ~I3) | (I0 & I1 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_2/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b10001000010101010101010001000000))
        \CLMA_30_125/FYB/FYC  (
            .Y (\CLMA_30_125/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I0 & I2 & I3 & ~I4) | (~I0 & I1 & I3 & ~I4) | (~I0 & ~I3 & I4) | (I0 & I1 & I3 & I4) | (~I0 & I1 & I2 & ~I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_2/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b01010101000100000000000101010001))
        \CLMA_30_125/FYC/FY  (
            .Y (\CLMA_30_125/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I0 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I4) | (~I0 & I3 & I4) | (~I0 & ~I1 & I2 & ~I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_2/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_30_125/FYD/FYC  (
            .Y (\CLMA_30_125/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));

    V_MUX2 \CLMA_30_125/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_30_125/ntDP0 ),
            .I0 (\CLMA_30_125/ntY0 ),
            .I1 (\CLMA_30_125/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_30_125/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_30_125/ntDP1 ),
            .I0 (\CLMA_30_125/ntY2 ),
            .I1 (\CLMA_30_125/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_30_125/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [2] ),
            .I0 (\CLMA_30_125/ntDP0 ),
            .I1 (\CLMA_30_125/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_3/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b00010011110010010000000011100100))
        \CLMA_30_128/FYA/FY  (
            .Y (\CLMA_30_128/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (I0 & I2 & ~I3 & ~I4) | (~I0 & I1 & ~I3 & ~I4) | (I0 & I1 & ~I3 & I4) | (~I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I3 & I4) | (~I0 & ~I1 & ~I2 & I4) | (I1 & I2 & ~I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_3/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b00010100001010100010001001010101))
        \CLMA_30_128/FYB/FYC  (
            .Y (\CLMA_30_128/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I0 & ~I3 & ~I4) | (I0 & ~I1 & I3 & ~I4) | (I0 & ~I2 & ~I3 & I4) | (I0 & ~I1 & ~I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_3/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00110010001100100000001000010010))
        \CLMA_30_128/FYC/FY  (
            .Y (\CLMA_30_128/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I1 & I2 & I4) | (~I0 & ~I1 & I2 & ~I3) | (I0 & ~I1 & ~I2) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_3/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_30_128/FYD/FYC  (
            .Y (\CLMA_30_128/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));

    V_MUX2 \CLMA_30_128/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_30_128/ntDP0 ),
            .I0 (\CLMA_30_128/ntY0 ),
            .I1 (\CLMA_30_128/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_30_128/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_30_128/ntDP1 ),
            .I0 (\CLMA_30_128/ntY2 ),
            .I1 (\CLMA_30_128/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_30_128/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [3] ),
            .I0 (\CLMA_30_128/ntDP0 ),
            .I1 (\CLMA_30_128/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_27/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b00000000000000000000100000000010))
        \CLMA_30_136/FYA/FY  (
            .Y (\CLMA_30_136/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_27/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b00000001000000000011000000001000))
        \CLMA_30_136/FYB/FYC  (
            .Y (\CLMA_30_136/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (I0 & I1 & ~I2 & ~I3 & ~I4) | (~I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_27/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_30_136/FYC/FY  (
            .Y (\CLMA_30_136/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_27/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_30_136/FYD/FYC  (
            .Y (\CLMA_30_136/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));

    V_MUX2 \CLMA_30_136/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_30_136/ntDP0 ),
            .I0 (\CLMA_30_136/ntY0 ),
            .I1 (\CLMA_30_136/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_30_136/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_30_136/ntDP1 ),
            .I0 (\CLMA_30_136/ntY2 ),
            .I1 (\CLMA_30_136/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_30_136/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [27] ),
            .I0 (\CLMA_30_136/ntDP0 ),
            .I1 (\CLMA_30_136/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_28/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b00000001000000000000000000000000))
        \CLMA_30_140/FYA/FY  (
            .Y (\CLMA_30_140/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (~I0 & ~I1 & ~I2 & I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_28/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000100001001000000))
        \CLMA_30_140/FYB/FYC  (
            .Y (\CLMA_30_140/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (I0 & ~I1 & ~I2 & I3 & ~I4) | (~I0 & I1 & I2 & ~I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_28/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_30_140/FYC/FY  (
            .Y (\CLMA_30_140/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_28/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_30_140/FYD/FYC  (
            .Y (\CLMA_30_140/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));

    V_MUX2 \CLMA_30_140/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_30_140/ntDP0 ),
            .I0 (\CLMA_30_140/ntY0 ),
            .I1 (\CLMA_30_140/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_30_140/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_30_140/ntDP1 ),
            .I0 (\CLMA_30_140/ntY2 ),
            .I1 (\CLMA_30_140/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_30_140/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [28] ),
            .I0 (\CLMA_30_140/ntDP0 ),
            .I1 (\CLMA_30_140/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_2/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b01000000110000100111000001010000))
        \CLMA_30_144/FYA/FY  (
            .Y (\CLMA_30_144/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (~I1 & I2 & I3 & ~I4) | (~I0 & I2 & ~I4) | (I0 & ~I1 & ~I2 & ~I3 & I4) | (I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_2/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b11000111000011110101000101000001))
        \CLMA_30_144/FYB/FYC  (
            .Y (\CLMA_30_144/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I0 & ~I1 & I3 & ~I4) | (~I0 & I1 & I2 & ~I4) | (~I2 & ~I3 & I4) | (I1 & I2 & I3 & I4) | (~I1 & ~I2 & I4) | (~I0 & ~I2 & I4) | (~I0 & ~I1 & ~I2) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_2/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00000000010000100000000111100000))
        \CLMA_30_144/FYC/FY  (
            .Y (\CLMA_30_144/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (I0 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & ~I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_2/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_30_144/FYD/FYC  (
            .Y (\CLMA_30_144/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));

    V_MUX2 \CLMA_30_144/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_30_144/ntDP0 ),
            .I0 (\CLMA_30_144/ntY0 ),
            .I1 (\CLMA_30_144/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_30_144/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_30_144/ntDP1 ),
            .I0 (\CLMA_30_144/ntY2 ),
            .I1 (\CLMA_30_144/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_30_144/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [2] ),
            .I0 (\CLMA_30_144/ntDP0 ),
            .I1 (\CLMA_30_144/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_BUF \CLMA_30_169/CEMUX/V_BUF  (
            .Z (\CLMA_30_169/ntCECO ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_pos ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step[4]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_169/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [4] ),
            .CE (\CLMA_30_169/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [4] ),
            .SR (_N123));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step[5]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_169/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [5] ),
            .CE (\CLMA_30_169/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [5] ),
            .SR (_N123));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step[7]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_169/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [7] ),
            .CE (\CLMA_30_169/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [7] ),
            .SR (_N123));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step[1]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_169/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [1] ),
            .CE (\CLMA_30_169/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [1] ),
            .SR (_N123));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N38_2/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_169/FYA/V_FY  (
            .COUT (\CLMA_30_169/ntCYA ),
            .S (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N458 [1] ),
            .CIN (1'b0),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [1] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N210),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:146

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N38_2/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_169/FYB/V_FY  (
            .COUT (\CLMA_30_169/ntCYB ),
            .S (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N458 [2] ),
            .CIN (\CLMA_30_169/ntCYA ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [2] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N189),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:146

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N38_4/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_169/FYC/V_FY  (
            .COUT (\CLMA_30_169/ntCYC ),
            .S (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N458 [3] ),
            .CIN (\CLMA_30_169/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N189),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:146

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N38_4/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_169/FYD/V_FY  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N1063 ),
            .S (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N458 [4] ),
            .CIN (\CLMA_30_169/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N189),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:146

    V_INV \CLMA_30_169/LRSPOLMUX/V_INV  (
            .Z (\CLMA_30_169/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    V_BUF \CLMA_30_169/RSMUX/V_BUF  (
            .Z (_N123),
            .I (\CLMA_30_169/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    V_BUF \CLMA_30_172/CEMUX/V_BUF  (
            .Z (\CLMA_30_172/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[3]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_172/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [3] ),
            .CE (\CLMA_30_172/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [3] ),
            .SR (_N119));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[0]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_172/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [0] ),
            .CE (\CLMA_30_172/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [0] ),
            .SR (_N119));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[4]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_172/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [4] ),
            .CE (\CLMA_30_172/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [4] ),
            .SR (_N119));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[7]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_172/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [7] ),
            .CE (\CLMA_30_172/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [7] ),
            .SR (_N119));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N40.lt_0/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b11011111000011010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_172/FYA/V_FY  (
            .COUT (\CLMA_30_172/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N458 [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N458 [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [1] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:155

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N40.lt_0/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b11011111000011011001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_172/FYB/V_FY  (
            .COUT (\CLMA_30_172/ntCYB ),
            .S (),
            .CIN (\CLMA_30_172/ntCYA ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N458 [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N458 [3] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [3] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:155

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N40.lt_2/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b11011111000011011001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_172/FYC/V_FY  (
            .COUT (\CLMA_30_172/ntCYC ),
            .S (),
            .CIN (\CLMA_30_172/ntCYB ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N458 [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N458 [5] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [5] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:155

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N40.lt_2/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b11011111000011011001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_172/FYD/V_FY  (
            .COUT (_N11),
            .S (),
            .CIN (\CLMA_30_172/ntCYC ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N458 [6] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [6] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N458 [7] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [7] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:155

    V_INV \CLMA_30_172/LRSPOLMUX/V_INV  (
            .Z (\CLMA_30_172/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_BUF \CLMA_30_172/RSMUX/V_BUF  (
            .Z (_N119),
            .I (\CLMA_30_172/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_BUF \CLMA_30_173/CEMUX/V_BUF  (
            .Z (_N165),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N358 ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[6]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_173/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [6] ),
            .CE (_N165),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [6] ),
            .SR (_N122));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[0]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_173/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [0] ),
            .CE (_N165),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [0] ),
            .SR (_N122));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[3]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_173/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [3] ),
            .CE (_N165),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [3] ),
            .SR (_N122));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[7]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_173/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [7] ),
            .CE (_N165),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [7] ),
            .SR (_N122));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N38_6/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_173/FYA/V_FY  (
            .COUT (\CLMA_30_173/ntCYA ),
            .S (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N458 [5] ),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N1063 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N189),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:146

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N38_6/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_173/FYB/V_FY  (
            .COUT (\CLMA_30_173/ntCYB ),
            .S (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N458 [6] ),
            .CIN (\CLMA_30_173/ntCYA ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N189),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:146

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N38_8/gateop_perm/FYC/V_FY */ #(
            .INIT(32'b01010101101010101111111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_173/FYC/V_FY  (
            .COUT (),
            .S (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N458 [7] ),
            .CIN (\CLMA_30_173/ntCYB ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [7] ),
            .I4 (_N189),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:146

    V_LUT5 /* VCC_8/FYD/FYC */ #(
            .INIT(32'b11111111111111111111111111111111))
        \CLMA_30_173/FYD/FYC  (
            .Y (_N210),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = () ;

    V_BUF \CLMA_30_173/RSMUX/V_BUF  (
            .Z (_N122),
            .I (_N123));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    V_BUF \CLMA_30_176/CEMUX/V_BUF  (
            .Z (\CLMA_30_176/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[7]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_176/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [7] ),
            .CE (\CLMA_30_176/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [7] ),
            .SR (\CLMA_30_176/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[5]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_176/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [5] ),
            .CE (\CLMA_30_176/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [5] ),
            .SR (\CLMA_30_176/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_BUF \CLMA_30_176/RSMUX/V_BUF  (
            .Z (\CLMA_30_176/ntRSCO ),
            .I (_N119));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_BUF \CLMA_30_177/CEMUX/V_BUF  (
            .Z (\CLMA_30_177/ntCECO ),
            .I (_N165));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[5]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_177/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [5] ),
            .CE (\CLMA_30_177/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [5] ),
            .SR (\CLMA_30_177/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[1]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_177/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [1] ),
            .CE (\CLMA_30_177/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [1] ),
            .SR (\CLMA_30_177/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[4]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_30_177/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [4] ),
            .CE (\CLMA_30_177/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [4] ),
            .SR (\CLMA_30_177/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N42.lt_0/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b11011111000011010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_177/FYA/V_FY  (
            .COUT (\CLMA_30_177/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N458 [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N467 [0] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:155

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N42.lt_0/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b11011111000011011001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_177/FYB/V_FY  (
            .COUT (\CLMA_30_177/ntCYB ),
            .S (),
            .CIN (\CLMA_30_177/ntCYA ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N467 [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [3] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N467 [2] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:155

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N42.lt_2/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b11011111000011011001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_177/FYC/V_FY  (
            .COUT (\CLMA_30_177/ntCYC ),
            .S (),
            .CIN (\CLMA_30_177/ntCYB ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N467 [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [5] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N467 [4] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:155

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N42.lt_2/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b11011111000011011001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_30_177/FYD/V_FY  (
            .COUT (_N12),
            .S (),
            .CIN (\CLMA_30_177/ntCYC ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [6] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N467 [5] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [7] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N467 [6] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:155

    V_BUF \CLMA_30_177/RSMUX/V_BUF  (
            .Z (\CLMA_30_177/ntRSCO ),
            .I (_N122));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_15/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b00000000100000000001000000000000))
        \CLMA_38_40/FYA/FY  (
            .Y (\CLMA_38_40/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I0 & ~I1 & I2 & I3 & ~I4) | (I0 & I1 & I2 & ~I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_15/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_38_40/FYB/FYC  (
            .Y (\CLMA_38_40/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_15/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_38_40/FYC/FY  (
            .Y (\CLMA_38_40/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_15/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_38_40/FYD/FYC  (
            .Y (\CLMA_38_40/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));

    V_MUX2 \CLMA_38_40/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_38_40/ntDP0 ),
            .I0 (\CLMA_38_40/ntY0 ),
            .I1 (\CLMA_38_40/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_38_40/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_38_40/ntDP1 ),
            .I0 (\CLMA_38_40/ntY2 ),
            .I1 (\CLMA_38_40/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_38_40/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [15] ),
            .I0 (\CLMA_38_40/ntDP0 ),
            .I1 (\CLMA_38_40/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[13]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11110000111100000000000000000000))
        \CLMA_38_56/FYA/FY  (
            .Y (\HMEMC_16_1/ntSRB_IOL3_TX_DATA [0] ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [13] ));
	// LUT = (I2 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[20]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_38_64/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/ddrc_pwdata [20] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [20] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ));
	// LUT = (I1 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[21]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11001100000000001100110000000000))
        \CLMA_38_64/FYB/FYC  (
            .Y (\HMEMC_16_1/ntSRB_IOL3_TS_CTRL [3] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [21] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I4 (1'b0));
	// LUT = (I1 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[12]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_38_68/FYA/FY  (
            .Y (\HMEMC_16_1/ntSRB_IOL3_TX_DATA [1] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [12] ));
	// LUT = (I1 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[15]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_38_68/FYB/FYC  (
            .Y (\u_ipsl_hmic_h_top/ddrc_pwdata [15] ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [15] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ));
	// LUT = (I0 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000000000000010000000100000))
        \CLMA_38_72/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3356 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));
	// LUT = (I0 & ~I1 & I2 & ~I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[10]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_38_72/FYB/FYC  (
            .Y (\HMEMC_16_1/ntSRB_IOL3_TX_DATA [2] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [10] ));
	// LUT = (I1 & I4) ;

    V_BUF \CLMA_38_80/CEMUX/V_BUF  (
            .Z (\CLMA_38_80/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:77

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"))
        \CLMA_38_80/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d ),
            .CE (\CLMA_38_80/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training ),
            .SR (\CLMA_38_80/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:77

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_38_80/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training ));
	// LUT = (I0 & ~I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:85

    V_INV \CLMA_38_80/LRSPOLMUX/V_INV  (
            .Z (\CLMA_38_80/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:77

    V_BUF \CLMA_38_80/RSMUX/V_BUF  (
            .Z (\CLMA_38_80/ntRSCO ),
            .I (\CLMA_38_80/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:77

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[22]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_38_84/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/ddrc_pwdata [22] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [22] ));
	// LUT = (I1 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[3]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_38_84/FYB/FYC  (
            .Y (\u_ipsl_hmic_h_top/ddrc_pwdata [3] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [3] ));
	// LUT = (I1 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N371/gateop_perm/FYA/FY */ #(
            .INIT(32'b10000010000000000000000010000010))
        \CLMA_38_92/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N371 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N76 ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1 [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dqs_drift_h [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dqs_drift_h [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1 [0] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:214

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N374/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10111111111011111111101111111110))
        \CLMA_38_92/FYB/FYC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N374 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N76 ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1 [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dqs_drift_h [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dqs_drift_h [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1 [0] ));
	// LUT = (I2 & ~I4) | (~I2 & I4) | (I1 & ~I3) | (~I1 & I3) | (I0) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    V_BUF \CLMA_38_96/CEMUX/V_BUF  (
            .Z (\CLMA_38_96/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:193

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1[0]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_38_96/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1 [0] ),
            .CE (\CLMA_38_96/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dqs_drift_h [0] ),
            .SR (\CLMA_38_96/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:193

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_1/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b00010101000100000101011010001000))
        \CLMA_38_96/FYA/FY  (
            .Y (\CLMA_38_96/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (I0 & I1 & ~I3 & ~I4) | (I0 & ~I1 & ~I2 & I3 & ~I4) | (~I0 & I1 & I3 & ~I4) | (~I0 & ~I1 & I3 & I4) | (~I0 & ~I1 & I2 & I4) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_1/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b01010111010000000011001110010000))
        \CLMA_38_96/FYB/FYC  (
            .Y (\CLMA_38_96/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (I0 & I1 & I2 & ~I3 & ~I4) | (~I1 & I3 & ~I4) | (~I0 & ~I1 & I2 & ~I4) | (~I0 & I3 & I4) | (~I0 & I1 & I2 & I4) | (~I1 & ~I2 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_1/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00000000111011100000000000100101))
        \CLMA_38_96/FYC/FY  (
            .Y (\CLMA_38_96/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I0 & ~I2 & ~I3 & ~I4) | (I1 & ~I3 & I4) | (I0 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_1/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_38_96/FYD/FYC  (
            .Y (\CLMA_38_96/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));

    V_MUX2 \CLMA_38_96/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_38_96/ntDP0 ),
            .I0 (\CLMA_38_96/ntY0 ),
            .I1 (\CLMA_38_96/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_38_96/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_38_96/ntDP1 ),
            .I0 (\CLMA_38_96/ntY2 ),
            .I1 (\CLMA_38_96/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_38_96/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [1] ),
            .I0 (\CLMA_38_96/ntDP0 ),
            .I1 (\CLMA_38_96/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_INV \CLMA_38_96/LRSPOLMUX/V_INV  (
            .Z (\CLMA_38_96/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:193

    V_BUF \CLMA_38_96/RSMUX/V_BUF  (
            .Z (\CLMA_38_96/ntRSCO ),
            .I (\CLMA_38_96/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:193

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_4/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b00001110000011100000101000001010))
        \CLMA_38_108/FYA/FY  (
            .Y (\CLMA_38_108/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = (I1 & ~I2 & I4) | (I0 & ~I2) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_4/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b00000100100000000111011100000010))
        \CLMA_38_108/FYB/FYC  (
            .Y (\CLMA_38_108/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I1 & I3 & ~I4) | (~I0 & I3 & ~I4) | (I0 & ~I1 & ~I2 & ~I4) | (I0 & I1 & I2 & ~I3 & I4) | (~I0 & I1 & ~I2 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_4/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00001110000011100000111000001010))
        \CLMA_38_108/FYC/FY  (
            .Y (\CLMA_38_108/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = (I1 & ~I2 & I4) | (I1 & ~I2 & I3) | (I0 & ~I2) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_4/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_38_108/FYD/FYC  (
            .Y (\CLMA_38_108/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));

    V_MUX2 \CLMA_38_108/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_38_108/ntDP0 ),
            .I0 (\CLMA_38_108/ntY0 ),
            .I1 (\CLMA_38_108/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_38_108/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_38_108/ntDP1 ),
            .I0 (\CLMA_38_108/ntY2 ),
            .I1 (\CLMA_38_108/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_38_108/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [4] ),
            .I0 (\CLMA_38_108/ntDP0 ),
            .I1 (\CLMA_38_108/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_BUF \CLMA_38_112/CEMUX/V_BUF  (
            .Z (\CLMA_38_112/ntCECO ),
            .I (\u_aq_axi_master/N536 ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_r_len[5]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_38_112/FF0/FF  (
            .Q (s00_axi_arlen[5]),
            .CE (\CLMA_38_112/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_38_112/ntY0 ),
            .SR (\CLMA_38_112/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_r_len[6]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_38_112/FF1/FF  (
            .Q (s00_axi_arlen[6]),
            .CE (\CLMA_38_112/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_38_112/ntY1 ),
            .SR (\CLMA_38_112/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_r_len[4]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_38_112/FF2/FF  (
            .Q (s00_axi_arlen[4]),
            .CE (\CLMA_38_112/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_38_112/ntY2 ),
            .SR (\CLMA_38_112/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_r_len[0]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_38_112/FF3/FF  (
            .Q (s00_axi_arlen[0]),
            .CE (\CLMA_38_112/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_38_112/ntY3 ),
            .SR (\CLMA_38_112/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_r_len[5]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11101110110011000010001000000000))
        \CLMA_38_112/FYA/FY  (
            .Y (\CLMA_38_112/ntY0 ),
            .I0 (\u_aq_axi_master/_N1760 ),
            .I1 (\u_aq_axi_master/_N1756 ),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/N250 [5] ),
            .I4 (\u_aq_axi_master/N236 [6] ));
	// LUT = (I1 & I4) | (I0 & ~I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_r_len[6]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11101110110011000010001000000000))
        \CLMA_38_112/FYB/FYC  (
            .Y (\CLMA_38_112/ntY1 ),
            .I0 (\u_aq_axi_master/_N1760 ),
            .I1 (\u_aq_axi_master/_N1756 ),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/N250 [6] ),
            .I4 (\u_aq_axi_master/N236 [6] ));
	// LUT = (I1 & I4) | (I0 & ~I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_r_len[4]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11101110110011000010001000000000))
        \CLMA_38_112/FYC/FY  (
            .Y (\CLMA_38_112/ntY2 ),
            .I0 (\u_aq_axi_master/_N1760 ),
            .I1 (\u_aq_axi_master/_N1756 ),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/N250 [4] ),
            .I4 (\u_aq_axi_master/N236 [6] ));
	// LUT = (I1 & I4) | (I0 & ~I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_r_len[0]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11101110101010100100010000000000))
        \CLMA_38_112/FYD/FYC  (
            .Y (\CLMA_38_112/ntY3 ),
            .I0 (\u_aq_axi_master/_N1756 ),
            .I1 (\u_aq_axi_master/_N1760 ),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/N250 [0] ),
            .I4 (\u_aq_axi_master/N236 [6] ));
	// LUT = (I0 & I4) | (~I0 & I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_INV \CLMA_38_112/LRSPOLMUX/V_INV  (
            .Z (\CLMA_38_112/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_38_112/RSMUX/V_BUF  (
            .Z (\CLMA_38_112/ntRSCO ),
            .I (\CLMA_38_112/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_5/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b11101111000000001100111000000000))
        \CLMA_38_128/FYA/FY  (
            .Y (\CLMA_38_128/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = (~I2 & I3 & I4) | (I0 & I3 & I4) | (I0 & ~I2 & I3) | (I1 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_5/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b10000001100000010000000100000011))
        \CLMA_38_128/FYB/FYC  (
            .Y (\CLMA_38_128/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = (~I1 & ~I2 & ~I3 & ~I4) | (I0 & I1 & I2 & I4) | (~I0 & ~I1 & ~I2) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_5/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00001100000011010000001100000011))
        \CLMA_38_128/FYC/FY  (
            .Y (\CLMA_38_128/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (~I1 & ~I2 & ~I4) | (I1 & ~I2 & I4) | (~I0 & ~I1 & ~I2 & ~I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_5/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_38_128/FYD/FYC  (
            .Y (\CLMA_38_128/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));

    V_MUX2 \CLMA_38_128/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_38_128/ntDP0 ),
            .I0 (\CLMA_38_128/ntY0 ),
            .I1 (\CLMA_38_128/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_38_128/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_38_128/ntDP1 ),
            .I0 (\CLMA_38_128/ntY2 ),
            .I1 (\CLMA_38_128/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_38_128/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [5] ),
            .I0 (\CLMA_38_128/ntDP0 ),
            .I1 (\CLMA_38_128/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_19/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b00000010000000000000100000000100))
        \CLMA_38_144/FYA/FY  (
            .Y (\CLMA_38_144/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I0 & I1 & ~I2 & ~I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & ~I2 & I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_19/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b00000000000100000001001000010001))
        \CLMA_38_144/FYB/FYC  (
            .Y (\CLMA_38_144/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (~I0 & ~I1 & ~I3 & ~I4) | (I0 & ~I1 & ~I2 & I3 & ~I4) | (~I0 & ~I1 & I2 & ~I4) | (~I0 & ~I1 & I2 & ~I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_19/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00000000000000000000000000000001))
        \CLMA_38_144/FYC/FY  (
            .Y (\CLMA_38_144/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & ~I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_19/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_38_144/FYD/FYC  (
            .Y (\CLMA_38_144/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));

    V_MUX2 \CLMA_38_144/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_38_144/ntDP0 ),
            .I0 (\CLMA_38_144/ntY0 ),
            .I1 (\CLMA_38_144/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_38_144/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_38_144/ntDP1 ),
            .I0 (\CLMA_38_144/ntY2 ),
            .I1 (\CLMA_38_144/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_38_144/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [19] ),
            .I0 (\CLMA_38_144/ntDP0 ),
            .I1 (\CLMA_38_144/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_BUF \CLMA_38_168/CEMUX/V_BUF  (
            .Z (\CLMA_38_168/ntCECO ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_pos ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step[2]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_38_168/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [2] ),
            .CE (\CLMA_38_168/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [2] ),
            .SR (_N118));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step[6]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_38_168/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [6] ),
            .CE (\CLMA_38_168/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [6] ),
            .SR (_N118));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step[3]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_38_168/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [3] ),
            .CE (\CLMA_38_168/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [3] ),
            .SR (_N118));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step[0]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_38_168/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N458 [0] ),
            .CE (\CLMA_38_168/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [0] ),
            .SR (_N118));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N17.eq_0/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_38_168/FYA/V_FY  (
            .COUT (\CLMA_38_168/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3 [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3 [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [1] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:126

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N17.eq_0/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_38_168/FYB/V_FY  (
            .COUT (\CLMA_38_168/ntCYB ),
            .S (),
            .CIN (\CLMA_38_168/ntCYA ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3 [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3 [3] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [3] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:126

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N17.eq_2/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_38_168/FYC/V_FY  (
            .COUT (\CLMA_38_168/ntCYC ),
            .S (),
            .CIN (\CLMA_38_168/ntCYB ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3 [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3 [5] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [5] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:126

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N17.eq_2/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_38_168/FYD/V_FY  (
            .COUT (_N10),
            .S (),
            .CIN (\CLMA_38_168/ntCYC ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3 [6] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [6] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3 [7] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [7] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:126

    V_INV \CLMA_38_168/LRSPOLMUX/V_INV  (
            .Z (\CLMA_38_168/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    V_BUF \CLMA_38_168/RSMUX/V_BUF  (
            .Z (_N118),
            .I (\CLMA_38_168/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    V_BUF \CLMA_38_172/CEMUX/V_BUF  (
            .Z (\CLMA_38_172/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[2]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_38_172/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d [2] ),
            .CE (\CLMA_38_172/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d [1] ),
            .SR (_N117));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:82

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_38_172/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [2] ),
            .CE (\CLMA_38_172/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [2] ),
            .SR (_N117));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[7]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_38_172/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3 [7] ),
            .CE (\CLMA_38_172/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [7] ),
            .SR (_N117));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[2]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_38_172/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3 [2] ),
            .CE (\CLMA_38_172/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [2] ),
            .SR (_N117));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N35.fsub_1/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_38_172/FYA/V_FY  (
            .COUT (\CLMA_38_172/ntCYA ),
            .S (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N467 [0] ),
            .CIN (1'b0),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [1] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N205),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:145

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N35.fsub_1/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b10011001100110011110111011101110), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_38_172/FYB/V_FY  (
            .COUT (\CLMA_38_172/ntCYB ),
            .S (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N467 [1] ),
            .CIN (\CLMA_38_172/ntCYA ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [2] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N185),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:145

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N35.fsub_3/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_38_172/FYC/V_FY  (
            .COUT (\CLMA_38_172/ntCYC ),
            .S (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N467 [2] ),
            .CIN (\CLMA_38_172/ntCYB ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [3] ),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [3] ),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:145

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N35.fsub_3/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_38_172/FYD/V_FY  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N35.co [4] ),
            .S (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N467 [3] ),
            .CIN (\CLMA_38_172/ntCYC ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [4] ),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [4] ),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:145

    V_BUF \CLMA_38_172/RSMUX/V_BUF  (
            .Z (_N117),
            .I (_N118));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_BUF \CLMA_38_176/CEMUX/V_BUF  (
            .Z (\CLMA_38_176/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[6]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_38_176/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [6] ),
            .CE (\CLMA_38_176/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [6] ),
            .SR (\CLMA_38_176/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[6]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_38_176/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [6] ),
            .CE (\CLMA_38_176/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [6] ),
            .SR (\CLMA_38_176/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[0]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_38_176/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [0] ),
            .CE (\CLMA_38_176/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [0] ),
            .SR (\CLMA_38_176/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[3]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_38_176/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [3] ),
            .CE (\CLMA_38_176/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [3] ),
            .SR (\CLMA_38_176/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N35.fsub_5/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_38_176/FYA/V_FY  (
            .COUT (\CLMA_38_176/ntCYA ),
            .S (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N467 [4] ),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N35.co [4] ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [5] ),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [5] ),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:145

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N35.fsub_5/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_38_176/FYB/V_FY  (
            .COUT (\CLMA_38_176/ntCYB ),
            .S (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N467 [5] ),
            .CIN (\CLMA_38_176/ntCYA ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [6] ),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [6] ),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:145

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N35.fsub_7/gateop_perm/FYC/V_FY */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_38_176/FYC/V_FY  (
            .COUT (),
            .S (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N467 [6] ),
            .CIN (\CLMA_38_176/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [7] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [7] ),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:145

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N272/gateop_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_38_176/FYD/FYC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_pos ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d [1] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d [2] ));
	// LUT = (I0 & ~I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:90

    V_BUF \CLMA_38_176/RSMUX/V_BUF  (
            .Z (\CLMA_38_176/ntRSCO ),
            .I (_N117));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_20/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b10000000000000010000000000001000))
        \CLMA_42_33/FYA/FY  (
            .Y (\CLMA_42_33/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_20/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000100000000000010001))
        \CLMA_42_33/FYB/FYC  (
            .Y (\CLMA_42_33/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I0 & ~I1 & ~I3 & ~I4) | (I0 & ~I1 & ~I2 & ~I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_20/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b01000000000000010000000100000000))
        \CLMA_42_33/FYC/FY  (
            .Y (\CLMA_42_33/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I0 & ~I1 & ~I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (~I0 & I1 & I2 & I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_20/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_42_33/FYD/FYC  (
            .Y (\CLMA_42_33/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));

    V_MUX2 \CLMA_42_33/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_42_33/ntDP0 ),
            .I0 (\CLMA_42_33/ntY0 ),
            .I1 (\CLMA_42_33/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_42_33/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_42_33/ntDP1 ),
            .I0 (\CLMA_42_33/ntY2 ),
            .I1 (\CLMA_42_33/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_42_33/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [20] ),
            .I0 (\CLMA_42_33/ntDP0 ),
            .I1 (\CLMA_42_33/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_21/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b00000000000000110000001000000000))
        \CLMA_42_40/FYA/FY  (
            .Y (\CLMA_42_40/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (I0 & ~I1 & ~I2 & I3 & ~I4) | (~I1 & ~I2 & ~I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_21/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000000100001))
        \CLMA_42_40/FYB/FYC  (
            .Y (\CLMA_42_40/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & ~I4) | (I0 & ~I1 & I2 & ~I3 & ~I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_21/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00010000000000000001000000000001))
        \CLMA_42_40/FYC/FY  (
            .Y (\CLMA_42_40/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_21/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_42_40/FYD/FYC  (
            .Y (\CLMA_42_40/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));

    V_MUX2 \CLMA_42_40/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_42_40/ntDP0 ),
            .I0 (\CLMA_42_40/ntY0 ),
            .I1 (\CLMA_42_40/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_42_40/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_42_40/ntDP1 ),
            .I0 (\CLMA_42_40/ntY2 ),
            .I1 (\CLMA_42_40/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_42_40/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [21] ),
            .I0 (\CLMA_42_40/ntDP0 ),
            .I1 (\CLMA_42_40/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_0/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b00110010011000111100110000010010))
        \CLMA_42_41/FYA/FY  (
            .Y (\CLMA_42_41/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I1 & I3 & ~I4) | (~I1 & ~I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (~I1 & I2 & I3 & I4) | (I0 & ~I1 & I4) | (I0 & ~I1 & ~I2 & ~I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_0/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b10010110010101101011100011011110))
        \CLMA_42_41/FYB/FYC  (
            .Y (\CLMA_42_41/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (I0 & I2 & I3 & ~I4) | (I0 & I1 & ~I4) | (I0 & ~I1 & ~I2 & I4) | (~I0 & I1 & ~I2 & I4) | (I0 & ~I1 & ~I2 & ~I3) | (~I0 & I1 & ~I3) | (I0 & I1 & I2 & I3) | (~I0 & ~I1 & I2) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_0/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00100001000100100010000000010010))
        \CLMA_42_41/FYC/FY  (
            .Y (\CLMA_42_41/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = (~I0 & ~I1 & ~I2 & I3 & I4) | (I0 & ~I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) | (I0 & ~I1 & I2 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_0/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_42_41/FYD/FYC  (
            .Y (\CLMA_42_41/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));

    V_MUX2 \CLMA_42_41/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_42_41/ntDP0 ),
            .I0 (\CLMA_42_41/ntY0 ),
            .I1 (\CLMA_42_41/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_42_41/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_42_41/ntDP1 ),
            .I0 (\CLMA_42_41/ntY2 ),
            .I1 (\CLMA_42_41/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_42_41/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [0] ),
            .I0 (\CLMA_42_41/ntDP0 ),
            .I1 (\CLMA_42_41/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[16]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_42_68/FYA/FY  (
            .Y (\HMEMC_16_1/ntSRB_IOL3_TS_CTRL [0] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [16] ));
	// LUT = (I1 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[17]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_42_68/FYB/FYC  (
            .Y (\u_ipsl_hmic_h_top/ddrc_pwdata [17] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [17] ));
	// LUT = (I1 & I4) ;

    V_BUF \CLMA_42_72/CEMUX/V_BUF  (
            .Z (_N148),
            .I (\u_aq_axi_master/N444 ));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[1]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_72/FF0/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [0] ),
            .CE (_N148),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_72/ntY0 ),
            .SR (_N85));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[1]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_72/FF1/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [1] ),
            .CE (_N148),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_72/ntY1 ),
            .SR (_N85));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_72/FF2/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [2] ),
            .CE (_N148),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_72/ntY2 ),
            .SR (_N85));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_72/FF3/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [3] ),
            .CE (_N148),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_72/ntY3 ),
            .SR (_N85));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[1]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01000100010001000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_72/FYA/V_FY  (
            .COUT (\CLMA_42_72/ntCYA ),
            .S (\CLMA_42_72/ntY0 ),
            .CIN (1'b0),
            .I0 (\u_aq_axi_master/rd_fifo_cnt [0] ),
            .I1 (wr_burst_data_req),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N207),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[1]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01001000010010001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_72/FYB/V_FY  (
            .COUT (\CLMA_42_72/ntCYB ),
            .S (\CLMA_42_72/ntY1 ),
            .CIN (\CLMA_42_72/ntCYA ),
            .I0 (\u_aq_axi_master/rd_fifo_cnt [0] ),
            .I1 (wr_burst_data_req),
            .I2 (\u_aq_axi_master/rd_fifo_cnt [1] ),
            .I3 (1'b0),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_72/FYC/V_FY  (
            .COUT (\CLMA_42_72/ntCYC ),
            .S (\CLMA_42_72/ntY2 ),
            .CIN (\CLMA_42_72/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [2] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_72/FYD/V_FY  (
            .COUT (\u_aq_axi_master/_N915 ),
            .S (\CLMA_42_72/ntY3 ),
            .CIN (\CLMA_42_72/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [3] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_INV \CLMA_42_72/LRSPOLMUX/V_INV  (
            .Z (\CLMA_42_72/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:150

    V_BUF \CLMA_42_72/RSMUX/V_BUF  (
            .Z (_N85),
            .I (\CLMA_42_72/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:150

    V_BUF \CLMA_42_76/CEMUX/V_BUF  (
            .Z (_N147),
            .I (_N148));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[5]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_76/FF0/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [4] ),
            .CE (_N147),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_76/ntY0 ),
            .SR (_N84));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[5]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_76/FF1/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [5] ),
            .CE (_N147),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_76/ntY1 ),
            .SR (_N84));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_76/FF2/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [6] ),
            .CE (_N147),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_76/ntY2 ),
            .SR (_N84));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_76/FF3/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [7] ),
            .CE (_N147),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_76/ntY3 ),
            .SR (_N84));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[5]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_76/FYA/V_FY  (
            .COUT (\CLMA_42_76/ntCYA ),
            .S (\CLMA_42_76/ntY0 ),
            .CIN (\u_aq_axi_master/_N915 ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [4] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[5]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_76/FYB/V_FY  (
            .COUT (\CLMA_42_76/ntCYB ),
            .S (\CLMA_42_76/ntY1 ),
            .CIN (\CLMA_42_76/ntCYA ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [5] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_76/FYC/V_FY  (
            .COUT (\CLMA_42_76/ntCYC ),
            .S (\CLMA_42_76/ntY2 ),
            .CIN (\CLMA_42_76/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [6] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_76/FYD/V_FY  (
            .COUT (\u_aq_axi_master/_N919 ),
            .S (\CLMA_42_76/ntY3 ),
            .CIN (\CLMA_42_76/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [7] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_BUF \CLMA_42_76/RSMUX/V_BUF  (
            .Z (_N84),
            .I (_N85));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_3/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b00100000000000000001000000010100))
        \CLMA_42_77/FYA/FY  (
            .Y (\CLMA_42_77/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I4) | (I0 & ~I1 & I2 & I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_3/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b00000000101000100000100000000100))
        \CLMA_42_77/FYB/FYC  (
            .Y (\CLMA_42_77/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (~I0 & I1 & ~I2 & ~I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_3/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00000000001000000000000101100011))
        \CLMA_42_77/FYC/FY  (
            .Y (\CLMA_42_77/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (~I0 & I1 & I2 & ~I3 & ~I4) | (I0 & ~I1 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I4) | (I0 & ~I1 & I2 & ~I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_3/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_42_77/FYD/FYC  (
            .Y (\CLMA_42_77/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));

    V_MUX2 \CLMA_42_77/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_42_77/ntDP0 ),
            .I0 (\CLMA_42_77/ntY0 ),
            .I1 (\CLMA_42_77/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_42_77/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_42_77/ntDP1 ),
            .I0 (\CLMA_42_77/ntY2 ),
            .I1 (\CLMA_42_77/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_42_77/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [3] ),
            .I0 (\CLMA_42_77/ntDP0 ),
            .I1 (\CLMA_42_77/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_BUF \CLMA_42_80/CEMUX/V_BUF  (
            .Z (_N146),
            .I (_N147));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[9]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_80/FF0/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [8] ),
            .CE (_N146),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_80/ntY0 ),
            .SR (_N83));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[9]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_80/FF1/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [9] ),
            .CE (_N146),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_80/ntY1 ),
            .SR (_N83));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_80/FF2/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [10] ),
            .CE (_N146),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_80/ntY2 ),
            .SR (_N83));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_80/FF3/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [11] ),
            .CE (_N146),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_80/ntY3 ),
            .SR (_N83));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[9]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_80/FYA/V_FY  (
            .COUT (\CLMA_42_80/ntCYA ),
            .S (\CLMA_42_80/ntY0 ),
            .CIN (\u_aq_axi_master/_N919 ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [8] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[9]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_80/FYB/V_FY  (
            .COUT (\CLMA_42_80/ntCYB ),
            .S (\CLMA_42_80/ntY1 ),
            .CIN (\CLMA_42_80/ntCYA ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [9] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_80/FYC/V_FY  (
            .COUT (\CLMA_42_80/ntCYC ),
            .S (\CLMA_42_80/ntY2 ),
            .CIN (\CLMA_42_80/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [10] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_80/FYD/V_FY  (
            .COUT (\u_aq_axi_master/_N923 ),
            .S (\CLMA_42_80/ntY3 ),
            .CIN (\CLMA_42_80/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [11] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_BUF \CLMA_42_80/RSMUX/V_BUF  (
            .Z (_N83),
            .I (_N84));
	// ../source/sources_1/aq_axi_master.v:150

    V_BUF \CLMA_42_84/CEMUX/V_BUF  (
            .Z (_N145),
            .I (_N146));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[13]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_84/FF0/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [12] ),
            .CE (_N145),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_84/ntY0 ),
            .SR (_N82));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[13]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_84/FF1/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [13] ),
            .CE (_N145),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_84/ntY1 ),
            .SR (_N82));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_84/FF2/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [14] ),
            .CE (_N145),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_84/ntY2 ),
            .SR (_N82));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_84/FF3/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [15] ),
            .CE (_N145),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_84/ntY3 ),
            .SR (_N82));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[13]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_84/FYA/V_FY  (
            .COUT (\CLMA_42_84/ntCYA ),
            .S (\CLMA_42_84/ntY0 ),
            .CIN (\u_aq_axi_master/_N923 ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [12] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[13]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_84/FYB/V_FY  (
            .COUT (\CLMA_42_84/ntCYB ),
            .S (\CLMA_42_84/ntY1 ),
            .CIN (\CLMA_42_84/ntCYA ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [13] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_84/FYC/V_FY  (
            .COUT (\CLMA_42_84/ntCYC ),
            .S (\CLMA_42_84/ntY2 ),
            .CIN (\CLMA_42_84/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [14] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_84/FYD/V_FY  (
            .COUT (\u_aq_axi_master/_N927 ),
            .S (\CLMA_42_84/ntY3 ),
            .CIN (\CLMA_42_84/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [15] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_BUF \CLMA_42_84/RSMUX/V_BUF  (
            .Z (_N82),
            .I (_N83));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[31]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_42_85/FYA/FY  (
            .Y (\HMEMC_16_1/ntSRB_IOL2_TX_DATA [1] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [31] ));
	// LUT = (I1 & I4) ;

    V_BUF \CLMA_42_88/CEMUX/V_BUF  (
            .Z (_N144),
            .I (_N145));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[17]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_88/FF0/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [16] ),
            .CE (_N144),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_88/ntY0 ),
            .SR (_N81));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[17]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_88/FF1/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [17] ),
            .CE (_N144),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_88/ntY1 ),
            .SR (_N81));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_88/FF2/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [18] ),
            .CE (_N144),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_88/ntY2 ),
            .SR (_N81));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_88/FF3/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [19] ),
            .CE (_N144),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_88/ntY3 ),
            .SR (_N81));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[17]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_88/FYA/V_FY  (
            .COUT (\CLMA_42_88/ntCYA ),
            .S (\CLMA_42_88/ntY0 ),
            .CIN (\u_aq_axi_master/_N927 ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [16] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[17]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_88/FYB/V_FY  (
            .COUT (\CLMA_42_88/ntCYB ),
            .S (\CLMA_42_88/ntY1 ),
            .CIN (\CLMA_42_88/ntCYA ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [17] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_88/FYC/V_FY  (
            .COUT (\CLMA_42_88/ntCYC ),
            .S (\CLMA_42_88/ntY2 ),
            .CIN (\CLMA_42_88/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [18] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_88/FYD/V_FY  (
            .COUT (\u_aq_axi_master/_N931 ),
            .S (\CLMA_42_88/ntY3 ),
            .CIN (\CLMA_42_88/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [19] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_BUF \CLMA_42_88/RSMUX/V_BUF  (
            .Z (_N81),
            .I (_N82));
	// ../source/sources_1/aq_axi_master.v:150

    V_BUF \CLMA_42_92/CEMUX/V_BUF  (
            .Z (_N143),
            .I (_N144));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[21]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_92/FF0/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [20] ),
            .CE (_N143),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_92/ntY0 ),
            .SR (_N80));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[21]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_92/FF1/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [21] ),
            .CE (_N143),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_92/ntY1 ),
            .SR (_N80));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_92/FF2/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [22] ),
            .CE (_N143),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_92/ntY2 ),
            .SR (_N80));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_92/FF3/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [23] ),
            .CE (_N143),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_92/ntY3 ),
            .SR (_N80));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[21]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_92/FYA/V_FY  (
            .COUT (\CLMA_42_92/ntCYA ),
            .S (\CLMA_42_92/ntY0 ),
            .CIN (\u_aq_axi_master/_N931 ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [20] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[21]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_92/FYB/V_FY  (
            .COUT (\CLMA_42_92/ntCYB ),
            .S (\CLMA_42_92/ntY1 ),
            .CIN (\CLMA_42_92/ntCYA ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [21] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_92/FYC/V_FY  (
            .COUT (\CLMA_42_92/ntCYC ),
            .S (\CLMA_42_92/ntY2 ),
            .CIN (\CLMA_42_92/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [22] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_92/FYD/V_FY  (
            .COUT (\u_aq_axi_master/_N935 ),
            .S (\CLMA_42_92/ntY3 ),
            .CIN (\CLMA_42_92/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [23] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_BUF \CLMA_42_92/RSMUX/V_BUF  (
            .Z (_N80),
            .I (_N81));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N316_8/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000000000000000010000000000))
        \CLMA_42_93/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N316 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3303 ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [5] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [3] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [4] ));
	// LUT = (~I0 & I1 & ~I2 & I3 & ~I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N76_mux7_7/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11111111111111110111111111111111))
        \CLMA_42_93/FYB/FYC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N76 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [6] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [7] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3267 ));
	// LUT = (I4) | (~I3) | (~I2) | (~I1) | (~I0) ;

    V_BUF \CLMA_42_96/CEMUX/V_BUF  (
            .Z (_N142),
            .I (_N143));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[25]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_96/FF0/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [24] ),
            .CE (_N142),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_96/ntY0 ),
            .SR (_N79));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[25]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_96/FF1/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [25] ),
            .CE (_N142),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_96/ntY1 ),
            .SR (_N79));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[27]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_96/FF2/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [26] ),
            .CE (_N142),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_96/ntY2 ),
            .SR (_N79));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[27]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_96/FF3/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [27] ),
            .CE (_N142),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_96/ntY3 ),
            .SR (_N79));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[25]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_96/FYA/V_FY  (
            .COUT (\CLMA_42_96/ntCYA ),
            .S (\CLMA_42_96/ntY0 ),
            .CIN (\u_aq_axi_master/_N935 ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [24] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[25]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_96/FYB/V_FY  (
            .COUT (\CLMA_42_96/ntCYB ),
            .S (\CLMA_42_96/ntY1 ),
            .CIN (\CLMA_42_96/ntCYA ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [25] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[27]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_96/FYC/V_FY  (
            .COUT (\CLMA_42_96/ntCYC ),
            .S (\CLMA_42_96/ntY2 ),
            .CIN (\CLMA_42_96/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [26] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[27]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_96/FYD/V_FY  (
            .COUT (\u_aq_axi_master/_N939 ),
            .S (\CLMA_42_96/ntY3 ),
            .CIN (\CLMA_42_96/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [27] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_BUF \CLMA_42_96/RSMUX/V_BUF  (
            .Z (_N79),
            .I (_N80));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N316_6/gateop_perm/FYA/FY */ #(
            .INIT(32'b00010001000000000000000000000000))
        \CLMA_42_97/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3303 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [1] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [6] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [7] ));
	// LUT = (~I0 & ~I1 & I3 & I4) ;

    V_BUF \CLMA_42_100/CEMUX/V_BUF  (
            .Z (\CLMA_42_100/ntCECO ),
            .I (_N142));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_100/FF0/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [28] ),
            .CE (\CLMA_42_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_100/ntY0 ),
            .SR (\CLMA_42_100/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_100/FF1/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [29] ),
            .CE (\CLMA_42_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_100/ntY1 ),
            .SR (\CLMA_42_100/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_100/FF2/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [30] ),
            .CE (\CLMA_42_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_100/ntY2 ),
            .SR (\CLMA_42_100/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:150

    V_FFASYN /* u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_100/FF3/FF  (
            .Q (\u_aq_axi_master/rd_fifo_cnt [31] ),
            .CE (\CLMA_42_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_100/ntY3 ),
            .SR (\CLMA_42_100/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_100/FYA/V_FY  (
            .COUT (\CLMA_42_100/ntCYA ),
            .S (\CLMA_42_100/ntY0 ),
            .CIN (\u_aq_axi_master/_N939 ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [28] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_100/FYB/V_FY  (
            .COUT (\CLMA_42_100/ntCYB ),
            .S (\CLMA_42_100/ntY1 ),
            .CIN (\CLMA_42_100/ntCYA ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [29] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_100/FYC/V_FY  (
            .COUT (\CLMA_42_100/ntCYC ),
            .S (\CLMA_42_100/ntY2 ),
            .CIN (\CLMA_42_100/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [30] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_100/FYD/V_FY  (
            .COUT (),
            .S (\CLMA_42_100/ntY3 ),
            .CIN (\CLMA_42_100/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_fifo_cnt [31] ),
            .I2 (1'b0),
            .I3 (wr_burst_data_req),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:150

    V_BUF \CLMA_42_100/RSMUX/V_BUF  (
            .Z (\CLMA_42_100/ntRSCO ),
            .I (_N79));
	// ../source/sources_1/aq_axi_master.v:150

    V_BUF \CLMA_42_101/CEMUX/V_BUF  (
            .Z (\CLMA_42_101/ntCECO ),
            .I (\CLMA_50_113/ntY0 ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[31]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_101/FF0/FF  (
            .Q (s00_axi_araddr[31]),
            .CE (\CLMA_42_101/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_101/ntY0 ),
            .SR (\CLMA_42_101/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[31]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00110011111111110000000000000000))
        \CLMA_42_101/FYA/FY  (
            .Y (\CLMA_42_101/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_state_0 ),
            .I2 (1'b0),
            .I3 (rd_burst_req),
            .I4 (\u_aq_axi_master/N245 [31] ));
	// LUT = (~I3 & I4) | (~I1 & I4) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N76_mux7_6/gateop_perm/FYB/FYC */ #(
            .INIT(32'b01111111011111111111111111111111))
        \CLMA_42_101/FYB/FYC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3267 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [5] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [4] ),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [3] ));
	// LUT = (~I4) | (~I2) | (~I1) | (~I0) ;

    V_INV \CLMA_42_101/LRSPOLMUX/V_INV  (
            .Z (\CLMA_42_101/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_42_101/RSMUX/V_BUF  (
            .Z (\CLMA_42_101/ntRSCO ),
            .I (\CLMA_42_101/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[25]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMA_42_108/FYA/FY  (
            .Y (\HMEMC_16_1/ntSRB_IOL2_TX_DATA [7] ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [25] ));
	// LUT = (I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[5]/gateop_perm/FYA/FY */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_42_109/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/ddrc_pwdata [5] ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [5] ));
	// LUT = (I0 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[8]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_42_109/FYB/FYC  (
            .Y (\u_ipsl_hmic_h_top/ddrc_paddr [8] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ));
	// LUT = (I1 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[24]/gateop_perm/FYA/FY */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_42_112/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/ddrc_pwdata [24] ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [24] ));
	// LUT = (I0 & I4) ;

    V_BUF \CLMA_42_113/CEMUX/V_BUF  (
            .Z (\CLMA_42_113/ntCECO ),
            .I (\u_aq_axi_master/N536 ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_r_len[7]/opit_0_inv_L5Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_113/FF0/FF  (
            .Q (s00_axi_arlen[7]),
            .CE (\CLMA_42_113/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_42_113/ntY0 ),
            .SR (\CLMA_42_113/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_r_len[7]/opit_0_inv_L5Q/FYA/FY */ #(
            .INIT(32'b11100010110000001110111011001100))
        \CLMA_42_113/FYA/FY  (
            .Y (\CLMA_42_113/ntY0 ),
            .I0 (\u_aq_axi_master/_N1760 ),
            .I1 (\u_aq_axi_master/_N1756 ),
            .I2 (\u_aq_axi_master/reg_rd_len [10] ),
            .I3 (\u_aq_axi_master/N250 [7] ),
            .I4 (\CLMS_66_141/ntY0 ));
	// LUT = (I1 & ~I4) | (I0 & ~I1 & I3) | (I1 & I2) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/N535_7_1/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000000001000))
        \CLMA_42_113/FYB/FYC  (
            .Y (\u_aq_axi_master/_N1760 ),
            .I0 (\u_aq_axi_master/rd_state_4 ),
            .I1 (s00_axi_rvalid),
            .I2 (\u_aq_axi_master/rd_state_2 ),
            .I3 (\u_aq_axi_master/rd_state_0 ),
            .I4 (s00_axi_rlast));
	// LUT = (I0 & I1 & ~I2 & ~I3 & ~I4) ;

    V_LUT5 /* u_aq_axi_master/N536/gateop_perm/FYC/FY */ #(
            .INIT(32'b11111100111111001111111011111100))
        \CLMA_42_113/FYC/FY  (
            .Y (\u_aq_axi_master/N536 ),
            .I0 (s00_axi_rvalid),
            .I1 (\u_aq_axi_master/rd_state_0 ),
            .I2 (\u_aq_axi_master/rd_state_2 ),
            .I3 (\u_aq_axi_master/rd_state_4 ),
            .I4 (s00_axi_rlast));
	// LUT = (I0 & I3 & ~I4) | (I2) | (I1) ;

    V_LUT5 /* u_aq_axi_master/N535_3_3/gateop_perm/FYD/FYC */ #(
            .INIT(32'b00000000111100000000000001110000))
        \CLMA_42_113/FYD/FYC  (
            .Y (\u_aq_axi_master/_N1756 ),
            .I0 (s00_axi_rvalid),
            .I1 (\u_aq_axi_master/rd_state_4 ),
            .I2 (\u_aq_axi_master/rd_state_2 ),
            .I3 (\u_aq_axi_master/rd_state_0 ),
            .I4 (s00_axi_rlast));
	// LUT = (I2 & ~I3 & I4) | (~I1 & I2 & ~I3) | (~I0 & I2 & ~I3) ;

    V_INV \CLMA_42_113/LRSPOLMUX/V_INV  (
            .Z (\CLMA_42_113/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_42_113/RSMUX/V_BUF  (
            .Z (\CLMA_42_113/ntRSCO ),
            .I (\CLMA_42_113/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_25/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b10000000010000000000000000000100))
        \CLMA_42_125/FYA/FY  (
            .Y (\CLMA_42_125/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_25/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b00100100000000100010001000100001))
        \CLMA_42_125/FYB/FYC  (
            .Y (\CLMA_42_125/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & ~I4) | (I0 & ~I1 & I3 & ~I4) | (I0 & ~I1 & I2 & ~I4) | (I0 & ~I1 & ~I2 & ~I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (I0 & ~I1 & I2 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_25/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00000010000000000000000000000000))
        \CLMA_42_125/FYC/FY  (
            .Y (\CLMA_42_125/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = (I0 & ~I1 & ~I2 & I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_25/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_42_125/FYD/FYC  (
            .Y (\CLMA_42_125/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));

    V_MUX2 \CLMA_42_125/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_42_125/ntDP0 ),
            .I0 (\CLMA_42_125/ntY0 ),
            .I1 (\CLMA_42_125/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_42_125/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_42_125/ntDP1 ),
            .I0 (\CLMA_42_125/ntY2 ),
            .I1 (\CLMA_42_125/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_42_125/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [25] ),
            .I0 (\CLMA_42_125/ntDP0 ),
            .I1 (\CLMA_42_125/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_6/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b11001100110011001100110011001100))
        \CLMA_42_128/FYA/FY  (
            .Y (\CLMA_42_128/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = (I1) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_6/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b00010000001100001000001110000111))
        \CLMA_42_128/FYB/FYC  (
            .Y (\CLMA_42_128/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I0 & ~I2 & ~I3 & ~I4) | (~I1 & ~I2 & ~I4) | (I0 & I1 & I2 & ~I4) | (~I1 & I2 & ~I3 & I4) | (~I0 & ~I1 & I2 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_6/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00001111000011110000110000001000))
        \CLMA_42_128/FYC/FY  (
            .Y (\CLMA_42_128/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I2 & I4) | (I1 & ~I2 & I3) | (I0 & I1 & ~I2) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_6/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_42_128/FYD/FYC  (
            .Y (\CLMA_42_128/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));

    V_MUX2 \CLMA_42_128/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_42_128/ntDP0 ),
            .I0 (\CLMA_42_128/ntY0 ),
            .I1 (\CLMA_42_128/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_42_128/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_42_128/ntDP1 ),
            .I0 (\CLMA_42_128/ntY2 ),
            .I1 (\CLMA_42_128/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_42_128/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [6] ),
            .I0 (\CLMA_42_128/ntDP0 ),
            .I1 (\CLMA_42_128/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N19_mux15_8/gateop_perm/FYA/FY */ #(
            .INIT(32'b01110111111111111111111111111111))
        \CLMA_42_168/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3253 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [0] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [1] ));
	// LUT = (~I4) | (~I3) | (~I1) | (~I0) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N292_14/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000010000000000000000))
        \CLMA_42_168/FYB/FYC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3245 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [3] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N2718 ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & I4) ;

    V_BUF \CLMA_42_169/CEMUX/V_BUF  (
            .Z (_N164),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N355 ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[1]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_169/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [0] ),
            .CE (_N164),
            .CK (ntclkbufg_0),
            .D (\CLMA_42_169/ntY0 ),
            .SR (_N116));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[1]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_169/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [1] ),
            .CE (_N164),
            .CK (ntclkbufg_0),
            .D (\CLMA_42_169/ntY1 ),
            .SR (_N116));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[3]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_169/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [2] ),
            .CE (_N164),
            .CK (ntclkbufg_0),
            .D (\CLMA_42_169/ntY2 ),
            .SR (_N116));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[3]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_169/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [3] ),
            .CE (_N164),
            .CK (ntclkbufg_0),
            .D (\CLMA_42_169/ntY3 ),
            .SR (_N116));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[1]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_169/FYA/V_FY  (
            .COUT (\CLMA_42_169/ntCYA ),
            .S (\CLMA_42_169/ntY0 ),
            .CIN (1'b0),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N437 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N205),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[1]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b00010010000100100010000000100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_169/FYB/V_FY  (
            .COUT (\CLMA_42_169/ntCYB ),
            .S (\CLMA_42_169/ntY1 ),
            .CIN (\CLMA_42_169/ntCYA ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N437 ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [1] ),
            .I3 (1'b0),
            .I4 (_N185),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[3]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_169/FYC/V_FY  (
            .COUT (\CLMA_42_169/ntCYC ),
            .S (\CLMA_42_169/ntY2 ),
            .CIN (\CLMA_42_169/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [2] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N437 ),
            .I4 (_N185),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[3]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_169/FYD/V_FY  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N1046 ),
            .S (\CLMA_42_169/ntY3 ),
            .CIN (\CLMA_42_169/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [3] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N437 ),
            .I4 (_N185),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_INV \CLMA_42_169/LRSPOLMUX/V_INV  (
            .Z (\CLMA_42_169/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_BUF \CLMA_42_169/RSMUX/V_BUF  (
            .Z (_N116),
            .I (\CLMA_42_169/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N352/gateop_perm/FYA/FY */ #(
            .INIT(32'b11001100110011001000110010001100))
        \CLMA_42_172/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N352 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3257 ),
            .I1 (_N10),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N2718 ),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3253 ));
	// LUT = (I1 & I4) | (I1 & ~I2) | (I0 & I1) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N292_12/gateop/FYB/FYC */ #(
            .INIT(32'b00000000000000010000000000000001))
        \CLMA_42_172/FYB/FYC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3243 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [7] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [6] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [8] ),
            .I4 (1'b0));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N19_mux15_9/gateop_perm/FYC/FY */ #(
            .INIT(32'b01110111111111111111111111111111))
        \CLMA_42_172/FYC/FY  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3254 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [7] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [6] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [8] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [4] ));
	// LUT = (~I4) | (~I3) | (~I1) | (~I0) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N355_3/gateop_perm/FYD/FYC */ #(
            .INIT(32'b10101111101010101111111111111111))
        \CLMA_42_172/FYD/FYC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N355 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N352 ),
            .I1 (1'b0),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d [1] ),
            .I4 (_N10));
	// LUT = (~I4) | (~I2 & I3) | (I0) ;

    V_BUF \CLMA_42_173/CEMUX/V_BUF  (
            .Z (_N163),
            .I (_N164));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[5]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_173/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [4] ),
            .CE (_N163),
            .CK (ntclkbufg_0),
            .D (\CLMA_42_173/ntY0 ),
            .SR (_N115));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[5]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_173/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [5] ),
            .CE (_N163),
            .CK (ntclkbufg_0),
            .D (\CLMA_42_173/ntY1 ),
            .SR (_N115));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[7]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_173/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [6] ),
            .CE (_N163),
            .CK (ntclkbufg_0),
            .D (\CLMA_42_173/ntY2 ),
            .SR (_N115));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[7]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_173/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [7] ),
            .CE (_N163),
            .CK (ntclkbufg_0),
            .D (\CLMA_42_173/ntY3 ),
            .SR (_N115));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[5]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_173/FYA/V_FY  (
            .COUT (\CLMA_42_173/ntCYA ),
            .S (\CLMA_42_173/ntY0 ),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N1046 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [4] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N437 ),
            .I4 (_N185),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[5]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_173/FYB/V_FY  (
            .COUT (\CLMA_42_173/ntCYB ),
            .S (\CLMA_42_173/ntY1 ),
            .CIN (\CLMA_42_173/ntCYA ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [5] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N437 ),
            .I4 (_N185),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[7]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_173/FYC/V_FY  (
            .COUT (\CLMA_42_173/ntCYC ),
            .S (\CLMA_42_173/ntY2 ),
            .CIN (\CLMA_42_173/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [6] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N437 ),
            .I4 (_N185),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[7]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_173/FYD/V_FY  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N1050 ),
            .S (\CLMA_42_173/ntY3 ),
            .CIN (\CLMA_42_173/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [7] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N437 ),
            .I4 (_N185),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_BUF \CLMA_42_173/RSMUX/V_BUF  (
            .Z (_N115),
            .I (_N116));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N292_15/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000001000000000000000000000000))
        \CLMA_42_176/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3246 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [15] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [12] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [13] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [5] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3243 ));
	// LUT = (~I0 & ~I1 & ~I2 & I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N292_7/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10000000100000000000000000000000))
        \CLMA_42_176/FYB/FYC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N2718 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [10] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [11] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [14] ),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [9] ));
	// LUT = (I0 & I1 & I2 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N19_mux15_12/gateop_perm/FYC/FY */ #(
            .INIT(32'b11111111111111110111111111111111))
        \CLMA_42_176/FYC/FY  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3257 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [5] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [13] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [15] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [12] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3254 ));
	// LUT = (I4) | (~I3) | (~I2) | (~I1) | (~I0) ;

    V_BUF \CLMA_42_177/CEMUX/V_BUF  (
            .Z (_N162),
            .I (_N163));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[9]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_177/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [8] ),
            .CE (_N162),
            .CK (ntclkbufg_0),
            .D (\CLMA_42_177/ntY0 ),
            .SR (_N114));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[9]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_177/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [9] ),
            .CE (_N162),
            .CK (ntclkbufg_0),
            .D (\CLMA_42_177/ntY1 ),
            .SR (_N114));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[11]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_177/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [10] ),
            .CE (_N162),
            .CK (ntclkbufg_0),
            .D (\CLMA_42_177/ntY2 ),
            .SR (_N114));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[11]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_177/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [11] ),
            .CE (_N162),
            .CK (ntclkbufg_0),
            .D (\CLMA_42_177/ntY3 ),
            .SR (_N114));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[9]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_177/FYA/V_FY  (
            .COUT (\CLMA_42_177/ntCYA ),
            .S (\CLMA_42_177/ntY0 ),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N1050 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [8] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N437 ),
            .I4 (_N185),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[9]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_177/FYB/V_FY  (
            .COUT (\CLMA_42_177/ntCYB ),
            .S (\CLMA_42_177/ntY1 ),
            .CIN (\CLMA_42_177/ntCYA ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [9] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N437 ),
            .I4 (_N185),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[11]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_177/FYC/V_FY  (
            .COUT (\CLMA_42_177/ntCYC ),
            .S (\CLMA_42_177/ntY2 ),
            .CIN (\CLMA_42_177/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [10] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N437 ),
            .I4 (_N185),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[11]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_177/FYD/V_FY  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N1054 ),
            .S (\CLMA_42_177/ntY3 ),
            .CIN (\CLMA_42_177/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [11] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N437 ),
            .I4 (_N185),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_BUF \CLMA_42_177/RSMUX/V_BUF  (
            .Z (_N114),
            .I (_N115));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_BUF \CLMA_42_181/CEMUX/V_BUF  (
            .Z (\CLMA_42_181/ntCECO ),
            .I (_N162));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[13]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_181/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [12] ),
            .CE (\CLMA_42_181/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_42_181/ntY0 ),
            .SR (\CLMA_42_181/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[13]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_181/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [13] ),
            .CE (\CLMA_42_181/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_42_181/ntY1 ),
            .SR (\CLMA_42_181/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[15]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_181/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [14] ),
            .CE (\CLMA_42_181/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_42_181/ntY2 ),
            .SR (\CLMA_42_181/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[15]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_42_181/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [15] ),
            .CE (\CLMA_42_181/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_42_181/ntY3 ),
            .SR (\CLMA_42_181/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[13]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_181/FYA/V_FY  (
            .COUT (\CLMA_42_181/ntCYA ),
            .S (\CLMA_42_181/ntY0 ),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N1054 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [12] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N437 ),
            .I4 (_N185),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[13]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_181/FYB/V_FY  (
            .COUT (\CLMA_42_181/ntCYB ),
            .S (\CLMA_42_181/ntY1 ),
            .CIN (\CLMA_42_181/ntCYA ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [13] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N437 ),
            .I4 (_N185),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[15]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_181/FYC/V_FY  (
            .COUT (\CLMA_42_181/ntCYC ),
            .S (\CLMA_42_181/ntY2 ),
            .CIN (\CLMA_42_181/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [14] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N437 ),
            .I4 (_N185),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[15]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_42_181/FYD/V_FY  (
            .COUT (),
            .S (\CLMA_42_181/ntY3 ),
            .CIN (\CLMA_42_181/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [15] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N437 ),
            .I4 (_N185),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_BUF \CLMA_42_181/RSMUX/V_BUF  (
            .Z (\CLMA_42_181/ntRSCO ),
            .I (_N114));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_30/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b00000000100000000000010000000000))
        \CLMA_46_64/FYA/FY  (
            .Y (\CLMA_46_64/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (~I0 & I1 & ~I2 & I3 & ~I4) | (I0 & I1 & I2 & ~I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_30/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000100000000000000001))
        \CLMA_46_64/FYB/FYC  (
            .Y (\CLMA_46_64/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & ~I4) | (I0 & ~I1 & ~I2 & ~I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_30/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_46_64/FYC/FY  (
            .Y (\CLMA_46_64/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_30/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_46_64/FYD/FYC  (
            .Y (\CLMA_46_64/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));

    V_MUX2 \CLMA_46_64/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_46_64/ntDP0 ),
            .I0 (\CLMA_46_64/ntY0 ),
            .I1 (\CLMA_46_64/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_46_64/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_46_64/ntDP1 ),
            .I0 (\CLMA_46_64/ntY2 ),
            .I1 (\CLMA_46_64/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_46_64/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [30] ),
            .I0 (\CLMA_46_64/ntDP0 ),
            .I1 (\CLMA_46_64/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_BUF \CLMA_46_84/CEMUX/V_BUF  (
            .Z (\CLMA_46_84/ntCECO ),
            .I (\CLMA_50_113/ntY0 ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[17]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_46_84/FF0/FF  (
            .Q (s00_axi_araddr[17]),
            .CE (\CLMA_46_84/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_46_84/ntY0 ),
            .SR (\CLMA_46_84/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[17]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111011101111000100000000000))
        \CLMA_46_84/FYA/FY  (
            .Y (\CLMA_46_84/ntY0 ),
            .I0 (\u_aq_axi_master/rd_state_0 ),
            .I1 (rd_burst_req),
            .I2 (1'b0),
            .I3 (rd_burst_addr[14]),
            .I4 (\u_aq_axi_master/N245 [17] ));
	// LUT = (~I1 & I4) | (~I0 & I4) | (I0 & I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_INV \CLMA_46_84/LRSPOLMUX/V_INV  (
            .Z (\CLMA_46_84/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_46_84/RSMUX/V_BUF  (
            .Z (\CLMA_46_84/ntRSCO ),
            .I (\CLMA_46_84/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_46_112/CEMUX/V_BUF  (
            .Z (\CLMA_46_112/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_46_112/FF0/FF  (
            .Q (s00_axi_arvalid),
            .CE (\CLMA_46_112/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_46_112/ntY0 ),
            .SR (\CLMA_46_112/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111000001001111111100001100))
        \CLMA_46_112/FYA/FY  (
            .Y (\CLMA_46_112/ntY0 ),
            .I0 (\u_aq_axi_master/rd_state_3 ),
            .I1 (s00_axi_arvalid),
            .I2 (\u_aq_axi_master/rd_state_0 ),
            .I3 (\u_aq_axi_master/rd_state_2 ),
            .I4 (s00_axi_arready));
	// LUT = (I1 & ~I2 & ~I4) | (I3) | (~I0 & I1 & ~I2) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_INV \CLMA_46_112/LRSPOLMUX/V_INV  (
            .Z (\CLMA_46_112/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_46_112/RSMUX/V_BUF  (
            .Z (\CLMA_46_112/ntRSCO ),
            .I (\CLMA_46_112/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_8/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_46_132/FYA/FY  (
            .Y (\CLMA_46_132/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_8/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b10101010000000001000000000000000))
        \CLMA_46_132/FYB/FYC  (
            .Y (\CLMA_46_132/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (I0 & I3 & I4) | (I0 & I1 & I2 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_8/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00001111000011110000111100011111))
        \CLMA_46_132/FYC/FY  (
            .Y (\CLMA_46_132/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = (~I0 & ~I1 & ~I3 & ~I4) | (~I2) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_8/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_46_132/FYD/FYC  (
            .Y (\CLMA_46_132/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));

    V_MUX2 \CLMA_46_132/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_46_132/ntDP0 ),
            .I0 (\CLMA_46_132/ntY0 ),
            .I1 (\CLMA_46_132/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_46_132/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_46_132/ntDP1 ),
            .I0 (\CLMA_46_132/ntY2 ),
            .I1 (\CLMA_46_132/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_46_132/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [8] ),
            .I0 (\CLMA_46_132/ntDP0 ),
            .I1 (\CLMA_46_132/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N29_4/gateop_perm/FYA/FY */ #(
            .INIT(32'b01010101010101011010101010101010))
        \CLMA_46_136/FYA/FY  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [6] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [6] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [7] ));
	// LUT = (I0 & ~I4) | (~I0 & I4) ;

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N29_6/gateop_perm/FYB/FYC */ #(
            .INIT(32'b01100110100110011001100101100110))
        \CLMA_46_136/FYB/FYC  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [4] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [6] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [5] ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [4] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [7] ));
	// LUT = (I0 & ~I1 & ~I3 & ~I4) | (~I0 & I1 & ~I3 & ~I4) | (~I0 & ~I1 & I3 & ~I4) | (I0 & I1 & I3 & ~I4) | (~I0 & ~I1 & ~I3 & I4) | (I0 & I1 & ~I3 & I4) | (I0 & ~I1 & I3 & I4) | (~I0 & I1 & I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_23/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b10000001100000000000000000000000))
        \CLMA_50_52/FYA/FY  (
            .Y (\CLMA_50_52/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = (~I0 & ~I1 & ~I2 & I3 & I4) | (I0 & I1 & I2 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_23/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000000000001))
        \CLMA_50_52/FYB/FYC  (
            .Y (\CLMA_50_52/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & ~I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_23/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00000000000000000000000000000001))
        \CLMA_50_52/FYC/FY  (
            .Y (\CLMA_50_52/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & ~I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_23/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_50_52/FYD/FYC  (
            .Y (\CLMA_50_52/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));

    V_MUX2 \CLMA_50_52/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_50_52/ntDP0 ),
            .I0 (\CLMA_50_52/ntY0 ),
            .I1 (\CLMA_50_52/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_50_52/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_50_52/ntDP1 ),
            .I0 (\CLMA_50_52/ntY2 ),
            .I1 (\CLMA_50_52/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_50_52/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [23] ),
            .I0 (\CLMA_50_52/ntDP0 ),
            .I1 (\CLMA_50_52/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_BUF \CLMA_50_73/CEMUX/V_BUF  (
            .Z (\CLMA_50_73/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:65

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_73/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training ),
            .CE (\CLMA_50_73/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_50_73/ntY0 ),
            .SR (\CLMA_50_73/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:65

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111111111111111111011111110))
        \CLMA_50_73/FYA/FY  (
            .Y (\CLMA_50_73/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt [0] ),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst ));
	// LUT = (I4) | (I2) | (I1) | (I0) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:65

    V_LUT5 /* u_aq_axi_master/N5_5/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMA_50_73/FYB/FYC  (
            .Y (\u_aq_axi_master/N5 ),
            .I0 (\u_aq_axi_master/rd_fifo_enable ),
            .I1 (\u_aq_axi_master/reg_wvalid ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (s00_axi_wready));
	// LUT = (I0 & I1 & I4) ;

    V_INV \CLMA_50_73/LRSPOLMUX/V_INV  (
            .Z (\CLMA_50_73/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:65

    V_BUF \CLMA_50_73/RSMUX/V_BUF  (
            .Z (\CLMA_50_73/ntRSCO ),
            .I (\CLMA_50_73/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:65

    V_LUT5 /* u_aq_axi_master/N444/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111111111011001111111111001100))
        \CLMA_50_76/FYA/FY  (
            .Y (\u_aq_axi_master/N444 ),
            .I0 (\u_aq_axi_master/reg_wvalid ),
            .I1 (\u_aq_axi_master/rd_first_data ),
            .I2 (\u_aq_axi_master/rd_fifo_enable ),
            .I3 (\u_aq_axi_master/wr_state_0 ),
            .I4 (s00_axi_wready));
	// LUT = (I0 & I2 & I4) | (I3) | (I1) ;
	// ../source/sources_1/aq_axi_master.v:150

    V_LUT5CARRY /* u_aq_axi_master/N23.eq_0/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b10100000101000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_80/FYA/V_FY  (
            .COUT (\CLMA_50_80/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (\u_aq_axi_master/rd_fifo_cnt [0] ),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/rd_fifo_cnt [1] ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:166

    V_LUT5CARRY /* u_aq_axi_master/N23.eq_0/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b00000000000000001010000010100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_80/FYB/V_FY  (
            .COUT (\CLMA_50_80/ntCYB ),
            .S (),
            .CIN (\CLMA_50_80/ntCYA ),
            .I0 (\u_aq_axi_master/rd_fifo_cnt [2] ),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/rd_fifo_cnt [3] ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:166

    V_LUT5CARRY /* u_aq_axi_master/N23.eq_2/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b00000000000000001010000010100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_80/FYC/V_FY  (
            .COUT (\CLMA_50_80/ntCYC ),
            .S (),
            .CIN (\CLMA_50_80/ntCYB ),
            .I0 (\u_aq_axi_master/rd_fifo_cnt [4] ),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/rd_fifo_cnt [5] ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:166

    V_LUT5CARRY /* u_aq_axi_master/N23.eq_2/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b00000000000000000000101010100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_80/FYD/V_FY  (
            .COUT (\u_aq_axi_master/u_aq_axi_master/N23.co [6] ),
            .S (),
            .CIN (\CLMA_50_80/ntCYC ),
            .I0 (\u_aq_axi_master/rd_fifo_cnt [6] ),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/rd_fifo_cnt [7] ),
            .I3 (rd_burst_len[7]),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:166

    V_BUF \CLMA_50_81/CEMUX/V_BUF  (
            .Z (\CLMA_50_81/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:36

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_n/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_81/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_n ),
            .CE (\CLMA_50_81/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_50_81/ntY0 ),
            .SR (\CLMA_50_81/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:117

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_training/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_81/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_ack ),
            .CE (\CLMA_50_81/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_50_81/ntY1 ),
            .SR (\CLMA_50_81/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:117

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_81/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3 ),
            .CE (\CLMA_50_81/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2 ),
            .SR (\CLMA_50_81/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:36

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_81/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2 ),
            .CE (\CLMA_50_81/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1 ),
            .SR (\CLMA_50_81/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:36

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_n/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMA_50_81/FYA/FY  (
            .Y (\CLMA_50_81/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1 ));
	// LUT = (~I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:117

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_training/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11101110111011100000000000000000))
        \CLMA_50_81/FYB/FYC  (
            .Y (\CLMA_50_81/ntY1 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_ack ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3 ));
	// LUT = (I1 & I4) | (I0 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:117

    V_INV \CLMA_50_81/LRSPOLMUX/V_INV  (
            .Z (\CLMA_50_81/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:36

    V_BUF \CLMA_50_81/RSMUX/V_BUF  (
            .Z (\CLMA_50_81/ntRSCO ),
            .I (\CLMA_50_81/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:36

    V_LUT5CARRY /* u_aq_axi_master/N23.eq_4/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_84/FYA/V_FY  (
            .COUT (\CLMA_50_84/ntCYA ),
            .S (),
            .CIN (\u_aq_axi_master/u_aq_axi_master/N23.co [6] ),
            .I0 (\u_aq_axi_master/rd_fifo_cnt [8] ),
            .I1 (rd_burst_len[7]),
            .I2 (\u_aq_axi_master/rd_fifo_cnt [9] ),
            .I3 (rd_burst_len[7]),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:166

    V_LUT5CARRY /* u_aq_axi_master/N23.eq_4/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_84/FYB/V_FY  (
            .COUT (\CLMA_50_84/ntCYB ),
            .S (),
            .CIN (\CLMA_50_84/ntCYA ),
            .I0 (\u_aq_axi_master/rd_fifo_cnt [10] ),
            .I1 (rd_burst_len[7]),
            .I2 (\u_aq_axi_master/rd_fifo_cnt [11] ),
            .I3 (rd_burst_len[7]),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:166

    V_LUT5CARRY /* u_aq_axi_master/N23.eq_6/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_84/FYC/V_FY  (
            .COUT (\CLMA_50_84/ntCYC ),
            .S (),
            .CIN (\CLMA_50_84/ntCYB ),
            .I0 (\u_aq_axi_master/rd_fifo_cnt [12] ),
            .I1 (rd_burst_len[7]),
            .I2 (\u_aq_axi_master/rd_fifo_cnt [13] ),
            .I3 (rd_burst_len[7]),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:166

    V_LUT5CARRY /* u_aq_axi_master/N23.eq_6/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_84/FYD/V_FY  (
            .COUT (\u_aq_axi_master/u_aq_axi_master/N23.co [14] ),
            .S (),
            .CIN (\CLMA_50_84/ntCYC ),
            .I0 (\u_aq_axi_master/rd_fifo_cnt [14] ),
            .I1 (rd_burst_len[7]),
            .I2 (\u_aq_axi_master/rd_fifo_cnt [15] ),
            .I3 (rd_burst_len[7]),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:166

    V_BUF \CLMA_50_85/CEMUX/V_BUF  (
            .Z (\CLMA_50_85/ntCECO ),
            .I (\CLMA_50_113/ntY0 ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[16]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_85/FF0/FF  (
            .Q (s00_axi_araddr[16]),
            .CE (\CLMA_50_85/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_50_85/ntY0 ),
            .SR (\CLMA_50_85/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[10]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_85/FF1/FF  (
            .Q (s00_axi_araddr[10]),
            .CE (\CLMA_50_85/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_50_85/ntY1 ),
            .SR (\CLMA_50_85/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[12]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_85/FF2/FF  (
            .Q (s00_axi_araddr[12]),
            .CE (\CLMA_50_85/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_50_85/ntY2 ),
            .SR (\CLMA_50_85/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[15]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_85/FF3/FF  (
            .Q (s00_axi_araddr[15]),
            .CE (\CLMA_50_85/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_50_85/ntY3 ),
            .SR (\CLMA_50_85/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[16]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111100000011001100110011001100))
        \CLMA_50_85/FYA/FY  (
            .Y (\CLMA_50_85/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/N245 [16] ),
            .I2 (\u_aq_axi_master/rd_state_0 ),
            .I3 (rd_burst_addr[13]),
            .I4 (rd_burst_req));
	// LUT = (I1 & ~I4) | (I2 & I3 & I4) | (I1 & ~I2) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[10]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100101010101010101010101010))
        \CLMA_50_85/FYB/FYC  (
            .Y (\CLMA_50_85/ntY1 ),
            .I0 (s00_axi_araddr[10]),
            .I1 (rd_burst_addr[7]),
            .I2 (1'b0),
            .I3 (rd_burst_req),
            .I4 (\u_aq_axi_master/rd_state_0 ));
	// LUT = (I0 & ~I4) | (I1 & I3 & I4) | (I0 & ~I3) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[12]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10111011111111111000100000000000))
        \CLMA_50_85/FYC/FY  (
            .Y (\CLMA_50_85/ntY2 ),
            .I0 (rd_burst_addr[9]),
            .I1 (\u_aq_axi_master/rd_state_0 ),
            .I2 (1'b0),
            .I3 (rd_burst_req),
            .I4 (\u_aq_axi_master/N245 [12] ));
	// LUT = (~I3 & I4) | (~I1 & I4) | (I0 & I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[15]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11101110101010100010001010101010))
        \CLMA_50_85/FYD/FYC  (
            .Y (\CLMA_50_85/ntY3 ),
            .I0 (\u_aq_axi_master/N245 [15] ),
            .I1 (rd_burst_req),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/rd_state_0 ),
            .I4 (rd_burst_addr[12]));
	// LUT = (I1 & I3 & I4) | (I0 & ~I3) | (I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_INV \CLMA_50_85/LRSPOLMUX/V_INV  (
            .Z (\CLMA_50_85/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_50_85/RSMUX/V_BUF  (
            .Z (\CLMA_50_85/ntRSCO ),
            .I (\CLMA_50_85/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5CARRY /* u_aq_axi_master/N23.eq_8/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_88/FYA/V_FY  (
            .COUT (\CLMA_50_88/ntCYA ),
            .S (),
            .CIN (\u_aq_axi_master/u_aq_axi_master/N23.co [14] ),
            .I0 (\u_aq_axi_master/rd_fifo_cnt [16] ),
            .I1 (rd_burst_len[7]),
            .I2 (\u_aq_axi_master/rd_fifo_cnt [17] ),
            .I3 (rd_burst_len[7]),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:166

    V_LUT5CARRY /* u_aq_axi_master/N23.eq_8/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_88/FYB/V_FY  (
            .COUT (\CLMA_50_88/ntCYB ),
            .S (),
            .CIN (\CLMA_50_88/ntCYA ),
            .I0 (\u_aq_axi_master/rd_fifo_cnt [18] ),
            .I1 (rd_burst_len[7]),
            .I2 (\u_aq_axi_master/rd_fifo_cnt [19] ),
            .I3 (rd_burst_len[7]),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:166

    V_LUT5CARRY /* u_aq_axi_master/N23.eq_10/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_88/FYC/V_FY  (
            .COUT (\CLMA_50_88/ntCYC ),
            .S (),
            .CIN (\CLMA_50_88/ntCYB ),
            .I0 (\u_aq_axi_master/rd_fifo_cnt [20] ),
            .I1 (rd_burst_len[7]),
            .I2 (\u_aq_axi_master/rd_fifo_cnt [21] ),
            .I3 (rd_burst_len[7]),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:166

    V_LUT5CARRY /* u_aq_axi_master/N23.eq_10/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_88/FYD/V_FY  (
            .COUT (\u_aq_axi_master/u_aq_axi_master/N23.co [22] ),
            .S (),
            .CIN (\CLMA_50_88/ntCYC ),
            .I0 (\u_aq_axi_master/rd_fifo_cnt [22] ),
            .I1 (rd_burst_len[7]),
            .I2 (\u_aq_axi_master/rd_fifo_cnt [23] ),
            .I3 (rd_burst_len[7]),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:166

    V_LUT5CARRY /* u_aq_axi_master/N23.eq_12/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_92/FYA/V_FY  (
            .COUT (\CLMA_50_92/ntCYA ),
            .S (),
            .CIN (\u_aq_axi_master/u_aq_axi_master/N23.co [22] ),
            .I0 (\u_aq_axi_master/rd_fifo_cnt [24] ),
            .I1 (rd_burst_len[7]),
            .I2 (\u_aq_axi_master/rd_fifo_cnt [25] ),
            .I3 (rd_burst_len[7]),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:166

    V_LUT5CARRY /* u_aq_axi_master/N23.eq_12/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_92/FYB/V_FY  (
            .COUT (\CLMA_50_92/ntCYB ),
            .S (),
            .CIN (\CLMA_50_92/ntCYA ),
            .I0 (\u_aq_axi_master/rd_fifo_cnt [26] ),
            .I1 (rd_burst_len[7]),
            .I2 (\u_aq_axi_master/rd_fifo_cnt [27] ),
            .I3 (rd_burst_len[7]),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:166

    V_LUT5CARRY /* u_aq_axi_master/N23.eq_14/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_92/FYC/V_FY  (
            .COUT (\CLMA_50_92/ntCYC ),
            .S (),
            .CIN (\CLMA_50_92/ntCYB ),
            .I0 (\u_aq_axi_master/rd_fifo_cnt [28] ),
            .I1 (rd_burst_len[7]),
            .I2 (\u_aq_axi_master/rd_fifo_cnt [29] ),
            .I3 (rd_burst_len[7]),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:166

    V_LUT5CARRY /* u_aq_axi_master/N23.eq_14/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_92/FYD/V_FY  (
            .COUT (_N0),
            .S (),
            .CIN (\CLMA_50_92/ntCYC ),
            .I0 (\u_aq_axi_master/rd_fifo_cnt [30] ),
            .I1 (rd_burst_len[7]),
            .I2 (\u_aq_axi_master/rd_fifo_cnt [31] ),
            .I3 (rd_burst_len[7]),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:166

    V_BUF \CLMA_50_100/CEMUX/V_BUF  (
            .Z (\CLMA_50_100/ntCECO ),
            .I (\CLMA_50_113/ntY0 ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[20]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_100/FF0/FF  (
            .Q (s00_axi_araddr[20]),
            .CE (\CLMA_50_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_50_100/ntY0 ),
            .SR (\CLMA_50_100/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[22]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_100/FF1/FF  (
            .Q (s00_axi_araddr[22]),
            .CE (\CLMA_50_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_50_100/ntY1 ),
            .SR (\CLMA_50_100/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[21]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_100/FF2/FF  (
            .Q (s00_axi_araddr[21]),
            .CE (\CLMA_50_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_50_100/ntY2 ),
            .SR (\CLMA_50_100/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[20]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10111011111111111000100000000000))
        \CLMA_50_100/FYA/FY  (
            .Y (\CLMA_50_100/ntY0 ),
            .I0 (rd_burst_addr[17]),
            .I1 (\u_aq_axi_master/rd_state_0 ),
            .I2 (1'b0),
            .I3 (rd_burst_req),
            .I4 (\u_aq_axi_master/N245 [20] ));
	// LUT = (~I3 & I4) | (~I1 & I4) | (I0 & I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[22]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10111011111111111000100000000000))
        \CLMA_50_100/FYB/FYC  (
            .Y (\CLMA_50_100/ntY1 ),
            .I0 (rd_burst_addr[19]),
            .I1 (rd_burst_req),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/rd_state_0 ),
            .I4 (\u_aq_axi_master/N245 [22] ));
	// LUT = (~I3 & I4) | (~I1 & I4) | (I0 & I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[21]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10111011111111111000100000000000))
        \CLMA_50_100/FYC/FY  (
            .Y (\CLMA_50_100/ntY2 ),
            .I0 (rd_burst_addr[18]),
            .I1 (rd_burst_req),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/rd_state_0 ),
            .I4 (\u_aq_axi_master/N245 [21] ));
	// LUT = (~I3 & I4) | (~I1 & I4) | (I0 & I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_INV \CLMA_50_100/LRSPOLMUX/V_INV  (
            .Z (\CLMA_50_100/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_50_100/RSMUX/V_BUF  (
            .Z (\CLMA_50_100/ntRSCO ),
            .I (\CLMA_50_100/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_50_101/CEMUX/V_BUF  (
            .Z (\CLMA_50_101/ntCECO ),
            .I (\frame_read_write_m0/frame_fifo_read_m0/N182 ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[7]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_101/FF0/FF  (
            .Q (rd_burst_addr[7]),
            .CE (\CLMA_50_101/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_50_101/ntY0 ),
            .SR (\CLMA_50_101/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[13]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_101/FF1/FF  (
            .Q (rd_burst_addr[13]),
            .CE (\CLMA_50_101/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_50_101/ntY1 ),
            .SR (\CLMA_50_101/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[7]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01110000000000000000000000000000))
        \CLMA_50_101/FYA/FY  (
            .Y (\CLMA_50_101/ntY0 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/N93 [7] ),
            .I3 (rd_burst_finish),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ));
	// LUT = (~I1 & I2 & I3 & I4) | (~I0 & I2 & I3 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[13]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00100010101010101100000000000000))
        \CLMA_50_101/FYB/FYC  (
            .Y (\CLMA_50_101/ntY1 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/N93 [13] ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1 [0] ),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I4 (\CLMA_70_128/ntY0 ));
	// LUT = (I1 & I2 & I3 & ~I4) | (I0 & ~I3 & I4) | (I0 & ~I1 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_INV \CLMA_50_101/LRSPOLMUX/V_INV  (
            .Z (\CLMA_50_101/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_50_101/RSMUX/V_BUF  (
            .Z (\CLMA_50_101/ntRSCO ),
            .I (\CLMA_50_101/ntRS_P ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_50_108/CEMUX/V_BUF  (
            .Z (\CLMA_50_108/ntCECO ),
            .I (\CLMA_50_113/ntY0 ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[24]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_108/FF0/FF  (
            .Q (s00_axi_araddr[24]),
            .CE (\CLMA_50_108/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_50_108/ntY0 ),
            .SR (_N89));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[25]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_108/FF1/FF  (
            .Q (s00_axi_araddr[25]),
            .CE (\CLMA_50_108/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_50_108/ntY1 ),
            .SR (_N89));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[26]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_108/FF2/FF  (
            .Q (s00_axi_araddr[26]),
            .CE (\CLMA_50_108/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_50_108/ntY2 ),
            .SR (_N89));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[19]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_108/FF3/FF  (
            .Q (s00_axi_araddr[19]),
            .CE (\CLMA_50_108/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_50_108/ntY3 ),
            .SR (_N89));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[24]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10111011111111111000100000000000))
        \CLMA_50_108/FYA/FY  (
            .Y (\CLMA_50_108/ntY0 ),
            .I0 (rd_burst_addr[21]),
            .I1 (rd_burst_req),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/rd_state_0 ),
            .I4 (\u_aq_axi_master/N245 [24] ));
	// LUT = (~I3 & I4) | (~I1 & I4) | (I0 & I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[25]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11111111011101111000100000000000))
        \CLMA_50_108/FYB/FYC  (
            .Y (\CLMA_50_108/ntY1 ),
            .I0 (\u_aq_axi_master/rd_state_0 ),
            .I1 (rd_burst_req),
            .I2 (1'b0),
            .I3 (rd_burst_addr[22]),
            .I4 (\u_aq_axi_master/N245 [25] ));
	// LUT = (~I1 & I4) | (~I0 & I4) | (I0 & I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[26]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10111011111111111000100000000000))
        \CLMA_50_108/FYC/FY  (
            .Y (\CLMA_50_108/ntY2 ),
            .I0 (rd_burst_addr[23]),
            .I1 (rd_burst_req),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/rd_state_0 ),
            .I4 (\u_aq_axi_master/N245 [26] ));
	// LUT = (~I3 & I4) | (~I1 & I4) | (I0 & I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[19]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11110111111101111000000010000000))
        \CLMA_50_108/FYD/FYC  (
            .Y (\CLMA_50_108/ntY3 ),
            .I0 (rd_burst_req),
            .I1 (\u_aq_axi_master/rd_state_0 ),
            .I2 (rd_burst_addr[16]),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N245 [19] ));
	// LUT = (~I1 & I4) | (~I0 & I4) | (I0 & I1 & I2) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_INV \CLMA_50_108/LRSPOLMUX/V_INV  (
            .Z (\CLMA_50_108/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_50_108/RSMUX/V_BUF  (
            .Z (_N89),
            .I (\CLMA_50_108/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_50_112/CEMUX/V_BUF  (
            .Z (\CLMA_50_112/ntCECO ),
            .I (\u_aq_axi_master/N507 ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_len[10]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_112/FF0/FF  (
            .Q (\u_aq_axi_master/reg_rd_len [10] ),
            .CE (\CLMA_50_112/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_50_112/ntY0 ),
            .SR (\CLMA_50_112/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_len[3]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_112/FF1/FF  (
            .Q (\u_aq_axi_master/reg_rd_len [9] ),
            .CE (\CLMA_50_112/ntCECO ),
            .CK (ntclkbufg_1),
            .D (_N200),
            .SR (\CLMA_50_112/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_len[10]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00001111000011110000111100001111))
        \CLMA_50_112/FYA/FY  (
            .Y (\CLMA_50_112/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (rd_burst_len[7]),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = (~I2) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/N512_8/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11111110111111001111110011111100))
        \CLMA_50_112/FYB/FYC  (
            .Y (\u_aq_axi_master/_N3390 ),
            .I0 (s00_axi_rvalid),
            .I1 (\u_aq_axi_master/N507 ),
            .I2 (\u_aq_axi_master/rd_state_2 ),
            .I3 (\u_aq_axi_master/rd_state_4 ),
            .I4 (s00_axi_rlast));
	// LUT = (I0 & I3 & I4) | (I2) | (I1) ;

    V_LUT5 /* u_aq_axi_master/N236[0]/gateop_perm/FYC/FY */ #(
            .INIT(32'b11111111000000001111111111111111))
        \CLMA_50_112/FYC/FY  (
            .Y (\u_aq_axi_master/N236 [6] ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/reg_rd_len [9] ),
            .I4 (\CLMS_66_141/ntY0 ));
	// LUT = (~I4) | (I3) ;

    V_BUF \CLMA_50_112/RSMUX/V_BUF  (
            .Z (\CLMA_50_112/ntRSCO ),
            .I (_N89));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_50_113/CEMUX/V_BUF  (
            .Z (\CLMA_50_113/ntCECO ),
            .I (\u_aq_axi_master/N512 ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/rd_state_1/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_113/FF0/FF  (
            .Q (\u_aq_axi_master/N508 ),
            .CE (\CLMA_50_113/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_50_113/ntY0 ),
            .SR (\CLMA_50_113/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/rd_state_5/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_113/FF1/FF  (
            .Q (rd_burst_finish),
            .CE (\CLMA_50_113/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_50_113/ntY1 ),
            .SR (\CLMA_50_113/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/rd_state_0/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_113/FF2/FF  (
            .Q (\u_aq_axi_master/rd_state_0 ),
            .CE (\CLMA_50_113/ntCECO ),
            .CK (ntclkbufg_1),
            .D (rd_burst_finish),
            .SR (\CLMA_50_113/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/rd_state_2/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_113/FF3/FF  (
            .Q (\u_aq_axi_master/rd_state_2 ),
            .CE (\CLMA_50_113/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\u_aq_axi_master/N508 ),
            .SR (\CLMA_50_113/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/rd_state_1/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11110000111110001111000011110000))
        \CLMA_50_113/FYA/FY  (
            .Y (\CLMA_50_113/ntY0 ),
            .I0 (s00_axi_rvalid),
            .I1 (\u_aq_axi_master/rd_state_4 ),
            .I2 (\u_aq_axi_master/N507 ),
            .I3 (\u_aq_axi_master/reg_r_last ),
            .I4 (s00_axi_rlast));
	// LUT = (I0 & I1 & ~I3 & I4) | (I2) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/rd_state_5/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10001000000000000000000000000000))
        \CLMA_50_113/FYB/FYC  (
            .Y (\CLMA_50_113/ntY1 ),
            .I0 (s00_axi_rlast),
            .I1 (\u_aq_axi_master/reg_r_last ),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/rd_state_4 ),
            .I4 (s00_axi_rvalid));
	// LUT = (I0 & I1 & I3 & I4) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/N507/gateop_perm/FYC/FY */ #(
            .INIT(32'b11001100000000001100110000000000))
        \CLMA_50_113/FYC/FY  (
            .Y (\u_aq_axi_master/N507 ),
            .I0 (1'b0),
            .I1 (rd_burst_req),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/rd_state_0 ),
            .I4 (1'b0));
	// LUT = (I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:350

    V_LUT5 /* u_aq_axi_master/N512_9/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111111111111111111111011111100))
        \CLMA_50_113/FYD/FYC  (
            .Y (\u_aq_axi_master/N512 ),
            .I0 (\u_aq_axi_master/rd_state_3 ),
            .I1 (rd_burst_finish),
            .I2 (\u_aq_axi_master/N508 ),
            .I3 (s00_axi_arready),
            .I4 (\u_aq_axi_master/_N3390 ));
	// LUT = (I4) | (I0 & I3) | (I2) | (I1) ;

    V_INV \CLMA_50_113/LRSPOLMUX/V_INV  (
            .Z (\CLMA_50_113/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_50_113/RSMUX/V_BUF  (
            .Z (\CLMA_50_113/ntRSCO ),
            .I (\CLMA_50_113/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_24/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b10010000000100000001001000000000))
        \CLMA_50_125/FYA/FY  (
            .Y (\CLMA_50_125/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = (I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & I2 & I3 & I4) | (~I0 & ~I1 & I2 & I4) | (~I0 & ~I1 & I2 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_24/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b00000011000001100001000000100001))
        \CLMA_50_125/FYB/FYC  (
            .Y (\CLMA_50_125/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & ~I4) | (I0 & ~I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & I4) | (~I1 & ~I2 & I3 & I4) | (I0 & ~I1 & ~I2 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_24/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00000000000000000000000010000000))
        \CLMA_50_125/FYC/FY  (
            .Y (\CLMA_50_125/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (I0 & I1 & I2 & ~I3 & ~I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_24/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_50_125/FYD/FYC  (
            .Y (\CLMA_50_125/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));

    V_MUX2 \CLMA_50_125/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_50_125/ntDP0 ),
            .I0 (\CLMA_50_125/ntY0 ),
            .I1 (\CLMA_50_125/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_50_125/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_50_125/ntDP1 ),
            .I0 (\CLMA_50_125/ntY2 ),
            .I1 (\CLMA_50_125/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_50_125/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [24] ),
            .I0 (\CLMA_50_125/ntDP0 ),
            .I1 (\CLMA_50_125/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_7/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b00000000000000010000000000000000))
        \CLMA_50_132/FYA/FY  (
            .Y (\CLMA_50_132/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_7/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_50_132/FYB/FYC  (
            .Y (\CLMA_50_132/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_7/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00000000000100100000000000100100))
        \CLMA_50_132/FYC/FY  (
            .Y (\CLMA_50_132/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I0 & I1 & ~I2 & ~I3 & ~I4) | (I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & ~I1 & ~I2 & ~I3 & I4) | (~I0 & ~I1 & I2 & ~I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_7/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_50_132/FYD/FYC  (
            .Y (\CLMA_50_132/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));

    V_MUX2 \CLMA_50_132/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_50_132/ntDP0 ),
            .I0 (\CLMA_50_132/ntY0 ),
            .I1 (\CLMA_50_132/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_50_132/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_50_132/ntDP1 ),
            .I0 (\CLMA_50_132/ntY2 ),
            .I1 (\CLMA_50_132/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_50_132/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [7] ),
            .I0 (\CLMA_50_132/ntDP0 ),
            .I1 (\CLMA_50_132/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N29_8/gateop_perm/FYA/FY */ #(
            .INIT(32'b01100110100110011001100101100110))
        \CLMA_50_136/FYA/FY  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [2] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [3] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [2] ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [4] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [5] ));
	// LUT = (I0 & ~I1 & ~I3 & ~I4) | (~I0 & I1 & ~I3 & ~I4) | (~I0 & ~I1 & I3 & ~I4) | (I0 & I1 & I3 & ~I4) | (~I0 & ~I1 & ~I3 & I4) | (I0 & I1 & ~I3 & I4) | (I0 & ~I1 & I3 & I4) | (~I0 & I1 & I3 & I4) ;

    V_BUF \CLMA_50_137/CEMUX/V_BUF  (
            .Z (\CLMA_50_137/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_137/FF2/FF  (
            .Q (\frame_read_write_m0/N9 [1] ),
            .CE (\CLMA_50_137/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_50_137/ntY2 ),
            .SR (_N35));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_137/FF3/FF  (
            .Q (\frame_read_write_m0/N9 [2] ),
            .CE (\CLMA_50_137/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_50_137/ntY3 ),
            .SR (_N35));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N269_7.fsub_0/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b11111111111111110000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_137/FYA/V_FY  (
            .COUT (\CLMA_50_137/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N269_7.fsub_0/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_137/FYB/V_FY  (
            .COUT (\CLMA_50_137/ntCYB ),
            .S (),
            .CIN (\CLMA_50_137/ntCYA ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [2] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [0] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [1] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [0] ),
            .ID (1'b0));

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/FYC/V_FY */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_137/FYC/V_FY  (
            .COUT (\CLMA_50_137/ntCYC ),
            .S (\CLMA_50_137/ntY2 ),
            .CIN (\CLMA_50_137/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [3] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [1] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [2] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [1] ),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/FYD/V_FY */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_137/FYD/V_FY  (
            .COUT (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N269_7.co [3] ),
            .S (\CLMA_50_137/ntY3 ),
            .CIN (\CLMA_50_137/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [4] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [2] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [3] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [2] ),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    V_BUF \CLMA_50_137/RSMUX/V_BUF  (
            .Z (_N35),
            .I (\frame_read_write_m0/read_fifo_aclr ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N29_7/gateop/FYA/FY */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMA_50_140/FYA/FY  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [3] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [6] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [5] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [3] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [4] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [7] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;

    V_BUF \CLMA_50_141/CEMUX/V_BUF  (
            .Z (\CLMA_50_141/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_141/FF0/FF  (
            .Q (\frame_read_write_m0/N9 [3] ),
            .CE (\CLMA_50_141/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_50_141/ntY0 ),
            .SR (_N34));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_141/FF1/FF  (
            .Q (\frame_read_write_m0/N9 [4] ),
            .CE (\CLMA_50_141/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_50_141/ntY1 ),
            .SR (_N34));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_141/FF2/FF  (
            .Q (\frame_read_write_m0/N9 [5] ),
            .CE (\CLMA_50_141/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_50_141/ntY2 ),
            .SR (_N34));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_141/FF3/FF  (
            .Q (\frame_read_write_m0/N9 [6] ),
            .CE (\CLMA_50_141/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_50_141/ntY3 ),
            .SR (_N34));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/FYA/V_FY */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_141/FYA/V_FY  (
            .COUT (\CLMA_50_141/ntCYA ),
            .S (\CLMA_50_141/ntY0 ),
            .CIN (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N269_7.co [3] ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [5] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [3] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [4] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [3] ),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/FYB/V_FY */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_141/FYB/V_FY  (
            .COUT (\CLMA_50_141/ntCYB ),
            .S (\CLMA_50_141/ntY1 ),
            .CIN (\CLMA_50_141/ntCYA ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [6] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [4] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [5] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [4] ),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/FYC/V_FY */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_141/FYC/V_FY  (
            .COUT (\CLMA_50_141/ntCYC ),
            .S (\CLMA_50_141/ntY2 ),
            .CIN (\CLMA_50_141/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [7] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [5] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [6] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [5] ),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/FYD/V_FY */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_141/FYD/V_FY  (
            .COUT (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N269_7.co [7] ),
            .S (\CLMA_50_141/ntY3 ),
            .CIN (\CLMA_50_141/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [8] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [6] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [7] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [6] ),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    V_BUF \CLMA_50_141/RSMUX/V_BUF  (
            .Z (_N34),
            .I (_N35));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    V_BUF \CLMA_50_145/CEMUX/V_BUF  (
            .Z (\CLMA_50_145/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_145/FF0/FF  (
            .Q (\frame_read_write_m0/N9 [7] ),
            .CE (\CLMA_50_145/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_50_145/ntY0 ),
            .SR (\CLMA_50_145/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_50_145/FF1/FF  (
            .Q (\frame_read_write_m0/N9 [8] ),
            .CE (\CLMA_50_145/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_50_145/ntY1 ),
            .SR (\CLMA_50_145/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_A2Q21/FYA/V_FY */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_145/FYA/V_FY  (
            .COUT (\CLMA_50_145/ntCYA ),
            .S (\CLMA_50_145/ntY0 ),
            .CIN (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N269_7.co [7] ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [9] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [7] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [8] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [7] ),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_A2Q21/FYB/V_FY */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_50_145/FYB/V_FY  (
            .COUT (),
            .S (\CLMA_50_145/ntY1 ),
            .CIN (\CLMA_50_145/ntCYA ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [10] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [8] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [9] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [8] ),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    V_BUF \CLMA_50_145/RSMUX/V_BUF  (
            .Z (\CLMA_50_145/ntRSCO ),
            .I (_N34));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N29_1/gateop_perm/FYA/FY */ #(
            .INIT(32'b01010101010101011010101010101010))
        \CLMA_50_148/FYA/FY  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [10] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [11] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [10] ));
	// LUT = (I0 & ~I4) | (~I0 & I4) ;

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N64_1/gateop_perm/FYA/FY */ #(
            .INIT(32'b11001100001100110011001111001100))
        \CLMA_50_149/FYA/FY  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [9] ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [11] ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [10] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [9] ));
	// LUT = (I1 & ~I3 & ~I4) | (~I1 & I3 & ~I4) | (~I1 & ~I3 & I4) | (I1 & I3 & I4) ;

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N29_2/gateop_perm/FYB/FYC */ #(
            .INIT(32'b01100110100110011001100101100110))
        \CLMA_50_149/FYB/FYC  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [8] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [11] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [8] ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [9] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [10] ));
	// LUT = (I0 & ~I1 & ~I3 & ~I4) | (~I0 & I1 & ~I3 & ~I4) | (~I0 & ~I1 & I3 & ~I4) | (I0 & I1 & I3 & ~I4) | (~I0 & ~I1 & ~I3 & I4) | (I0 & I1 & ~I3 & I4) | (I0 & ~I1 & I3 & I4) | (~I0 & I1 & I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_16/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b00000000100010100000000010110100))
        \CLMA_54_44/FYA/FY  (
            .Y (\CLMA_54_44/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I1 & I2 & ~I3 & ~I4) | (I0 & ~I2 & ~I3 & I4) | (I0 & I1 & I2 & ~I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_16/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b00000000001101100000001000000001))
        \CLMA_54_44/FYB/FYC  (
            .Y (\CLMA_54_44/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & ~I4) | (I0 & ~I1 & ~I2 & I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & I4) | (~I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_16/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00000100000011000000100000000011))
        \CLMA_54_44/FYC/FY  (
            .Y (\CLMA_54_44/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = (~I1 & ~I2 & ~I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I1 & ~I2 & ~I3 & I4) | (~I0 & I1 & ~I2 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_16/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_54_44/FYD/FYC  (
            .Y (\CLMA_54_44/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));

    V_MUX2 \CLMA_54_44/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_54_44/ntDP0 ),
            .I0 (\CLMA_54_44/ntY0 ),
            .I1 (\CLMA_54_44/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_54_44/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_54_44/ntDP1 ),
            .I0 (\CLMA_54_44/ntY2 ),
            .I1 (\CLMA_54_44/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_54_44/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [16] ),
            .I0 (\CLMA_54_44/ntDP0 ),
            .I1 (\CLMA_54_44/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_17/LUT7_inst_perm/FYA/FY */ #(
            .INIT(32'b00000100010001000000010000100000))
        \CLMA_54_48/FYA/FY  (
            .Y (\CLMA_54_48/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (I0 & ~I1 & I2 & ~I3 & ~I4) | (~I0 & I1 & ~I3 & I4) | (~I0 & I1 & ~I2 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_17/LUT7_inst_perm/FYB/FYC */ #(
            .INIT(32'b00010000000100000001000101000001))
        \CLMA_54_48/FYB/FYC  (
            .Y (\CLMA_54_48/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (~I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I4) | (~I0 & ~I1 & I2 & I4) | (~I0 & ~I1 & I2 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_17/LUT7_inst_perm/FYC/FY */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_54_48/FYC/FY  (
            .Y (\CLMA_54_48/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_17/LUT7_inst_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_54_48/FYD/FYC  (
            .Y (\CLMA_54_48/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));

    V_MUX2 \CLMA_54_48/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_54_48/ntDP0 ),
            .I0 (\CLMA_54_48/ntY0 ),
            .I1 (\CLMA_54_48/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_54_48/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_54_48/ntDP1 ),
            .I0 (\CLMA_54_48/ntY2 ),
            .I1 (\CLMA_54_48/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMA_54_48/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [17] ),
            .I0 (\CLMA_54_48/ntDP0 ),
            .I1 (\CLMA_54_48/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* VCC_19/FYA/FY */ #(
            .INIT(32'b11111111111111111111111111111111))
        \CLMA_54_52/FYA/FY  (
            .Y (_N206),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = () ;

    V_LUT5 /* GND_41/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_54_52/FYB/FYC  (
            .Y (_N186),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));

    V_BUF \CLMA_54_72/CEMUX/V_BUF  (
            .Z (\CLMA_54_72/ntCECO ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N23 ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:52

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_54_72/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt [0] ),
            .CE (\CLMA_54_72/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_54_72/ntY0 ),
            .SR (\CLMA_54_72/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:52

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt[1]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_54_72/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt [1] ),
            .CE (\CLMA_54_72/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_54_72/ntY1 ),
            .SR (\CLMA_54_72/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:52

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_54_72/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt [2] ),
            .CE (\CLMA_54_72/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_54_72/ntY2 ),
            .SR (\CLMA_54_72/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:52

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt[0]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00100010001000100011001100110011))
        \CLMA_54_72/FYA/FY  (
            .Y (\CLMA_54_72/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3 ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2 ));
	// LUT = (~I1 & ~I4) | (I0 & ~I1) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:52

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt[1]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10011001100110010000000010011001))
        \CLMA_54_72/FYB/FYC  (
            .Y (\CLMA_54_72/ntY1 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt [1] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2 ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3 ));
	// LUT = (~I0 & ~I1 & I4) | (I0 & I1 & I4) | (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:52

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001111100111111100110010011001))
        \CLMA_54_72/FYC/FY  (
            .Y (\CLMA_54_72/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3 ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2 ));
	// LUT = (~I2 & I4) | (~I0 & ~I1 & ~I3) | (I1 & I3) | (I0 & I1) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:52

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N23/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111111111011101111111111111110))
        \CLMA_54_72/FYD/FYC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N23 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2 ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3 ));
	// LUT = (I2 & ~I4) | (I3) | (I1) | (I0) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:52

    V_INV \CLMA_54_72/LRSPOLMUX/V_INV  (
            .Z (\CLMA_54_72/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:52

    V_BUF \CLMA_54_72/RSMUX/V_BUF  (
            .Z (\CLMA_54_72/ntRSCO ),
            .I (\CLMA_54_72/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:52

    V_LUT5 /* VCC_25/FYA/FY */ #(
            .INIT(32'b11111111111111111111111111111111))
        \CLMA_54_76/FYA/FY  (
            .Y (_N207),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = () ;

    V_LUT5 /* GND_47/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_54_76/FYB/FYC  (
            .Y (_N184),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));

    V_BUF \CLMA_54_84/CEMUX/V_BUF  (
            .Z (\CLMA_54_84/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:43

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_iorst_req/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_54_84/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_iorst_req ),
            .CE (\CLMA_54_84/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_54_84/ntY0 ),
            .SR (_N109));
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:107

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/cnt[0]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_54_84/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/cnt [0] ),
            .CE (\CLMA_54_84/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_54_84/ntY1 ),
            .SR (_N109));
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[1]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_54_84/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d [1] ),
            .CE (\CLMA_54_84/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d [0] ),
            .SR (_N109));
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:43

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_iorst_req/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_54_84/FYA/FY  (
            .Y (\CLMA_54_84/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2 ));
	// LUT = (I1 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:107

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/cnt[0]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000101010110100110))
        \CLMA_54_84/FYB/FYC  (
            .Y (\CLMA_54_84/ntY1 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2 ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1 ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N107 ));
	// LUT = (I0 & I2 & ~I3 & ~I4) | (I0 & ~I1 & ~I3 & ~I4) | (~I0 & I3 & ~I4) | (~I0 & I1 & ~I2 & ~I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/FYC/FY */ #(
            .INIT(32'b11111100111111001111110111101100))
        \CLMA_54_84/FYC/FY  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/_N3181 ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0 ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3 ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req ));
	// LUT = (~I0 & I3 & ~I4) | (I2 & I4) | (I0 & I2) | (I1) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_6/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11101100110011001010100000001000))
        \CLMA_54_84/FYD/FYC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/_N3181 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2 ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_iorst_ack ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1 ));
	// LUT = (I1 & I4) | (I0 & I2 & I3) | (I0 & I1 & ~I2) ;

    V_INV \CLMA_54_84/LRSPOLMUX/V_INV  (
            .Z (\CLMA_54_84/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    V_BUF \CLMA_54_84/RSMUX/V_BUF  (
            .Z (_N109),
            .I (\CLMA_54_84/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    V_BUF \CLMA_54_88/CEMUX/V_BUF  (
            .Z (\CLMA_54_88/ntCECO ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77 ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_54_88/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3 ),
            .CE (\CLMA_54_88/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_54_88/ntY0 ),
            .SR (\CLMA_54_88/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10100000101000001100000011000000))
        \CLMA_54_88/FYA/FY  (
            .Y (\CLMA_54_88/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_iorst_ack ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2 ),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training ));
	// LUT = (I1 & I2 & ~I4) | (I0 & I2 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    V_BUF \CLMA_54_88/RSMUX/V_BUF  (
            .Z (\CLMA_54_88/ntRSCO ),
            .I (_N109));
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    V_BUF \CLMA_54_100/CEMUX/V_BUF  (
            .Z (\CLMA_54_100/ntCECO ),
            .I (\frame_read_write_m0/frame_fifo_read_m0/N182 ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[10]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_54_100/FF0/FF  (
            .Q (rd_burst_addr[10]),
            .CE (\CLMA_54_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_54_100/ntY0 ),
            .SR (\CLMA_54_100/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[9]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_54_100/FF1/FF  (
            .Q (rd_burst_addr[9]),
            .CE (\CLMA_54_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_54_100/ntY1 ),
            .SR (\CLMA_54_100/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[8]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_54_100/FF2/FF  (
            .Q (rd_burst_addr[8]),
            .CE (\CLMA_54_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_54_100/ntY2 ),
            .SR (\CLMA_54_100/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[14]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_54_100/FF3/FF  (
            .Q (rd_burst_addr[14]),
            .CE (\CLMA_54_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_54_100/ntY3 ),
            .SR (\CLMA_54_100/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[10]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01110111000000001000000010000000))
        \CLMA_54_100/FYA/FY  (
            .Y (\CLMA_54_100/ntY0 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1 [0] ),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/N93 [10] ),
            .I4 (\CLMA_70_128/ntY0 ));
	// LUT = (I0 & I1 & I2 & ~I4) | (~I1 & I3 & I4) | (~I0 & I3 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[9]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b01000000000000001100000000000000))
        \CLMA_54_100/FYB/FYC  (
            .Y (\CLMA_54_100/ntY1 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/N93 [9] ),
            .I2 (rd_burst_finish),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ));
	// LUT = (I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[8]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b01001100000000000000000000000000))
        \CLMA_54_100/FYC/FY  (
            .Y (\CLMA_54_100/ntY2 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I3 (rd_burst_finish),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/N93 [8] ));
	// LUT = (I1 & ~I2 & I3 & I4) | (~I0 & I1 & I3 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[14]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00100010101010101100000000000000))
        \CLMA_54_100/FYD/FYC  (
            .Y (\CLMA_54_100/ntY3 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/N93 [14] ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1 [1] ),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I4 (\CLMA_70_128/ntY0 ));
	// LUT = (I1 & I2 & I3 & ~I4) | (I0 & ~I3 & I4) | (I0 & ~I1 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_INV \CLMA_54_100/LRSPOLMUX/V_INV  (
            .Z (\CLMA_54_100/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_54_100/RSMUX/V_BUF  (
            .Z (\CLMA_54_100/ntRSCO ),
            .I (\CLMA_54_100/ntRS_P ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_54_112/CEMUX/V_BUF  (
            .Z (\CLMA_54_112/ntCECO ),
            .I (\frame_read_write_m0/frame_fifo_read_m0/N182 ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[24]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_54_112/FF0/FF  (
            .Q (rd_burst_addr[24]),
            .CE (\CLMA_54_112/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_54_112/ntY0 ),
            .SR (\CLMA_54_112/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[23]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_54_112/FF1/FF  (
            .Q (rd_burst_addr[23]),
            .CE (\CLMA_54_112/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_54_112/ntY1 ),
            .SR (\CLMA_54_112/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[19]/opit_0_inv_MUX4TO1Q/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_54_112/FF2/FF  (
            .Q (rd_burst_addr[19]),
            .CE (\CLMA_54_112/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_54_112/ntY2 ),
            .SR (\CLMA_54_112/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[12]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_54_112/FF3/FF  (
            .Q (rd_burst_addr[12]),
            .CE (\CLMA_54_112/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_54_112/ntY3 ),
            .SR (\CLMA_54_112/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[24]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01000000000000001100000000000000))
        \CLMA_54_112/FYA/FY  (
            .Y (\CLMA_54_112/ntY0 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ),
            .I2 (rd_burst_finish),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/N93 [24] ),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ));
	// LUT = (I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[23]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00101010000000000000000000000000))
        \CLMA_54_112/FYB/FYC  (
            .Y (\CLMA_54_112/ntY1 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I3 (rd_burst_finish),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/N93 [23] ));
	// LUT = (I0 & ~I2 & I3 & I4) | (I0 & ~I1 & I3 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5M /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[19]/opit_0_inv_MUX4TO1Q/FYC/V_FY */ #(
            .INIT(32'b00101010001010101100000010000000))
        \CLMA_54_112/FYC/V_FY  (
            .Z (\CLMA_54_112/ntY2 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/N93 [19] ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1 [1] ),
            .I4 (\CLMA_70_128/ntY0 ),
            .ID (\frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1 [0] ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[12]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b01000000110000000000000000000000))
        \CLMA_54_112/FYD/FYC  (
            .Y (\CLMA_54_112/ntY3 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/N93 [12] ),
            .I2 (rd_burst_finish),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ));
	// LUT = (I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_INV \CLMA_54_112/LRSPOLMUX/V_INV  (
            .Z (\CLMA_54_112/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_54_112/RSMUX/V_BUF  (
            .Z (\CLMA_54_112/ntRSCO ),
            .I (\CLMA_54_112/ntRS_P ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/N73_mux5_6/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111111111111110111111111111111))
        \CLMA_54_136/FYA/FY  (
            .Y (\frame_read_write_m0/frame_fifo_read_m0/_N1323 ),
            .I0 (\frame_read_write_m0/N9 [2] ),
            .I1 (\frame_read_write_m0/N9 [1] ),
            .I2 (\frame_read_write_m0/N9 [3] ),
            .I3 (\frame_read_write_m0/N9 [4] ),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/_N3197 ));
	// LUT = (I4) | (~I3) | (~I2) | (~I1) | (~I0) ;

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N29/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMA_54_136/FYB/FYC  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [1] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [4] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [2] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [3] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [1] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [5] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/N73_mux5_4/gateop_perm/FYA/FY */ #(
            .INIT(32'b01010101010101011111111111111111))
        \CLMA_54_140/FYA/FY  (
            .Y (\frame_read_write_m0/frame_fifo_read_m0/_N3197 ),
            .I0 (\frame_read_write_m0/N9 [6] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/N9 [5] ));
	// LUT = (~I4) | (~I0) ;

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N29_3/gateop_perm/FYA/FY */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMA_54_144/FYA/FY  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [7] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [8] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [11] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [9] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [7] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [10] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[8]/gateop_perm/FYA/FY */ #(
            .INIT(32'b10101111101011111010000010100000))
        \CLMA_54_148/FYA/FY  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [8] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [8] ),
            .I1 (1'b0),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull ),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [8] ));
	// LUT = (~I2 & I4) | (I0 & I2) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    V_LUT5 /* VCC_15/FYB/FYC */ #(
            .INIT(32'b11111111111111111111111111111111))
        \CLMA_54_148/FYB/FYC  (
            .Y (_N204),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = () ;

    V_LUT5 /* GND_36/FYC/FY */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_54_148/FYC/FY  (
            .Y (_N183),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));

    V_BUF \CLMA_54_152/CEMUX/V_BUF  (
            .Z (\CLMA_54_152/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_54_152/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [10] ),
            .CE (\CLMA_54_152/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [10] ),
            .SR (\CLMA_54_152/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_54_152/FF1/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [9] ),
            .CE (\CLMA_54_152/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [9] ),
            .SR (\CLMA_54_152/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_BUF \CLMA_54_152/RSMUX/V_BUF  (
            .Z (\CLMA_54_152/ntRSCO ),
            .I (\frame_read_write_m0/read_fifo_aclr ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N106_15/gateop_perm/FYA/FY */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMA_54_156/FYA/FY  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [0] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [5] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [6] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [7] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [8] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N3437 ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;

    V_LUT5 /* VCC_21/FYA/FY */ #(
            .INIT(32'b11111111111111111111111111111111))
        \CLMA_54_172/FYA/FY  (
            .Y (_N205),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = () ;

    V_LUT5 /* GND_42/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_54_172/FYB/FYC  (
            .Y (_N185),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[4]/gateop_perm/FYA/FY */ #(
            .INIT(32'b10111011101110111000100010001000))
        \CLMA_58_52/FYA/FY  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [4] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [4] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [4] ));
	// LUT = (~I1 & I4) | (I0 & I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[5]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10101010111111111010101000000000))
        \CLMA_58_52/FYB/FYC  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [5] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [5] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [5] ));
	// LUT = (~I3 & I4) | (I0 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[3]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11011101110111011000100010001000))
        \CLMA_58_53/FYA/FY  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [3] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [3] ));
	// LUT = (~I0 & I4) | (I0 & I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[6]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11001100111111111100110000000000))
        \CLMA_58_53/FYB/FYC  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [6] ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [6] ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [6] ));
	// LUT = (~I3 & I4) | (I1 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[2]/gateop_perm/FYC/FY */ #(
            .INIT(32'b10111011101110111000100010001000))
        \CLMA_58_53/FYC/FY  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [2] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [2] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [2] ));
	// LUT = (~I1 & I4) | (I0 & I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[0]/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11011101110111011000100010001000))
        \CLMA_58_53/FYD/FYC  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [0] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [0] ));
	// LUT = (~I0 & I4) | (I0 & I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    V_BUF \CLMA_58_56/CEMUX/V_BUF  (
            .Z (\CLMA_58_56/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_56/FF0/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [1] ),
            .CE (\CLMA_58_56/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_58_56/ntY0 ),
            .SR (\CLMA_58_56/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_56/FF1/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [2] ),
            .CE (\CLMA_58_56/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_58_56/ntY1 ),
            .SR (\CLMA_58_56/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_56/FF2/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [3] ),
            .CE (\CLMA_58_56/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_58_56/ntY2 ),
            .SR (\CLMA_58_56/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01011010001100110101101011001100))
        \CLMA_58_56/FYA/FY  (
            .Y (\CLMA_58_56/ntY0 ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [1] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [2] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [2] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [1] ));
	// LUT = (I1 & ~I3 & ~I4) | (~I1 & ~I3 & I4) | (I0 & ~I2 & I3) | (~I0 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00111100010101010011110010101010))
        \CLMA_58_56/FYB/FYC  (
            .Y (\CLMA_58_56/ntY1 ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [2] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [3] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [2] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [3] ));
	// LUT = (I0 & ~I3 & ~I4) | (~I0 & ~I3 & I4) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/FYC/FY */ #(
            .INIT(32'b01011010001100110101101011001100))
        \CLMA_58_56/FYC/FY  (
            .Y (\CLMA_58_56/ntY2 ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [3] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [4] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [4] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [3] ));
	// LUT = (I1 & ~I3 & ~I4) | (~I1 & ~I3 & I4) | (I0 & ~I2 & I3) | (~I0 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[1]/gateop_perm/FYD/FYC */ #(
            .INIT(32'b10101100101011001010110010101100))
        \CLMA_58_56/FYD/FYC  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [1] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [1] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [1] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = (I1 & ~I2) | (I0 & I2) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    V_BUF \CLMA_58_56/RSMUX/V_BUF  (
            .Z (\CLMA_58_56/ntRSCO ),
            .I (\frame_read_write_m0/write_fifo_aclr ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_BUF \CLMA_58_57/CEMUX/V_BUF  (
            .Z (_N141),
            .I (\CLMA_58_57/ntCE_P ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_57/FF0/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0] ),
            .CE (_N141),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [0] ),
            .SR (_N53));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_57/FF1/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [1] ),
            .CE (_N141),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [1] ),
            .SR (_N53));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_57/FF2/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [2] ),
            .CE (_N141),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [2] ),
            .SR (_N53));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_57/FF3/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [3] ),
            .CE (_N141),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [3] ),
            .SR (_N53));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_57/FYA/V_FY  (
            .COUT (\CLMA_58_57/ntCYA ),
            .S (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [0] ),
            .CIN (1'b0),
            .I0 (nt_in_hdmi_de),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N206),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_57/FYB/V_FY  (
            .COUT (\CLMA_58_57/ntCYB ),
            .S (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [1] ),
            .CIN (\CLMA_58_57/ntCYA ),
            .I0 (nt_in_hdmi_de),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [1] ),
            .I3 (1'b0),
            .I4 (_N186),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_57/FYC/V_FY  (
            .COUT (\CLMA_58_57/ntCYC ),
            .S (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [2] ),
            .CIN (\CLMA_58_57/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [2] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N186),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_57/FYD/V_FY  (
            .COUT (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N888 ),
            .S (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [3] ),
            .CIN (\CLMA_58_57/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N186),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_INV \CLMA_58_57/LCEPOLMUX/V_INV  (
            .Z (\CLMA_58_57/ntCE_P ),
            .I (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_BUF \CLMA_58_57/RSMUX/V_BUF  (
            .Z (_N53),
            .I (\frame_read_write_m0/write_fifo_aclr ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_BUF \CLMA_58_65/CEMUX/V_BUF  (
            .Z (_N140),
            .I (_N141));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_65/FF0/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [4] ),
            .CE (_N140),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [4] ),
            .SR (_N52));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_65/FF1/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [5] ),
            .CE (_N140),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [5] ),
            .SR (_N52));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_65/FF2/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [6] ),
            .CE (_N140),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [6] ),
            .SR (_N52));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_65/FF3/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [7] ),
            .CE (_N140),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7] ),
            .SR (_N52));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_65/FYA/V_FY  (
            .COUT (\CLMA_58_65/ntCYA ),
            .S (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [4] ),
            .CIN (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N888 ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N184),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_65/FYB/V_FY  (
            .COUT (\CLMA_58_65/ntCYB ),
            .S (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [5] ),
            .CIN (\CLMA_58_65/ntCYA ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N184),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_65/FYC/V_FY  (
            .COUT (\CLMA_58_65/ntCYC ),
            .S (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [6] ),
            .CIN (\CLMA_58_65/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N184),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_65/FYD/V_FY  (
            .COUT (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N892 ),
            .S (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7] ),
            .CIN (\CLMA_58_65/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [7] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N184),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_BUF \CLMA_58_65/RSMUX/V_BUF  (
            .Z (_N52),
            .I (_N53));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[7]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11011101110111011000100010001000))
        \CLMA_58_68/FYA/FY  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [7] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [7] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7] ));
	// LUT = (~I0 & I4) | (I0 & I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[10]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11011101110111011000100010001000))
        \CLMA_58_68/FYB/FYC  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [10] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [10] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [10] ));
	// LUT = (~I0 & I4) | (I0 & I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[8]/gateop_perm/FYC/FY */ #(
            .INIT(32'b11011101110111011000100010001000))
        \CLMA_58_68/FYC/FY  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [8] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [8] ));
	// LUT = (~I0 & I4) | (I0 & I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    V_BUF \CLMA_58_69/CEMUX/V_BUF  (
            .Z (\CLMA_58_69/ntCECO ),
            .I (_N140));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_69/FF0/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [8] ),
            .CE (\CLMA_58_69/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [8] ),
            .SR (_N51));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_69/FF1/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [9] ),
            .CE (\CLMA_58_69/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9] ),
            .SR (_N51));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_69/FF2/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [10] ),
            .CE (\CLMA_58_69/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [10] ),
            .SR (_N51));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_69/FF3/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin [11] ),
            .CE (\CLMA_58_69/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [11] ),
            .SR (_N51));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_69/FYA/V_FY  (
            .COUT (\CLMA_58_69/ntCYA ),
            .S (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [8] ),
            .CIN (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N892 ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N184),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_69/FYB/V_FY  (
            .COUT (\CLMA_58_69/ntCYB ),
            .S (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9] ),
            .CIN (\CLMA_58_69/ntCYA ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [9] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N184),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_69/FYC/V_FY  (
            .COUT (\CLMA_58_69/ntCYC ),
            .S (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [10] ),
            .CIN (\CLMA_58_69/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [10] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N184),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_69/FYD/V_FY  (
            .COUT (),
            .S (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [11] ),
            .CIN (\CLMA_58_69/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin [11] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N184),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_BUF \CLMA_58_69/RSMUX/V_BUF  (
            .Z (_N51),
            .I (_N52));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_BUF \CLMA_58_72/CEMUX/V_BUF  (
            .Z (\CLMA_58_72/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_72/FF0/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [9] ),
            .CE (\CLMA_58_72/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_58_72/ntY0 ),
            .SR (\CLMA_58_72/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_72/FF1/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [4] ),
            .CE (\CLMA_58_72/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_58_72/ntY1 ),
            .SR (\CLMA_58_72/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[11]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_72/FF2/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [11] ),
            .CE (\CLMA_58_72/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_58_72/ntY2 ),
            .SR (\CLMA_58_72/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_72/FF3/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [5] ),
            .CE (\CLMA_58_72/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_58_72/ntY3 ),
            .SR (\CLMA_58_72/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01100110000011110110011011110000))
        \CLMA_58_72/FYA/FY  (
            .Y (\CLMA_58_72/ntY0 ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [10] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [9] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [10] ));
	// LUT = (I2 & ~I3 & ~I4) | (~I2 & ~I3 & I4) | (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000110111101101111011000000110))
        \CLMA_58_72/FYB/FYC  (
            .Y (\CLMA_58_72/ntY1 ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [5] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [4] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [4] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [5] ));
	// LUT = (I2 & I3 & ~I4) | (I2 & ~I3 & I4) | (I0 & ~I1 & ~I2) | (~I0 & I1 & ~I2) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[11]/opit_0_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10111011101110111000100010001000))
        \CLMA_58_72/FYC/FY  (
            .Y (\CLMA_58_72/ntY2 ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin [11] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [11] ));
	// LUT = (~I1 & I4) | (I0 & I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b01011010001100110101101011001100))
        \CLMA_58_72/FYD/FYC  (
            .Y (\CLMA_58_72/ntY3 ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [5] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [6] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [6] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [5] ));
	// LUT = (I1 & ~I3 & ~I4) | (~I1 & ~I3 & I4) | (I0 & ~I2 & I3) | (~I0 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_BUF \CLMA_58_72/RSMUX/V_BUF  (
            .Z (\CLMA_58_72/ntRSCO ),
            .I (\frame_read_write_m0/write_fifo_aclr ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_BUF \CLMA_58_73/CEMUX/V_BUF  (
            .Z (\CLMA_58_73/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_73/FF0/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [8] ),
            .CE (\CLMA_58_73/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_58_73/ntY0 ),
            .SR (_N50));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_73/FF1/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [10] ),
            .CE (\CLMA_58_73/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_58_73/ntY1 ),
            .SR (_N50));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_73/FF2/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [7] ),
            .CE (\CLMA_58_73/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_58_73/ntY2 ),
            .SR (_N50));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_73/FF3/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [6] ),
            .CE (\CLMA_58_73/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_58_73/ntY3 ),
            .SR (_N50));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00111100010101010011110010101010))
        \CLMA_58_73/FYA/FY  (
            .Y (\CLMA_58_73/ntY0 ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [9] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [8] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [8] ));
	// LUT = (I0 & ~I3 & ~I4) | (~I0 & ~I3 & I4) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b01010011101000110101110010101100))
        \CLMA_58_73/FYB/FYC  (
            .Y (\CLMA_58_73/ntY1 ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin [11] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [11] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [10] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [10] ));
	// LUT = (I1 & ~I2 & ~I4) | (~I1 & ~I2 & I4) | (I0 & I2 & ~I3) | (~I0 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/FYC/FY */ #(
            .INIT(32'b01011010001100110101101011001100))
        \CLMA_58_73/FYC/FY  (
            .Y (\CLMA_58_73/ntY2 ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [8] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [7] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [8] ));
	// LUT = (I1 & ~I3 & ~I4) | (~I1 & ~I3 & I4) | (I0 & ~I2 & I3) | (~I0 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00001111011001101111000001100110))
        \CLMA_58_73/FYD/FYC  (
            .Y (\CLMA_58_73/ntY3 ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [6] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [6] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [7] ));
	// LUT = (I2 & I3 & ~I4) | (~I2 & I3 & I4) | (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_BUF \CLMA_58_73/RSMUX/V_BUF  (
            .Z (_N50),
            .I (_N51));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_BUF \CLMA_58_77/CEMUX/V_BUF  (
            .Z (\CLMA_58_77/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_77/FF0/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [9] ),
            .CE (\CLMA_58_77/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [9] ),
            .SR (\CLMA_58_77/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_77/FF1/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [7] ),
            .CE (\CLMA_58_77/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [7] ),
            .SR (\CLMA_58_77/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_77/FF2/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [7] ),
            .CE (\CLMA_58_77/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [7] ),
            .SR (\CLMA_58_77/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_77/FF3/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [8] ),
            .CE (\CLMA_58_77/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [8] ),
            .SR (\CLMA_58_77/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_77/FFAB/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [9] ),
            .CE (\CLMA_58_77/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [9] ),
            .SR (\CLMA_58_77/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_77/FFCD/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [8] ),
            .CE (\CLMA_58_77/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [8] ),
            .SR (\CLMA_58_77/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_BUF \CLMA_58_77/RSMUX/V_BUF  (
            .Z (\CLMA_58_77/ntRSCO ),
            .I (_N50));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_BUF \CLMA_58_81/CEMUX/V_BUF  (
            .Z (\CLMA_58_81/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[0]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_81/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d [0] ),
            .CE (\CLMA_58_81/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_lock ),
            .SR (_N49));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    V_LUT5 /* write_data_1[4]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111111111111110000000000000000))
        \CLMA_58_81/FYA/FY  (
            .Y (write_data[4]),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N184));
	// LUT = (I4) ;

    V_LUT5 /* u_aq_axi_master/N323_8/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000010000000000000000))
        \CLMA_58_81/FYB/FYC  (
            .Y (s00_axi_wlast),
            .I0 (s00_axi_awlen[1]),
            .I1 (s00_axi_awlen[2]),
            .I2 (s00_axi_awlen[0]),
            .I3 (s00_axi_awlen[3]),
            .I4 (\u_aq_axi_master/_N3399 ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & I4) ;

    V_LUT5 /* u_aq_axi_master/N323_7/gateop_perm/FYC/FY */ #(
            .INIT(32'b00000000000000000000000000010001))
        \CLMA_58_81/FYC/FY  (
            .Y (\u_aq_axi_master/_N3399 ),
            .I0 (s00_axi_awlen[7]),
            .I1 (s00_axi_awlen[6]),
            .I2 (1'b0),
            .I3 (s00_axi_awlen[5]),
            .I4 (s00_axi_awlen[4]));
	// LUT = (~I0 & ~I1 & ~I3 & ~I4) ;

    V_INV \CLMA_58_81/LRSPOLMUX/V_INV  (
            .Z (\CLMA_58_81/ntRS_P ),
            .I (nt_rst_n));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    V_BUF \CLMA_58_81/RSMUX/V_BUF  (
            .Z (_N49),
            .I (\CLMA_58_81/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    V_BUF \CLMA_58_84/CEMUX/V_BUF  (
            .Z (\CLMA_58_84/ntCECO ),
            .I (\CLMS_86_81/ntY0 ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[4]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_84/FF0/FF  (
            .Q (s00_axi_awaddr[4]),
            .CE (\CLMA_58_84/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_84/ntY0 ),
            .SR (\CLMA_58_84/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[5]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_84/FF1/FF  (
            .Q (s00_axi_awaddr[5]),
            .CE (\CLMA_58_84/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_84/ntY1 ),
            .SR (\CLMA_58_84/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[6]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_84/FF2/FF  (
            .Q (s00_axi_awaddr[6]),
            .CE (\CLMA_58_84/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_84/ntY2 ),
            .SR (\CLMA_58_84/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[4]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01000100010001001100110011001100))
        \CLMA_58_84/FYA/FY  (
            .Y (\CLMA_58_84/ntY0 ),
            .I0 (wr_burst_req),
            .I1 (s00_axi_awaddr[4]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/wr_state_0 ));
	// LUT = (I1 & ~I4) | (~I0 & I1) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[5]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b01000100010001001100110011001100))
        \CLMA_58_84/FYB/FYC  (
            .Y (\CLMA_58_84/ntY1 ),
            .I0 (\u_aq_axi_master/wr_state_0 ),
            .I1 (s00_axi_awaddr[5]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (wr_burst_req));
	// LUT = (I1 & ~I4) | (~I0 & I1) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[6]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b01000100010001001100110011001100))
        \CLMA_58_84/FYC/FY  (
            .Y (\CLMA_58_84/ntY2 ),
            .I0 (wr_burst_req),
            .I1 (s00_axi_awaddr[6]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/wr_state_0 ));
	// LUT = (I1 & ~I4) | (~I0 & I1) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* write_data_1[0]/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111111111111110000000000000000))
        \CLMA_58_84/FYD/FYC  (
            .Y (write_data[0]),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N184));
	// LUT = (I4) ;

    V_INV \CLMA_58_84/LRSPOLMUX/V_INV  (
            .Z (\CLMA_58_84/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_58_84/RSMUX/V_BUF  (
            .Z (\CLMA_58_84/ntRSCO ),
            .I (\CLMA_58_84/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_58_85/CEMUX/V_BUF  (
            .Z (\CLMA_58_85/ntCECO ),
            .I (\CLMS_86_81/ntY0 ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[7]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_85/FF0/FF  (
            .Q (s00_axi_awaddr[7]),
            .CE (\CLMA_58_85/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_85/ntY0 ),
            .SR (\CLMA_58_85/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[9]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_85/FF1/FF  (
            .Q (s00_axi_awaddr[9]),
            .CE (\CLMA_58_85/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_85/ntY1 ),
            .SR (\CLMA_58_85/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[8]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_85/FF2/FF  (
            .Q (s00_axi_awaddr[8]),
            .CE (\CLMA_58_85/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_85/ntY2 ),
            .SR (\CLMA_58_85/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[3]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_85/FF3/FF  (
            .Q (s00_axi_awaddr[3]),
            .CE (\CLMA_58_85/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_85/ntY3 ),
            .SR (\CLMA_58_85/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[7]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00001111000000001111111100000000))
        \CLMA_58_85/FYA/FY  (
            .Y (\CLMA_58_85/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/wr_state_0 ),
            .I3 (s00_axi_awaddr[7]),
            .I4 (wr_burst_req));
	// LUT = (I3 & ~I4) | (~I2 & I3) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[9]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00100010001000101010101010101010))
        \CLMA_58_85/FYB/FYC  (
            .Y (\CLMA_58_85/ntY1 ),
            .I0 (s00_axi_awaddr[9]),
            .I1 (wr_burst_req),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/wr_state_0 ));
	// LUT = (I0 & ~I4) | (I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[8]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00100010001000101010101010101010))
        \CLMA_58_85/FYC/FY  (
            .Y (\CLMA_58_85/ntY2 ),
            .I0 (s00_axi_awaddr[8]),
            .I1 (wr_burst_req),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/wr_state_0 ));
	// LUT = (I0 & ~I4) | (I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[3]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00101010001010100010101000101010))
        \CLMA_58_85/FYD/FYC  (
            .Y (\CLMA_58_85/ntY3 ),
            .I0 (s00_axi_awaddr[3]),
            .I1 (wr_burst_req),
            .I2 (\u_aq_axi_master/wr_state_0 ),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = (I0 & ~I2) | (I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_58_85/RSMUX/V_BUF  (
            .Z (\CLMA_58_85/ntRSCO ),
            .I (_N49));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_58_89/CEMUX/V_BUF  (
            .Z (\CLMA_58_89/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:117

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_rst_ctrl/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_89/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_ack_rst_ctrl ),
            .CE (\CLMA_58_89/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_58_89/ntY0 ),
            .SR (\CLMA_58_89/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:117

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_89/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d [0] ),
            .CE (\CLMA_58_89/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req_rst_ctrl ),
            .SR (\CLMA_58_89/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:43

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_rst_ctrl/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10001000100010001010101010101010))
        \CLMA_58_89/FYA/FY  (
            .Y (\CLMA_58_89/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3 ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_ack_rst_ctrl ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training ));
	// LUT = (I0 & ~I4) | (I0 & I1) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:117

    V_INV \CLMA_58_89/LRSPOLMUX/V_INV  (
            .Z (\CLMA_58_89/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:117

    V_BUF \CLMA_58_89/RSMUX/V_BUF  (
            .Z (\CLMA_58_89/ntRSCO ),
            .I (\CLMA_58_89/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:117

    V_BUF \CLMA_58_92/CEMUX/V_BUF  (
            .Z (\CLMA_58_92/ntCECO ),
            .I (\CLMA_58_92/ntCE_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_92/FF0/FF  (
            .Q (nt_ddrphy_rst_done),
            .CE (\CLMA_58_92/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_58_92/ntY0 ),
            .SR (\CLMA_58_92/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/ddrphy_rst/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_92/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst ),
            .CE (\CLMA_58_92/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_58_92/ntY1 ),
            .SR (\CLMA_58_92/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111111111111010101010101010))
        \CLMA_58_92/FYA/FY  (
            .Y (\CLMA_58_92/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_10 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9 ));
	// LUT = (I4) | (I0) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/ddrphy_rst/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000101000001010000010100000101))
        \CLMA_58_92/FYB/FYC  (
            .Y (\CLMA_58_92/ntY1 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9 ),
            .I1 (1'b0),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_10 ),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = (~I0 & ~I2) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    V_INV \CLMA_58_92/LCEPOLMUX/V_INV  (
            .Z (\CLMA_58_92/ntCE_P ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/rst_flag ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    V_INV \CLMA_58_92/LRSPOLMUX/V_INV  (
            .Z (\CLMA_58_92/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    V_BUF \CLMA_58_92/RSMUX/V_BUF  (
            .Z (\CLMA_58_92/ntRSCO ),
            .I (\CLMA_58_92/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    V_BUF \CLMA_58_93/CEMUX/V_BUF  (
            .Z (\CLMA_58_93/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[1]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_93/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d [1] ),
            .CE (\CLMA_58_93/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d [0] ),
            .SR (_N48));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_93/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/global_reset_n ),
            .CE (\CLMA_58_93/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_58_93/ntY1 ),
            .SR (_N48));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:170

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/rst_flag/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_93/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/rst_flag ),
            .CE (\CLMA_58_93/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_58_93/ntY2 ),
            .SR (_N48));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:180

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_93/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d [1] ),
            .CE (\CLMA_58_93/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d [0] ),
            .SR (_N48));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N228_7/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111111111111111111111111101110))
        \CLMA_58_93/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N228 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_4 ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_0 ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_2 ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_5 ));
	// LUT = (I4) | (I3) | (I1) | (I0) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000011001100110011))
        \CLMA_58_93/FYB/FYC  (
            .Y (\CLMA_58_93/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_0 ));
	// LUT = (~I1 & ~I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:170

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/rst_flag/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00000000000000001110111011101110))
        \CLMA_58_93/FYC/FY  (
            .Y (\CLMA_58_93/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_10 ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/rst_flag ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_0 ));
	// LUT = (I1 & ~I4) | (I0 & ~I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:180

    V_INV \CLMA_58_93/LRSPOLMUX/V_INV  (
            .Z (\CLMA_58_93/ntRS_P ),
            .I (nt_rst_n));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:180

    V_BUF \CLMA_58_93/RSMUX/V_BUF  (
            .Z (_N48),
            .I (\CLMA_58_93/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:180

    V_BUF \CLMA_58_96/CEMUX/V_BUF  (
            .Z (\CLMA_58_96/ntCECO ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N226 ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_1/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_96/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_1 ),
            .CE (\CLMA_58_96/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_0 ),
            .SR (\CLMA_58_96/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N226_15/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111111111111111111111111011101))
        \CLMA_58_96/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N226 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N101 ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N3346 ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N3345 ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N2583 ));
	// LUT = (I4) | (I3) | (I1) | (~I0) ;

    V_LUT5M /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N226_12/gateop/FYB/V_FYC */ #(
            .INIT(32'b11111110111011101111111011101110))
        \CLMA_58_96/FYB/V_FYC  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N3346 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_4 ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_0 ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_2 ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d [1] ),
            .ID (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_5 ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N101_1_4/gateop_perm/FYC/FY */ #(
            .INIT(32'b11111111111111111111111111111110))
        \CLMA_58_96/FYC/FY  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N3381 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9 ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_3 ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_6 ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_10 ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N244 ));
	// LUT = (I4) | (I3) | (I2) | (I1) | (I0) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N101_1_5/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111111111111111111111111111110))
        \CLMA_58_96/FYD/FYC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N101 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_5 ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N3381 ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_4 ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_1 ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_2 ));
	// LUT = (I4) | (I3) | (I2) | (I1) | (I0) ;

    V_INV \CLMA_58_96/LRSPOLMUX/V_INV  (
            .Z (\CLMA_58_96/ntRS_P ),
            .I (nt_rst_n));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_BUF \CLMA_58_96/RSMUX/V_BUF  (
            .Z (\CLMA_58_96/ntRSCO ),
            .I (\CLMA_58_96/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_BUF \CLMA_58_97/CEMUX/V_BUF  (
            .Z (\CLMA_58_97/ntCECO ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N226 ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_97/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_0 ),
            .CE (\CLMA_58_97/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_58_97/ntY0 ),
            .SR (\CLMA_58_97/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_5/opit_0_inv_L5Q/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_97/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_5 ),
            .CE (\CLMA_58_97/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_58_97/ntY1 ),
            .SR (\CLMA_58_97/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_4/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_97/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_4 ),
            .CE (\CLMA_58_97/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_58_97/ntY2 ),
            .SR (\CLMA_58_97/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_6/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_97/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_6 ),
            .CE (\CLMA_58_97/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_58_97/ntY3 ),
            .SR (\CLMA_58_97/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000111111110000000000000000))
        \CLMA_58_97/FYA/FY  (
            .Y (\CLMA_58_97/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_10 ));
	// LUT = (~I3 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_5/opit_0_inv_L5Q/FYB/FYC */ #(
            .INIT(32'b10001000100010001000100010001000))
        \CLMA_58_97/FYB/FYC  (
            .Y (\CLMA_58_97/ntY1 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_4 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = (I0 & I1) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_4/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMA_58_97/FYC/FY  (
            .Y (\CLMA_58_97/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [7] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_3 ));
	// LUT = (I0 & I1 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_6/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00100010001000100010001000100010))
        \CLMA_58_97/FYD/FYC  (
            .Y (\CLMA_58_97/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_5 ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = (I0 & ~I1) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_BUF \CLMA_58_97/RSMUX/V_BUF  (
            .Z (\CLMA_58_97/ntRSCO ),
            .I (_N48));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_BUF \CLMA_58_100/CEMUX/V_BUF  (
            .Z (\CLMA_58_100/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_rst_dll/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_100/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_rst_dll ),
            .CE (\CLMA_58_100/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_58_100/ntY0 ),
            .SR (\CLMA_58_100/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_100/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req_rst_ctrl ),
            .CE (\CLMA_58_100/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_4 ),
            .SR (\CLMA_58_100/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_rst_dll/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111111111111111111111001100))
        \CLMA_58_100/FYA/FY  (
            .Y (\CLMA_58_100/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_2 ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_1 ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_0 ));
	// LUT = (I4) | (I3) | (I1) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    V_INV \CLMA_58_100/LRSPOLMUX/V_INV  (
            .Z (\CLMA_58_100/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    V_BUF \CLMA_58_100/RSMUX/V_BUF  (
            .Z (\CLMA_58_100/ntRSCO ),
            .I (\CLMA_58_100/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    V_BUF \CLMA_58_101/CEMUX/V_BUF  (
            .Z (\CLMA_58_101/ntCECO ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N244 ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_dqs_rstn/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_101/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rstn ),
            .CE (\CLMA_58_101/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_58_101/ntY0 ),
            .SR (\CLMA_58_101/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_iol_rst/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_101/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_iol_rst ),
            .CE (\CLMA_58_101/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_7 ),
            .SR (\CLMA_58_101/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_dqs_rstn/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMA_58_101/FYA/FY  (
            .Y (\CLMA_58_101/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_7 ));
	// LUT = (~I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    V_INV \CLMA_58_101/LRSPOLMUX/V_INV  (
            .Z (\CLMA_58_101/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    V_BUF \CLMA_58_101/RSMUX/V_BUF  (
            .Z (\CLMA_58_101/ntRSCO ),
            .I (\CLMA_58_101/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    V_BUF \CLMA_58_108/CEMUX/V_BUF  (
            .Z (\CLMA_58_108/ntCECO ),
            .I (\frame_read_write_m0/frame_fifo_read_m0/N182 ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[18]/opit_0_inv_MUX4TO1Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_108/FF0/FF  (
            .Q (rd_burst_addr[18]),
            .CE (\CLMA_58_108/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_108/ntY0 ),
            .SR (\CLMA_58_108/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[15]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_108/FF1/FF  (
            .Q (rd_burst_addr[15]),
            .CE (\CLMA_58_108/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_108/ntY1 ),
            .SR (\CLMA_58_108/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[16]/opit_0_inv_MUX4TO1Q/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_108/FF2/FF  (
            .Q (rd_burst_addr[16]),
            .CE (\CLMA_58_108/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_108/ntY2 ),
            .SR (\CLMA_58_108/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[11]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_108/FF3/FF  (
            .Q (rd_burst_addr[11]),
            .CE (\CLMA_58_108/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_108/ntY3 ),
            .SR (\CLMA_58_108/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5M /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[18]/opit_0_inv_MUX4TO1Q/FYA/V_FY */ #(
            .INIT(32'b00101010001010101100000010000000))
        \CLMA_58_108/FYA/V_FY  (
            .Z (\CLMA_58_108/ntY0 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/N93 [18] ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1 [1] ),
            .I4 (\CLMA_70_128/ntY0 ),
            .ID (\frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1 [0] ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[15]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00100010101010101100000000000000))
        \CLMA_58_108/FYB/FYC  (
            .Y (\CLMA_58_108/ntY1 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/N93 [15] ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1 [0] ),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I4 (\CLMA_70_128/ntY0 ));
	// LUT = (I1 & I2 & I3 & ~I4) | (I0 & ~I3 & I4) | (I0 & ~I1 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5M /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[16]/opit_0_inv_MUX4TO1Q/FYC/V_FY */ #(
            .INIT(32'b00101010001010100100000010000000))
        \CLMA_58_108/FYC/V_FY  (
            .Z (\CLMA_58_108/ntY2 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/N93 [16] ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1 [1] ),
            .I4 (\CLMA_70_128/ntY0 ),
            .ID (\frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1 [0] ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[11]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b01110000011100001000100000000000))
        \CLMA_58_108/FYD/FYC  (
            .Y (\CLMA_58_108/ntY3 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/N93 [11] ),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1 [1] ),
            .I4 (\CLMA_70_128/ntY0 ));
	// LUT = (I0 & I1 & I3 & ~I4) | (~I1 & I2 & I4) | (~I0 & I2 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_INV \CLMA_58_108/LRSPOLMUX/V_INV  (
            .Z (\CLMA_58_108/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_58_108/RSMUX/V_BUF  (
            .Z (\CLMA_58_108/ntRSCO ),
            .I (\CLMA_58_108/ntRS_P ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_58_109/CEMUX/V_BUF  (
            .Z (\CLMA_58_109/ntCECO ),
            .I (\frame_read_write_m0/frame_fifo_read_m0/N182 ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[17]/opit_0_inv_MUX4TO1Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_109/FF0/FF  (
            .Q (rd_burst_addr[17]),
            .CE (\CLMA_58_109/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_109/ntY0 ),
            .SR (_N60));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[22]/opit_0_inv_MUX4TO1Q/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_109/FF1/FF  (
            .Q (rd_burst_addr[22]),
            .CE (\CLMA_58_109/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_109/ntY1 ),
            .SR (_N60));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[21]/opit_0_inv_MUX4TO1Q/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_109/FF2/FF  (
            .Q (rd_burst_addr[21]),
            .CE (\CLMA_58_109/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_109/ntY2 ),
            .SR (_N60));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[20]/opit_0_inv_MUX4TO1Q/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_109/FF3/FF  (
            .Q (rd_burst_addr[20]),
            .CE (\CLMA_58_109/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_109/ntY3 ),
            .SR (_N60));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5M /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[17]/opit_0_inv_MUX4TO1Q/FYA/V_FY */ #(
            .INIT(32'b00101010001010101100000010000000))
        \CLMA_58_109/FYA/V_FY  (
            .Z (\CLMA_58_109/ntY0 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/N93 [17] ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1 [1] ),
            .I4 (\CLMA_70_128/ntY0 ),
            .ID (\frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1 [0] ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5M /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[22]/opit_0_inv_MUX4TO1Q/FYB/V_FYC */ #(
            .INIT(32'b00101010001010101000000000000000))
        \CLMA_58_109/FYB/V_FYC  (
            .Z (\CLMA_58_109/ntY1 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/N93 [22] ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1 [1] ),
            .I4 (\CLMA_70_128/ntY0 ),
            .ID (\frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1 [0] ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5M /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[21]/opit_0_inv_MUX4TO1Q/FYC/V_FY */ #(
            .INIT(32'b00101010001010100100000000000000))
        \CLMA_58_109/FYC/V_FY  (
            .Z (\CLMA_58_109/ntY2 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/N93 [21] ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1 [1] ),
            .I4 (\CLMA_70_128/ntY0 ),
            .ID (\frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1 [0] ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5M /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[20]/opit_0_inv_MUX4TO1Q/FYD/V_FYC */ #(
            .INIT(32'b00101010001010101100000010000000))
        \CLMA_58_109/FYD/V_FYC  (
            .Z (\CLMA_58_109/ntY3 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/N93 [20] ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1 [1] ),
            .I4 (\CLMA_70_128/ntY0 ),
            .ID (\frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1 [0] ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_INV \CLMA_58_109/LRSPOLMUX/V_INV  (
            .Z (\CLMA_58_109/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_58_109/RSMUX/V_BUF  (
            .Z (_N60),
            .I (\CLMA_58_109/ntRS_P ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/N182_2/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111111100010001000100010001000))
        \CLMA_58_112/FYA/FY  (
            .Y (\frame_read_write_m0/frame_fifo_read_m0/N182 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I2 (1'b0),
            .I3 (rd_burst_finish),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ));
	// LUT = (I3 & I4) | (I0 & I1) ;

    V_BUF \CLMA_58_113/CEMUX/V_BUF  (
            .Z (\CLMA_58_113/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_req/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_113/FF0/FF  (
            .Q (rd_burst_req),
            .CE (\CLMA_58_113/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_113/ntY0 ),
            .SR (\CLMA_58_113/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_req/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111111111110100010011001100))
        \CLMA_58_113/FYA/FY  (
            .Y (\CLMA_58_113/ntY0 ),
            .I0 (s00_axi_rvalid),
            .I1 (rd_burst_req),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ),
            .I4 (\CLMA_58_129/ntY0 ));
	// LUT = (I4) | (I1 & ~I3) | (~I0 & I1) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* u_aq_axi_master/N512_1/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11101110111011101010101010101010))
        \CLMA_58_113/FYB/FYC  (
            .Y (\u_aq_axi_master/N587 ),
            .I0 (\u_aq_axi_master/rd_state_2 ),
            .I1 (rd_burst_req),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/rd_state_0 ));
	// LUT = (I1 & I4) | (I0) ;

    V_BUF \CLMA_58_113/RSMUX/V_BUF  (
            .Z (\CLMA_58_113/ntRSCO ),
            .I (_N60));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_58_129/CEMUX/V_BUF  (
            .Z (\CLMA_58_129/ntCECO ),
            .I (\frame_read_write_m0/frame_fifo_read_m0/N163 ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/state_4/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_129/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/state_4 ),
            .CE (\CLMA_58_129/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_129/ntY0 ),
            .SR (\CLMA_58_129/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/state_4/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000100000000000000000000))
        \CLMA_58_129/FYA/FY  (
            .Y (\CLMA_58_129/ntY0 ),
            .I0 (\frame_read_write_m0/N9 [7] ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/state_3 ),
            .I3 (\frame_read_write_m0/N9 [8] ),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/_N1323 ));
	// LUT = (~I0 & ~I1 & I2 & ~I3 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_INV \CLMA_58_129/LRSPOLMUX/V_INV  (
            .Z (\CLMA_58_129/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_58_129/RSMUX/V_BUF  (
            .Z (\CLMA_58_129/ntRSCO ),
            .I (\CLMA_58_129/ntRS_P ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_58_133/CEMUX/V_BUF  (
            .Z (\CLMA_58_133/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_133/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [1] ),
            .CE (\CLMA_58_133/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [1] ),
            .SR (_N22));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_BUF \CLMA_58_133/RSMUX/V_BUF  (
            .Z (_N22),
            .I (\frame_read_write_m0/read_fifo_aclr ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_BUF \CLMA_58_136/CEMUX/V_BUF  (
            .Z (\CLMA_58_136/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_136/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1] ),
            .CE (\CLMA_58_136/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_136/ntY0 ),
            .SR (_N33));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_136/FF1/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0] ),
            .CE (\CLMA_58_136/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_136/ntY1 ),
            .SR (_N33));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_136/FF2/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [4] ),
            .CE (\CLMA_58_136/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [4] ),
            .SR (_N33));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_136/FF3/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [3] ),
            .CE (\CLMA_58_136/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [3] ),
            .SR (_N33));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01010011101000110101110010101100))
        \CLMA_58_136/FYA/FY  (
            .Y (\CLMA_58_136/ntY0 ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [2] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [2] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [1] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [1] ));
	// LUT = (I1 & ~I2 & ~I4) | (~I1 & ~I2 & I4) | (I0 & I2 & ~I3) | (~I0 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000110111101101111011000000110))
        \CLMA_58_136/FYB/FYC  (
            .Y (\CLMA_58_136/ntY1 ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [0] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [1] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [0] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [1] ));
	// LUT = (I2 & I3 & ~I4) | (I2 & ~I3 & I4) | (I0 & ~I1 & ~I2) | (~I0 & I1 & ~I2) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[4]/gateop_perm/FYC/FY */ #(
            .INIT(32'b11011101110111011000100010001000))
        \CLMA_58_136/FYC/FY  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [4] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [4] ));
	// LUT = (~I0 & I4) | (I0 & I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[2]/gateop_perm/FYD/FYC */ #(
            .INIT(32'b10111011101110111000100010001000))
        \CLMA_58_136/FYD/FYC  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [2] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [2] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [2] ));
	// LUT = (~I1 & I4) | (I0 & I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    V_BUF \CLMA_58_136/RSMUX/V_BUF  (
            .Z (_N33),
            .I (\frame_read_write_m0/read_fifo_aclr ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_BUF \CLMA_58_137/CEMUX/V_BUF  (
            .Z (\CLMA_58_137/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_137/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [4] ),
            .CE (\CLMA_58_137/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4] ),
            .SR (_N21));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_137/FF1/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [1] ),
            .CE (\CLMA_58_137/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [1] ),
            .SR (_N21));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_137/FF2/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [2] ),
            .CE (\CLMA_58_137/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2] ),
            .SR (_N21));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_137/FF3/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [2] ),
            .CE (\CLMA_58_137/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [2] ),
            .SR (_N21));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_137/FFCD/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [6] ),
            .CE (\CLMA_58_137/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [6] ),
            .SR (_N21));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[1]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111111001100111100110000000000))
        \CLMA_58_137/FYA/FY  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [1] ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [1] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [1] ));
	// LUT = (~I1 & I4) | (I1 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[0]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11111111001100111100110000000000))
        \CLMA_58_137/FYB/FYC  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [0] ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [0] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [0] ));
	// LUT = (~I1 & I4) | (I1 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    V_BUF \CLMA_58_137/RSMUX/V_BUF  (
            .Z (_N21),
            .I (_N22));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_BUF \CLMA_58_140/CEMUX/V_BUF  (
            .Z (_N137),
            .I (\CLMA_58_140/ntCE_P ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_140/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [0] ),
            .CE (_N137),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [0] ),
            .SR (_N32));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_140/FF1/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [1] ),
            .CE (_N137),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [1] ),
            .SR (_N32));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_140/FF2/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [2] ),
            .CE (_N137),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [2] ),
            .SR (_N32));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_140/FF3/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [3] ),
            .CE (_N137),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [3] ),
            .SR (_N32));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_140/FYA/V_FY  (
            .COUT (\CLMA_58_140/ntCYA ),
            .S (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [0] ),
            .CIN (1'b0),
            .I0 (s00_axi_rvalid),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N204),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_140/FYB/V_FY  (
            .COUT (\CLMA_58_140/ntCYB ),
            .S (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [1] ),
            .CIN (\CLMA_58_140/ntCYA ),
            .I0 (s00_axi_rvalid),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [0] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [1] ),
            .I3 (1'b0),
            .I4 (_N183),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_140/FYC/V_FY  (
            .COUT (\CLMA_58_140/ntCYC ),
            .S (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [2] ),
            .CIN (\CLMA_58_140/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [2] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N183),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_140/FYD/V_FY  (
            .COUT (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N861 ),
            .S (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [3] ),
            .CIN (\CLMA_58_140/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N183),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_INV \CLMA_58_140/LCEPOLMUX/V_INV  (
            .Z (\CLMA_58_140/ntCE_P ),
            .I (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_BUF \CLMA_58_140/RSMUX/V_BUF  (
            .Z (_N32),
            .I (_N33));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_BUF \CLMA_58_141/CEMUX/V_BUF  (
            .Z (\CLMA_58_141/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_141/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [6] ),
            .CE (\CLMA_58_141/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6] ),
            .SR (_N20));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_141/FF1/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [5] ),
            .CE (\CLMA_58_141/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5] ),
            .SR (_N20));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_141/FF2/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [3] ),
            .CE (\CLMA_58_141/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_141/ntY2 ),
            .SR (_N20));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_141/FF3/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [2] ),
            .CE (\CLMA_58_141/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_141/ntY3 ),
            .SR (_N20));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_141/FFAB/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [3] ),
            .CE (\CLMA_58_141/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3] ),
            .SR (_N20));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[6]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11111111000011111111000000000000))
        \CLMA_58_141/FYB/FYC  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [6] ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [6] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [6] ));
	// LUT = (~I2 & I4) | (I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/FYC/FY */ #(
            .INIT(32'b01010011101000110101110010101100))
        \CLMA_58_141/FYC/FY  (
            .Y (\CLMA_58_141/ntY2 ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [3] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [4] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [4] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [3] ));
	// LUT = (I1 & ~I2 & ~I4) | (~I1 & ~I2 & I4) | (I0 & I2 & ~I3) | (~I0 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b01010011101000110101110010101100))
        \CLMA_58_141/FYD/FYC  (
            .Y (\CLMA_58_141/ntY3 ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [2] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [3] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [3] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [2] ));
	// LUT = (I1 & ~I2 & ~I4) | (~I1 & ~I2 & I4) | (I0 & I2 & ~I3) | (~I0 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_BUF \CLMA_58_141/RSMUX/V_BUF  (
            .Z (_N20),
            .I (_N21));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_BUF \CLMA_58_144/CEMUX/V_BUF  (
            .Z (_N136),
            .I (_N137));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_144/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [4] ),
            .CE (_N136),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [4] ),
            .SR (_N31));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_144/FF1/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [5] ),
            .CE (_N136),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [5] ),
            .SR (_N31));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_144/FF2/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [6] ),
            .CE (_N136),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [6] ),
            .SR (_N31));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_144/FF3/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [7] ),
            .CE (_N136),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [7] ),
            .SR (_N31));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_144/FYA/V_FY  (
            .COUT (\CLMA_58_144/ntCYA ),
            .S (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [4] ),
            .CIN (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N861 ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N183),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_144/FYB/V_FY  (
            .COUT (\CLMA_58_144/ntCYB ),
            .S (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [5] ),
            .CIN (\CLMA_58_144/ntCYA ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N183),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_144/FYC/V_FY  (
            .COUT (\CLMA_58_144/ntCYC ),
            .S (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [6] ),
            .CIN (\CLMA_58_144/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N183),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_144/FYD/V_FY  (
            .COUT (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N865 ),
            .S (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [7] ),
            .CIN (\CLMA_58_144/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [7] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N183),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_BUF \CLMA_58_144/RSMUX/V_BUF  (
            .Z (_N31),
            .I (_N32));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_BUF \CLMA_58_145/CEMUX/V_BUF  (
            .Z (\CLMA_58_145/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_145/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [4] ),
            .CE (\CLMA_58_145/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [4] ),
            .SR (_N19));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[5]/gateop_perm/FYA/FY */ #(
            .INIT(32'b10101111101011111010000010100000))
        \CLMA_58_145/FYA/FY  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [5] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [5] ),
            .I1 (1'b0),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull ),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [5] ));
	// LUT = (~I2 & I4) | (I0 & I2) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N85[2]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11110000111111111111000000000000))
        \CLMA_58_145/FYB/FYC  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [2] ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [2] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [2] ));
	// LUT = (~I3 & I4) | (I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N85[3]/gateop_perm/FYC/FY */ #(
            .INIT(32'b10111011101110111000100010001000))
        \CLMA_58_145/FYC/FY  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [3] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [3] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [3] ));
	// LUT = (~I1 & I4) | (I0 & I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    V_BUF \CLMA_58_145/RSMUX/V_BUF  (
            .Z (_N19),
            .I (_N20));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_BUF \CLMA_58_148/CEMUX/V_BUF  (
            .Z (\CLMA_58_148/ntCECO ),
            .I (_N136));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_148/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [8] ),
            .CE (\CLMA_58_148/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [8] ),
            .SR (_N30));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_148/FF1/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [9] ),
            .CE (\CLMA_58_148/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [9] ),
            .SR (_N30));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[10]/opit_0_inv_AQ_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_148/FF2/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin [10] ),
            .CE (\CLMA_58_148/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [10] ),
            .SR (_N30));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_148/FYA/V_FY  (
            .COUT (\CLMA_58_148/ntCYA ),
            .S (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [8] ),
            .CIN (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N865 ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N183),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_148/FYB/V_FY  (
            .COUT (\CLMA_58_148/ntCYB ),
            .S (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [9] ),
            .CIN (\CLMA_58_148/ntCYA ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [9] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N183),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[10]/opit_0_inv_AQ_perm/FYC/V_FY */ #(
            .INIT(32'b01010101101010101111111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_148/FYC/V_FY  (
            .COUT (),
            .S (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [10] ),
            .CIN (\CLMA_58_148/ntCYB ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin [10] ),
            .I4 (_N183),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_BUF \CLMA_58_148/RSMUX/V_BUF  (
            .Z (_N30),
            .I (_N31));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_BUF \CLMA_58_149/CEMUX/V_BUF  (
            .Z (\CLMA_58_149/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_149/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull ),
            .CE (\CLMA_58_149/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_149/ntY0 ),
            .SR (_N18));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:201

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_149/FF1/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [6] ),
            .CE (\CLMA_58_149/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_149/ntY1 ),
            .SR (_N18));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_149/FF2/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [5] ),
            .CE (\CLMA_58_149/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_149/ntY2 ),
            .SR (_N18));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_149/FF3/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [7] ),
            .CE (\CLMA_58_149/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_149/ntY3 ),
            .SR (_N18));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01010110101001100000000000000000))
        \CLMA_58_149/FYA/FY  (
            .Y (\CLMA_58_149/ntY0 ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [11] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [10] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin [10] ),
            .I4 (_N13));
	// LUT = (I0 & I2 & ~I3 & I4) | (~I0 & I2 & I3 & I4) | (I0 & ~I1 & ~I2 & I4) | (~I0 & I1 & ~I2 & I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:201

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00111100010101010011110010101010))
        \CLMA_58_149/FYB/FYC  (
            .Y (\CLMA_58_149/ntY1 ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [6] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [7] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [6] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [7] ));
	// LUT = (I0 & ~I3 & ~I4) | (~I0 & ~I3 & I4) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00110101110001010011101011001010))
        \CLMA_58_149/FYC/FY  (
            .Y (\CLMA_58_149/ntY2 ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [6] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [5] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [6] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [5] ));
	// LUT = (I0 & ~I2 & ~I4) | (~I0 & ~I2 & I4) | (I1 & I2 & ~I3) | (~I1 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00110101110001010011101011001010))
        \CLMA_58_149/FYD/FYC  (
            .Y (\CLMA_58_149/ntY3 ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [8] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [8] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [7] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [7] ));
	// LUT = (I0 & ~I2 & ~I4) | (~I0 & ~I2 & I4) | (I1 & I2 & ~I3) | (~I1 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_BUF \CLMA_58_149/RSMUX/V_BUF  (
            .Z (_N18),
            .I (_N19));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_BUF \CLMA_58_152/CEMUX/V_BUF  (
            .Z (\CLMA_58_152/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_152/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [5] ),
            .CE (\CLMA_58_152/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [5] ),
            .SR (_N29));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_152/FF1/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [1] ),
            .CE (\CLMA_58_152/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [1] ),
            .SR (_N29));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_152/FF2/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [2] ),
            .CE (\CLMA_58_152/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [2] ),
            .SR (_N29));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_152/FF3/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [6] ),
            .CE (\CLMA_58_152/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [6] ),
            .SR (_N29));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_BUF \CLMA_58_152/RSMUX/V_BUF  (
            .Z (_N29),
            .I (_N30));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_BUF \CLMA_58_153/CEMUX/V_BUF  (
            .Z (\CLMA_58_153/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_153/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [10] ),
            .CE (\CLMA_58_153/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_153/ntY0 ),
            .SR (_N17));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_153/FF1/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [9] ),
            .CE (\CLMA_58_153/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_153/ntY1 ),
            .SR (_N17));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_153/FF2/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [8] ),
            .CE (\CLMA_58_153/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_58_153/ntY2 ),
            .SR (_N17));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_153/FF3/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [8] ),
            .CE (\CLMA_58_153/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [8] ),
            .SR (_N17));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10101111101011111010000010100000))
        \CLMA_58_153/FYA/FY  (
            .Y (\CLMA_58_153/ntY0 ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin [10] ),
            .I1 (1'b0),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull ),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [10] ));
	// LUT = (~I2 & I4) | (I0 & I2) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b01011010001100110101101011001100))
        \CLMA_58_153/FYB/FYC  (
            .Y (\CLMA_58_153/ntY1 ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin [10] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [10] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [9] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [9] ));
	// LUT = (I1 & ~I3 & ~I4) | (~I1 & ~I3 & I4) | (I0 & ~I2 & I3) | (~I0 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00111100010101010011110010101010))
        \CLMA_58_153/FYC/FY  (
            .Y (\CLMA_58_153/ntY2 ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [8] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [8] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [9] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [9] ));
	// LUT = (I0 & ~I3 & ~I4) | (~I0 & ~I3 & I4) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_BUF \CLMA_58_153/RSMUX/V_BUF  (
            .Z (_N17),
            .I (_N18));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_BUF \CLMA_58_156/CEMUX/V_BUF  (
            .Z (\CLMA_58_156/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_156/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [5] ),
            .CE (\CLMA_58_156/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [5] ),
            .SR (\CLMA_58_156/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_156/FF1/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [8] ),
            .CE (\CLMA_58_156/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [8] ),
            .SR (\CLMA_58_156/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_156/FF2/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [6] ),
            .CE (\CLMA_58_156/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [6] ),
            .SR (\CLMA_58_156/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_156/FF3/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [2] ),
            .CE (\CLMA_58_156/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [2] ),
            .SR (\CLMA_58_156/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_156/FFCD/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [9] ),
            .CE (\CLMA_58_156/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [9] ),
            .SR (\CLMA_58_156/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N106_7/gateop_perm/FYA/FY */ #(
            .INIT(32'b01100110100110011001100101100110))
        \CLMA_58_156/FYA/FY  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [5] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [5] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [6] ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [8] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [7] ));
	// LUT = (I0 & ~I1 & ~I3 & ~I4) | (~I0 & I1 & ~I3 & ~I4) | (~I0 & ~I1 & I3 & ~I4) | (I0 & I1 & I3 & ~I4) | (~I0 & ~I1 & ~I3 & I4) | (I0 & I1 & ~I3 & I4) | (I0 & ~I1 & I3 & I4) | (~I0 & I1 & I3 & I4) ;

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N106_4/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMA_58_156/FYB/FYC  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [4] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [7] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [5] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [4] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [6] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [8] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N106_2/gateop_perm/FYD/FYC */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMA_58_156/FYD/FYC  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [6] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [7] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [6] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [8] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [9] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [10] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;

    V_BUF \CLMA_58_156/RSMUX/V_BUF  (
            .Z (\CLMA_58_156/ntRSCO ),
            .I (_N29));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_BUF \CLMA_58_157/CEMUX/V_BUF  (
            .Z (\CLMA_58_157/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_157/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [9] ),
            .CE (\CLMA_58_157/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [9] ),
            .SR (_N16));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_157/FF1/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [10] ),
            .CE (\CLMA_58_157/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [10] ),
            .SR (_N16));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_157/FF2/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [4] ),
            .CE (\CLMA_58_157/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [4] ),
            .SR (_N16));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_157/FF3/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [3] ),
            .CE (\CLMA_58_157/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [3] ),
            .SR (_N16));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N165.eq_0/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_157/FYA/V_FY  (
            .COUT (\CLMA_58_157/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (_N183),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [0] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [0] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [1] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:216

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N165.eq_0/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_157/FYB/V_FY  (
            .COUT (\CLMA_58_157/ntCYB ),
            .S (),
            .CIN (\CLMA_58_157/ntCYA ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [1] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [2] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [2] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [3] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:216

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N165.eq_2/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_157/FYC/V_FY  (
            .COUT (\CLMA_58_157/ntCYC ),
            .S (),
            .CIN (\CLMA_58_157/ntCYB ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [3] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [4] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [4] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [5] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:216

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N165.eq_2/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_157/FYD/V_FY  (
            .COUT (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N165.co [6] ),
            .S (),
            .CIN (\CLMA_58_157/ntCYC ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [5] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [6] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [6] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [7] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:216

    V_BUF \CLMA_58_157/RSMUX/V_BUF  (
            .Z (_N16),
            .I (_N17));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N106_1/gateop_perm/FYA/FY */ #(
            .INIT(32'b00110011001100111100110011001100))
        \CLMA_58_160/FYA/FY  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [9] ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [9] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [10] ));
	// LUT = (I1 & ~I4) | (~I1 & I4) ;

    V_BUF \CLMA_58_161/CEMUX/V_BUF  (
            .Z (\CLMA_58_161/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_161/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [10] ),
            .CE (\CLMA_58_161/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [10] ),
            .SR (\CLMA_58_161/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"))
        \CLMA_58_161/FF1/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty ),
            .CE (\CLMA_58_161/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_58_161/ntY1 ),
            .SR (\CLMA_58_161/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:211

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/FYA/V_FY */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_161/FYA/V_FY  (
            .COUT (\CLMA_58_161/ntCYA ),
            .S (),
            .CIN (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N165.co [6] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [7] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [8] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [8] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [9] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:211

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/FYB/V_FY */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_58_161/FYB/V_FY  (
            .COUT (\CLMA_58_161/ntY1 ),
            .S (),
            .CIN (\CLMA_58_161/ntCYA ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [9] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [10] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [10] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [11] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:211

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N126_1/gateop_perm/FYC/FY */ #(
            .INIT(32'b10101010010101010101010110101010))
        \CLMA_58_161/FYC/FY  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [8] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [8] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [9] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [10] ));
	// LUT = (I0 & ~I3 & ~I4) | (~I0 & I3 & ~I4) | (~I0 & ~I3 & I4) | (I0 & I3 & I4) ;

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N111_1/gateop_perm/FYD/FYC */ #(
            .INIT(32'b01100110100110011001100101100110))
        \CLMA_58_161/FYD/FYC  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [7] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [7] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [10] ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [9] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [8] ));
	// LUT = (I0 & ~I1 & ~I3 & ~I4) | (~I0 & I1 & ~I3 & ~I4) | (~I0 & ~I1 & I3 & ~I4) | (I0 & I1 & I3 & ~I4) | (~I0 & ~I1 & ~I3 & I4) | (I0 & I1 & ~I3 & I4) | (I0 & ~I1 & I3 & I4) | (~I0 & I1 & I3 & I4) ;

    V_BUF \CLMA_58_161/RSMUX/V_BUF  (
            .Z (\CLMA_58_161/ntRSCO ),
            .I (_N16));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_16/gateop_perm/FYA/FY */ #(
            .INIT(32'b01100110100110011001100101100110))
        \CLMA_66_48/FYA/FY  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [5] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [6] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [7] ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [5] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [8] ));
	// LUT = (I0 & ~I1 & ~I3 & ~I4) | (~I0 & I1 & ~I3 & ~I4) | (~I0 & ~I1 & I3 & ~I4) | (I0 & I1 & I3 & ~I4) | (~I0 & ~I1 & ~I3 & I4) | (I0 & I1 & ~I3 & I4) | (I0 & ~I1 & I3 & I4) | (~I0 & I1 & I3 & I4) ;

    V_BUF \CLMA_66_52/CEMUX/V_BUF  (
            .Z (\CLMA_66_52/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_52/FF0/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [3] ),
            .CE (\CLMA_66_52/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [3] ),
            .SR (_N44));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_52/FF1/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [2] ),
            .CE (\CLMA_66_52/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [2] ),
            .SR (_N44));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.eq_0/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01010000000001010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_52/FYA/V_FY  (
            .COUT (\CLMA_66_52/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [0] ),
            .I1 (1'b0),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [1] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [0] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:207

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.eq_0/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_52/FYB/V_FY  (
            .COUT (\CLMA_66_52/ntCYB ),
            .S (),
            .CIN (\CLMA_66_52/ntCYA ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [2] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [1] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [3] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [2] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:207

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.eq_2/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_52/FYC/V_FY  (
            .COUT (\CLMA_66_52/ntCYC ),
            .S (),
            .CIN (\CLMA_66_52/ntCYB ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [4] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [3] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [5] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [4] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:207

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.eq_2/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_52/FYD/V_FY  (
            .COUT (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.co [6] ),
            .S (),
            .CIN (\CLMA_66_52/ntCYC ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [6] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [5] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [7] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [6] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:207

    V_BUF \CLMA_66_52/RSMUX/V_BUF  (
            .Z (_N44),
            .I (\frame_read_write_m0/write_fifo_aclr ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_BUF \CLMA_66_56/CEMUX/V_BUF  (
            .Z (\CLMA_66_56/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_56/FF0/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [8] ),
            .CE (\CLMA_66_56/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [8] ),
            .SR (_N43));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_56/FF1/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [9] ),
            .CE (\CLMA_66_56/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [9] ),
            .SR (_N43));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_56/FF2/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [7] ),
            .CE (\CLMA_66_56/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [7] ),
            .SR (_N43));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_56/FF3/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [5] ),
            .CE (\CLMA_66_56/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [5] ),
            .SR (_N43));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.eq_4/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_56/FYA/V_FY  (
            .COUT (\CLMA_66_56/ntCYA ),
            .S (),
            .CIN (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.co [6] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [8] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [7] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [9] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [8] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:207

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.eq_4/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b10100000000010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_56/FYB/V_FY  (
            .COUT (),
            .S (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162 ),
            .CIN (\CLMA_66_56/ntCYA ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [10] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [9] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:207

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_1/gateop_perm/FYC/FY */ #(
            .INIT(32'b00000000111111111111111100000000))
        \CLMA_66_56/FYC/FY  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [9] ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [10] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [9] ));
	// LUT = (I3 & ~I4) | (~I3 & I4) ;

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_2/gateop_perm/FYD/FYC */ #(
            .INIT(32'b10011001100110010110011001100110))
        \CLMA_66_56/FYD/FYC  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [8] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [10] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [9] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [8] ));
	// LUT = (I0 & ~I1 & ~I4) | (~I0 & I1 & ~I4) | (~I0 & ~I1 & I4) | (I0 & I1 & I4) ;

    V_BUF \CLMA_66_56/RSMUX/V_BUF  (
            .Z (_N43),
            .I (_N44));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_BUF \CLMA_66_64/CEMUX/V_BUF  (
            .Z (\CLMA_66_64/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_64/FF0/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [5] ),
            .CE (\CLMA_66_64/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [5] ),
            .SR (_N42));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N29_1/gateop_perm/FYA/FY */ #(
            .INIT(32'b01100110100110011001100101100110))
        \CLMA_66_64/FYA/FY  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [7] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [7] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [9] ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [10] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [8] ));
	// LUT = (I0 & ~I1 & ~I3 & ~I4) | (~I0 & I1 & ~I3 & ~I4) | (~I0 & ~I1 & I3 & ~I4) | (I0 & I1 & I3 & ~I4) | (~I0 & ~I1 & ~I3 & I4) | (I0 & I1 & ~I3 & I4) | (I0 & ~I1 & I3 & I4) | (~I0 & I1 & I3 & I4) ;

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N29_2/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMA_66_64/FYB/FYC  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [6] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [6] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [10] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [9] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [8] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [7] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;

    V_BUF \CLMA_66_64/RSMUX/V_BUF  (
            .Z (_N42),
            .I (_N43));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_BUF \CLMA_66_68/CEMUX/V_BUF  (
            .Z (\CLMA_66_68/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_68/FF0/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [10] ),
            .CE (\CLMA_66_68/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [10] ),
            .SR (_N41));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_68/FF1/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [7] ),
            .CE (\CLMA_66_68/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [7] ),
            .SR (_N41));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_68/FF2/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [10] ),
            .CE (\CLMA_66_68/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [10] ),
            .SR (_N41));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_68/FF3/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [9] ),
            .CE (\CLMA_66_68/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [9] ),
            .SR (_N41));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_68/FFCD/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [5] ),
            .CE (\CLMA_66_68/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [5] ),
            .SR (_N41));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N80[7]/gateop_perm/FYA/FY */ #(
            .INIT(32'b10111011101110111000100010001000))
        \CLMA_66_68/FYA/FY  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [7] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [7] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [7] ));
	// LUT = (~I1 & I4) | (I0 & I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N80[6]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11011101110111011000100010001000))
        \CLMA_66_68/FYB/FYC  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [6] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [6] ));
	// LUT = (~I0 & I4) | (I0 & I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[9]/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11001100111111111100110000000000))
        \CLMA_66_68/FYD/FYC  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [9] ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [9] ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9] ));
	// LUT = (~I3 & I4) | (I1 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    V_BUF \CLMA_66_68/RSMUX/V_BUF  (
            .Z (_N41),
            .I (_N42));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_BUF \CLMA_66_72/CEMUX/V_BUF  (
            .Z (_N139),
            .I (\CLMA_66_72/ntCE_P ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_72/FF0/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [0] ),
            .CE (_N139),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [0] ),
            .SR (_N40));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_72/FF1/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [1] ),
            .CE (_N139),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [1] ),
            .SR (_N40));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_72/FF2/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [2] ),
            .CE (_N139),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [2] ),
            .SR (_N40));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_72/FF3/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [3] ),
            .CE (_N139),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [3] ),
            .SR (_N40));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/FYA/V_FY */ #(
            .INIT(32'b00110110001101100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_72/FYA/V_FY  (
            .COUT (\CLMA_66_72/ntCYA ),
            .S (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [0] ),
            .CIN (1'b0),
            .I0 (\u_aq_axi_master/N5 ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [0] ),
            .I2 (\u_aq_axi_master/rd_first_data ),
            .I3 (1'b0),
            .I4 (_N202),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/FYB/V_FY */ #(
            .INIT(32'b00110111110010001100100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_72/FYB/V_FY  (
            .COUT (\CLMA_66_72/ntCYB ),
            .S (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [1] ),
            .CIN (\CLMA_66_72/ntCYA ),
            .I0 (\u_aq_axi_master/N5 ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [0] ),
            .I2 (\u_aq_axi_master/rd_first_data ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [1] ),
            .I4 (_N182),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_72/FYC/V_FY  (
            .COUT (\CLMA_66_72/ntCYC ),
            .S (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [2] ),
            .CIN (\CLMA_66_72/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [2] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_72/FYD/V_FY  (
            .COUT (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N901 ),
            .S (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [3] ),
            .CIN (\CLMA_66_72/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_INV \CLMA_66_72/LCEPOLMUX/V_INV  (
            .Z (\CLMA_66_72/ntCE_P ),
            .I (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_BUF \CLMA_66_72/RSMUX/V_BUF  (
            .Z (_N40),
            .I (_N41));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_BUF \CLMA_66_76/CEMUX/V_BUF  (
            .Z (_N138),
            .I (_N139));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_76/FF0/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [4] ),
            .CE (_N138),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [4] ),
            .SR (_N39));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_76/FF1/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [5] ),
            .CE (_N138),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [5] ),
            .SR (_N39));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_76/FF2/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [6] ),
            .CE (_N138),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [6] ),
            .SR (_N39));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_76/FF3/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [7] ),
            .CE (_N138),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [7] ),
            .SR (_N39));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_76/FYA/V_FY  (
            .COUT (\CLMA_66_76/ntCYA ),
            .S (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [4] ),
            .CIN (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N901 ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_76/FYB/V_FY  (
            .COUT (\CLMA_66_76/ntCYB ),
            .S (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [5] ),
            .CIN (\CLMA_66_76/ntCYA ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_76/FYC/V_FY  (
            .COUT (\CLMA_66_76/ntCYC ),
            .S (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [6] ),
            .CIN (\CLMA_66_76/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_76/FYD/V_FY  (
            .COUT (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N905 ),
            .S (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [7] ),
            .CIN (\CLMA_66_76/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [7] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_BUF \CLMA_66_76/RSMUX/V_BUF  (
            .Z (_N39),
            .I (_N40));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_BUF \CLMA_66_80/CEMUX/V_BUF  (
            .Z (\CLMA_66_80/ntCECO ),
            .I (_N138));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[9]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_80/FF0/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [8] ),
            .CE (\CLMA_66_80/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [8] ),
            .SR (_N38));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[9]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_80/FF1/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [9] ),
            .CE (\CLMA_66_80/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [9] ),
            .SR (_N38));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[10]/opit_0_inv_AQ/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_80/FF2/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin [10] ),
            .CE (\CLMA_66_80/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [10] ),
            .SR (_N38));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[9]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_80/FYA/V_FY  (
            .COUT (\CLMA_66_80/ntCYA ),
            .S (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [8] ),
            .CIN (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N905 ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[9]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_80/FYB/V_FY  (
            .COUT (\CLMA_66_80/ntCYB ),
            .S (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [9] ),
            .CIN (\CLMA_66_80/ntCYA ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [9] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[10]/opit_0_inv_AQ/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_80/FYC/V_FY  (
            .COUT (),
            .S (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [10] ),
            .CIN (\CLMA_66_80/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin [10] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N80[8]/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11011101110111011000100010001000))
        \CLMA_66_80/FYD/FYC  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [8] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [8] ));
	// LUT = (~I0 & I4) | (I0 & I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    V_BUF \CLMA_66_80/RSMUX/V_BUF  (
            .Z (_N38),
            .I (_N39));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_BUF \CLMA_66_84/CEMUX/V_BUF  (
            .Z (\CLMA_66_84/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_84/FF0/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [8] ),
            .CE (\CLMA_66_84/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_66_84/ntY0 ),
            .SR (\CLMA_66_84/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00110101110001010011101011001010))
        \CLMA_66_84/FYA/FY  (
            .Y (\CLMA_66_84/ntY0 ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [8] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [9] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [8] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [9] ));
	// LUT = (I0 & ~I2 & ~I4) | (~I0 & ~I2 & I4) | (I1 & I2 & ~I3) | (~I1 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N80[9]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11011101110111011000100010001000))
        \CLMA_66_84/FYB/FYC  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [9] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [9] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [9] ));
	// LUT = (~I0 & I4) | (I0 & I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    V_LUT5 /* write_data_1[7]/gateop_perm/FYC/FY */ #(
            .INIT(32'b11111111111111110000000000000000))
        \CLMA_66_84/FYC/FY  (
            .Y (write_data[7]),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182));
	// LUT = (I4) ;

    V_LUT5 /* write_data_1[6]/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111111111111110000000000000000))
        \CLMA_66_84/FYD/FYC  (
            .Y (write_data[6]),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182));
	// LUT = (I4) ;

    V_BUF \CLMA_66_84/RSMUX/V_BUF  (
            .Z (\CLMA_66_84/ntRSCO ),
            .I (_N38));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5 /* write_data_1[5]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111111111111110000000000000000))
        \CLMA_66_88/FYA/FY  (
            .Y (write_data[5]),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182));
	// LUT = (I4) ;

    V_LUT5 /* write_data_1[3]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011001100110011001100))
        \CLMA_66_88/FYB/FYC  (
            .Y (write_data[3]),
            .I0 (1'b0),
            .I1 (_N182),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = (I1) ;

    V_LUT5 /* write_data_1[2]/gateop_perm/FYC/FY */ #(
            .INIT(32'b11111111111111110000000000000000))
        \CLMA_66_88/FYC/FY  (
            .Y (write_data[2]),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182));
	// LUT = (I4) ;

    V_LUT5 /* write_data_1[1]/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111111111111110000000000000000))
        \CLMA_66_88/FYD/FYC  (
            .Y (write_data[1]),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182));
	// LUT = (I4) ;

    V_BUF \CLMA_66_92/CEMUX/V_BUF  (
            .Z (\CLMA_66_92/ntCECO ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N226 ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_7/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_92/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_7 ),
            .CE (\CLMA_66_92/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_66_92/ntY0 ),
            .SR (_N64));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_92/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_2 ),
            .CE (\CLMA_66_92/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_66_92/ntY1 ),
            .SR (_N64));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_92/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_3 ),
            .CE (\CLMA_66_92/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMA_66_92/ntY3 ),
            .SR (_N64));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_7/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111100000001000000010000000))
        \CLMA_66_92/FYA/FY  (
            .Y (\CLMA_66_92/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_10 ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_6 ));
	// LUT = (I3 & I4) | (I0 & I1 & I2) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_66_92/FYB/FYC  (
            .Y (\CLMA_66_92/ntY1 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_1 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [3] ));
	// LUT = (I0 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N226_11/gateop_perm/FYC/FY */ #(
            .INIT(32'b11111000100010001111000000000000))
        \CLMA_66_92/FYC/FY  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N3345 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [7] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_3 ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [3] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_1 ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d [1] ));
	// LUT = (I0 & I1 & I4) | (I2 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_66_92/FYD/FYC  (
            .Y (\CLMA_66_92/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_2 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d [1] ));
	// LUT = (I1 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_INV \CLMA_66_92/LRSPOLMUX/V_INV  (
            .Z (\CLMA_66_92/ntRS_P ),
            .I (nt_rst_n));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_BUF \CLMA_66_92/RSMUX/V_BUF  (
            .Z (_N64),
            .I (\CLMA_66_92/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_BUF \CLMA_66_96/CEMUX/V_BUF  (
            .Z (\CLMA_66_96/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d[0]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_96/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d [0] ),
            .CE (\CLMA_66_96/ntCECO ),
            .CK (ntclkbufg_0),
            .D (nt_pll_lock),
            .SR (_N63));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d[1]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_96/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d [1] ),
            .CE (\CLMA_66_96/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d [0] ),
            .SR (_N63));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d[1]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_96/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d [1] ),
            .CE (\CLMA_66_96/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d [0] ),
            .SR (_N63));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N148_1/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111111110011001111111111001100))
        \CLMA_66_96/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N244 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_7 ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_8 ),
            .I4 (1'b0));
	// LUT = (I3) | (I1) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N236_1_5/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11111111111111111111111111111110))
        \CLMA_66_96/FYB/FYC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N236 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N3383 ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9 ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N244 ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_6 ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N2533 ));
	// LUT = (I4) | (I3) | (I2) | (I1) | (I0) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N275inv/gateop_perm/FYC/FY */ #(
            .INIT(32'b00000000000000000000000000010001))
        \CLMA_66_96/FYC/FY  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N275_inv ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N228 ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N2533 ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N3359 ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N3360 ));
	// LUT = (~I0 & ~I1 & ~I3 & ~I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N101_10/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111111111011101110111111101110))
        \CLMA_66_96/FYD/FYC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N2583 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N3359 ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N3360 ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_10 ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d [1] ));
	// LUT = (I3 & I4) | (~I2 & I3) | (I1) | (I0) ;

    V_BUF \CLMA_66_96/RSMUX/V_BUF  (
            .Z (_N63),
            .I (_N64));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    V_BUF \CLMA_66_100/CEMUX/V_BUF  (
            .Z (\CLMA_66_100/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/frame_fifo_read.v:83

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1[0]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_100/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1 [0] ),
            .CE (\CLMA_66_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0 [0] ),
            .SR (\CLMA_66_100/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:83

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1[1]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_100/FF1/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1 [1] ),
            .CE (\CLMA_66_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0 [1] ),
            .SR (\CLMA_66_100/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:83

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N236_1_3/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111111000010101111111111001110))
        \CLMA_66_100/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N3383 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_1 ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_3 ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [3] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N228 ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [7] ));
	// LUT = (I1 & ~I4) | (I3) | (I0 & ~I2) ;

    V_BUF \CLMA_66_100/RSMUX/V_BUF  (
            .Z (\CLMA_66_100/ntRSCO ),
            .I (_N63));
	// ../source/sources_1/frame_fifo_read.v:83

    V_BUF \CLMA_66_128/CEMUX/V_BUF  (
            .Z (\CLMA_66_128/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_128/FF0/FF  (
            .Q (\frame_read_write_m0/read_fifo_aclr ),
            .CE (\CLMA_66_128/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_66_128/ntY0 ),
            .SR (\CLMA_66_128/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11101110111011100010001000100010))
        \CLMA_66_128/FYA/FY  (
            .Y (\CLMA_66_128/ntY0 ),
            .I0 (\frame_read_write_m0/read_fifo_aclr ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ));
	// LUT = (I1 & I4) | (I0 & ~I1) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_INV \CLMA_66_128/LRSPOLMUX/V_INV  (
            .Z (\CLMA_66_128/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_66_128/RSMUX/V_BUF  (
            .Z (\CLMA_66_128/ntRSCO ),
            .I (\CLMA_66_128/ntRS_P ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_66_136/CEMUX/V_BUF  (
            .Z (\CLMA_66_136/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_136/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3] ),
            .CE (\CLMA_66_136/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_66_136/ntY0 ),
            .SR (_N28));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_136/FF1/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6] ),
            .CE (\CLMA_66_136/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_66_136/ntY1 ),
            .SR (_N28));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_136/FF2/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4] ),
            .CE (\CLMA_66_136/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_66_136/ntY2 ),
            .SR (_N28));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01011010001100110101101011001100))
        \CLMA_66_136/FYA/FY  (
            .Y (\CLMA_66_136/ntY0 ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [3] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [4] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [4] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [3] ));
	// LUT = (I1 & ~I3 & ~I4) | (~I1 & ~I3 & I4) | (I0 & ~I2 & I3) | (~I0 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00110101110001010011101011001010))
        \CLMA_66_136/FYB/FYC  (
            .Y (\CLMA_66_136/ntY1 ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [7] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [6] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [7] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [6] ));
	// LUT = (I0 & ~I2 & ~I4) | (~I0 & ~I2 & I4) | (I1 & I2 & ~I3) | (~I1 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/FYC/FY */ #(
            .INIT(32'b01010011101000110101110010101100))
        \CLMA_66_136/FYC/FY  (
            .Y (\CLMA_66_136/ntY2 ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [5] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [4] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [4] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [5] ));
	// LUT = (I1 & ~I2 & ~I4) | (~I1 & ~I2 & I4) | (I0 & I2 & ~I3) | (~I0 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_BUF \CLMA_66_136/RSMUX/V_BUF  (
            .Z (_N28),
            .I (\frame_read_write_m0/read_fifo_aclr ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_BUF \CLMA_66_140/CEMUX/V_BUF  (
            .Z (\CLMA_66_140/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_140/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [1] ),
            .CE (\CLMA_66_140/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_66_140/ntY0 ),
            .SR (_N27));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_140/FF1/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5] ),
            .CE (\CLMA_66_140/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_66_140/ntY1 ),
            .SR (_N27));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_140/FF3/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2] ),
            .CE (\CLMA_66_140/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_66_140/ntY3 ),
            .SR (_N27));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00110101110001010011101011001010))
        \CLMA_66_140/FYA/FY  (
            .Y (\CLMA_66_140/ntY0 ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [2] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [1] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [2] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [1] ));
	// LUT = (I0 & ~I2 & ~I4) | (~I0 & ~I2 & I4) | (I1 & I2 & ~I3) | (~I1 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00011011101100010100111011100100))
        \CLMA_66_140/FYB/FYC  (
            .Y (\CLMA_66_140/ntY1 ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [6] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [6] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [5] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [5] ));
	// LUT = (~I0 & I1 & ~I4) | (~I0 & ~I1 & I4) | (I0 & I2 & ~I3) | (I0 & ~I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N85[1]/gateop_perm/FYC/FY */ #(
            .INIT(32'b11011101110111011000100010001000))
        \CLMA_66_140/FYC/FY  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [1] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [1] ));
	// LUT = (~I0 & I4) | (I0 & I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b01010011101000110101110010101100))
        \CLMA_66_140/FYD/FYC  (
            .Y (\CLMA_66_140/ntY3 ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [3] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [3] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [2] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [2] ));
	// LUT = (I1 & ~I2 & ~I4) | (~I1 & ~I2 & I4) | (I0 & I2 & ~I3) | (~I0 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_BUF \CLMA_66_140/RSMUX/V_BUF  (
            .Z (_N27),
            .I (_N28));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_BUF \CLMA_66_144/CEMUX/V_BUF  (
            .Z (_N135),
            .I (\CLMA_66_144/ntCE_P ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_144/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [0] ),
            .CE (_N135),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [0] ),
            .SR (_N26));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_144/FF1/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [1] ),
            .CE (_N135),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [1] ),
            .SR (_N26));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_144/FF2/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [2] ),
            .CE (_N135),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [2] ),
            .SR (_N26));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_144/FF3/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [3] ),
            .CE (_N135),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [3] ),
            .SR (_N26));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_144/FYA/V_FY  (
            .COUT (\CLMA_66_144/ntCYA ),
            .S (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [0] ),
            .CIN (1'b0),
            .I0 (read_en),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N203),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_144/FYB/V_FY  (
            .COUT (\CLMA_66_144/ntCYB ),
            .S (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [1] ),
            .CIN (\CLMA_66_144/ntCYA ),
            .I0 (read_en),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [0] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [1] ),
            .I3 (1'b0),
            .I4 (_N178),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_144/FYC/V_FY  (
            .COUT (\CLMA_66_144/ntCYC ),
            .S (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [2] ),
            .CIN (\CLMA_66_144/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [2] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N178),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_144/FYD/V_FY  (
            .COUT (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N873 ),
            .S (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [3] ),
            .CIN (\CLMA_66_144/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N178),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_INV \CLMA_66_144/LCEPOLMUX/V_INV  (
            .Z (\CLMA_66_144/ntCE_P ),
            .I (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_BUF \CLMA_66_144/RSMUX/V_BUF  (
            .Z (_N26),
            .I (_N27));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_BUF \CLMA_66_148/CEMUX/V_BUF  (
            .Z (_N134),
            .I (_N135));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_148/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [4] ),
            .CE (_N134),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [4] ),
            .SR (_N25));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_148/FF1/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [5] ),
            .CE (_N134),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [5] ),
            .SR (_N25));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_148/FF2/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [6] ),
            .CE (_N134),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [6] ),
            .SR (_N25));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_148/FF3/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [7] ),
            .CE (_N134),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [7] ),
            .SR (_N25));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_148/FYA/V_FY  (
            .COUT (\CLMA_66_148/ntCYA ),
            .S (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [4] ),
            .CIN (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N873 ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N178),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_148/FYB/V_FY  (
            .COUT (\CLMA_66_148/ntCYB ),
            .S (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [5] ),
            .CIN (\CLMA_66_148/ntCYA ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N178),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_148/FYC/V_FY  (
            .COUT (\CLMA_66_148/ntCYC ),
            .S (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [6] ),
            .CIN (\CLMA_66_148/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N178),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_148/FYD/V_FY  (
            .COUT (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N877 ),
            .S (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [7] ),
            .CIN (\CLMA_66_148/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [7] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N178),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_BUF \CLMA_66_148/RSMUX/V_BUF  (
            .Z (_N25),
            .I (_N26));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_BUF \CLMA_66_152/CEMUX/V_BUF  (
            .Z (\CLMA_66_152/ntCECO ),
            .I (_N134));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[9]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_152/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [8] ),
            .CE (\CLMA_66_152/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [8] ),
            .SR (_N24));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[9]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_152/FF1/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [9] ),
            .CE (\CLMA_66_152/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [9] ),
            .SR (_N24));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[11]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_152/FF2/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [10] ),
            .CE (\CLMA_66_152/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [10] ),
            .SR (_N24));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[11]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_152/FF3/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin [11] ),
            .CE (\CLMA_66_152/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [11] ),
            .SR (_N24));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[9]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_152/FYA/V_FY  (
            .COUT (\CLMA_66_152/ntCYA ),
            .S (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [8] ),
            .CIN (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N877 ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N178),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[9]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_152/FYB/V_FY  (
            .COUT (\CLMA_66_152/ntCYB ),
            .S (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [9] ),
            .CIN (\CLMA_66_152/ntCYA ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [9] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N178),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[11]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_152/FYC/V_FY  (
            .COUT (\CLMA_66_152/ntCYC ),
            .S (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [10] ),
            .CIN (\CLMA_66_152/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [10] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N178),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[11]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_66_152/FYD/V_FY  (
            .COUT (),
            .S (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [11] ),
            .CIN (\CLMA_66_152/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin [11] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N178),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_BUF \CLMA_66_152/RSMUX/V_BUF  (
            .Z (_N24),
            .I (_N25));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_BUF \CLMA_66_156/CEMUX/V_BUF  (
            .Z (\CLMA_66_156/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_156/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10] ),
            .CE (\CLMA_66_156/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_66_156/ntY0 ),
            .SR (_N23));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[11]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_156/FF1/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [11] ),
            .CE (\CLMA_66_156/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [11] ),
            .SR (_N23));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_156/FF2/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9] ),
            .CE (\CLMA_66_156/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_66_156/ntY2 ),
            .SR (_N23));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_156/FF3/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7] ),
            .CE (\CLMA_66_156/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_66_156/ntY3 ),
            .SR (_N23));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00101000011111010111110100101000))
        \CLMA_66_156/FYA/FY  (
            .Y (\CLMA_66_156/ntY0 ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin [11] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [10] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [11] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [10] ));
	// LUT = (~I0 & I3 & ~I4) | (~I0 & ~I3 & I4) | (I0 & I1 & ~I2) | (I0 & ~I1 & I2) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[11]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11101110111011100010001000100010))
        \CLMA_66_156/FYB/FYC  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [11] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [11] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin [11] ));
	// LUT = (I1 & I4) | (I0 & ~I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00011011101100010100111011100100))
        \CLMA_66_156/FYC/FY  (
            .Y (\CLMA_66_156/ntY2 ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [9] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [9] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [10] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [10] ));
	// LUT = (~I0 & I1 & ~I4) | (~I0 & ~I1 & I4) | (I0 & I2 & ~I3) | (I0 & ~I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00111100010101010011110010101010))
        \CLMA_66_156/FYD/FYC  (
            .Y (\CLMA_66_156/ntY3 ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [7] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [8] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [7] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [8] ));
	// LUT = (I0 & ~I3 & ~I4) | (~I0 & ~I3 & I4) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_BUF \CLMA_66_156/RSMUX/V_BUF  (
            .Z (_N23),
            .I (_N24));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_BUF \CLMA_66_160/CEMUX/V_BUF  (
            .Z (\CLMA_66_160/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_66_160/FF3/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [8] ),
            .CE (\CLMA_66_160/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_66_160/ntY3 ),
            .SR (\CLMA_66_160/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N85[8]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11101110111011100010001000100010))
        \CLMA_66_160/FYA/FY  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [8] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [8] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [8] ));
	// LUT = (I1 & I4) | (I0 & ~I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N85[9]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11111111101010100000000010101010))
        \CLMA_66_160/FYB/FYC  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [9] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [9] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [9] ));
	// LUT = (I3 & I4) | (I0 & ~I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N85[10]/gateop_perm/FYC/FY */ #(
            .INIT(32'b11011101110111011000100010001000))
        \CLMA_66_160/FYC/FY  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [10] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [10] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [10] ));
	// LUT = (~I0 & I4) | (I0 & I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00011011101100010100111011100100))
        \CLMA_66_160/FYD/FYC  (
            .Y (\CLMA_66_160/ntY3 ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [8] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [8] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [9] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [9] ));
	// LUT = (~I0 & I1 & ~I4) | (~I0 & ~I1 & I4) | (I0 & I2 & ~I3) | (I0 & ~I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_BUF \CLMA_66_160/RSMUX/V_BUF  (
            .Z (\CLMA_66_160/ntRSCO ),
            .I (_N23));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_18/gateop_perm/FYA/FY */ #(
            .INIT(32'b01101001011010011001011010010110))
        \CLMA_70_52/FYA/FY  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [1] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [7] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N3433 ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [6] ),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [8] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I4) | (~I0 & I1 & ~I2 & ~I4) | (~I0 & ~I1 & I2 & ~I4) | (I0 & I1 & I2 & ~I4) | (~I0 & ~I1 & ~I2 & I4) | (I0 & I1 & ~I2 & I4) | (I0 & ~I1 & I2 & I4) | (~I0 & I1 & I2 & I4) ;

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_17/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMA_70_52/FYB/FYC  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N3433 ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [3] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [4] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [2] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [5] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [1] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_8/gateop_perm/FYC/FY */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMA_70_52/FYC/FY  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [3] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [3] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [4] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [6] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [5] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [7] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N29_7/gateop_perm/FYD/FYC */ #(
            .INIT(32'b01101001011010011001011010010110))
        \CLMA_70_52/FYD/FYC  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [2] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [7] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [6] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [8] ),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N3432 ));
	// LUT = (I0 & ~I1 & ~I2 & ~I4) | (~I0 & I1 & ~I2 & ~I4) | (~I0 & ~I1 & I2 & ~I4) | (I0 & I1 & I2 & ~I4) | (~I0 & ~I1 & ~I2 & I4) | (I0 & I1 & ~I2 & I4) | (I0 & ~I1 & I2 & I4) | (~I0 & I1 & I2 & I4) ;

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_11/gateop_perm/FYA/FY */ #(
            .INIT(32'b01100110100110011001100101100110))
        \CLMA_70_53/FYA/FY  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N3424 ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [3] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [1] ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [2] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [0] ));
	// LUT = (I0 & ~I1 & ~I3 & ~I4) | (~I0 & I1 & ~I3 & ~I4) | (~I0 & ~I1 & I3 & ~I4) | (I0 & I1 & I3 & ~I4) | (~I0 & ~I1 & ~I3 & I4) | (I0 & I1 & ~I3 & I4) | (I0 & ~I1 & I3 & I4) | (~I0 & I1 & I3 & I4) ;

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N29_6/gateop_perm/FYB/FYC */ #(
            .INIT(32'b01100110100110011001100101100110))
        \CLMA_70_53/FYB/FYC  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N3432 ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [5] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [3] ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [4] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [2] ));
	// LUT = (I0 & ~I1 & ~I3 & ~I4) | (~I0 & I1 & ~I3 & ~I4) | (~I0 & ~I1 & I3 & ~I4) | (I0 & I1 & I3 & ~I4) | (~I0 & ~I1 & ~I3 & I4) | (I0 & I1 & ~I3 & I4) | (I0 & ~I1 & I3 & I4) | (~I0 & I1 & I3 & I4) ;

    V_BUF \CLMA_70_56/CEMUX/V_BUF  (
            .Z (\CLMA_70_56/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_56/FF0/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [4] ),
            .CE (\CLMA_70_56/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [4] ),
            .SR (\CLMA_70_56/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_56/FF1/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [2] ),
            .CE (\CLMA_70_56/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [2] ),
            .SR (\CLMA_70_56/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_56/FF2/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [1] ),
            .CE (\CLMA_70_56/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [1] ),
            .SR (\CLMA_70_56/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_56/FF3/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [0] ),
            .CE (\CLMA_70_56/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [0] ),
            .SR (\CLMA_70_56/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_56/FFCD/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [3] ),
            .CE (\CLMA_70_56/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [3] ),
            .SR (\CLMA_70_56/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_12/gateop_perm/FYA/FY */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMA_70_56/FYA/FY  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [0] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [5] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [4] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [6] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N3424 ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [7] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;

    V_BUF \CLMA_70_56/RSMUX/V_BUF  (
            .Z (\CLMA_70_56/ntRSCO ),
            .I (\frame_read_write_m0/write_fifo_aclr ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_BUF \CLMA_70_57/CEMUX/V_BUF  (
            .Z (\CLMA_70_57/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_57/FF0/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [2] ),
            .CE (\CLMA_70_57/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [2] ),
            .SR (\CLMA_70_57/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_57/FF1/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [3] ),
            .CE (\CLMA_70_57/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [3] ),
            .SR (\CLMA_70_57/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_57/FF2/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [1] ),
            .CE (\CLMA_70_57/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [1] ),
            .SR (\CLMA_70_57/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_57/FF3/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [6] ),
            .CE (\CLMA_70_57/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [6] ),
            .SR (\CLMA_70_57/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_57/FFAB/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [0] ),
            .CE (\CLMA_70_57/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [0] ),
            .SR (\CLMA_70_57/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_BUF \CLMA_70_57/RSMUX/V_BUF  (
            .Z (\CLMA_70_57/ntRSCO ),
            .I (\frame_read_write_m0/write_fifo_aclr ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_BUF \CLMA_70_68/CEMUX/V_BUF  (
            .Z (\CLMA_70_68/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_68/FF0/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [2] ),
            .CE (\CLMA_70_68/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_70_68/ntY0 ),
            .SR (\CLMA_70_68/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_68/FF1/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [1] ),
            .CE (\CLMA_70_68/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_70_68/ntY1 ),
            .SR (\CLMA_70_68/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_68/FF2/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [11] ),
            .CE (\CLMA_70_68/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [11] ),
            .SR (\CLMA_70_68/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00110101110001010011101011001010))
        \CLMA_70_68/FYA/FY  (
            .Y (\CLMA_70_68/ntY0 ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [2] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [2] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [3] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [3] ));
	// LUT = (I0 & ~I2 & ~I4) | (~I0 & ~I2 & I4) | (I1 & I2 & ~I3) | (~I1 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00111100010101010011110010101010))
        \CLMA_70_68/FYB/FYC  (
            .Y (\CLMA_70_68/ntY1 ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [1] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [1] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [2] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [2] ));
	// LUT = (I0 & ~I3 & ~I4) | (~I0 & ~I3 & I4) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N80[0]/gateop_perm/FYC/FY */ #(
            .INIT(32'b10111011101110111000100010001000))
        \CLMA_70_68/FYC/FY  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [0] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [0] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [0] ));
	// LUT = (~I1 & I4) | (I0 & I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N80[1]/gateop_perm/FYD/FYC */ #(
            .INIT(32'b10101111101011111010000010100000))
        \CLMA_70_68/FYD/FYC  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [1] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [1] ),
            .I1 (1'b0),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty ),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [1] ));
	// LUT = (~I2 & I4) | (I0 & I2) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    V_BUF \CLMA_70_68/RSMUX/V_BUF  (
            .Z (\CLMA_70_68/ntRSCO ),
            .I (\frame_read_write_m0/write_fifo_aclr ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_BUF \CLMA_70_69/CEMUX/V_BUF  (
            .Z (\CLMA_70_69/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_69/FF0/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [3] ),
            .CE (\CLMA_70_69/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_70_69/ntY0 ),
            .SR (\CLMA_70_69/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_69/FF1/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [6] ),
            .CE (\CLMA_70_69/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [6] ),
            .SR (\CLMA_70_69/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_69/FF2/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [10] ),
            .CE (\CLMA_70_69/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [10] ),
            .SR (\CLMA_70_69/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_69/FF3/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [4] ),
            .CE (\CLMA_70_69/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [4] ),
            .SR (\CLMA_70_69/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01010011101000110101110010101100))
        \CLMA_70_69/FYA/FY  (
            .Y (\CLMA_70_69/ntY0 ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [3] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [4] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [4] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [3] ));
	// LUT = (I1 & ~I2 & ~I4) | (~I1 & ~I2 & I4) | (I0 & I2 & ~I3) | (~I0 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N80[3]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11011101110111011000100010001000))
        \CLMA_70_69/FYB/FYC  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [3] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [3] ));
	// LUT = (~I0 & I4) | (I0 & I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N80[2]/gateop_perm/FYC/FY */ #(
            .INIT(32'b10111011101110111000100010001000))
        \CLMA_70_69/FYC/FY  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [2] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [2] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [2] ));
	// LUT = (~I1 & I4) | (I0 & I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    V_BUF \CLMA_70_69/RSMUX/V_BUF  (
            .Z (\CLMA_70_69/ntRSCO ),
            .I (\frame_read_write_m0/write_fifo_aclr ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N80[5]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11011101110111011000100010001000))
        \CLMA_70_72/FYA/FY  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [5] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [5] ));
	// LUT = (~I0 & I4) | (I0 & I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N80[4]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11011101110111011000100010001000))
        \CLMA_70_73/FYA/FY  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [4] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [4] ));
	// LUT = (~I0 & I4) | (I0 & I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N106_4/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMA_70_73/FYB/FYC  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [6] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [9] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [10] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [11] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [8] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [7] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N106_3/gateop_perm/FYC/FY */ #(
            .INIT(32'b00111100110000111100001100111100))
        \CLMA_70_73/FYC/FY  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [7] ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [8] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [11] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [10] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [9] ));
	// LUT = (I1 & ~I2 & ~I3 & ~I4) | (~I1 & I2 & ~I3 & ~I4) | (~I1 & ~I2 & I3 & ~I4) | (I1 & I2 & I3 & ~I4) | (~I1 & ~I2 & ~I3 & I4) | (I1 & I2 & ~I3 & I4) | (I1 & ~I2 & I3 & I4) | (~I1 & I2 & I3 & I4) ;

    V_LUT5CARRY /* u_aq_axi_master/N120_12/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_81/FYA/V_FY  (
            .COUT (\CLMA_70_81/ntCYA ),
            .S (\u_aq_axi_master/N120 [11] ),
            .CIN (1'b0),
            .I0 (s00_axi_awaddr[11]),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N202),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:264

    V_LUT5CARRY /* u_aq_axi_master/N120_12/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_81/FYB/V_FY  (
            .COUT (\CLMA_70_81/ntCYB ),
            .S (\u_aq_axi_master/N120 [12] ),
            .CIN (\CLMA_70_81/ntCYA ),
            .I0 (s00_axi_awaddr[11]),
            .I1 (s00_axi_awaddr[12]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:264

    V_LUT5CARRY /* u_aq_axi_master/N120_14/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_81/FYC/V_FY  (
            .COUT (\CLMA_70_81/ntCYC ),
            .S (\u_aq_axi_master/N120 [13] ),
            .CIN (\CLMA_70_81/ntCYB ),
            .I0 (1'b0),
            .I1 (s00_axi_awaddr[13]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:264

    V_LUT5CARRY /* u_aq_axi_master/N120_14/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_81/FYD/V_FY  (
            .COUT (\u_aq_axi_master/_N948 ),
            .S (\u_aq_axi_master/N120 [14] ),
            .CIN (\CLMA_70_81/ntCYC ),
            .I0 (1'b0),
            .I1 (s00_axi_awaddr[14]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:264

    V_LUT5CARRY /* u_aq_axi_master/N120_16/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_85/FYA/V_FY  (
            .COUT (\CLMA_70_85/ntCYA ),
            .S (\u_aq_axi_master/N120 [15] ),
            .CIN (\u_aq_axi_master/_N948 ),
            .I0 (1'b0),
            .I1 (s00_axi_awaddr[15]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:264

    V_LUT5CARRY /* u_aq_axi_master/N120_16/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_85/FYB/V_FY  (
            .COUT (\CLMA_70_85/ntCYB ),
            .S (\u_aq_axi_master/N120 [16] ),
            .CIN (\CLMA_70_85/ntCYA ),
            .I0 (1'b0),
            .I1 (s00_axi_awaddr[16]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:264

    V_LUT5CARRY /* u_aq_axi_master/N120_18/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_85/FYC/V_FY  (
            .COUT (\CLMA_70_85/ntCYC ),
            .S (\u_aq_axi_master/N120 [17] ),
            .CIN (\CLMA_70_85/ntCYB ),
            .I0 (1'b0),
            .I1 (s00_axi_awaddr[17]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:264

    V_LUT5CARRY /* u_aq_axi_master/N120_18/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_85/FYD/V_FY  (
            .COUT (\u_aq_axi_master/_N952 ),
            .S (\u_aq_axi_master/N120 [18] ),
            .CIN (\CLMA_70_85/ntCYC ),
            .I0 (1'b0),
            .I1 (s00_axi_awaddr[18]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:264

    V_BUF \CLMA_70_88/CEMUX/V_BUF  (
            .Z (\CLMA_70_88/ntCECO ),
            .I (\CLMS_86_81/ntY0 ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[16]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_88/FF0/FF  (
            .Q (s00_axi_awaddr[16]),
            .CE (\CLMA_70_88/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_70_88/ntY0 ),
            .SR (\CLMA_70_88/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[18]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_88/FF1/FF  (
            .Q (s00_axi_awaddr[18]),
            .CE (\CLMA_70_88/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_70_88/ntY1 ),
            .SR (\CLMA_70_88/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[15]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_88/FF2/FF  (
            .Q (s00_axi_awaddr[15]),
            .CE (\CLMA_70_88/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_70_88/ntY2 ),
            .SR (\CLMA_70_88/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[21]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_88/FF3/FF  (
            .Q (s00_axi_awaddr[21]),
            .CE (\CLMA_70_88/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_70_88/ntY3 ),
            .SR (\CLMA_70_88/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[16]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10111011111111111000100000000000))
        \CLMA_70_88/FYA/FY  (
            .Y (\CLMA_70_88/ntY0 ),
            .I0 (wr_burst_addr[13]),
            .I1 (wr_burst_req),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/wr_state_0 ),
            .I4 (\u_aq_axi_master/N120 [16] ));
	// LUT = (~I3 & I4) | (~I1 & I4) | (I0 & I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[18]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10111011111111111000100000000000))
        \CLMA_70_88/FYB/FYC  (
            .Y (\CLMA_70_88/ntY1 ),
            .I0 (wr_burst_addr[15]),
            .I1 (wr_burst_req),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/wr_state_0 ),
            .I4 (\u_aq_axi_master/N120 [18] ));
	// LUT = (~I3 & I4) | (~I1 & I4) | (I0 & I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[15]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11011101111111111000100000000000))
        \CLMA_70_88/FYC/FY  (
            .Y (\CLMA_70_88/ntY2 ),
            .I0 (wr_burst_req),
            .I1 (wr_burst_addr[12]),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/wr_state_0 ),
            .I4 (\u_aq_axi_master/N120 [15] ));
	// LUT = (~I3 & I4) | (~I0 & I4) | (I0 & I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[21]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11011101111111111000100000000000))
        \CLMA_70_88/FYD/FYC  (
            .Y (\CLMA_70_88/ntY3 ),
            .I0 (\u_aq_axi_master/wr_state_0 ),
            .I1 (wr_burst_addr[18]),
            .I2 (1'b0),
            .I3 (wr_burst_req),
            .I4 (\u_aq_axi_master/N120 [21] ));
	// LUT = (~I3 & I4) | (~I0 & I4) | (I0 & I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_INV \CLMA_70_88/LRSPOLMUX/V_INV  (
            .Z (\CLMA_70_88/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_70_88/RSMUX/V_BUF  (
            .Z (\CLMA_70_88/ntRSCO ),
            .I (\CLMA_70_88/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5CARRY /* u_aq_axi_master/N120_20/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_89/FYA/V_FY  (
            .COUT (\CLMA_70_89/ntCYA ),
            .S (\u_aq_axi_master/N120 [19] ),
            .CIN (\u_aq_axi_master/_N952 ),
            .I0 (1'b0),
            .I1 (s00_axi_awaddr[19]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:264

    V_LUT5CARRY /* u_aq_axi_master/N120_20/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_89/FYB/V_FY  (
            .COUT (\CLMA_70_89/ntCYB ),
            .S (\u_aq_axi_master/N120 [20] ),
            .CIN (\CLMA_70_89/ntCYA ),
            .I0 (1'b0),
            .I1 (s00_axi_awaddr[20]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:264

    V_LUT5CARRY /* u_aq_axi_master/N120_22/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_89/FYC/V_FY  (
            .COUT (\CLMA_70_89/ntCYC ),
            .S (\u_aq_axi_master/N120 [21] ),
            .CIN (\CLMA_70_89/ntCYB ),
            .I0 (1'b0),
            .I1 (s00_axi_awaddr[21]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:264

    V_LUT5CARRY /* u_aq_axi_master/N120_22/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_89/FYD/V_FY  (
            .COUT (\u_aq_axi_master/_N956 ),
            .S (\u_aq_axi_master/N120 [22] ),
            .CIN (\CLMA_70_89/ntCYC ),
            .I0 (1'b0),
            .I1 (s00_axi_awaddr[22]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:264

    V_LUT5CARRY /* u_aq_axi_master/N120_24/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_93/FYA/V_FY  (
            .COUT (\CLMA_70_93/ntCYA ),
            .S (\u_aq_axi_master/N120 [23] ),
            .CIN (\u_aq_axi_master/_N956 ),
            .I0 (1'b0),
            .I1 (s00_axi_awaddr[23]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:264

    V_LUT5CARRY /* u_aq_axi_master/N120_24/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_93/FYB/V_FY  (
            .COUT (\CLMA_70_93/ntCYB ),
            .S (\u_aq_axi_master/N120 [24] ),
            .CIN (\CLMA_70_93/ntCYA ),
            .I0 (1'b0),
            .I1 (s00_axi_awaddr[24]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:264

    V_LUT5CARRY /* u_aq_axi_master/N120_26/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_93/FYC/V_FY  (
            .COUT (\CLMA_70_93/ntCYC ),
            .S (\u_aq_axi_master/N120 [25] ),
            .CIN (\CLMA_70_93/ntCYB ),
            .I0 (1'b0),
            .I1 (s00_axi_awaddr[25]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:264

    V_LUT5CARRY /* u_aq_axi_master/N120_26/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_93/FYD/V_FY  (
            .COUT (\u_aq_axi_master/_N960 ),
            .S (\u_aq_axi_master/N120 [26] ),
            .CIN (\CLMA_70_93/ntCYC ),
            .I0 (1'b0),
            .I1 (s00_axi_awaddr[26]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:264

    V_LUT5CARRY /* u_aq_axi_master/N120_28/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_97/FYA/V_FY  (
            .COUT (\CLMA_70_97/ntCYA ),
            .S (\u_aq_axi_master/N120 [27] ),
            .CIN (\u_aq_axi_master/_N960 ),
            .I0 (1'b0),
            .I1 (s00_axi_awaddr[27]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:264

    V_LUT5CARRY /* u_aq_axi_master/N120_28/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_97/FYB/V_FY  (
            .COUT (\CLMA_70_97/ntCYB ),
            .S (\u_aq_axi_master/N120 [28] ),
            .CIN (\CLMA_70_97/ntCYA ),
            .I0 (1'b0),
            .I1 (s00_axi_awaddr[28]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:264

    V_LUT5CARRY /* u_aq_axi_master/N120_30/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_97/FYC/V_FY  (
            .COUT (\CLMA_70_97/ntCYC ),
            .S (\u_aq_axi_master/N120 [29] ),
            .CIN (\CLMA_70_97/ntCYB ),
            .I0 (1'b0),
            .I1 (s00_axi_awaddr[29]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:264

    V_LUT5CARRY /* u_aq_axi_master/N120_30/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_97/FYD/V_FY  (
            .COUT (\u_aq_axi_master/_N964 ),
            .S (\u_aq_axi_master/N120 [30] ),
            .CIN (\CLMA_70_97/ntCYC ),
            .I0 (1'b0),
            .I1 (s00_axi_awaddr[30]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:264

    V_LUT5CARRY /* u_aq_axi_master/N120_32/gateop/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_101/FYA/V_FY  (
            .COUT (),
            .S (\u_aq_axi_master/N120 [31] ),
            .CIN (\u_aq_axi_master/_N964 ),
            .I0 (1'b0),
            .I1 (s00_axi_awaddr[31]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:264

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N23_1/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_104/FYA/V_FY  (
            .COUT (\CLMA_70_104/ntCYA ),
            .S (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N277 [0] ),
            .CIN (1'b0),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [0] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N199),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:93

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N23_1/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_104/FYB/V_FY  (
            .COUT (\CLMA_70_104/ntCYB ),
            .S (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N277 [1] ),
            .CIN (\CLMA_70_104/ntCYA ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:93

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N23_3/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_104/FYC/V_FY  (
            .COUT (\CLMA_70_104/ntCYC ),
            .S (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N277 [2] ),
            .CIN (\CLMA_70_104/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [2] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:93

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N23_3/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_104/FYD/V_FY  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N1005 ),
            .S (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N277 [3] ),
            .CIN (\CLMA_70_104/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:93

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N23_5/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_108/FYA/V_FY  (
            .COUT (\CLMA_70_108/ntCYA ),
            .S (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N277 [4] ),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N1005 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:93

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N23_5/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_108/FYB/V_FY  (
            .COUT (\CLMA_70_108/ntCYB ),
            .S (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N277 [5] ),
            .CIN (\CLMA_70_108/ntCYA ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:93

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N23_7/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_108/FYC/V_FY  (
            .COUT (\CLMA_70_108/ntCYC ),
            .S (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N277 [6] ),
            .CIN (\CLMA_70_108/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:93

    V_LUT5CARRY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N23_7/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_108/FYD/V_FY  (
            .COUT (),
            .S (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N277 [7] ),
            .CIN (\CLMA_70_108/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [7] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:93

    V_BUF \CLMA_70_125/CEMUX/V_BUF  (
            .Z (\CLMA_70_125/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_125/FF0/FF  (
            .Q (read_req_ack),
            .CE (\CLMA_70_125/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_70_125/ntY0 ),
            .SR (_N68));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10001000100010001101110110001000))
        \CLMA_70_125/FYA/FY  (
            .Y (\CLMA_70_125/ntY0 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I2 (1'b0),
            .I3 (read_req_ack),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/state_0 ));
	// LUT = (~I0 & I3 & ~I4) | (I0 & I1) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_INV \CLMA_70_125/LRSPOLMUX/V_INV  (
            .Z (\CLMA_70_125/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_70_125/RSMUX/V_BUF  (
            .Z (_N68),
            .I (\CLMA_70_125/ntRS_P ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_70_128/CEMUX/V_BUF  (
            .Z (\CLMA_70_128/ntCECO ),
            .I (\frame_read_write_m0/frame_fifo_read_m0/N163 ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/state_5/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_128/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/state_5 ),
            .CE (\CLMA_70_128/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_70_128/ntY0 ),
            .SR (\CLMA_70_128/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/state_1/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_128/FF1/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .CE (\CLMA_70_128/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_70_128/ntY1 ),
            .SR (\CLMA_70_128/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/state_5/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10101010000000001010101000000000))
        \CLMA_70_128/FYA/FY  (
            .Y (\CLMA_70_128/ntY0 ),
            .I0 (rd_burst_finish),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ),
            .I4 (1'b0));
	// LUT = (I0 & I3) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/state_1/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110010001100110011001000))
        \CLMA_70_128/FYB/FYC  (
            .Y (\CLMA_70_128/ntY1 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/state_0 ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/state_3 ),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/state_5 ),
            .I4 (1'b0));
	// LUT = (I1 & I3) | (I1 & I2) | (I0 & I1) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/N115_1_4/gateop_perm/FYC/FY */ #(
            .INIT(32'b11111111111111111111111111111110))
        \CLMA_70_128/FYC/FY  (
            .Y (\frame_read_write_m0/frame_fifo_read_m0/N115 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/state_2 ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/state_0 ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/state_3 ),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ));
	// LUT = (I4) | (I3) | (I2) | (I1) | (I0) ;

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/N163_1_3/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111111111111111111101011111000))
        \CLMA_70_128/FYD/FYC  (
            .Y (\frame_read_write_m0/frame_fifo_read_m0/_N3328 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/state_0 ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/state_5 ),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/state_3 ),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/state_6 ));
	// LUT = (I4) | (I0 & I3) | (I2) | (I0 & I1) ;

    V_INV \CLMA_70_128/LRSPOLMUX/V_INV  (
            .Z (\CLMA_70_128/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_70_128/RSMUX/V_BUF  (
            .Z (\CLMA_70_128/ntRSCO ),
            .I (\CLMA_70_128/ntRS_P ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_70_129/CEMUX/V_BUF  (
            .Z (\CLMA_70_129/ntCECO ),
            .I (\frame_read_write_m0/frame_fifo_read_m0/N163 ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/state_3/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_129/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/state_3 ),
            .CE (\CLMA_70_129/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_70_129/ntY0 ),
            .SR (\CLMA_70_129/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/state_6/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_129/FF1/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/state_6 ),
            .CE (\CLMA_70_129/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_70_129/ntY1 ),
            .SR (\CLMA_70_129/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/state_0/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_129/FF2/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/state_0 ),
            .CE (\CLMA_70_129/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/frame_fifo_read_m0/state_6 ),
            .SR (\CLMA_70_129/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/state_2/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_129/FF3/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/state_2 ),
            .CE (\CLMA_70_129/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_70_129/ntY3 ),
            .SR (\CLMA_70_129/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/state_3/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000110000001010101011101010))
        \CLMA_70_129/FYA/FY  (
            .Y (\CLMA_70_129/ntY0 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/state_2 ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/state_5 ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/N100 ),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/N61 ));
	// LUT = (I0 & ~I4) | (I1 & I2 & ~I3) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/state_6/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000011001100000000))
        \CLMA_70_129/FYB/FYC  (
            .Y (\CLMA_70_129/ntY1 ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/state_5 ),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/N100 ));
	// LUT = (~I1 & I3 & ~I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/state_2/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b01010101000000000101010100000000))
        \CLMA_70_129/FYD/FYC  (
            .Y (\CLMA_70_129/ntY3 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I4 (1'b0));
	// LUT = (~I0 & I3) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_70_129/RSMUX/V_BUF  (
            .Z (\CLMA_70_129/ntRSCO ),
            .I (_N68));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5CARRY /* u_aq_axi_master/N227.fsub_1/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_140/FYA/V_FY  (
            .COUT (\CLMA_70_140/ntCYA ),
            .S (\u_aq_axi_master/N227 [0] ),
            .CIN (1'b0),
            .I0 (\u_aq_axi_master/reg_rd_len [11] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N203),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:368

    V_LUT5CARRY /* u_aq_axi_master/N227.fsub_1/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b10011001100110011110111011101110), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_140/FYB/V_FY  (
            .COUT (\CLMA_70_140/ntCYB ),
            .S (\u_aq_axi_master/N227 [1] ),
            .CIN (\CLMA_70_140/ntCYA ),
            .I0 (\u_aq_axi_master/reg_rd_len [11] ),
            .I1 (\u_aq_axi_master/reg_rd_len [12] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N178),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:368

    V_LUT5CARRY /* u_aq_axi_master/N227.fsub_3/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_140/FYC/V_FY  (
            .COUT (\CLMA_70_140/ntCYC ),
            .S (\u_aq_axi_master/N227 [2] ),
            .CIN (\CLMA_70_140/ntCYB ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/reg_rd_len [13] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/reg_rd_len [13] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:368

    V_LUT5CARRY /* u_aq_axi_master/N227.fsub_3/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_140/FYD/V_FY  (
            .COUT (\u_aq_axi_master/u_aq_axi_master/N227.co [4] ),
            .S (\u_aq_axi_master/N227 [3] ),
            .CIN (\CLMA_70_140/ntCYC ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/reg_rd_len [14] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/reg_rd_len [14] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:368

    V_BUF \CLMA_70_141/CEMUX/V_BUF  (
            .Z (_N152),
            .I (\u_aq_axi_master/N587 ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_len[11]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_141/FF1/FF  (
            .Q (\u_aq_axi_master/reg_rd_len [11] ),
            .CE (_N152),
            .CK (ntclkbufg_1),
            .D (\CLMA_70_141/ntY1 ),
            .SR (_N90));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_len[12]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_141/FF2/FF  (
            .Q (\u_aq_axi_master/reg_rd_len [12] ),
            .CE (_N152),
            .CK (ntclkbufg_1),
            .D (\CLMA_70_141/ntY2 ),
            .SR (_N90));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/N369_18/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000000000010000000000000000))
        \CLMA_70_141/FYA/FY  (
            .Y (\u_aq_axi_master/_N3289 ),
            .I0 (\u_aq_axi_master/reg_rd_len [19] ),
            .I1 (\u_aq_axi_master/reg_rd_len [17] ),
            .I2 (\u_aq_axi_master/reg_rd_len [20] ),
            .I3 (\u_aq_axi_master/reg_rd_len [18] ),
            .I4 (\u_aq_axi_master/_N3284 ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & I4) ;

    V_LUT5 /* u_aq_axi_master/reg_rd_len[11]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10101010101010100011001100110011))
        \CLMA_70_141/FYB/FYC  (
            .Y (\CLMA_70_141/ntY1 ),
            .I0 (\u_aq_axi_master/N227 [0] ),
            .I1 (rd_burst_len[7]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/rd_state_2 ));
	// LUT = (~I1 & ~I4) | (I0 & I4) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_len[12]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10101010101010100011001100110011))
        \CLMA_70_141/FYC/FY  (
            .Y (\CLMA_70_141/ntY2 ),
            .I0 (\u_aq_axi_master/N227 [1] ),
            .I1 (rd_burst_len[7]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/rd_state_2 ));
	// LUT = (~I1 & ~I4) | (I0 & I4) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_INV \CLMA_70_141/LRSPOLMUX/V_INV  (
            .Z (\CLMA_70_141/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_70_141/RSMUX/V_BUF  (
            .Z (_N90),
            .I (\CLMA_70_141/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5CARRY /* u_aq_axi_master/N227.fsub_5/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_144/FYA/V_FY  (
            .COUT (\CLMA_70_144/ntCYA ),
            .S (\u_aq_axi_master/N227 [4] ),
            .CIN (\u_aq_axi_master/u_aq_axi_master/N227.co [4] ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/reg_rd_len [15] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/reg_rd_len [15] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:368

    V_LUT5CARRY /* u_aq_axi_master/N227.fsub_5/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_144/FYB/V_FY  (
            .COUT (\CLMA_70_144/ntCYB ),
            .S (\u_aq_axi_master/N227 [5] ),
            .CIN (\CLMA_70_144/ntCYA ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/reg_rd_len [16] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/reg_rd_len [16] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:368

    V_LUT5CARRY /* u_aq_axi_master/N227.fsub_7/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_144/FYC/V_FY  (
            .COUT (\CLMA_70_144/ntCYC ),
            .S (\u_aq_axi_master/N227 [6] ),
            .CIN (\CLMA_70_144/ntCYB ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/reg_rd_len [17] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/reg_rd_len [17] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:368

    V_LUT5CARRY /* u_aq_axi_master/N227.fsub_7/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_144/FYD/V_FY  (
            .COUT (\u_aq_axi_master/u_aq_axi_master/N227.co [8] ),
            .S (\u_aq_axi_master/N227 [7] ),
            .CIN (\CLMA_70_144/ntCYC ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/reg_rd_len [18] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/reg_rd_len [18] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:368

    V_BUF \CLMA_70_145/CEMUX/V_BUF  (
            .Z (\CLMA_70_145/ntCECO ),
            .I (_N152));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_len[17]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_145/FF0/FF  (
            .Q (\u_aq_axi_master/reg_rd_len [17] ),
            .CE (\CLMA_70_145/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_70_145/ntY0 ),
            .SR (\CLMA_70_145/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_len[18]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_145/FF1/FF  (
            .Q (\u_aq_axi_master/reg_rd_len [18] ),
            .CE (\CLMA_70_145/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_70_145/ntY1 ),
            .SR (\CLMA_70_145/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_len[19]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_145/FF2/FF  (
            .Q (\u_aq_axi_master/reg_rd_len [19] ),
            .CE (\CLMA_70_145/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_70_145/ntY2 ),
            .SR (\CLMA_70_145/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_len[20]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_145/FF3/FF  (
            .Q (\u_aq_axi_master/reg_rd_len [20] ),
            .CE (\CLMA_70_145/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_70_145/ntY3 ),
            .SR (\CLMA_70_145/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_len[17]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11011101110111010001000100010001))
        \CLMA_70_145/FYA/FY  (
            .Y (\CLMA_70_145/ntY0 ),
            .I0 (rd_burst_len[7]),
            .I1 (\u_aq_axi_master/rd_state_2 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N227 [6] ));
	// LUT = (I1 & I4) | (~I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_len[18]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10001011100010111000101110001011))
        \CLMA_70_145/FYB/FYC  (
            .Y (\CLMA_70_145/ntY1 ),
            .I0 (\u_aq_axi_master/N227 [7] ),
            .I1 (\u_aq_axi_master/rd_state_2 ),
            .I2 (rd_burst_len[7]),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = (~I1 & ~I2) | (I0 & I1) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_len[19]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000101010101010101))
        \CLMA_70_145/FYC/FY  (
            .Y (\CLMA_70_145/ntY2 ),
            .I0 (rd_burst_len[7]),
            .I1 (\u_aq_axi_master/N227 [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/rd_state_2 ));
	// LUT = (~I0 & ~I4) | (I1 & I4) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_len[20]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10001000100010001101110111011101))
        \CLMA_70_145/FYD/FYC  (
            .Y (\CLMA_70_145/ntY3 ),
            .I0 (\u_aq_axi_master/rd_state_2 ),
            .I1 (\u_aq_axi_master/N227 [9] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (rd_burst_len[7]));
	// LUT = (~I0 & ~I4) | (I0 & I1) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_70_145/RSMUX/V_BUF  (
            .Z (\CLMA_70_145/ntRSCO ),
            .I (_N90));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5CARRY /* u_aq_axi_master/N227.fsub_9/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_148/FYA/V_FY  (
            .COUT (\CLMA_70_148/ntCYA ),
            .S (\u_aq_axi_master/N227 [8] ),
            .CIN (\u_aq_axi_master/u_aq_axi_master/N227.co [8] ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/reg_rd_len [19] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/reg_rd_len [19] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:368

    V_LUT5CARRY /* u_aq_axi_master/N227.fsub_9/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_148/FYB/V_FY  (
            .COUT (\CLMA_70_148/ntCYB ),
            .S (\u_aq_axi_master/N227 [9] ),
            .CIN (\CLMA_70_148/ntCYA ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/reg_rd_len [20] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/reg_rd_len [20] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:368

    V_LUT5CARRY /* u_aq_axi_master/N227.fsub_11/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_148/FYC/V_FY  (
            .COUT (\CLMA_70_148/ntCYC ),
            .S (\u_aq_axi_master/N227 [10] ),
            .CIN (\CLMA_70_148/ntCYB ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/reg_rd_len [21] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/reg_rd_len [21] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:368

    V_LUT5CARRY /* u_aq_axi_master/N227.fsub_11/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_148/FYD/V_FY  (
            .COUT (\u_aq_axi_master/u_aq_axi_master/N227.co [12] ),
            .S (\u_aq_axi_master/N227 [11] ),
            .CIN (\CLMA_70_148/ntCYC ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/reg_rd_len [22] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/reg_rd_len [22] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:368

    V_LUT5CARRY /* u_aq_axi_master/N227.fsub_13/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_152/FYA/V_FY  (
            .COUT (\CLMA_70_152/ntCYA ),
            .S (\u_aq_axi_master/N227 [12] ),
            .CIN (\u_aq_axi_master/u_aq_axi_master/N227.co [12] ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/reg_rd_len [23] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/reg_rd_len [23] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:368

    V_LUT5CARRY /* u_aq_axi_master/N227.fsub_13/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_152/FYB/V_FY  (
            .COUT (\CLMA_70_152/ntCYB ),
            .S (\u_aq_axi_master/N227 [13] ),
            .CIN (\CLMA_70_152/ntCYA ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/reg_rd_len [24] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/reg_rd_len [24] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:368

    V_LUT5CARRY /* u_aq_axi_master/N227.fsub_15/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_152/FYC/V_FY  (
            .COUT (\CLMA_70_152/ntCYC ),
            .S (\u_aq_axi_master/N227 [14] ),
            .CIN (\CLMA_70_152/ntCYB ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/reg_rd_len [25] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/reg_rd_len [25] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:368

    V_LUT5CARRY /* u_aq_axi_master/N227.fsub_15/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_152/FYD/V_FY  (
            .COUT (\u_aq_axi_master/u_aq_axi_master/N227.co [16] ),
            .S (\u_aq_axi_master/N227 [15] ),
            .CIN (\CLMA_70_152/ntCYC ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/reg_rd_len [26] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/reg_rd_len [26] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:368

    V_LUT5 /* u_aq_axi_master/N369_19/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000000000010000000000000000))
        \CLMA_70_153/FYA/FY  (
            .Y (\u_aq_axi_master/_N3290 ),
            .I0 (\u_aq_axi_master/reg_rd_len [27] ),
            .I1 (\u_aq_axi_master/reg_rd_len [25] ),
            .I2 (\u_aq_axi_master/reg_rd_len [26] ),
            .I3 (\u_aq_axi_master/reg_rd_len [28] ),
            .I4 (\u_aq_axi_master/_N3286 ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & I4) ;

    V_LUT5 /* u_aq_axi_master/N369_15/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000100000001))
        \CLMA_70_153/FYB/FYC  (
            .Y (\u_aq_axi_master/_N3286 ),
            .I0 (\u_aq_axi_master/reg_rd_len [24] ),
            .I1 (\u_aq_axi_master/reg_rd_len [22] ),
            .I2 (\u_aq_axi_master/reg_rd_len [23] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/reg_rd_len [21] ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I4) ;

    V_LUT5CARRY /* u_aq_axi_master/N227.fsub_17/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_156/FYA/V_FY  (
            .COUT (\CLMA_70_156/ntCYA ),
            .S (\u_aq_axi_master/N227 [16] ),
            .CIN (\u_aq_axi_master/u_aq_axi_master/N227.co [16] ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/reg_rd_len [27] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/reg_rd_len [27] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:368

    V_LUT5CARRY /* u_aq_axi_master/N227.fsub_17/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_156/FYB/V_FY  (
            .COUT (\CLMA_70_156/ntCYB ),
            .S (\u_aq_axi_master/N227 [17] ),
            .CIN (\CLMA_70_156/ntCYA ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/reg_rd_len [28] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/reg_rd_len [28] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:368

    V_LUT5CARRY /* u_aq_axi_master/N227.fsub_19/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_156/FYC/V_FY  (
            .COUT (\CLMA_70_156/ntCYC ),
            .S (\u_aq_axi_master/N227 [18] ),
            .CIN (\CLMA_70_156/ntCYB ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/reg_rd_len [29] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/reg_rd_len [29] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:368

    V_LUT5CARRY /* u_aq_axi_master/N227.fsub_19/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_156/FYD/V_FY  (
            .COUT (\u_aq_axi_master/u_aq_axi_master/N227.co [20] ),
            .S (\u_aq_axi_master/N227 [19] ),
            .CIN (\CLMA_70_156/ntCYC ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/reg_rd_len [30] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/reg_rd_len [30] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:368

    V_BUF \CLMA_70_157/CEMUX/V_BUF  (
            .Z (_N154),
            .I (\u_aq_axi_master/N587 ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_len[30]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_157/FF0/FF  (
            .Q (\u_aq_axi_master/reg_rd_len [30] ),
            .CE (_N154),
            .CK (ntclkbufg_1),
            .D (\CLMA_70_157/ntY0 ),
            .SR (_N92));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_len[29]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_157/FF1/FF  (
            .Q (\u_aq_axi_master/reg_rd_len [29] ),
            .CE (_N154),
            .CK (ntclkbufg_1),
            .D (\CLMA_70_157/ntY1 ),
            .SR (_N92));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_len[27]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_157/FF3/FF  (
            .Q (\u_aq_axi_master/reg_rd_len [27] ),
            .CE (_N154),
            .CK (ntclkbufg_1),
            .D (\CLMA_70_157/ntY3 ),
            .SR (_N92));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_len[30]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10101010101010100000000011111111))
        \CLMA_70_157/FYA/FY  (
            .Y (\CLMA_70_157/ntY0 ),
            .I0 (\u_aq_axi_master/N227 [19] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (rd_burst_len[7]),
            .I4 (\u_aq_axi_master/rd_state_2 ));
	// LUT = (~I3 & ~I4) | (I0 & I4) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_len[29]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000011111111))
        \CLMA_70_157/FYB/FYC  (
            .Y (\CLMA_70_157/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/N227 [18] ),
            .I2 (1'b0),
            .I3 (rd_burst_len[7]),
            .I4 (\u_aq_axi_master/rd_state_2 ));
	// LUT = (~I3 & ~I4) | (I1 & I4) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/N369_17/gateop_perm/FYC/FY */ #(
            .INIT(32'b00000000000000000000000000000001))
        \CLMA_70_157/FYC/FY  (
            .Y (\u_aq_axi_master/_N3288 ),
            .I0 (\u_aq_axi_master/reg_rd_len [29] ),
            .I1 (\u_aq_axi_master/reg_rd_len [12] ),
            .I2 (\u_aq_axi_master/reg_rd_len [30] ),
            .I3 (\u_aq_axi_master/reg_rd_len [31] ),
            .I4 (\u_aq_axi_master/reg_rd_len [11] ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & ~I4) ;

    V_LUT5 /* u_aq_axi_master/reg_rd_len[27]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10001000100010001101110111011101))
        \CLMA_70_157/FYD/FYC  (
            .Y (\CLMA_70_157/ntY3 ),
            .I0 (\u_aq_axi_master/rd_state_2 ),
            .I1 (\u_aq_axi_master/N227 [16] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (rd_burst_len[7]));
	// LUT = (~I0 & ~I4) | (I0 & I1) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_INV \CLMA_70_157/LRSPOLMUX/V_INV  (
            .Z (\CLMA_70_157/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_70_157/RSMUX/V_BUF  (
            .Z (_N92),
            .I (\CLMA_70_157/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5CARRY /* u_aq_axi_master/N227.fsub_21/gateop_perm/FYA/V_FY */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_70_160/FYA/V_FY  (
            .COUT (),
            .S (\u_aq_axi_master/N227 [20] ),
            .CIN (\u_aq_axi_master/u_aq_axi_master/N227.co [20] ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/reg_rd_len [31] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/reg_rd_len [31] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:368

    V_BUF \CLMA_70_161/CEMUX/V_BUF  (
            .Z (\CLMA_70_161/ntCECO ),
            .I (_N154));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_len[31]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_70_161/FF0/FF  (
            .Q (\u_aq_axi_master/reg_rd_len [31] ),
            .CE (\CLMA_70_161/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_70_161/ntY0 ),
            .SR (\CLMA_70_161/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_len[31]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10001000100010001011101110111011))
        \CLMA_70_161/FYA/FY  (
            .Y (\CLMA_70_161/ntY0 ),
            .I0 (\u_aq_axi_master/N227 [20] ),
            .I1 (\u_aq_axi_master/rd_state_2 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (rd_burst_len[7]));
	// LUT = (~I1 & ~I4) | (I0 & I1) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_70_161/RSMUX/V_BUF  (
            .Z (\CLMA_70_161/ntRSCO ),
            .I (_N92));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* GND_46/FYA/FY */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_78_52/FYA/FY  (
            .Y (_N193),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));

    V_BUF \CLMA_78_56/CEMUX/V_BUF  (
            .Z (\CLMA_78_56/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_56/FF0/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [1] ),
            .CE (\CLMA_78_56/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [1] ),
            .SR (\CLMA_78_56/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_56/FF1/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [2] ),
            .CE (\CLMA_78_56/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [2] ),
            .SR (\CLMA_78_56/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_56/FF2/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [3] ),
            .CE (\CLMA_78_56/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [3] ),
            .SR (\CLMA_78_56/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_56/FF3/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [1] ),
            .CE (\CLMA_78_56/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [1] ),
            .SR (\CLMA_78_56/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_56/FFAB/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [4] ),
            .CE (\CLMA_78_56/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [4] ),
            .SR (\CLMA_78_56/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_56/FFCD/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [5] ),
            .CE (\CLMA_78_56/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [5] ),
            .SR (\CLMA_78_56/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_BUF \CLMA_78_56/RSMUX/V_BUF  (
            .Z (\CLMA_78_56/ntRSCO ),
            .I (\frame_read_write_m0/write_fifo_aclr ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.eq_0/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_78_72/FYA/V_FY  (
            .COUT (\CLMA_78_72/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [0] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [0] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [1] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [1] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:216

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.eq_0/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_78_72/FYB/V_FY  (
            .COUT (\CLMA_78_72/ntCYB ),
            .S (),
            .CIN (\CLMA_78_72/ntCYA ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [2] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [2] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [3] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [3] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:216

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.eq_2/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_78_72/FYC/V_FY  (
            .COUT (\CLMA_78_72/ntCYC ),
            .S (),
            .CIN (\CLMA_78_72/ntCYB ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [4] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [4] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [5] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [5] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:216

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.eq_2/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_78_72/FYD/V_FY  (
            .COUT (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.co [6] ),
            .S (),
            .CIN (\CLMA_78_72/ntCYC ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [6] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [6] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [7] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [7] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:216

    V_BUF \CLMA_78_76/CEMUX/V_BUF  (
            .Z (\CLMA_78_76/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:211

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_76/FF1/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty ),
            .CE (\CLMA_78_76/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_76/ntY1 ),
            .SR (\CLMA_78_76/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:211

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/FYA/V_FY */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_78_76/FYA/V_FY  (
            .COUT (\CLMA_78_76/ntCYA ),
            .S (),
            .CIN (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.co [6] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [8] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [8] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [9] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [9] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:211

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/FYB/V_FY */ #(
            .INIT(32'b10100000000010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_78_76/FYB/V_FY  (
            .COUT (),
            .S (\CLMA_78_76/ntY1 ),
            .CIN (\CLMA_78_76/ntCYA ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [11] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [10] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:211

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N106_2/gateop_perm/FYC/FY */ #(
            .INIT(32'b10100101101001010101101001011010))
        \CLMA_78_76/FYC/FY  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [8] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [10] ),
            .I1 (1'b0),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [11] ),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [9] ));
	// LUT = (I0 & ~I2 & ~I4) | (~I0 & I2 & ~I4) | (~I0 & ~I2 & I4) | (I0 & I2 & I4) ;

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N106_1/gateop_perm/FYD/FYC */ #(
            .INIT(32'b00110011001100111100110011001100))
        \CLMA_78_76/FYD/FYC  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [9] ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [11] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [10] ));
	// LUT = (I1 & ~I4) | (~I1 & I4) ;

    V_BUF \CLMA_78_76/RSMUX/V_BUF  (
            .Z (\CLMA_78_76/ntRSCO ),
            .I (\frame_read_write_m0/write_fifo_aclr ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:211

    V_BUF \CLMA_78_84/CEMUX/V_BUF  (
            .Z (\CLMA_78_84/ntCECO ),
            .I (\CLMS_86_81/ntY0 ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[13]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_84/FF0/FF  (
            .Q (s00_axi_awaddr[13]),
            .CE (\CLMA_78_84/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_84/ntY0 ),
            .SR (\CLMA_78_84/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[14]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_84/FF1/FF  (
            .Q (s00_axi_awaddr[14]),
            .CE (\CLMA_78_84/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_84/ntY1 ),
            .SR (\CLMA_78_84/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[11]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_84/FF2/FF  (
            .Q (s00_axi_awaddr[11]),
            .CE (\CLMA_78_84/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_84/ntY2 ),
            .SR (\CLMA_78_84/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[12]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_84/FF3/FF  (
            .Q (s00_axi_awaddr[12]),
            .CE (\CLMA_78_84/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_84/ntY3 ),
            .SR (\CLMA_78_84/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[13]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11011101111111111000100000000000))
        \CLMA_78_84/FYA/FY  (
            .Y (\CLMA_78_84/ntY0 ),
            .I0 (wr_burst_req),
            .I1 (wr_burst_addr[10]),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/wr_state_0 ),
            .I4 (\u_aq_axi_master/N120 [13] ));
	// LUT = (~I3 & I4) | (~I0 & I4) | (I0 & I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[14]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10111011111111111000100000000000))
        \CLMA_78_84/FYB/FYC  (
            .Y (\CLMA_78_84/ntY1 ),
            .I0 (wr_burst_addr[11]),
            .I1 (\u_aq_axi_master/wr_state_0 ),
            .I2 (1'b0),
            .I3 (wr_burst_req),
            .I4 (\u_aq_axi_master/N120 [14] ));
	// LUT = (~I3 & I4) | (~I1 & I4) | (I0 & I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[11]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11011101111111111000100000000000))
        \CLMA_78_84/FYC/FY  (
            .Y (\CLMA_78_84/ntY2 ),
            .I0 (wr_burst_req),
            .I1 (wr_burst_addr[8]),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/wr_state_0 ),
            .I4 (\u_aq_axi_master/N120 [11] ));
	// LUT = (~I3 & I4) | (~I0 & I4) | (I0 & I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[12]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11011101111111111000100000000000))
        \CLMA_78_84/FYD/FYC  (
            .Y (\CLMA_78_84/ntY3 ),
            .I0 (wr_burst_req),
            .I1 (wr_burst_addr[9]),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/wr_state_0 ),
            .I4 (\u_aq_axi_master/N120 [12] ));
	// LUT = (~I3 & I4) | (~I0 & I4) | (I0 & I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_INV \CLMA_78_84/LRSPOLMUX/V_INV  (
            .Z (\CLMA_78_84/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_78_84/RSMUX/V_BUF  (
            .Z (\CLMA_78_84/ntRSCO ),
            .I (\CLMA_78_84/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_78_92/CEMUX/V_BUF  (
            .Z (_N156),
            .I (\CLMS_86_81/ntY0 ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[20]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_92/FF0/FF  (
            .Q (s00_axi_awaddr[20]),
            .CE (_N156),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_92/ntY0 ),
            .SR (_N95));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[19]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_92/FF1/FF  (
            .Q (s00_axi_awaddr[19]),
            .CE (_N156),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_92/ntY1 ),
            .SR (_N95));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[22]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_92/FF2/FF  (
            .Q (s00_axi_awaddr[22]),
            .CE (_N156),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_92/ntY2 ),
            .SR (_N95));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[17]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_92/FF3/FF  (
            .Q (s00_axi_awaddr[17]),
            .CE (_N156),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_92/ntY3 ),
            .SR (_N95));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[20]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11011101111111111000100000000000))
        \CLMA_78_92/FYA/FY  (
            .Y (\CLMA_78_92/ntY0 ),
            .I0 (\u_aq_axi_master/wr_state_0 ),
            .I1 (wr_burst_addr[17]),
            .I2 (1'b0),
            .I3 (wr_burst_req),
            .I4 (\u_aq_axi_master/N120 [20] ));
	// LUT = (~I3 & I4) | (~I0 & I4) | (I0 & I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[19]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11011101111111111000100000000000))
        \CLMA_78_92/FYB/FYC  (
            .Y (\CLMA_78_92/ntY1 ),
            .I0 (wr_burst_req),
            .I1 (wr_burst_addr[16]),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/wr_state_0 ),
            .I4 (\u_aq_axi_master/N120 [19] ));
	// LUT = (~I3 & I4) | (~I0 & I4) | (I0 & I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[22]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11111111011101111000100000000000))
        \CLMA_78_92/FYC/FY  (
            .Y (\CLMA_78_92/ntY2 ),
            .I0 (wr_burst_req),
            .I1 (\u_aq_axi_master/wr_state_0 ),
            .I2 (1'b0),
            .I3 (wr_burst_addr[19]),
            .I4 (\u_aq_axi_master/N120 [22] ));
	// LUT = (~I1 & I4) | (~I0 & I4) | (I0 & I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[17]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11110111111101111000000010000000))
        \CLMA_78_92/FYD/FYC  (
            .Y (\CLMA_78_92/ntY3 ),
            .I0 (wr_burst_req),
            .I1 (\u_aq_axi_master/wr_state_0 ),
            .I2 (wr_burst_addr[14]),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N120 [17] ));
	// LUT = (~I1 & I4) | (~I0 & I4) | (I0 & I1 & I2) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_INV \CLMA_78_92/LRSPOLMUX/V_INV  (
            .Z (\CLMA_78_92/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_78_92/RSMUX/V_BUF  (
            .Z (_N95),
            .I (\CLMA_78_92/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_78_96/CEMUX/V_BUF  (
            .Z (_N155),
            .I (_N156));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[23]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_96/FF0/FF  (
            .Q (s00_axi_awaddr[23]),
            .CE (_N155),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_96/ntY0 ),
            .SR (_N94));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[31]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_96/FF1/FF  (
            .Q (s00_axi_awaddr[31]),
            .CE (_N155),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_96/ntY1 ),
            .SR (_N94));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[23]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11011111110111111000000010000000))
        \CLMA_78_96/FYA/FY  (
            .Y (\CLMA_78_96/ntY0 ),
            .I0 (\u_aq_axi_master/wr_state_0 ),
            .I1 (wr_burst_addr[20]),
            .I2 (wr_burst_req),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N120 [23] ));
	// LUT = (~I2 & I4) | (~I0 & I4) | (I0 & I1 & I2) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[31]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b01110111011101110000000000000000))
        \CLMA_78_96/FYB/FYC  (
            .Y (\CLMA_78_96/ntY1 ),
            .I0 (\u_aq_axi_master/wr_state_0 ),
            .I1 (wr_burst_req),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N120 [31] ));
	// LUT = (~I1 & I4) | (~I0 & I4) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_78_96/RSMUX/V_BUF  (
            .Z (_N94),
            .I (_N95));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_78_100/CEMUX/V_BUF  (
            .Z (\CLMA_78_100/ntCECO ),
            .I (_N155));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[25]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_100/FF0/FF  (
            .Q (s00_axi_awaddr[25]),
            .CE (\CLMA_78_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_100/ntY0 ),
            .SR (\CLMA_78_100/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[24]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_100/FF1/FF  (
            .Q (s00_axi_awaddr[24]),
            .CE (\CLMA_78_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_100/ntY1 ),
            .SR (\CLMA_78_100/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[28]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_100/FF2/FF  (
            .Q (s00_axi_awaddr[28]),
            .CE (\CLMA_78_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_100/ntY2 ),
            .SR (\CLMA_78_100/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[29]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_100/FF3/FF  (
            .Q (s00_axi_awaddr[29]),
            .CE (\CLMA_78_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_100/ntY3 ),
            .SR (\CLMA_78_100/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[25]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11110111111101111000000010000000))
        \CLMA_78_100/FYA/FY  (
            .Y (\CLMA_78_100/ntY0 ),
            .I0 (wr_burst_req),
            .I1 (\u_aq_axi_master/wr_state_0 ),
            .I2 (wr_burst_addr[22]),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N120 [25] ));
	// LUT = (~I1 & I4) | (~I0 & I4) | (I0 & I1 & I2) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[24]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10111011111111111000100000000000))
        \CLMA_78_100/FYB/FYC  (
            .Y (\CLMA_78_100/ntY1 ),
            .I0 (wr_burst_addr[21]),
            .I1 (\u_aq_axi_master/wr_state_0 ),
            .I2 (1'b0),
            .I3 (wr_burst_req),
            .I4 (\u_aq_axi_master/N120 [24] ));
	// LUT = (~I3 & I4) | (~I1 & I4) | (I0 & I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[28]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b01110111011101110000000000000000))
        \CLMA_78_100/FYC/FY  (
            .Y (\CLMA_78_100/ntY2 ),
            .I0 (wr_burst_req),
            .I1 (\u_aq_axi_master/wr_state_0 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N120 [28] ));
	// LUT = (~I1 & I4) | (~I0 & I4) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[29]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b01010101111111110000000000000000))
        \CLMA_78_100/FYD/FYC  (
            .Y (\CLMA_78_100/ntY3 ),
            .I0 (wr_burst_req),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/wr_state_0 ),
            .I4 (\u_aq_axi_master/N120 [29] ));
	// LUT = (~I3 & I4) | (~I0 & I4) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_78_100/RSMUX/V_BUF  (
            .Z (\CLMA_78_100/ntRSCO ),
            .I (_N94));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* VCC_18/FYA/FY */ #(
            .INIT(32'b11111111111111111111111111111111))
        \CLMA_78_112/FYA/FY  (
            .Y (_N199),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = () ;

    V_LUT5 /* GND_43/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_78_112/FYB/FYC  (
            .Y (_N177),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));

    V_BUF \CLMA_78_116/CEMUX/V_BUF  (
            .Z (\CLMA_78_116/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_len_latch[4]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_116/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_len_latch [17] ),
            .CE (\CLMA_78_116/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_116/ntY0 ),
            .SR (_N67));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/read_len_latch[4]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11100010111000101010101010101010))
        \CLMA_78_116/FYA/FY  (
            .Y (\CLMA_78_116/ntY0 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/read_len_latch [17] ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I2 (\frame_read_write_m0/frame_fifo_write_m0/write_len_d1 [18] ),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ));
	// LUT = (I0 & ~I4) | (I1 & I2 & I4) | (I0 & ~I1) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/N193/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11111010111110101010101010101010))
        \CLMA_78_116/FYB/FYC  (
            .Y (\frame_read_write_m0/frame_fifo_read_m0/N193 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I1 (1'b0),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ),
            .I3 (1'b0),
            .I4 (rd_burst_finish));
	// LUT = (I2 & I4) | (I0) ;
	// ../source/sources_1/frame_fifo_read.v:123

    V_INV \CLMA_78_116/LRSPOLMUX/V_INV  (
            .Z (\CLMA_78_116/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_78_116/RSMUX/V_BUF  (
            .Z (_N67),
            .I (\CLMA_78_116/ntRS_P ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_78_120/CEMUX/V_BUF  (
            .Z (\CLMA_78_120/ntCECO ),
            .I (\frame_read_write_m0/frame_fifo_read_m0/N193 ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[13]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_120/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [13] ),
            .CE (\CLMA_78_120/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_120/ntY0 ),
            .SR (\CLMA_78_120/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[12]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_120/FF1/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [12] ),
            .CE (\CLMA_78_120/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_120/ntY1 ),
            .SR (\CLMA_78_120/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[11]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_120/FF2/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [11] ),
            .CE (\CLMA_78_120/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_120/ntY2 ),
            .SR (\CLMA_78_120/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[15]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_120/FF3/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [15] ),
            .CE (\CLMA_78_120/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_120/ntY3 ),
            .SR (\CLMA_78_120/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[13]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10100000101000000000000000000000))
        \CLMA_78_120/FYA/FY  (
            .Y (\CLMA_78_120/ntY0 ),
            .I0 (rd_burst_finish),
            .I1 (1'b0),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/N90 [13] ));
	// LUT = (I0 & I2 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[12]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMA_78_120/FYB/FYC  (
            .Y (\CLMA_78_120/ntY1 ),
            .I0 (rd_burst_finish),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/N90 [12] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ));
	// LUT = (I0 & I1 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[11]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMA_78_120/FYC/FY  (
            .Y (\CLMA_78_120/ntY2 ),
            .I0 (rd_burst_finish),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/N90 [11] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ));
	// LUT = (I0 & I1 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[15]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010000000000000000000000000))
        \CLMA_78_120/FYD/FYC  (
            .Y (\CLMA_78_120/ntY3 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/N90 [15] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ),
            .I4 (rd_burst_finish));
	// LUT = (I0 & I3 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_78_120/RSMUX/V_BUF  (
            .Z (\CLMA_78_120/ntRSCO ),
            .I (_N67));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/N211/gateop_perm/FYA/FY */ #(
            .INIT(32'b11011101110011000101010100000000))
        \CLMA_78_128/FYA/FY  (
            .Y (\frame_read_write_m0/frame_fifo_read_m0/N211 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/state_2 ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/N61 ));
	// LUT = (I1 & I4) | (~I0 & I3) ;
	// ../source/sources_1/frame_fifo_read.v:123

    V_BUF \CLMA_78_132/CEMUX/V_BUF  (
            .Z (\CLMA_78_132/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/frame_fifo_read.v:83

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_req_d2/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_132/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .CE (\CLMA_78_132/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/frame_fifo_read_m0/read_req_d1 ),
            .SR (\CLMA_78_132/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:83

    V_INV \CLMA_78_132/LRSPOLMUX/V_INV  (
            .Z (\CLMA_78_132/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_read.v:83

    V_BUF \CLMA_78_132/RSMUX/V_BUF  (
            .Z (\CLMA_78_132/ntRSCO ),
            .I (\CLMA_78_132/ntRS_P ));
	// ../source/sources_1/frame_fifo_read.v:83

    V_BUF \CLMA_78_140/CEMUX/V_BUF  (
            .Z (\CLMA_78_140/ntCECO ),
            .I (\u_aq_axi_master/N587 ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_len[16]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_140/FF0/FF  (
            .Q (\u_aq_axi_master/reg_rd_len [16] ),
            .CE (\CLMA_78_140/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_140/ntY0 ),
            .SR (\CLMA_78_140/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_len[14]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_140/FF1/FF  (
            .Q (\u_aq_axi_master/reg_rd_len [14] ),
            .CE (\CLMA_78_140/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_140/ntY1 ),
            .SR (\CLMA_78_140/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_len[13]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_140/FF2/FF  (
            .Q (\u_aq_axi_master/reg_rd_len [13] ),
            .CE (\CLMA_78_140/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_140/ntY2 ),
            .SR (\CLMA_78_140/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_len[16]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100111111110000000000110011))
        \CLMA_78_140/FYA/FY  (
            .Y (\CLMA_78_140/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_state_2 ),
            .I2 (1'b0),
            .I3 (rd_burst_len[7]),
            .I4 (\u_aq_axi_master/N227 [5] ));
	// LUT = (I1 & I4) | (~I1 & ~I3) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_len[14]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100111111110000000000110011))
        \CLMA_78_140/FYB/FYC  (
            .Y (\CLMA_78_140/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_state_2 ),
            .I2 (1'b0),
            .I3 (rd_burst_len[7]),
            .I4 (\u_aq_axi_master/N227 [3] ));
	// LUT = (I1 & I4) | (~I1 & ~I3) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_len[13]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11011101110111010001000100010001))
        \CLMA_78_140/FYC/FY  (
            .Y (\CLMA_78_140/ntY2 ),
            .I0 (rd_burst_len[7]),
            .I1 (\u_aq_axi_master/rd_state_2 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N227 [2] ));
	// LUT = (I1 & I4) | (~I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/N369_13/gateop_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000100000001))
        \CLMA_78_140/FYD/FYC  (
            .Y (\u_aq_axi_master/_N3284 ),
            .I0 (\u_aq_axi_master/reg_rd_len [15] ),
            .I1 (\u_aq_axi_master/reg_rd_len [14] ),
            .I2 (\u_aq_axi_master/reg_rd_len [16] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/reg_rd_len [13] ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I4) ;

    V_INV \CLMA_78_140/LRSPOLMUX/V_INV  (
            .Z (\CLMA_78_140/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_78_140/RSMUX/V_BUF  (
            .Z (\CLMA_78_140/ntRSCO ),
            .I (\CLMA_78_140/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_78_148/CEMUX/V_BUF  (
            .Z (_N153),
            .I (\u_aq_axi_master/N587 ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_len[21]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_148/FF0/FF  (
            .Q (\u_aq_axi_master/reg_rd_len [21] ),
            .CE (_N153),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_148/ntY0 ),
            .SR (_N91));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_len[22]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_148/FF1/FF  (
            .Q (\u_aq_axi_master/reg_rd_len [22] ),
            .CE (_N153),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_148/ntY1 ),
            .SR (_N91));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_len[28]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_148/FF2/FF  (
            .Q (\u_aq_axi_master/reg_rd_len [28] ),
            .CE (_N153),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_148/ntY2 ),
            .SR (_N91));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_len[15]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_148/FF3/FF  (
            .Q (\u_aq_axi_master/reg_rd_len [15] ),
            .CE (_N153),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_148/ntY3 ),
            .SR (_N91));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_len[21]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111001100110000000000110011))
        \CLMA_78_148/FYA/FY  (
            .Y (\CLMA_78_148/ntY0 ),
            .I0 (1'b0),
            .I1 (rd_burst_len[7]),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/rd_state_2 ),
            .I4 (\u_aq_axi_master/N227 [10] ));
	// LUT = (I3 & I4) | (~I1 & ~I3) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_len[22]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10111011101110110001000100010001))
        \CLMA_78_148/FYB/FYC  (
            .Y (\CLMA_78_148/ntY1 ),
            .I0 (\u_aq_axi_master/rd_state_2 ),
            .I1 (rd_burst_len[7]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N227 [11] ));
	// LUT = (I0 & I4) | (~I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_len[28]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11110000111111110000000000001111))
        \CLMA_78_148/FYC/FY  (
            .Y (\CLMA_78_148/ntY2 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/rd_state_2 ),
            .I3 (rd_burst_len[7]),
            .I4 (\u_aq_axi_master/N227 [17] ));
	// LUT = (I2 & I4) | (~I2 & ~I3) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_len[15]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10111011101110110001000100010001))
        \CLMA_78_148/FYD/FYC  (
            .Y (\CLMA_78_148/ntY3 ),
            .I0 (\u_aq_axi_master/rd_state_2 ),
            .I1 (rd_burst_len[7]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N227 [4] ));
	// LUT = (I0 & I4) | (~I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_INV \CLMA_78_148/LRSPOLMUX/V_INV  (
            .Z (\CLMA_78_148/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_78_148/RSMUX/V_BUF  (
            .Z (_N91),
            .I (\CLMA_78_148/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_78_152/CEMUX/V_BUF  (
            .Z (\CLMA_78_152/ntCECO ),
            .I (_N153));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_len[23]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_152/FF0/FF  (
            .Q (\u_aq_axi_master/reg_rd_len [23] ),
            .CE (\CLMA_78_152/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_152/ntY0 ),
            .SR (\CLMA_78_152/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_len[24]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_152/FF1/FF  (
            .Q (\u_aq_axi_master/reg_rd_len [24] ),
            .CE (\CLMA_78_152/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_152/ntY1 ),
            .SR (\CLMA_78_152/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_len[25]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_152/FF2/FF  (
            .Q (\u_aq_axi_master/reg_rd_len [25] ),
            .CE (\CLMA_78_152/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_152/ntY2 ),
            .SR (\CLMA_78_152/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_len[26]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_78_152/FF3/FF  (
            .Q (\u_aq_axi_master/reg_rd_len [26] ),
            .CE (\CLMA_78_152/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_78_152/ntY3 ),
            .SR (\CLMA_78_152/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_len[23]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11011101110111010001000100010001))
        \CLMA_78_152/FYA/FY  (
            .Y (\CLMA_78_152/ntY0 ),
            .I0 (rd_burst_len[7]),
            .I1 (\u_aq_axi_master/rd_state_2 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N227 [12] ));
	// LUT = (I1 & I4) | (~I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_len[24]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100000000001111111100110011))
        \CLMA_78_152/FYB/FYC  (
            .Y (\CLMA_78_152/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/rd_state_2 ),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/N227 [13] ),
            .I4 (rd_burst_len[7]));
	// LUT = (~I1 & ~I4) | (I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_len[25]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11011101110111010001000100010001))
        \CLMA_78_152/FYC/FY  (
            .Y (\CLMA_78_152/ntY2 ),
            .I0 (rd_burst_len[7]),
            .I1 (\u_aq_axi_master/rd_state_2 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N227 [14] ));
	// LUT = (I1 & I4) | (~I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_len[26]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11011101000100011101110100010001))
        \CLMA_78_152/FYD/FYC  (
            .Y (\CLMA_78_152/ntY3 ),
            .I0 (rd_burst_len[7]),
            .I1 (\u_aq_axi_master/rd_state_2 ),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/N227 [15] ),
            .I4 (1'b0));
	// LUT = (I1 & I3) | (~I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMA_78_152/RSMUX/V_BUF  (
            .Z (\CLMA_78_152/ntRSCO ),
            .I (_N91));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* VCC_16/FYA/FY */ #(
            .INIT(32'b11111111111111111111111111111111))
        \CLMA_78_244/FYA/FY  (
            .Y (_N213),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = () ;

    V_LUT5 /* GND_40/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_78_244/FYB/FYC  (
            .Y (_N194),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));

    V_LUT5 /* VCC_23/FYA/FY */ #(
            .INIT(32'b11111111111111111111111111111111))
        \CLMA_78_268/FYA/FY  (
            .Y (_N195),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = () ;

    V_LUT5 /* GND_33/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_78_268/FYB/FYC  (
            .Y (_N171),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));

    V_LUT5 /* dvi_encoder_m0/encb/N245_3[2]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111111000000001100100111001001))
        \CLMA_78_280/FYA/FY  (
            .Y (\dvi_encoder_m0/encb/nb1 [2] ),
            .I0 (\dvi_encoder_m0/encb/cnt [1] ),
            .I1 (\dvi_encoder_m0/encb/cnt [2] ),
            .I2 (\dvi_encoder_m0/encb/q_m_reg [8] ),
            .I3 (\dvi_encoder_m0/encb/N125 [2] ),
            .I4 (\dvi_encoder_m0/encb/N229 ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I4) | (I1 & I2 & ~I4) | (I0 & I1 & ~I4) | (I3 & I4) ;

    V_LUT5 /* VCC_14/FYA/FY */ #(
            .INIT(32'b11111111111111111111111111111111))
        \CLMA_78_304/FYA/FY  (
            .Y (_N198),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = () ;

    V_LUT5 /* GND_28/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_78_304/FYB/FYC  (
            .Y (_N174),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));

    V_LUT5 /* u_aq_axi_master/N323_6/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000000000000000000100000001))
        \CLMA_82_80/FYA/FY  (
            .Y (\u_aq_axi_master/_N3398 ),
            .I0 (s00_axi_awlen[2]),
            .I1 (s00_axi_awlen[3]),
            .I2 (s00_axi_awlen[1]),
            .I3 (1'b0),
            .I4 (s00_axi_awlen[0]));
	// LUT = (~I0 & ~I1 & ~I2 & ~I4) ;

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N81_8/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_84/FYA/V_FY  (
            .COUT (\CLMA_82_84/ntCYA ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N81 [7] ),
            .CIN (1'b0),
            .I0 (wr_burst_addr[7]),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N202),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:187

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N81_8/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_84/FYB/V_FY  (
            .COUT (\CLMA_82_84/ntCYB ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N81 [8] ),
            .CIN (\CLMA_82_84/ntCYA ),
            .I0 (wr_burst_addr[7]),
            .I1 (wr_burst_addr[8]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:187

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N81_10/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_84/FYC/V_FY  (
            .COUT (\CLMA_82_84/ntCYC ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N81 [9] ),
            .CIN (\CLMA_82_84/ntCYB ),
            .I0 (1'b0),
            .I1 (wr_burst_addr[9]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:187

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N81_10/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_84/FYD/V_FY  (
            .COUT (\frame_read_write_m0/frame_fifo_write_m0/_N842 ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N81 [10] ),
            .CIN (\CLMA_82_84/ntCYC ),
            .I0 (1'b0),
            .I1 (wr_burst_addr[10]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:187

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N81_12/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_88/FYA/V_FY  (
            .COUT (\CLMA_82_88/ntCYA ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N81 [11] ),
            .CIN (\frame_read_write_m0/frame_fifo_write_m0/_N842 ),
            .I0 (1'b0),
            .I1 (wr_burst_addr[11]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:187

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N81_12/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_88/FYB/V_FY  (
            .COUT (\CLMA_82_88/ntCYB ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N81 [12] ),
            .CIN (\CLMA_82_88/ntCYA ),
            .I0 (1'b0),
            .I1 (wr_burst_addr[12]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:187

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N81_14/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_88/FYC/V_FY  (
            .COUT (\CLMA_82_88/ntCYC ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N81 [13] ),
            .CIN (\CLMA_82_88/ntCYB ),
            .I0 (1'b0),
            .I1 (wr_burst_addr[13]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:187

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N81_14/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_88/FYD/V_FY  (
            .COUT (\frame_read_write_m0/frame_fifo_write_m0/_N846 ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N81 [14] ),
            .CIN (\CLMA_82_88/ntCYC ),
            .I0 (1'b0),
            .I1 (wr_burst_addr[14]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:187

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N81_16/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_92/FYA/V_FY  (
            .COUT (\CLMA_82_92/ntCYA ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N81 [15] ),
            .CIN (\frame_read_write_m0/frame_fifo_write_m0/_N846 ),
            .I0 (1'b0),
            .I1 (wr_burst_addr[15]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:187

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N81_16/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_92/FYB/V_FY  (
            .COUT (\CLMA_82_92/ntCYB ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N81 [16] ),
            .CIN (\CLMA_82_92/ntCYA ),
            .I0 (1'b0),
            .I1 (wr_burst_addr[16]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:187

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N81_18/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_92/FYC/V_FY  (
            .COUT (\CLMA_82_92/ntCYC ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N81 [17] ),
            .CIN (\CLMA_82_92/ntCYB ),
            .I0 (1'b0),
            .I1 (wr_burst_addr[17]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:187

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N81_18/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_92/FYD/V_FY  (
            .COUT (\frame_read_write_m0/frame_fifo_write_m0/_N850 ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N81 [18] ),
            .CIN (\CLMA_82_92/ntCYC ),
            .I0 (1'b0),
            .I1 (wr_burst_addr[18]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:187

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N81_20/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_96/FYA/V_FY  (
            .COUT (\CLMA_82_96/ntCYA ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N81 [19] ),
            .CIN (\frame_read_write_m0/frame_fifo_write_m0/_N850 ),
            .I0 (1'b0),
            .I1 (wr_burst_addr[19]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:187

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N81_20/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_96/FYB/V_FY  (
            .COUT (\CLMA_82_96/ntCYB ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N81 [20] ),
            .CIN (\CLMA_82_96/ntCYA ),
            .I0 (1'b0),
            .I1 (wr_burst_addr[20]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:187

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N81_22/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_96/FYC/V_FY  (
            .COUT (\CLMA_82_96/ntCYC ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N81 [21] ),
            .CIN (\CLMA_82_96/ntCYB ),
            .I0 (1'b0),
            .I1 (wr_burst_addr[21]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:187

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N81_22/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_96/FYD/V_FY  (
            .COUT (\frame_read_write_m0/frame_fifo_write_m0/_N854 ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N81 [22] ),
            .CIN (\CLMA_82_96/ntCYC ),
            .I0 (1'b0),
            .I1 (wr_burst_addr[22]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:187

    V_BUF \CLMA_82_100/CEMUX/V_BUF  (
            .Z (\CLMA_82_100/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/frame_fifo_read.v:83

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_82_100/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0 [1] ),
            .CE (\CLMA_82_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (read_addr_index[1]),
            .SR (\CLMA_82_100/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:83

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_82_100/FF2/FF  (
            .Q (\frame_read_write_m0/write_fifo_aclr ),
            .CE (\CLMA_82_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_82_100/ntY2 ),
            .SR (\CLMA_82_100/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N81_24/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_100/FYA/V_FY  (
            .COUT (\CLMA_82_100/ntCYA ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N81 [23] ),
            .CIN (\frame_read_write_m0/frame_fifo_write_m0/_N854 ),
            .I0 (1'b0),
            .I1 (wr_burst_addr[23]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:187

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N81_24/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_100/FYB/V_FY  (
            .COUT (),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N81 [24] ),
            .CIN (\CLMA_82_100/ntCYA ),
            .I0 (1'b0),
            .I1 (wr_burst_addr[24]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:187

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11101110111011100010001000100010))
        \CLMA_82_100/FYC/FY  (
            .Y (\CLMA_82_100/ntY2 ),
            .I0 (\frame_read_write_m0/write_fifo_aclr ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ));
	// LUT = (I1 & I4) | (I0 & ~I1) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_INV \CLMA_82_100/LRSPOLMUX/V_INV  (
            .Z (\CLMA_82_100/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_read.v:83

    V_BUF \CLMA_82_100/RSMUX/V_BUF  (
            .Z (\CLMA_82_100/ntRSCO ),
            .I (\CLMA_82_100/ntRS_P ));
	// ../source/sources_1/frame_fifo_read.v:83

    V_BUF \CLMA_82_101/CEMUX/V_BUF  (
            .Z (\CLMA_82_101/ntCECO ),
            .I (\CLMS_86_81/ntY0 ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[26]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_82_101/FF0/FF  (
            .Q (s00_axi_awaddr[26]),
            .CE (\CLMA_82_101/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_82_101/ntY0 ),
            .SR (\CLMA_82_101/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[27]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_82_101/FF1/FF  (
            .Q (s00_axi_awaddr[27]),
            .CE (\CLMA_82_101/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_82_101/ntY1 ),
            .SR (\CLMA_82_101/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[30]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_82_101/FF2/FF  (
            .Q (s00_axi_awaddr[30]),
            .CE (\CLMA_82_101/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_82_101/ntY2 ),
            .SR (\CLMA_82_101/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[26]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11110111111101111000000010000000))
        \CLMA_82_101/FYA/FY  (
            .Y (\CLMA_82_101/ntY0 ),
            .I0 (\u_aq_axi_master/wr_state_0 ),
            .I1 (wr_burst_req),
            .I2 (wr_burst_addr[23]),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N120 [26] ));
	// LUT = (~I1 & I4) | (~I0 & I4) | (I0 & I1 & I2) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[27]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11110111111101111000000010000000))
        \CLMA_82_101/FYB/FYC  (
            .Y (\CLMA_82_101/ntY1 ),
            .I0 (\u_aq_axi_master/wr_state_0 ),
            .I1 (wr_burst_req),
            .I2 (wr_burst_addr[24]),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N120 [27] ));
	// LUT = (~I1 & I4) | (~I0 & I4) | (I0 & I1 & I2) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[30]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b01110111011101110000000000000000))
        \CLMA_82_101/FYC/FY  (
            .Y (\CLMA_82_101/ntY2 ),
            .I0 (\u_aq_axi_master/wr_state_0 ),
            .I1 (wr_burst_req),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N120 [30] ));
	// LUT = (~I1 & I4) | (~I0 & I4) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_INV \CLMA_82_101/LRSPOLMUX/V_INV  (
            .Z (\CLMA_82_101/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_82_101/RSMUX/V_BUF  (
            .Z (\CLMA_82_101/ntRSCO ),
            .I (\CLMA_82_101/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_82_109/CEMUX/V_BUF  (
            .Z (\CLMA_82_109/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/frame_fifo_read.v:83

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_len_d1[4]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_82_109/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_len_d1 [18] ),
            .CE (\CLMA_82_109/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/frame_fifo_read_m0/read_len_d0 [18] ),
            .SR (_N66));
	// ../source/sources_1/frame_fifo_read.v:83

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_len_d0[4]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_82_109/FF1/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_len_d0 [18] ),
            .CE (\CLMA_82_109/ntCECO ),
            .CK (ntclkbufg_1),
            .D (_N199),
            .SR (_N66));
	// ../source/sources_1/frame_fifo_read.v:83

    V_INV \CLMA_82_109/LRSPOLMUX/V_INV  (
            .Z (\CLMA_82_109/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_read.v:83

    V_BUF \CLMA_82_109/RSMUX/V_BUF  (
            .Z (_N66),
            .I (\CLMA_82_109/ntRS_P ));
	// ../source/sources_1/frame_fifo_read.v:83

    V_BUF \CLMA_82_113/CEMUX/V_BUF  (
            .Z (_N128),
            .I (\frame_read_write_m0/frame_fifo_read_m0/N193 ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[7]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_82_113/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [7] ),
            .CE (_N128),
            .CK (ntclkbufg_1),
            .D (\CLMA_82_113/ntY0 ),
            .SR (_N65));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[8]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_82_113/FF1/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [8] ),
            .CE (_N128),
            .CK (ntclkbufg_1),
            .D (\CLMA_82_113/ntY1 ),
            .SR (_N65));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[9]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_82_113/FF2/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [9] ),
            .CE (_N128),
            .CK (ntclkbufg_1),
            .D (\CLMA_82_113/ntY2 ),
            .SR (_N65));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[10]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_82_113/FF3/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [10] ),
            .CE (_N128),
            .CK (ntclkbufg_1),
            .D (\CLMA_82_113/ntY3 ),
            .SR (_N65));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[7]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMA_82_113/FYA/FY  (
            .Y (\CLMA_82_113/ntY0 ),
            .I0 (rd_burst_finish),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/N90 [7] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ));
	// LUT = (I0 & I1 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[8]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMA_82_113/FYB/FYC  (
            .Y (\CLMA_82_113/ntY1 ),
            .I0 (rd_burst_finish),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/N90 [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ));
	// LUT = (I0 & I1 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[9]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10101010000000000000000000000000))
        \CLMA_82_113/FYC/FY  (
            .Y (\CLMA_82_113/ntY2 ),
            .I0 (rd_burst_finish),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/N90 [9] ),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ));
	// LUT = (I0 & I3 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[10]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10001000000000001000100000000000))
        \CLMA_82_113/FYD/FYC  (
            .Y (\CLMA_82_113/ntY3 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ),
            .I1 (rd_burst_finish),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/N90 [10] ),
            .I4 (1'b0));
	// LUT = (I0 & I1 & I3) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_82_113/RSMUX/V_BUF  (
            .Z (_N65),
            .I (_N66));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_82_132/CEMUX/V_BUF  (
            .Z (\CLMA_82_132/ntCECO ),
            .I (\frame_read_write_m0/frame_fifo_read_m0/N193 ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[23]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_82_132/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [23] ),
            .CE (\CLMA_82_132/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_82_132/ntY0 ),
            .SR (\CLMA_82_132/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[22]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_82_132/FF1/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [22] ),
            .CE (\CLMA_82_132/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_82_132/ntY1 ),
            .SR (\CLMA_82_132/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[21]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_82_132/FF2/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [21] ),
            .CE (\CLMA_82_132/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_82_132/ntY2 ),
            .SR (\CLMA_82_132/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[19]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_82_132/FF3/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [19] ),
            .CE (\CLMA_82_132/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_82_132/ntY3 ),
            .SR (\CLMA_82_132/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[23]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100000000000000000000000000))
        \CLMA_82_132/FYA/FY  (
            .Y (\CLMA_82_132/ntY0 ),
            .I0 (1'b0),
            .I1 (rd_burst_finish),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/N90 [23] ));
	// LUT = (I1 & I3 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[22]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMA_82_132/FYB/FYC  (
            .Y (\CLMA_82_132/ntY1 ),
            .I0 (rd_burst_finish),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/N90 [22] ));
	// LUT = (I0 & I1 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[21]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMA_82_132/FYC/FY  (
            .Y (\CLMA_82_132/ntY2 ),
            .I0 (rd_burst_finish),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/N90 [21] ));
	// LUT = (I0 & I1 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[19]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMA_82_132/FYD/FYC  (
            .Y (\CLMA_82_132/ntY3 ),
            .I0 (rd_burst_finish),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/N90 [19] ));
	// LUT = (I0 & I1 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_INV \CLMA_82_132/LRSPOLMUX/V_INV  (
            .Z (\CLMA_82_132/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_82_132/RSMUX/V_BUF  (
            .Z (\CLMA_82_132/ntRSCO ),
            .I (\CLMA_82_132/ntRS_P ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_82_133/CEMUX/V_BUF  (
            .Z (\CLMA_82_133/ntCECO ),
            .I (_N128));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[17]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_82_133/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [17] ),
            .CE (\CLMA_82_133/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_82_133/ntY0 ),
            .SR (\CLMA_82_133/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[17]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11000000110000000000000000000000))
        \CLMA_82_133/FYA/FY  (
            .Y (\CLMA_82_133/ntY0 ),
            .I0 (1'b0),
            .I1 (rd_burst_finish),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/N90 [17] ));
	// LUT = (I1 & I2 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/N61_mux12_9/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000010000000000000000))
        \CLMA_82_133/FYB/FYC  (
            .Y (\frame_read_write_m0/frame_fifo_read_m0/N61 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [14] ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [12] ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [15] ),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [13] ),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/_N3190 ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & I4) ;

    V_BUF \CLMA_82_133/RSMUX/V_BUF  (
            .Z (\CLMA_82_133/ntRSCO ),
            .I (_N65));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5M /* dvi_encoder_m0/encb/N245_3[3]/gateop/FYA/V_FY */ #(
            .INIT(32'b10101010101010101100110011001001))
        \CLMA_82_276/FYA/V_FY  (
            .Z (\dvi_encoder_m0/encb/nb1 [3] ),
            .I0 (\dvi_encoder_m0/encb/N125 [3] ),
            .I1 (\dvi_encoder_m0/encb/cnt [3] ),
            .I2 (\dvi_encoder_m0/encb/cnt [2] ),
            .I3 (\dvi_encoder_m0/encb/q_m_reg [8] ),
            .I4 (\dvi_encoder_m0/encb/N229 ),
            .ID (\dvi_encoder_m0/encb/cnt [1] ));

    V_LUT5CARRY /* dvi_encoder_m0/encb/N125_2/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_280/FYA/V_FY  (
            .COUT (\CLMA_82_280/ntCYA ),
            .S (\dvi_encoder_m0/encb/N125 [1] ),
            .CIN (1'b0),
            .I0 (\dvi_encoder_m0/encb/q_m_reg [8] ),
            .I1 (\dvi_encoder_m0/encb/cnt [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N195),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:169

    V_LUT5CARRY /* dvi_encoder_m0/encb/N125_2/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_280/FYB/V_FY  (
            .COUT (\CLMA_82_280/ntCYB ),
            .S (\dvi_encoder_m0/encb/N125 [2] ),
            .CIN (\CLMA_82_280/ntCYA ),
            .I0 (\dvi_encoder_m0/encb/q_m_reg [8] ),
            .I1 (\dvi_encoder_m0/encb/cnt [1] ),
            .I2 (\dvi_encoder_m0/encb/cnt [2] ),
            .I3 (1'b0),
            .I4 (_N171),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:169

    V_LUT5CARRY /* dvi_encoder_m0/encb/N125_4/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_280/FYC/V_FY  (
            .COUT (\CLMA_82_280/ntCYC ),
            .S (\dvi_encoder_m0/encb/N125 [3] ),
            .CIN (\CLMA_82_280/ntCYB ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encb/cnt [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N171),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:169

    V_LUT5CARRY /* dvi_encoder_m0/encb/N125_4/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_280/FYD/V_FY  (
            .COUT (),
            .S (\dvi_encoder_m0/encb/N125 [4] ),
            .CIN (\CLMA_82_280/ntCYC ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encb/cnt [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N171),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:169

    V_LUT5CARRY /* dvi_encoder_m0/encb/N245_5_1/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b10001000100010000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_281/FYA/V_FY  (
            .COUT (\CLMA_82_281/ntCYA ),
            .S (\dvi_encoder_m0/encb/N245 [0] ),
            .CIN (1'b0),
            .I0 (\dvi_encoder_m0/encb/nb1 [0] ),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N195),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encb/N245_5_1/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b00001100110000001111001100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_281/FYB/V_FY  (
            .COUT (\CLMA_82_281/ntCYB ),
            .S (\dvi_encoder_m0/encb/N245 [1] ),
            .CIN (\CLMA_82_281/ntCYA ),
            .I0 (\dvi_encoder_m0/encb/nb1 [0] ),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encb/nb2 [1] ),
            .I3 (\dvi_encoder_m0/encb/nb1 [1] ),
            .I4 (_N171),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encb/N245_5_3/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b10010110000000000011110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_281/FYC/V_FY  (
            .COUT (\CLMA_82_281/ntCYC ),
            .S (\dvi_encoder_m0/encb/N245 [2] ),
            .CIN (\CLMA_82_281/ntCYB ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encb/nb2 [2] ),
            .I2 (\dvi_encoder_m0/encb/nb1 [2] ),
            .I3 (\dvi_encoder_m0/encb/de_reg ),
            .I4 (\dvi_encoder_m0/encb/nb1 [2] ),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encb/N245_5_3/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b10010110000000000011110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_281/FYD/V_FY  (
            .COUT (\dvi_encoder_m0/encb/_N1201 ),
            .S (\dvi_encoder_m0/encb/N245 [3] ),
            .CIN (\CLMA_82_281/ntCYC ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encb/nb2 [3] ),
            .I2 (\dvi_encoder_m0/encb/nb1 [3] ),
            .I3 (\dvi_encoder_m0/encb/de_reg ),
            .I4 (\dvi_encoder_m0/encb/nb1 [3] ),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encb/N245_5_5/gateop_perm/FYA/V_FY */ #(
            .INIT(32'b10010000011000000011000011000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_82_285/FYA/V_FY  (
            .COUT (),
            .S (\dvi_encoder_m0/encb/N245 [4] ),
            .CIN (\dvi_encoder_m0/encb/_N1201 ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encb/nb2 [4] ),
            .I2 (\dvi_encoder_m0/encb/de_reg ),
            .I3 (\dvi_encoder_m0/encb/nb1 [4] ),
            .I4 (\dvi_encoder_m0/encb/nb1 [4] ),
            .ID (1'b0));

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N106_9/gateop_perm/FYA/FY */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMA_86_56/FYA/FY  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [1] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N3421 ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [6] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [5] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [4] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [6] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N116_1/gateop_perm/FYB/FYC */ #(
            .INIT(32'b01010101010101011010101010101010))
        \CLMA_86_56/FYB/FYC  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [5] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [6] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [6] ));
	// LUT = (I0 & ~I4) | (~I0 & I4) ;

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N106_6/gateop_perm/FYA/FY */ #(
            .INIT(32'b01100110100110011001100101100110))
        \CLMA_86_64/FYA/FY  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [3] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [4] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [6] ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [5] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [6] ));
	// LUT = (I0 & ~I1 & ~I3 & ~I4) | (~I0 & I1 & ~I3 & ~I4) | (~I0 & ~I1 & I3 & ~I4) | (I0 & I1 & I3 & ~I4) | (~I0 & ~I1 & ~I3 & I4) | (I0 & I1 & ~I3 & I4) | (I0 & ~I1 & I3 & I4) | (~I0 & I1 & I3 & I4) ;

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N106_5/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10011001100110010110011001100110))
        \CLMA_86_64/FYB/FYC  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [4] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [6] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [6] ));
	// LUT = (I0 & ~I1 & ~I4) | (~I0 & I1 & ~I4) | (~I0 & ~I1 & I4) | (I0 & I1 & I4) ;

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N106/gateop_perm/FYC/FY */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMA_86_64/FYC/FY  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [0] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [4] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N3421 ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [5] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [1] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [5] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;

    V_LUT5 /* N9/gateop_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMA_86_64/FYD/FYC  (
            .Y (N9),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (nt_rst_n));
	// LUT = (~I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/N0/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMA_86_68/FYA/FY  (
            .Y (\u_ipsl_hmic_h_top/pll_phy_clk_gate ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rstn ));
	// LUT = (~I4) ;

    V_LUT5 /* u_aq_axi_master/N460_2_4/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111111111110111111101111111011))
        \CLMA_86_80/FYA/FY  (
            .Y (\u_aq_axi_master/_N3322 ),
            .I0 (wr_burst_finish),
            .I1 (\u_aq_axi_master/N137 ),
            .I2 (\u_aq_axi_master/_N6 ),
            .I3 (\u_aq_axi_master/wr_state_5 ),
            .I4 (s00_axi_bready));
	// LUT = (I3 & I4) | (I2) | (~I1) | (I0) ;

    V_LUT5 /* u_aq_axi_master/N137_1_4/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11111111111111111111111111101110))
        \CLMA_86_80/FYB/FYC  (
            .Y (\u_aq_axi_master/N137 ),
            .I0 (\u_aq_axi_master/wr_state_4 ),
            .I1 (\u_aq_axi_master/wr_state_0 ),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/wr_state_5 ),
            .I4 (\u_aq_axi_master/wr_state_3 ));
	// LUT = (I4) | (I3) | (I1) | (I0) ;

    V_LUT5 /* u_aq_axi_master/N496/gateop_perm/FYC/FY */ #(
            .INIT(32'b00100010101010100000000000000000))
        \CLMA_86_80/FYC/FY  (
            .Y (\u_aq_axi_master/N496 ),
            .I0 (\u_aq_axi_master/wr_state_4 ),
            .I1 (\u_aq_axi_master/_N3399 ),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/_N3398 ),
            .I4 (s00_axi_wready));
	// LUT = (I0 & ~I3 & I4) | (I0 & ~I1 & I4) ;

    V_LUT5 /* u_aq_axi_master/N460_2_6/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111111111111111111111111101010))
        \CLMA_86_80/FYD/FYC  (
            .Y (\u_aq_axi_master/N460 ),
            .I0 (\u_aq_axi_master/_N3322 ),
            .I1 (wr_burst_req),
            .I2 (\u_aq_axi_master/wr_state_0 ),
            .I3 (\u_aq_axi_master/_N7 ),
            .I4 (\u_aq_axi_master/_N2534 ));
	// LUT = (I4) | (I3) | (I1 & I2) | (I0) ;

    V_BUF \CLMA_86_84/CEMUX/V_BUF  (
            .Z (\CLMA_86_84/ntCECO ),
            .I (\CLMS_86_81/ntY0 ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_adrs[10]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_86_84/FF0/FF  (
            .Q (s00_axi_awaddr[10]),
            .CE (\CLMA_86_84/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_86_84/ntY0 ),
            .SR (\CLMA_86_84/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_adrs[10]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10111011100010001111111100000000))
        \CLMA_86_84/FYA/FY  (
            .Y (\CLMA_86_84/ntY0 ),
            .I0 (wr_burst_addr[7]),
            .I1 (\u_aq_axi_master/wr_state_0 ),
            .I2 (1'b0),
            .I3 (s00_axi_awaddr[10]),
            .I4 (wr_burst_req));
	// LUT = (I3 & ~I4) | (I0 & I1 & I4) | (~I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_INV \CLMA_86_84/LRSPOLMUX/V_INV  (
            .Z (\CLMA_86_84/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_86_84/RSMUX/V_BUF  (
            .Z (\CLMA_86_84/ntRSCO ),
            .I (\CLMA_86_84/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_86_92/CEMUX/V_BUF  (
            .Z (\CLMA_86_92/ntCECO ),
            .I (\frame_read_write_m0/frame_fifo_write_m0/N166 ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[16]/opit_0_inv_MUX4TO1Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_86_92/FF0/FF  (
            .Q (wr_burst_addr[16]),
            .CE (\CLMA_86_92/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_86_92/ntY0 ),
            .SR (_N62));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[17]/opit_0_inv_MUX4TO1Q/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_86_92/FF1/FF  (
            .Q (wr_burst_addr[17]),
            .CE (\CLMA_86_92/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_86_92/ntY1 ),
            .SR (_N62));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[18]/opit_0_inv_MUX4TO1Q/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_86_92/FF2/FF  (
            .Q (wr_burst_addr[18]),
            .CE (\CLMA_86_92/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_86_92/ntY2 ),
            .SR (_N62));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[7]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_86_92/FF3/FF  (
            .Q (wr_burst_addr[7]),
            .CE (\CLMA_86_92/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_86_92/ntY3 ),
            .SR (_N62));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5M /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[16]/opit_0_inv_MUX4TO1Q/FYA/V_FY */ #(
            .INIT(32'b00101010001010100100000010000000))
        \CLMA_86_92/FYA/V_FY  (
            .Z (\CLMA_86_92/ntY0 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/N81 [16] ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ),
            .I2 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1 [1] ),
            .I4 (\CLMA_94_96/ntY0 ),
            .ID (\frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1 [0] ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5M /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[17]/opit_0_inv_MUX4TO1Q/FYB/V_FYC */ #(
            .INIT(32'b00101010001010101100000010000000))
        \CLMA_86_92/FYB/V_FYC  (
            .Z (\CLMA_86_92/ntY1 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/N81 [17] ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ),
            .I2 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1 [1] ),
            .I4 (\CLMA_94_96/ntY0 ),
            .ID (\frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1 [0] ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5M /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[18]/opit_0_inv_MUX4TO1Q/FYC/V_FY */ #(
            .INIT(32'b00101010001010101100000010000000))
        \CLMA_86_92/FYC/V_FY  (
            .Z (\CLMA_86_92/ntY2 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/N81 [18] ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ),
            .I2 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1 [1] ),
            .I4 (\CLMA_94_96/ntY0 ),
            .ID (\frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1 [0] ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[7]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00101010000000000000000000000000))
        \CLMA_86_92/FYD/FYC  (
            .Y (\CLMA_86_92/ntY3 ),
            .I0 (wr_burst_finish),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I2 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/N81 [7] ));
	// LUT = (I0 & ~I2 & I3 & I4) | (I0 & ~I1 & I3 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_INV \CLMA_86_92/LRSPOLMUX/V_INV  (
            .Z (\CLMA_86_92/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_write.v:106

    V_BUF \CLMA_86_92/RSMUX/V_BUF  (
            .Z (_N62),
            .I (\CLMA_86_92/ntRS_P ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_BUF \CLMA_86_96/CEMUX/V_BUF  (
            .Z (\CLMA_86_96/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/frame_fifo_write.v:81

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_86_96/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0 [1] ),
            .CE (\CLMA_86_96/ntCECO ),
            .CK (ntclkbufg_1),
            .D (write_addr_index[1]),
            .SR (_N61));
	// ../source/sources_1/frame_fifo_write.v:81

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_86_96/FF1/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0 [0] ),
            .CE (\CLMA_86_96/ntCECO ),
            .CK (ntclkbufg_1),
            .D (write_addr_index[0]),
            .SR (_N61));
	// ../source/sources_1/frame_fifo_write.v:81

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1[1]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_86_96/FF2/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1 [1] ),
            .CE (\CLMA_86_96/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0 [1] ),
            .SR (_N61));
	// ../source/sources_1/frame_fifo_write.v:81

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1[0]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_86_96/FF3/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1 [0] ),
            .CE (\CLMA_86_96/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0 [0] ),
            .SR (_N61));
	// ../source/sources_1/frame_fifo_write.v:81

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/opit_0_inv/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_86_96/FFAB/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0 [0] ),
            .CE (\CLMA_86_96/ntCECO ),
            .CK (ntclkbufg_1),
            .D (read_addr_index[0]),
            .SR (_N61));
	// ../source/sources_1/frame_fifo_read.v:83

    V_BUF \CLMA_86_96/RSMUX/V_BUF  (
            .Z (_N61),
            .I (_N62));
	// ../source/sources_1/frame_fifo_write.v:81

    V_BUF \CLMA_86_100/CEMUX/V_BUF  (
            .Z (\CLMA_86_100/ntCECO ),
            .I (\frame_read_write_m0/frame_fifo_write_m0/N166 ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[23]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_86_100/FF0/FF  (
            .Q (wr_burst_addr[23]),
            .CE (\CLMA_86_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_86_100/ntY0 ),
            .SR (\CLMA_86_100/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[24]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_86_100/FF1/FF  (
            .Q (wr_burst_addr[24]),
            .CE (\CLMA_86_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_86_100/ntY1 ),
            .SR (\CLMA_86_100/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[20]/opit_0_inv_MUX4TO1Q/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_86_100/FF2/FF  (
            .Q (wr_burst_addr[20]),
            .CE (\CLMA_86_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_86_100/ntY2 ),
            .SR (\CLMA_86_100/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[19]/opit_0_inv_MUX4TO1Q/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_86_100/FF3/FF  (
            .Q (wr_burst_addr[19]),
            .CE (\CLMA_86_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_86_100/ntY3 ),
            .SR (\CLMA_86_100/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[23]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01000000110000000000000000000000))
        \CLMA_86_100/FYA/FY  (
            .Y (\CLMA_86_100/ntY0 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ),
            .I2 (wr_burst_finish),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/N81 [23] ));
	// LUT = (I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[24]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00101010000000000000000000000000))
        \CLMA_86_100/FYB/FYC  (
            .Y (\CLMA_86_100/ntY1 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ),
            .I2 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/N81 [24] ),
            .I4 (wr_burst_finish));
	// LUT = (I0 & ~I2 & I3 & I4) | (I0 & ~I1 & I3 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5M /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[20]/opit_0_inv_MUX4TO1Q/FYC/V_FY */ #(
            .INIT(32'b00101010001010101100000010000000))
        \CLMA_86_100/FYC/V_FY  (
            .Z (\CLMA_86_100/ntY2 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/N81 [20] ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ),
            .I2 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1 [1] ),
            .I4 (\CLMA_94_96/ntY0 ),
            .ID (\frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1 [0] ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5M /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[19]/opit_0_inv_MUX4TO1Q/FYD/V_FYC */ #(
            .INIT(32'b00101010001010101100000010000000))
        \CLMA_86_100/FYD/V_FYC  (
            .Z (\CLMA_86_100/ntY3 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/N81 [19] ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ),
            .I2 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1 [1] ),
            .I4 (\CLMA_94_96/ntY0 ),
            .ID (\frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1 [0] ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_BUF \CLMA_86_100/RSMUX/V_BUF  (
            .Z (\CLMA_86_100/ntRSCO ),
            .I (_N61));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N90_8/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_86_116/FYA/V_FY  (
            .COUT (\CLMA_86_116/ntCYA ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N90 [7] ),
            .CIN (1'b0),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [7] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N199),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:200

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N90_8/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_86_116/FYB/V_FY  (
            .COUT (\CLMA_86_116/ntCYB ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N90 [8] ),
            .CIN (\CLMA_86_116/ntCYA ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [7] ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:200

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N90_10/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_86_116/FYC/V_FY  (
            .COUT (\CLMA_86_116/ntCYC ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N90 [9] ),
            .CIN (\CLMA_86_116/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [9] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:200

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N90_10/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_86_116/FYD/V_FY  (
            .COUT (\frame_read_write_m0/frame_fifo_read_m0/_N767 ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N90 [10] ),
            .CIN (\CLMA_86_116/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [10] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:200

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N90_12/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_86_120/FYA/V_FY  (
            .COUT (\CLMA_86_120/ntCYA ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N90 [11] ),
            .CIN (\frame_read_write_m0/frame_fifo_read_m0/_N767 ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [11] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:200

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N90_12/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_86_120/FYB/V_FY  (
            .COUT (\CLMA_86_120/ntCYB ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N90 [12] ),
            .CIN (\CLMA_86_120/ntCYA ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [12] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:200

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N90_14/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_86_120/FYC/V_FY  (
            .COUT (\CLMA_86_120/ntCYC ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N90 [13] ),
            .CIN (\CLMA_86_120/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [13] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:200

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N90_14/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_86_120/FYD/V_FY  (
            .COUT (\frame_read_write_m0/frame_fifo_read_m0/_N771 ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N90 [14] ),
            .CIN (\CLMA_86_120/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [14] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:200

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N90_16/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_86_124/FYA/V_FY  (
            .COUT (\CLMA_86_124/ntCYA ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N90 [15] ),
            .CIN (\frame_read_write_m0/frame_fifo_read_m0/_N771 ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [15] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:200

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N90_16/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_86_124/FYB/V_FY  (
            .COUT (\CLMA_86_124/ntCYB ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N90 [16] ),
            .CIN (\CLMA_86_124/ntCYA ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [16] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:200

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N90_18/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_86_124/FYC/V_FY  (
            .COUT (\CLMA_86_124/ntCYC ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N90 [17] ),
            .CIN (\CLMA_86_124/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [17] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:200

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N90_18/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_86_124/FYD/V_FY  (
            .COUT (\frame_read_write_m0/frame_fifo_read_m0/_N775 ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N90 [18] ),
            .CIN (\CLMA_86_124/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [18] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:200

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N90_20/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_86_128/FYA/V_FY  (
            .COUT (\CLMA_86_128/ntCYA ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N90 [19] ),
            .CIN (\frame_read_write_m0/frame_fifo_read_m0/_N775 ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [19] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N178),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:200

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N90_20/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_86_128/FYB/V_FY  (
            .COUT (\CLMA_86_128/ntCYB ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N90 [20] ),
            .CIN (\CLMA_86_128/ntCYA ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [20] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N178),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:200

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N90_22/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_86_128/FYC/V_FY  (
            .COUT (\CLMA_86_128/ntCYC ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N90 [21] ),
            .CIN (\CLMA_86_128/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [21] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N178),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:200

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N90_22/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_86_128/FYD/V_FY  (
            .COUT (\frame_read_write_m0/frame_fifo_read_m0/_N779 ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N90 [22] ),
            .CIN (\CLMA_86_128/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [22] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N178),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:200

    V_BUF \CLMA_86_132/CEMUX/V_BUF  (
            .Z (\CLMA_86_132/ntCECO ),
            .I (\frame_read_write_m0/frame_fifo_read_m0/N193 ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[18]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_86_132/FF2/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [18] ),
            .CE (\CLMA_86_132/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_86_132/ntY2 ),
            .SR (\CLMA_86_132/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[16]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_86_132/FF3/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [16] ),
            .CE (\CLMA_86_132/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_86_132/ntY3 ),
            .SR (\CLMA_86_132/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N90_24/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_86_132/FYA/V_FY  (
            .COUT (\CLMA_86_132/ntCYA ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N90 [23] ),
            .CIN (\frame_read_write_m0/frame_fifo_read_m0/_N779 ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [23] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N178),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:200

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N90_24/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_86_132/FYB/V_FY  (
            .COUT (),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N90 [24] ),
            .CIN (\CLMA_86_132/ntCYA ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [24] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N178),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:200

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[18]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10100000101000000000000000000000))
        \CLMA_86_132/FYC/FY  (
            .Y (\CLMA_86_132/ntY2 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ),
            .I1 (1'b0),
            .I2 (rd_burst_finish),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/N90 [18] ));
	// LUT = (I0 & I2 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[16]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMA_86_132/FYD/FYC  (
            .Y (\CLMA_86_132/ntY3 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ),
            .I1 (rd_burst_finish),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/N90 [16] ));
	// LUT = (I0 & I1 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_INV \CLMA_86_132/LRSPOLMUX/V_INV  (
            .Z (\CLMA_86_132/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_86_132/RSMUX/V_BUF  (
            .Z (\CLMA_86_132/ntRSCO ),
            .I (\CLMA_86_132/ntRS_P ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMA_86_212/CEMUX/V_BUF  (
            .Z (\CLMA_86_212/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/video_timing_data.v:63

    V_FFASYN /* video_timing_data_m0/video_vs_d0/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_86_212/FF0/FF  (
            .Q (\video_timing_data_m0/video_vs_d0 ),
            .CE (\CLMA_86_212/ntCECO ),
            .CK (video_clk),
            .D (\video_timing_data_m0/video_vs ),
            .SR (\CLMA_86_212/ntRSCO ));
	// ../source/sources_1/video_timing_data.v:63

    V_INV \CLMA_86_212/LRSPOLMUX/V_INV  (
            .Z (\CLMA_86_212/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/video_timing_data.v:63

    V_BUF \CLMA_86_212/RSMUX/V_BUF  (
            .Z (\CLMA_86_212/ntRSCO ),
            .I (\CLMA_86_212/ntRS_P ));
	// ../source/sources_1/video_timing_data.v:63

    V_LUT5 /* dvi_encoder_m0/encb/N135_sum3_4/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000111111110000000111111110))
        \CLMA_86_276/FYA/FY  (
            .Y (\dvi_encoder_m0/encb/_N682 ),
            .I0 (\dvi_encoder_m0/encb/q_m_reg [8] ),
            .I1 (\dvi_encoder_m0/encb/cnt [1] ),
            .I2 (\dvi_encoder_m0/encb/cnt [3] ),
            .I3 (\dvi_encoder_m0/encb/cnt [4] ),
            .I4 (\dvi_encoder_m0/encb/cnt [2] ));
	// LUT = (~I0 & ~I1 & ~I2 & I3 & ~I4) | (~I3 & I4) | (I2 & ~I3) | (I1 & ~I3) | (I0 & ~I3) ;

    V_BUF \CLMA_86_284/CEMUX/V_BUF  (
            .Z (\CLMA_86_284/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_86_284/FF0/FF  (
            .Q (\dvi_encoder_m0/encb/cnt [4] ),
            .CE (\CLMA_86_284/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_86_284/ntY0 ),
            .SR (\CLMA_86_284/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11101110111011100010001000100010))
        \CLMA_86_284/FYA/FY  (
            .Y (\CLMA_86_284/ntY0 ),
            .I0 (\dvi_encoder_m0/encb/N245 [4] ),
            .I1 (\dvi_encoder_m0/encb/N228 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encb/nb5 [4] ));
	// LUT = (I1 & I4) | (I0 & ~I1) ;
	// ../source/dvi_tx/encode.v:151

    V_INV \CLMA_86_284/LRSPOLMUX/V_INV  (
            .Z (\CLMA_86_284/ntRS_P ),
            .I (nt_rst_n));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_86_284/RSMUX/V_BUF  (
            .Z (\CLMA_86_284/ntRSCO ),
            .I (\CLMA_86_284/ntRS_P ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5CARRY /* dvi_encoder_m0/encr/N243_5.fsub_1/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_86_296/FYA/V_FY  (
            .COUT (\CLMA_86_296/ntCYA ),
            .S (\dvi_encoder_m0/encr/nb5 [0] ),
            .CIN (1'b0),
            .I0 (\dvi_encoder_m0/encr/nb3 [0] ),
            .I1 (\dvi_encoder_m0/encr/nb6 [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N198),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encr/N243_5.fsub_1/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b00101101110100101101111100001101), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_86_296/FYB/V_FY  (
            .COUT (\CLMA_86_296/ntCYB ),
            .S (\dvi_encoder_m0/encr/nb5 [1] ),
            .CIN (\CLMA_86_296/ntCYA ),
            .I0 (\dvi_encoder_m0/encr/nb3 [0] ),
            .I1 (\dvi_encoder_m0/encr/nb6 [0] ),
            .I2 (\dvi_encoder_m0/encr/nb7 [1] ),
            .I3 (\dvi_encoder_m0/encr/nb6 [1] ),
            .I4 (_N174),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encr/N243_5.fsub_3/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_86_296/FYC/V_FY  (
            .COUT (\CLMA_86_296/ntCYC ),
            .S (\dvi_encoder_m0/encr/nb5 [2] ),
            .CIN (\CLMA_86_296/ntCYB ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encr/nb7 [2] ),
            .I2 (\dvi_encoder_m0/encr/nb6 [2] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encr/nb6 [2] ),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encr/N243_5.fsub_3/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_86_296/FYD/V_FY  (
            .COUT (\dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [4] ),
            .S (\dvi_encoder_m0/encr/nb5 [3] ),
            .CIN (\CLMA_86_296/ntCYC ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encr/nb7 [3] ),
            .I2 (\dvi_encoder_m0/encr/nb6 [3] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encr/nb6 [3] ),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encr/N243_5.fsub_5/gateop_perm/FYA/V_FY */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_86_300/FYA/V_FY  (
            .COUT (),
            .S (\dvi_encoder_m0/encr/nb5 [4] ),
            .CIN (\dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [4] ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encr/nb6 [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encr/nb6 [4] ),
            .ID (1'b0));

    V_BUF \CLMA_90_80/CEMUX/V_BUF  (
            .Z (\CLMA_90_80/ntCECO ),
            .I (\u_aq_axi_master/N500 ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_w_len[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_80/FF0/FF  (
            .Q (s00_axi_awlen[0]),
            .CE (\CLMA_90_80/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_90_80/ntY0 ),
            .SR (\CLMA_90_80/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_w_len[1]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_80/FF1/FF  (
            .Q (s00_axi_awlen[1]),
            .CE (\CLMA_90_80/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_90_80/ntY1 ),
            .SR (\CLMA_90_80/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_w_len[3]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_80/FF2/FF  (
            .Q (s00_axi_awlen[3]),
            .CE (\CLMA_90_80/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_90_80/ntY2 ),
            .SR (\CLMA_90_80/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_w_len[2]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_80/FF3/FF  (
            .Q (s00_axi_awlen[2]),
            .CE (\CLMA_90_80/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_90_80/ntY3 ),
            .SR (\CLMA_90_80/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_w_len[0]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000110000001000000001000000000))
        \CLMA_90_80/FYA/FY  (
            .Y (\CLMA_90_80/ntY0 ),
            .I0 (\u_aq_axi_master/N496 ),
            .I1 (\u_aq_axi_master/_N7 ),
            .I2 (\u_aq_axi_master/wr_state_0 ),
            .I3 (\u_aq_axi_master/N104 [0] ),
            .I4 (\u_aq_axi_master/N88 [6] ));
	// LUT = (~I0 & I1 & ~I2 & I4) | (I0 & ~I1 & ~I2 & I3) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_w_len[1]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000110000000100000010000000000))
        \CLMA_90_80/FYB/FYC  (
            .Y (\CLMA_90_80/ntY1 ),
            .I0 (\u_aq_axi_master/_N7 ),
            .I1 (\u_aq_axi_master/N496 ),
            .I2 (\u_aq_axi_master/wr_state_0 ),
            .I3 (\u_aq_axi_master/N104 [1] ),
            .I4 (\u_aq_axi_master/N88 [6] ));
	// LUT = (I0 & ~I1 & ~I2 & I4) | (~I0 & I1 & ~I2 & I3) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_w_len[3]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00000000010110000000000000001000))
        \CLMA_90_80/FYC/FY  (
            .Y (\CLMA_90_80/ntY2 ),
            .I0 (\u_aq_axi_master/N496 ),
            .I1 (\u_aq_axi_master/N104 [3] ),
            .I2 (\u_aq_axi_master/_N7 ),
            .I3 (\u_aq_axi_master/wr_state_0 ),
            .I4 (\u_aq_axi_master/N88 [6] ));
	// LUT = (~I0 & I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_w_len[2]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00010010000100000000001000000000))
        \CLMA_90_80/FYD/FYC  (
            .Y (\CLMA_90_80/ntY3 ),
            .I0 (\u_aq_axi_master/N496 ),
            .I1 (\u_aq_axi_master/wr_state_0 ),
            .I2 (\u_aq_axi_master/_N7 ),
            .I3 (\u_aq_axi_master/N104 [2] ),
            .I4 (\u_aq_axi_master/N88 [6] ));
	// LUT = (~I0 & ~I1 & I2 & I4) | (I0 & ~I1 & ~I2 & I3) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_INV \CLMA_90_80/LRSPOLMUX/V_INV  (
            .Z (\CLMA_90_80/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_90_80/RSMUX/V_BUF  (
            .Z (\CLMA_90_80/ntRSCO ),
            .I (\CLMA_90_80/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5CARRY /* u_aq_axi_master/N104.fsub_1/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_81/FYA/V_FY  (
            .COUT (\CLMA_90_81/ntCYA ),
            .S (\u_aq_axi_master/N104 [0] ),
            .CIN (1'b0),
            .I0 (s00_axi_awlen[0]),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N202),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:253

    V_LUT5CARRY /* u_aq_axi_master/N104.fsub_1/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b10011001100110011110111011101110), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_81/FYB/V_FY  (
            .COUT (\CLMA_90_81/ntCYB ),
            .S (\u_aq_axi_master/N104 [1] ),
            .CIN (\CLMA_90_81/ntCYA ),
            .I0 (s00_axi_awlen[0]),
            .I1 (s00_axi_awlen[1]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N182),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:253

    V_LUT5CARRY /* u_aq_axi_master/N104.fsub_3/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_81/FYC/V_FY  (
            .COUT (\CLMA_90_81/ntCYC ),
            .S (\u_aq_axi_master/N104 [2] ),
            .CIN (\CLMA_90_81/ntCYB ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (s00_axi_awlen[2]),
            .I3 (1'b0),
            .I4 (s00_axi_awlen[2]),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:253

    V_LUT5CARRY /* u_aq_axi_master/N104.fsub_3/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_81/FYD/V_FY  (
            .COUT (\u_aq_axi_master/u_aq_axi_master/N104.co [4] ),
            .S (\u_aq_axi_master/N104 [3] ),
            .CIN (\CLMA_90_81/ntCYC ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (s00_axi_awlen[3]),
            .I3 (1'b0),
            .I4 (s00_axi_awlen[3]),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:253

    V_LUT5CARRY /* u_aq_axi_master/N104.fsub_5/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_85/FYA/V_FY  (
            .COUT (\CLMA_90_85/ntCYA ),
            .S (\u_aq_axi_master/N104 [4] ),
            .CIN (\u_aq_axi_master/u_aq_axi_master/N104.co [4] ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (s00_axi_awlen[4]),
            .I3 (1'b0),
            .I4 (s00_axi_awlen[4]),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:253

    V_LUT5CARRY /* u_aq_axi_master/N104.fsub_5/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_85/FYB/V_FY  (
            .COUT (\CLMA_90_85/ntCYB ),
            .S (\u_aq_axi_master/N104 [5] ),
            .CIN (\CLMA_90_85/ntCYA ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (s00_axi_awlen[5]),
            .I3 (1'b0),
            .I4 (s00_axi_awlen[5]),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:253

    V_LUT5CARRY /* u_aq_axi_master/N104.fsub_7/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_85/FYC/V_FY  (
            .COUT (\CLMA_90_85/ntCYC ),
            .S (\u_aq_axi_master/N104 [6] ),
            .CIN (\CLMA_90_85/ntCYB ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (s00_axi_awlen[6]),
            .I3 (1'b0),
            .I4 (s00_axi_awlen[6]),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:253

    V_LUT5CARRY /* u_aq_axi_master/N104.fsub_7/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_85/FYD/V_FY  (
            .COUT (),
            .S (\u_aq_axi_master/N104 [7] ),
            .CIN (\CLMA_90_85/ntCYC ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (s00_axi_awlen[7]),
            .I3 (1'b0),
            .I4 (s00_axi_awlen[7]),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:253

    V_BUF \CLMA_90_97/CEMUX/V_BUF  (
            .Z (\CLMA_90_97/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/frame_fifo_write.v:81

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_req/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_97/FF0/FF  (
            .Q (wr_burst_req),
            .CE (\CLMA_90_97/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_90_97/ntY0 ),
            .SR (\CLMA_90_97/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_97/FF1/FF  (
            .Q (write_req_ack),
            .CE (\CLMA_90_97/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_90_97/ntY1 ),
            .SR (\CLMA_90_97/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_req_d1/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_97/FF2/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_req_d1 ),
            .CE (\CLMA_90_97/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/frame_fifo_write_m0/write_req_d0 ),
            .SR (\CLMA_90_97/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:81

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_97/FF3/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_req_d0 ),
            .CE (\CLMA_90_97/ntCECO ),
            .CK (ntclkbufg_1),
            .D (write_req),
            .SR (\CLMA_90_97/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:81

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_req_d2/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_97/FFCD/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .CE (\CLMA_90_97/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/frame_fifo_write_m0/write_req_d1 ),
            .SR (\CLMA_90_97/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:81

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_req/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00111111001111110010101000101010))
        \CLMA_90_97/FYA/FY  (
            .Y (\CLMA_90_97/ntY0 ),
            .I0 (wr_burst_req),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ),
            .I2 (wr_burst_finish),
            .I3 (1'b0),
            .I4 (\CLMA_94_100/ntY1 ));
	// LUT = (~I2 & I4) | (~I1 & I4) | (I0 & ~I2) | (I0 & ~I1) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100000000001100110010101010))
        \CLMA_90_97/FYB/FYC  (
            .Y (\CLMA_90_97/ntY1 ),
            .I0 (write_req_ack),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/state_0 ));
	// LUT = (I0 & ~I3 & ~I4) | (I1 & I3) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* cmos_write_req_gen_m0/N6/gateop_perm/FYD/FYC */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_90_97/FYD/FYC  (
            .Y (\cmos_write_req_gen_m0/N6 ),
            .I0 (1'b0),
            .I1 (\cmos_write_req_gen_m0/cmos_vsync_d1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\cmos_write_req_gen_m0/cmos_vsync_d0 ));
	// LUT = (~I1 & I4) ;
	// ../source/sources_1/cmos_write_req_gen.v:58

    V_INV \CLMA_90_97/LRSPOLMUX/V_INV  (
            .Z (\CLMA_90_97/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_write.v:81

    V_BUF \CLMA_90_97/RSMUX/V_BUF  (
            .Z (\CLMA_90_97/ntRSCO ),
            .I (\CLMA_90_97/ntRS_P ));
	// ../source/sources_1/frame_fifo_write.v:81

    V_BUF \CLMA_90_104/CEMUX/V_BUF  (
            .Z (\CLMA_90_104/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_len_latch[4]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_104/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_len_latch [18] ),
            .CE (\CLMA_90_104/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_90_104/ntY0 ),
            .SR (\CLMA_90_104/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/write_len_latch[4]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11100100111001001100110011001100))
        \CLMA_90_104/FYA/FY  (
            .Y (\CLMA_90_104/ntY0 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_len_latch [18] ),
            .I2 (\frame_read_write_m0/frame_fifo_write_m0/write_len_d1 [18] ),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ));
	// LUT = (I1 & ~I4) | (I0 & I2 & I4) | (~I0 & I1) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_INV \CLMA_90_104/LRSPOLMUX/V_INV  (
            .Z (\CLMA_90_104/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_write.v:106

    V_BUF \CLMA_90_104/RSMUX/V_BUF  (
            .Z (\CLMA_90_104/ntRSCO ),
            .I (\CLMA_90_104/ntRS_P ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/N61_mux4_3/gateop_perm/FYA/FY */ #(
            .INIT(32'b00111111001111110011111101111111))
        \CLMA_90_128/FYA/FY  (
            .Y (\frame_read_write_m0/frame_fifo_read_m0/_N1307 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [5] ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [7] ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [6] ),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [4] ),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [3] ));
	// LUT = (~I0 & ~I3 & ~I4) | (~I2) | (~I1) ;

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/N61_mux12_8/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000010000000000000000))
        \CLMA_90_128/FYB/FYC  (
            .Y (\frame_read_write_m0/frame_fifo_read_m0/_N3190 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [11] ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [10] ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [9] ),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [8] ),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/_N1307 ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & I4) ;

    V_BUF \CLMA_90_228/CEMUX/V_BUF  (
            .Z (\CLMA_90_228/ntCECO ),
            .I (nt_rst_n));
	// ../source/sources_1/video_timing_data.v:63

    V_FFSYN /* video_timing_data_m0/video_vs_d1/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_228/FF0/FF  (
            .Q (hdmi_vs),
            .CE (\CLMA_90_228/ntCECO ),
            .CK (video_clk),
            .D (\video_timing_data_m0/video_vs_d0 ),
            .SR (\CLMA_90_228/ntRSCO ));
	// ../source/sources_1/video_timing_data.v:63

    V_LUT5 /* video_timing_data_m0/color_bar_m0/N80_8/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000000000000011001100110011))
        \CLMA_90_228/FYA/FY  (
            .Y (\video_timing_data_m0/color_bar_m0/_N3305 ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/color_bar_m0/v_cnt [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\video_timing_data_m0/color_bar_m0/v_cnt [3] ));
	// LUT = (~I1 & ~I4) ;

    V_LUT5 /* video_timing_data_m0/color_bar_m0/N103_2/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMA_90_228/FYB/FYC  (
            .Y (\video_timing_data_m0/color_bar_m0/N103 ),
            .I0 (\video_timing_data_m0/color_bar_m0/v_cnt [4] ),
            .I1 (\video_timing_data_m0/color_bar_m0/v_cnt [2] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\video_timing_data_m0/color_bar_m0/_N2621 ));
	// LUT = (I0 & I1 & I4) ;

    V_BUF \CLMA_90_228/RSMUX/V_BUF  (
            .Z (\CLMA_90_228/ntRSCO ),
            .I (1'b0));
	// ../source/sources_1/video_timing_data.v:63

    V_BUF \CLMA_90_232/CEMUX/V_BUF  (
            .Z (_N169),
            .I (\video_timing_data_m0/color_bar_m0/N232 ));
	// ../source/sources_1/color_bar.v:225

    V_FFASYN /* video_timing_data_m0/color_bar_m0/v_cnt[1]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_232/FF0/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/v_cnt [0] ),
            .CE (_N169),
            .CK (video_clk),
            .D (\CLMA_90_232/ntY0 ),
            .SR (_N103));
	// ../source/sources_1/color_bar.v:225

    V_FFASYN /* video_timing_data_m0/color_bar_m0/v_cnt[1]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_232/FF1/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/v_cnt [1] ),
            .CE (_N169),
            .CK (video_clk),
            .D (\CLMA_90_232/ntY1 ),
            .SR (_N103));
	// ../source/sources_1/color_bar.v:225

    V_FFASYN /* video_timing_data_m0/color_bar_m0/v_cnt[3]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_232/FF2/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/v_cnt [2] ),
            .CE (_N169),
            .CK (video_clk),
            .D (\CLMA_90_232/ntY2 ),
            .SR (_N103));
	// ../source/sources_1/color_bar.v:225

    V_FFASYN /* video_timing_data_m0/color_bar_m0/v_cnt[3]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_232/FF3/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/v_cnt [3] ),
            .CE (_N169),
            .CK (video_clk),
            .D (\CLMA_90_232/ntY3 ),
            .SR (_N103));
	// ../source/sources_1/color_bar.v:225

    V_LUT5CARRY /* video_timing_data_m0/color_bar_m0/v_cnt[1]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_232/FYA/V_FY  (
            .COUT (\CLMA_90_232/ntCYA ),
            .S (\CLMA_90_232/ntY0 ),
            .CIN (1'b0),
            .I0 (\video_timing_data_m0/color_bar_m0/v_cnt [0] ),
            .I1 (\video_timing_data_m0/color_bar_m0/N238 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N213),
            .ID (1'b0));
	// ../source/sources_1/color_bar.v:225

    V_LUT5CARRY /* video_timing_data_m0/color_bar_m0/v_cnt[1]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b00010010000100100010000000100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_232/FYB/V_FY  (
            .COUT (\CLMA_90_232/ntCYB ),
            .S (\CLMA_90_232/ntY1 ),
            .CIN (\CLMA_90_232/ntCYA ),
            .I0 (\video_timing_data_m0/color_bar_m0/v_cnt [0] ),
            .I1 (\video_timing_data_m0/color_bar_m0/N238 ),
            .I2 (\video_timing_data_m0/color_bar_m0/v_cnt [1] ),
            .I3 (1'b0),
            .I4 (_N194),
            .ID (1'b0));
	// ../source/sources_1/color_bar.v:225

    V_LUT5CARRY /* video_timing_data_m0/color_bar_m0/v_cnt[3]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_232/FYC/V_FY  (
            .COUT (\CLMA_90_232/ntCYC ),
            .S (\CLMA_90_232/ntY2 ),
            .CIN (\CLMA_90_232/ntCYB ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/color_bar_m0/v_cnt [2] ),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/color_bar_m0/N238 ),
            .I4 (_N194),
            .ID (1'b0));
	// ../source/sources_1/color_bar.v:225

    V_LUT5CARRY /* video_timing_data_m0/color_bar_m0/v_cnt[3]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_232/FYD/V_FY  (
            .COUT (\video_timing_data_m0/color_bar_m0/_N1175 ),
            .S (\CLMA_90_232/ntY3 ),
            .CIN (\CLMA_90_232/ntCYC ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/color_bar_m0/v_cnt [3] ),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/color_bar_m0/N238 ),
            .I4 (_N194),
            .ID (1'b0));
	// ../source/sources_1/color_bar.v:225

    V_INV \CLMA_90_232/LRSPOLMUX/V_INV  (
            .Z (\CLMA_90_232/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/color_bar.v:225

    V_BUF \CLMA_90_232/RSMUX/V_BUF  (
            .Z (_N103),
            .I (\CLMA_90_232/ntRS_P ));
	// ../source/sources_1/color_bar.v:225

    V_BUF \CLMA_90_236/CEMUX/V_BUF  (
            .Z (_N168),
            .I (_N169));
	// ../source/sources_1/color_bar.v:225

    V_FFASYN /* video_timing_data_m0/color_bar_m0/v_cnt[5]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_236/FF0/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/v_cnt [4] ),
            .CE (_N168),
            .CK (video_clk),
            .D (\CLMA_90_236/ntY0 ),
            .SR (_N102));
	// ../source/sources_1/color_bar.v:225

    V_FFASYN /* video_timing_data_m0/color_bar_m0/v_cnt[5]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_236/FF1/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/v_cnt [5] ),
            .CE (_N168),
            .CK (video_clk),
            .D (\CLMA_90_236/ntY1 ),
            .SR (_N102));
	// ../source/sources_1/color_bar.v:225

    V_FFASYN /* video_timing_data_m0/color_bar_m0/v_cnt[7]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_236/FF2/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/v_cnt [6] ),
            .CE (_N168),
            .CK (video_clk),
            .D (\CLMA_90_236/ntY2 ),
            .SR (_N102));
	// ../source/sources_1/color_bar.v:225

    V_FFASYN /* video_timing_data_m0/color_bar_m0/v_cnt[7]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_236/FF3/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/v_cnt [7] ),
            .CE (_N168),
            .CK (video_clk),
            .D (\CLMA_90_236/ntY3 ),
            .SR (_N102));
	// ../source/sources_1/color_bar.v:225

    V_LUT5CARRY /* video_timing_data_m0/color_bar_m0/v_cnt[5]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_236/FYA/V_FY  (
            .COUT (\CLMA_90_236/ntCYA ),
            .S (\CLMA_90_236/ntY0 ),
            .CIN (\video_timing_data_m0/color_bar_m0/_N1175 ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/color_bar_m0/v_cnt [4] ),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/color_bar_m0/N238 ),
            .I4 (_N194),
            .ID (1'b0));
	// ../source/sources_1/color_bar.v:225

    V_LUT5CARRY /* video_timing_data_m0/color_bar_m0/v_cnt[5]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_236/FYB/V_FY  (
            .COUT (\CLMA_90_236/ntCYB ),
            .S (\CLMA_90_236/ntY1 ),
            .CIN (\CLMA_90_236/ntCYA ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/color_bar_m0/v_cnt [5] ),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/color_bar_m0/N238 ),
            .I4 (_N194),
            .ID (1'b0));
	// ../source/sources_1/color_bar.v:225

    V_LUT5CARRY /* video_timing_data_m0/color_bar_m0/v_cnt[7]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_236/FYC/V_FY  (
            .COUT (\CLMA_90_236/ntCYC ),
            .S (\CLMA_90_236/ntY2 ),
            .CIN (\CLMA_90_236/ntCYB ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/color_bar_m0/v_cnt [6] ),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/color_bar_m0/N238 ),
            .I4 (_N194),
            .ID (1'b0));
	// ../source/sources_1/color_bar.v:225

    V_LUT5CARRY /* video_timing_data_m0/color_bar_m0/v_cnt[7]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_236/FYD/V_FY  (
            .COUT (\video_timing_data_m0/color_bar_m0/_N1179 ),
            .S (\CLMA_90_236/ntY3 ),
            .CIN (\CLMA_90_236/ntCYC ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/color_bar_m0/v_cnt [7] ),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/color_bar_m0/N238 ),
            .I4 (_N194),
            .ID (1'b0));
	// ../source/sources_1/color_bar.v:225

    V_BUF \CLMA_90_236/RSMUX/V_BUF  (
            .Z (_N102),
            .I (_N103));
	// ../source/sources_1/color_bar.v:225

    V_BUF \CLMA_90_240/CEMUX/V_BUF  (
            .Z (\CLMA_90_240/ntCECO ),
            .I (_N168));
	// ../source/sources_1/color_bar.v:225

    V_FFASYN /* video_timing_data_m0/color_bar_m0/v_cnt[9]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_240/FF0/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/v_cnt [8] ),
            .CE (\CLMA_90_240/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_90_240/ntY0 ),
            .SR (\CLMA_90_240/ntRSCO ));
	// ../source/sources_1/color_bar.v:225

    V_FFASYN /* video_timing_data_m0/color_bar_m0/v_cnt[9]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_240/FF1/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/v_cnt [9] ),
            .CE (\CLMA_90_240/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_90_240/ntY1 ),
            .SR (\CLMA_90_240/ntRSCO ));
	// ../source/sources_1/color_bar.v:225

    V_FFASYN /* video_timing_data_m0/color_bar_m0/v_cnt[11]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_240/FF2/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/v_cnt [10] ),
            .CE (\CLMA_90_240/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_90_240/ntY2 ),
            .SR (\CLMA_90_240/ntRSCO ));
	// ../source/sources_1/color_bar.v:225

    V_FFASYN /* video_timing_data_m0/color_bar_m0/v_cnt[11]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_240/FF3/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/v_cnt [11] ),
            .CE (\CLMA_90_240/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_90_240/ntY3 ),
            .SR (\CLMA_90_240/ntRSCO ));
	// ../source/sources_1/color_bar.v:225

    V_LUT5CARRY /* video_timing_data_m0/color_bar_m0/v_cnt[9]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_240/FYA/V_FY  (
            .COUT (\CLMA_90_240/ntCYA ),
            .S (\CLMA_90_240/ntY0 ),
            .CIN (\video_timing_data_m0/color_bar_m0/_N1179 ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/color_bar_m0/v_cnt [8] ),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/color_bar_m0/N238 ),
            .I4 (_N194),
            .ID (1'b0));
	// ../source/sources_1/color_bar.v:225

    V_LUT5CARRY /* video_timing_data_m0/color_bar_m0/v_cnt[9]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_240/FYB/V_FY  (
            .COUT (\CLMA_90_240/ntCYB ),
            .S (\CLMA_90_240/ntY1 ),
            .CIN (\CLMA_90_240/ntCYA ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/color_bar_m0/v_cnt [9] ),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/color_bar_m0/N238 ),
            .I4 (_N194),
            .ID (1'b0));
	// ../source/sources_1/color_bar.v:225

    V_LUT5CARRY /* video_timing_data_m0/color_bar_m0/v_cnt[11]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_240/FYC/V_FY  (
            .COUT (\CLMA_90_240/ntCYC ),
            .S (\CLMA_90_240/ntY2 ),
            .CIN (\CLMA_90_240/ntCYB ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/color_bar_m0/v_cnt [10] ),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/color_bar_m0/N238 ),
            .I4 (_N194),
            .ID (1'b0));
	// ../source/sources_1/color_bar.v:225

    V_LUT5CARRY /* video_timing_data_m0/color_bar_m0/v_cnt[11]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_240/FYD/V_FY  (
            .COUT (),
            .S (\CLMA_90_240/ntY3 ),
            .CIN (\CLMA_90_240/ntCYC ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/color_bar_m0/v_cnt [11] ),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/color_bar_m0/N238 ),
            .I4 (_N194),
            .ID (1'b0));
	// ../source/sources_1/color_bar.v:225

    V_BUF \CLMA_90_240/RSMUX/V_BUF  (
            .Z (\CLMA_90_240/ntRSCO ),
            .I (_N102));
	// ../source/sources_1/color_bar.v:225

    V_LUT5CARRY /* dvi_encoder_m0/encb/N243_8_1/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_276/FYA/V_FY  (
            .COUT (\CLMA_90_276/ntCYA ),
            .S (\dvi_encoder_m0/encb/nb6 [0] ),
            .CIN (1'b0),
            .I0 (\dvi_encoder_m0/encb/nb7 [0] ),
            .I1 (\dvi_encoder_m0/encb/nb1 [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N195),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encb/N243_8_1/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b10000111011110001111100010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_276/FYB/V_FY  (
            .COUT (\CLMA_90_276/ntCYB ),
            .S (\dvi_encoder_m0/encb/nb6 [1] ),
            .CIN (\CLMA_90_276/ntCYA ),
            .I0 (\dvi_encoder_m0/encb/nb7 [0] ),
            .I1 (\dvi_encoder_m0/encb/nb1 [0] ),
            .I2 (\dvi_encoder_m0/encb/nb9 [1] ),
            .I3 (\dvi_encoder_m0/encb/cnt [1] ),
            .I4 (_N171),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encb/N243_8_3/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_276/FYC/V_FY  (
            .COUT (\CLMA_90_276/ntCYC ),
            .S (\dvi_encoder_m0/encb/nb6 [2] ),
            .CIN (\CLMA_90_276/ntCYB ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encb/nb9 [2] ),
            .I2 (\dvi_encoder_m0/encb/cnt [2] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encb/cnt [2] ),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encb/N243_8_3/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_276/FYD/V_FY  (
            .COUT (\dvi_encoder_m0/encb/_N1207 ),
            .S (\dvi_encoder_m0/encb/nb6 [3] ),
            .CIN (\CLMA_90_276/ntCYC ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encb/nb9 [3] ),
            .I2 (\dvi_encoder_m0/encb/cnt [3] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encb/cnt [3] ),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encb/N243_8_5/gateop/FYA/V_FY */ #(
            .INIT(32'b01011010010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_280/FYA/V_FY  (
            .COUT (),
            .S (\dvi_encoder_m0/encb/nb6 [4] ),
            .CIN (\dvi_encoder_m0/encb/_N1207 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\dvi_encoder_m0/encb/cnt [4] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encb/cnt [4] ),
            .ID (1'b0));

    V_LUT5 /* dvi_encoder_m0/encb/N229/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11101110000000000010001000000000))
        \CLMA_90_280/FYB/FYC  (
            .Y (\dvi_encoder_m0/encb/N229 ),
            .I0 (_N2),
            .I1 (\dvi_encoder_m0/encb/cnt [4] ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encb/de_reg ),
            .I4 (_N3));
	// LUT = (I1 & I3 & I4) | (I0 & ~I1 & I3) ;
	// ../source/dvi_tx/encode.v:46

    V_LUT5 /* dvi_encoder_m0/encb/N237_1/gateop_perm/FYC/FY */ #(
            .INIT(32'b11110000111100000000000001000000))
        \CLMA_90_280/FYC/FY  (
            .Y (\dvi_encoder_m0/encb/N228 ),
            .I0 (\dvi_encoder_m0/encb/cnt [3] ),
            .I1 (\dvi_encoder_m0/encb/_N3311 ),
            .I2 (\dvi_encoder_m0/encb/de_reg ),
            .I3 (\dvi_encoder_m0/encb/cnt [4] ),
            .I4 (_N1));
	// LUT = (I2 & I4) | (~I0 & I1 & I2 & ~I3) ;

    V_BUF \CLMA_90_296/CEMUX/V_BUF  (
            .Z (\CLMA_90_296/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encr/cnt[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_296/FF0/FF  (
            .Q (\dvi_encoder_m0/encr/nb1 [0] ),
            .CE (\CLMA_90_296/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_90_296/ntY0 ),
            .SR (\CLMA_90_296/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encr/cnt[2]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_296/FF1/FF  (
            .Q (\dvi_encoder_m0/encr/cnt [2] ),
            .CE (\CLMA_90_296/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_90_296/ntY1 ),
            .SR (\CLMA_90_296/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encr/cnt[1]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_296/FF2/FF  (
            .Q (\dvi_encoder_m0/encr/cnt [1] ),
            .CE (\CLMA_90_296/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_90_296/ntY2 ),
            .SR (\CLMA_90_296/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encr/cnt[3]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_296/FF3/FF  (
            .Q (\dvi_encoder_m0/encr/cnt [3] ),
            .CE (\CLMA_90_296/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_90_296/ntY3 ),
            .SR (\CLMA_90_296/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encr/cnt[0]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10101010101010101100110011001100))
        \CLMA_90_296/FYA/FY  (
            .Y (\CLMA_90_296/ntY0 ),
            .I0 (\dvi_encoder_m0/encr/nb5 [0] ),
            .I1 (\dvi_encoder_m0/encr/N245 [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encr/N228 ));
	// LUT = (I1 & ~I4) | (I0 & I4) ;
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encr/cnt[2]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11101110111011100010001000100010))
        \CLMA_90_296/FYB/FYC  (
            .Y (\CLMA_90_296/ntY1 ),
            .I0 (\dvi_encoder_m0/encr/N245 [2] ),
            .I1 (\dvi_encoder_m0/encr/N228 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encr/nb5 [2] ));
	// LUT = (I1 & I4) | (I0 & ~I1) ;
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encr/cnt[1]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11101110111011100010001000100010))
        \CLMA_90_296/FYC/FY  (
            .Y (\CLMA_90_296/ntY2 ),
            .I0 (\dvi_encoder_m0/encr/N245 [1] ),
            .I1 (\dvi_encoder_m0/encr/N228 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encr/nb5 [1] ));
	// LUT = (I1 & I4) | (I0 & ~I1) ;
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encr/cnt[3]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11111111001100111100110000000000))
        \CLMA_90_296/FYD/FYC  (
            .Y (\CLMA_90_296/ntY3 ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encr/N228 ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encr/nb5 [3] ),
            .I4 (\dvi_encoder_m0/encr/N245 [3] ));
	// LUT = (~I1 & I4) | (I1 & I3) ;
	// ../source/dvi_tx/encode.v:151

    V_INV \CLMA_90_296/LRSPOLMUX/V_INV  (
            .Z (\CLMA_90_296/ntRS_P ),
            .I (nt_rst_n));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_90_296/RSMUX/V_BUF  (
            .Z (\CLMA_90_296/ntRSCO ),
            .I (\CLMA_90_296/ntRS_P ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5CARRY /* dvi_encoder_m0/encr/N245_5_1/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b10001000100010000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_301/FYA/V_FY  (
            .COUT (\CLMA_90_301/ntCYA ),
            .S (\dvi_encoder_m0/encr/N245 [0] ),
            .CIN (1'b0),
            .I0 (\dvi_encoder_m0/encr/nb1 [0] ),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N198),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encr/N245_5_1/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b00001100110000001111001100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_301/FYB/V_FY  (
            .COUT (\CLMA_90_301/ntCYB ),
            .S (\dvi_encoder_m0/encr/N245 [1] ),
            .CIN (\CLMA_90_301/ntCYA ),
            .I0 (\dvi_encoder_m0/encr/nb1 [0] ),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encr/nb2 [1] ),
            .I3 (\dvi_encoder_m0/encr/nb1 [1] ),
            .I4 (_N174),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encr/N245_5_3/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b10010110000000000011110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_301/FYC/V_FY  (
            .COUT (\CLMA_90_301/ntCYC ),
            .S (\dvi_encoder_m0/encr/N245 [2] ),
            .CIN (\CLMA_90_301/ntCYB ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encr/nb2 [2] ),
            .I2 (\dvi_encoder_m0/encr/nb1 [2] ),
            .I3 (\dvi_encoder_m0/encb/de_reg ),
            .I4 (\dvi_encoder_m0/encr/nb1 [2] ),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encr/N245_5_3/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b10010110000000000011110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_301/FYD/V_FY  (
            .COUT (\dvi_encoder_m0/encr/_N1251 ),
            .S (\dvi_encoder_m0/encr/N245 [3] ),
            .CIN (\CLMA_90_301/ntCYC ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encr/nb2 [3] ),
            .I2 (\dvi_encoder_m0/encr/nb1 [3] ),
            .I3 (\dvi_encoder_m0/encb/de_reg ),
            .I4 (\dvi_encoder_m0/encr/nb1 [3] ),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encr/N245_5_5/gateop_perm/FYA/V_FY */ #(
            .INIT(32'b10010000011000000011000011000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_90_305/FYA/V_FY  (
            .COUT (),
            .S (\dvi_encoder_m0/encr/N245 [4] ),
            .CIN (\dvi_encoder_m0/encr/_N1251 ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encr/nb2 [4] ),
            .I2 (\dvi_encoder_m0/encb/de_reg ),
            .I3 (\dvi_encoder_m0/encr/nb1 [4] ),
            .I4 (\dvi_encoder_m0/encr/nb1 [4] ),
            .ID (1'b0));

    V_BUF \CLMA_90_312/CEMUX/V_BUF  (
            .Z (\CLMA_90_312/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_90_312/FF0/FF  (
            .Q (\dvi_encoder_m0/encr/cnt [4] ),
            .CE (\CLMA_90_312/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_90_312/ntY0 ),
            .SR (\CLMA_90_312/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11101110111011100010001000100010))
        \CLMA_90_312/FYA/FY  (
            .Y (\CLMA_90_312/ntY0 ),
            .I0 (\dvi_encoder_m0/encr/N245 [4] ),
            .I1 (\dvi_encoder_m0/encr/N228 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encr/nb5 [4] ));
	// LUT = (I1 & I4) | (I0 & ~I1) ;
	// ../source/dvi_tx/encode.v:151

    V_INV \CLMA_90_312/LRSPOLMUX/V_INV  (
            .Z (\CLMA_90_312/ntRS_P ),
            .I (nt_rst_n));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_90_312/RSMUX/V_BUF  (
            .Z (\CLMA_90_312/ntRSCO ),
            .I (\CLMA_90_312/ntRS_P ));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_94_80/CEMUX/V_BUF  (
            .Z (\CLMA_94_80/ntCECO ),
            .I (\u_aq_axi_master/_N2 ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_len[10]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_94_80/FF0/FF  (
            .Q (\u_aq_axi_master/DEBUG [10] ),
            .CE (\CLMA_94_80/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_94_80/ntY0 ),
            .SR (_N78));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_len[3]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_94_80/FF1/FF  (
            .Q (\u_aq_axi_master/DEBUG [9] ),
            .CE (\CLMA_94_80/ntCECO ),
            .CK (ntclkbufg_1),
            .D (_N202),
            .SR (_N78));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_len[10]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMA_94_80/FYA/FY  (
            .Y (\CLMA_94_80/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (wr_burst_len[7]));
	// LUT = (~I4) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/N19/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_94_80/FYB/FYC  (
            .Y (\u_aq_axi_master/_N2 ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/wr_state_0 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (wr_burst_req));
	// LUT = (I1 & I4) ;
	// ../source/sources_1/aq_axi_master.v:164

    V_LUT5 /* u_aq_axi_master/N498/gateop_perm/FYC/FY */ #(
            .INIT(32'b11111111111111111110111011101110))
        \CLMA_94_80/FYC/FY  (
            .Y (\u_aq_axi_master/N500 ),
            .I0 (\u_aq_axi_master/wr_state_0 ),
            .I1 (\u_aq_axi_master/_N7 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N496 ));
	// LUT = (I4) | (I1) | (I0) ;

    V_LUT5 /* u_aq_axi_master/N88[0]/gateop_perm/FYD/FYC */ #(
            .INIT(32'b10101010101010101111111111111111))
        \CLMA_94_80/FYD/FYC  (
            .Y (\u_aq_axi_master/N88 [6] ),
            .I0 (\u_aq_axi_master/DEBUG [9] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N347 ));
	// LUT = (~I4) | (I0) ;

    V_INV \CLMA_94_80/LRSPOLMUX/V_INV  (
            .Z (\CLMA_94_80/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_94_80/RSMUX/V_BUF  (
            .Z (_N78),
            .I (\CLMA_94_80/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_94_84/CEMUX/V_BUF  (
            .Z (\CLMA_94_84/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[7]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_94_84/FF0/FF  (
            .Q (wr_burst_len[7]),
            .CE (\CLMA_94_84/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_94_84/ntY0 ),
            .SR (\CLMA_94_84/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[7]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11110101111100001111010011110000))
        \CLMA_94_84/FYA/FY  (
            .Y (\CLMA_94_84/ntY0 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I1 (\frame_read_write_m0/N1 [8] ),
            .I2 (wr_burst_len[7]),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/state_2 ),
            .I4 (\frame_read_write_m0/N1 [7] ));
	// LUT = (~I0 & I3 & I4) | (~I0 & I1 & I3) | (I2) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_BUF \CLMA_94_84/RSMUX/V_BUF  (
            .Z (\CLMA_94_84/ntRSCO ),
            .I (_N78));
	// ../source/sources_1/frame_fifo_write.v:106

    V_BUF \CLMA_94_92/CEMUX/V_BUF  (
            .Z (\CLMA_94_92/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/cmos_write_req_gen.v:41

    V_FFASYN /* cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_94_92/FF0/FF  (
            .Q (write_req),
            .CE (\CLMA_94_92/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_94_92/ntY0 ),
            .SR (_N74));
	// ../source/sources_1/cmos_write_req_gen.v:54

    V_FFASYN /* cmos_write_req_gen_m0/cmos_vsync_d1/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_94_92/FF1/FF  (
            .Q (\cmos_write_req_gen_m0/cmos_vsync_d1 ),
            .CE (\CLMA_94_92/ntCECO ),
            .CK (video_clk),
            .D (\cmos_write_req_gen_m0/cmos_vsync_d0 ),
            .SR (_N74));
	// ../source/sources_1/cmos_write_req_gen.v:41

    V_FFASYN /* cmos_write_req_gen_m0/cmos_vsync_d0/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_94_92/FF2/FF  (
            .Q (\cmos_write_req_gen_m0/cmos_vsync_d0 ),
            .CE (\CLMA_94_92/ntCECO ),
            .CK (video_clk),
            .D (nt_in_hdmi_vs),
            .SR (_N74));
	// ../source/sources_1/cmos_write_req_gen.v:41

    V_LUT5 /* cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01011101010111010000110000001100))
        \CLMA_94_92/FYA/FY  (
            .Y (\CLMA_94_92/ntY0 ),
            .I0 (\cmos_write_req_gen_m0/cmos_vsync_d1 ),
            .I1 (write_req),
            .I2 (write_req_ack),
            .I3 (1'b0),
            .I4 (\cmos_write_req_gen_m0/cmos_vsync_d0 ));
	// LUT = (~I0 & I4) | (I1 & ~I2) ;
	// ../source/sources_1/cmos_write_req_gen.v:54

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/N147_4_4/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10101010101010101000100010001011))
        \CLMA_94_92/FYB/FYC  (
            .Y (\frame_read_write_m0/frame_fifo_write_m0/_N3165 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/state_0 ),
            .I2 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/state_2 ));
	// LUT = (~I1 & ~I2 & ~I3 & ~I4) | (I0 & I4) | (I0 & I1) ;

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/N147_4_6/gateop_perm/FYC/FY */ #(
            .INIT(32'b11111111111111111111111111101010))
        \CLMA_94_92/FYC/FY  (
            .Y (\frame_read_write_m0/frame_fifo_write_m0/N147 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/_N3164 ),
            .I1 (wr_burst_finish),
            .I2 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/_N3165 ),
            .I4 (\CLMA_94_100/ntY1 ));
	// LUT = (I4) | (I3) | (I1 & I2) | (I0) ;

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/N147_4_3/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111111101110111111111110101010))
        \CLMA_94_92/FYD/FYC  (
            .Y (\frame_read_write_m0/frame_fifo_write_m0/_N3164 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/state_5 ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/state_4 ),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ));
	// LUT = (~I1 & I4) | (I3) | (I0) ;

    V_INV \CLMA_94_92/LRSPOLMUX/V_INV  (
            .Z (\CLMA_94_92/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/cmos_write_req_gen.v:41

    V_BUF \CLMA_94_92/RSMUX/V_BUF  (
            .Z (_N74),
            .I (\CLMA_94_92/ntRS_P ));
	// ../source/sources_1/cmos_write_req_gen.v:41

    V_BUF \CLMA_94_96/CEMUX/V_BUF  (
            .Z (_N132),
            .I (\frame_read_write_m0/frame_fifo_write_m0/N147 ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/state_4/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_94_96/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/state_4 ),
            .CE (_N132),
            .CK (ntclkbufg_1),
            .D (\CLMA_94_96/ntY0 ),
            .SR (_N73));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/state_5/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_94_96/FF1/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/state_5 ),
            .CE (_N132),
            .CK (ntclkbufg_1),
            .D (\CLMA_94_96/ntY1 ),
            .SR (_N73));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/state_1/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_94_96/FF2/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/state_1 ),
            .CE (_N132),
            .CK (ntclkbufg_1),
            .D (\CLMA_94_96/ntY2 ),
            .SR (_N73));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/state_2/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_94_96/FF3/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/state_2 ),
            .CE (_N132),
            .CK (ntclkbufg_1),
            .D (\CLMA_94_96/ntY3 ),
            .SR (_N73));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/state_4/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_94_96/FYA/FY  (
            .Y (\CLMA_94_96/ntY0 ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (wr_burst_finish));
	// LUT = (I1 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/state_5/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000011001100000000))
        \CLMA_94_96/FYB/FYC  (
            .Y (\CLMA_94_96/ntY1 ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/state_4 ),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/N89 ));
	// LUT = (~I1 & I3 & ~I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/state_1/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11111111111011100000000000000000))
        \CLMA_94_96/FYC/FY  (
            .Y (\CLMA_94_96/ntY2 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/state_0 ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/state_2 ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/state_4 ),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ));
	// LUT = (I3 & I4) | (I1 & I4) | (I0 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/state_2/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00110011001000100010001000100010))
        \CLMA_94_96/FYD/FYC  (
            .Y (\CLMA_94_96/ntY3 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/state_4 ),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/N89 ));
	// LUT = (~I1 & I3 & I4) | (I0 & ~I1) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_BUF \CLMA_94_96/RSMUX/V_BUF  (
            .Z (_N73),
            .I (_N74));
	// ../source/sources_1/frame_fifo_write.v:106

    V_BUF \CLMA_94_100/CEMUX/V_BUF  (
            .Z (\CLMA_94_100/ntCECO ),
            .I (_N132));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/state_0/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"))
        \CLMA_94_100/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/state_0 ),
            .CE (\CLMA_94_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/frame_fifo_write_m0/state_5 ),
            .SR (\CLMA_94_100/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/state_3/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_94_100/FF1/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/state_3 ),
            .CE (\CLMA_94_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_94_100/ntY1 ),
            .SR (\CLMA_94_100/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/state_3/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00110011000000000010001000000000))
        \CLMA_94_100/FYB/FYC  (
            .Y (\CLMA_94_100/ntY1 ),
            .I0 (\frame_read_write_m0/N1 [8] ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/state_2 ),
            .I4 (\frame_read_write_m0/N1 [7] ));
	// LUT = (~I1 & I3 & I4) | (I0 & ~I1 & I3) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_BUF \CLMA_94_100/RSMUX/V_BUF  (
            .Z (\CLMA_94_100/ntRSCO ),
            .I (_N73));
	// ../source/sources_1/frame_fifo_write.v:106

    V_BUF \CLMA_94_236/CEMUX/V_BUF  (
            .Z (\CLMA_94_236/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encb/c1_q/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_94_236/FF0/FF  (
            .Q (\dvi_encoder_m0/encb/c1_q ),
            .CE (\CLMA_94_236/ntCECO ),
            .CK (video_clk_out),
            .D (hdmi_vs),
            .SR (\CLMA_94_236/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encb/c1_reg/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_94_236/FF1/FF  (
            .Q (\dvi_encoder_m0/encb/c1_reg ),
            .CE (\CLMA_94_236/ntCECO ),
            .CK (video_clk_out),
            .D (\dvi_encoder_m0/encb/c1_q ),
            .SR (\CLMA_94_236/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* video_timing_data_m0/color_bar_m0/N232_9/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000000000000000000000001000))
        \CLMA_94_236/FYA/FY  (
            .Y (\video_timing_data_m0/color_bar_m0/_N3366 ),
            .I0 (\video_timing_data_m0/color_bar_m0/h_cnt [3] ),
            .I1 (\video_timing_data_m0/color_bar_m0/h_cnt [0] ),
            .I2 (\video_timing_data_m0/color_bar_m0/h_cnt [4] ),
            .I3 (\video_timing_data_m0/color_bar_m0/h_cnt [11] ),
            .I4 (\video_timing_data_m0/color_bar_m0/h_cnt [1] ));
	// LUT = (I0 & I1 & ~I2 & ~I3 & ~I4) ;

    V_LUT5 /* video_timing_data_m0/color_bar_m0/N241_9/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000001000000))
        \CLMA_94_236/FYB/FYC  (
            .Y (\video_timing_data_m0/color_bar_m0/_N2599 ),
            .I0 (\video_timing_data_m0/color_bar_m0/h_cnt [3] ),
            .I1 (\video_timing_data_m0/color_bar_m0/h_cnt [0] ),
            .I2 (\video_timing_data_m0/color_bar_m0/h_cnt [4] ),
            .I3 (\video_timing_data_m0/color_bar_m0/h_cnt [11] ),
            .I4 (\video_timing_data_m0/color_bar_m0/h_cnt [1] ));
	// LUT = (~I0 & I1 & I2 & ~I3 & ~I4) ;

    V_BUF \CLMA_94_236/RSMUX/V_BUF  (
            .Z (\CLMA_94_236/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:135

    V_BUF \CLMA_94_240/CEMUX/V_BUF  (
            .Z (\CLMA_94_240/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/color_bar.v:250

    V_FFASYN /* video_timing_data_m0/color_bar_m0/h_active/opit_0_inv_MUX4TO1Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_94_240/FF0/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/h_active ),
            .CE (\CLMA_94_240/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_94_240/ntY0 ),
            .SR (_N101));
	// ../source/sources_1/color_bar.v:250

    V_LUT5M /* video_timing_data_m0/color_bar_m0/h_active/opit_0_inv_MUX4TO1Q/FYA/V_FY */ #(
            .INIT(32'b11111111000010000111011100000000))
        \CLMA_94_240/FYA/V_FY  (
            .Z (\CLMA_94_240/ntY0 ),
            .I0 (\video_timing_data_m0/color_bar_m0/_N2612 ),
            .I1 (\video_timing_data_m0/color_bar_m0/_N2599 ),
            .I2 (\video_timing_data_m0/color_bar_m0/h_cnt [2] ),
            .I3 (\video_timing_data_m0/color_bar_m0/h_active ),
            .I4 (\video_timing_data_m0/color_bar_m0/h_cnt [8] ),
            .ID (\video_timing_data_m0/color_bar_m0/_N3294 ));
	// ../source/sources_1/color_bar.v:250

    V_LUT5 /* video_timing_data_m0/color_bar_m0/N232_11/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00100000001000000000000000000000))
        \CLMA_94_240/FYB/FYC  (
            .Y (\video_timing_data_m0/color_bar_m0/N232 ),
            .I0 (\video_timing_data_m0/color_bar_m0/_N2612 ),
            .I1 (\video_timing_data_m0/color_bar_m0/h_cnt [8] ),
            .I2 (\video_timing_data_m0/color_bar_m0/h_cnt [2] ),
            .I3 (1'b0),
            .I4 (\video_timing_data_m0/color_bar_m0/_N3366 ));
	// LUT = (I0 & ~I1 & I2 & I4) ;

    V_INV \CLMA_94_240/LRSPOLMUX/V_INV  (
            .Z (\CLMA_94_240/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/color_bar.v:250

    V_BUF \CLMA_94_240/RSMUX/V_BUF  (
            .Z (_N101),
            .I (\CLMA_94_240/ntRS_P ));
	// ../source/sources_1/color_bar.v:250

    V_BUF \CLMA_94_244/CEMUX/V_BUF  (
            .Z (\CLMA_94_244/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/video_timing_data.v:63

    V_FFASYN /* video_timing_data_m0/color_bar_m0/hs_reg/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_94_244/FF0/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/hs_reg ),
            .CE (\CLMA_94_244/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_94_244/ntY0 ),
            .SR (\CLMA_94_244/ntRSCO ));
	// ../source/sources_1/color_bar.v:238

    V_FFASYN /* video_timing_data_m0/color_bar_m0/hs_reg_d0/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_94_244/FF1/FF  (
            .Q (\video_timing_data_m0/video_hs ),
            .CE (\CLMA_94_244/ntCECO ),
            .CK (video_clk),
            .D (\video_timing_data_m0/color_bar_m0/hs_reg ),
            .SR (\CLMA_94_244/ntRSCO ));
	// ../source/sources_1/color_bar.v:189

    V_FFASYN /* video_timing_data_m0/video_hs_d0/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_94_244/FF2/FF  (
            .Q (\video_timing_data_m0/video_hs_d0 ),
            .CE (\CLMA_94_244/ntCECO ),
            .CK (video_clk),
            .D (\video_timing_data_m0/video_hs ),
            .SR (\CLMA_94_244/ntRSCO ));
	// ../source/sources_1/video_timing_data.v:63

    V_FFASYN /* video_timing_data_m0/video_de_d0/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_94_244/FF3/FF  (
            .Q (\video_timing_data_m0/video_de_d0 ),
            .CE (\CLMA_94_244/ntCECO ),
            .CK (video_clk),
            .D (read_en),
            .SR (\CLMA_94_244/ntRSCO ));
	// ../source/sources_1/video_timing_data.v:63

    V_LUT5 /* video_timing_data_m0/color_bar_m0/hs_reg/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11101011111011101110111011101110))
        \CLMA_94_244/FYA/FY  (
            .Y (\CLMA_94_244/ntY0 ),
            .I0 (\video_timing_data_m0/color_bar_m0/N232 ),
            .I1 (\video_timing_data_m0/color_bar_m0/hs_reg ),
            .I2 (\video_timing_data_m0/color_bar_m0/h_cnt [8] ),
            .I3 (\video_timing_data_m0/color_bar_m0/_N2599 ),
            .I4 (\video_timing_data_m0/color_bar_m0/_N3299 ));
	// LUT = (I1 & ~I4) | (~I1 & ~I2 & I3 & I4) | (I1 & ~I3) | (I1 & I2) | (I0) ;
	// ../source/sources_1/color_bar.v:238

    V_LUT5 /* video_timing_data_m0/color_bar_m0/N226_8/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000010001000000000))
        \CLMA_94_244/FYB/FYC  (
            .Y (\video_timing_data_m0/color_bar_m0/_N3293 ),
            .I0 (\video_timing_data_m0/color_bar_m0/h_cnt [6] ),
            .I1 (\video_timing_data_m0/color_bar_m0/h_cnt [7] ),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/color_bar_m0/h_cnt [5] ),
            .I4 (\video_timing_data_m0/color_bar_m0/h_cnt [2] ));
	// LUT = (I0 & ~I1 & I3 & ~I4) ;

    V_LUT5 /* video_timing_data_m0/color_bar_m0/N226_10/gateop_perm/FYC/FY */ #(
            .INIT(32'b00000000100000000000000000000000))
        \CLMA_94_244/FYC/FY  (
            .Y (\video_timing_data_m0/color_bar_m0/N226 ),
            .I0 (\video_timing_data_m0/color_bar_m0/_N2599 ),
            .I1 (\video_timing_data_m0/color_bar_m0/h_cnt [10] ),
            .I2 (\video_timing_data_m0/color_bar_m0/h_cnt [9] ),
            .I3 (\video_timing_data_m0/color_bar_m0/h_cnt [8] ),
            .I4 (\video_timing_data_m0/color_bar_m0/_N3293 ));
	// LUT = (I0 & I1 & I2 & ~I3 & I4) ;

    V_LUT5 /* video_timing_data_m0/color_bar_m0/N232_2/gateop_perm/FYD/FYC */ #(
            .INIT(32'b00000000000001000000000000000000))
        \CLMA_94_244/FYD/FYC  (
            .Y (\video_timing_data_m0/color_bar_m0/_N2612 ),
            .I0 (\video_timing_data_m0/color_bar_m0/h_cnt [9] ),
            .I1 (\video_timing_data_m0/color_bar_m0/h_cnt [5] ),
            .I2 (\video_timing_data_m0/color_bar_m0/h_cnt [10] ),
            .I3 (\video_timing_data_m0/color_bar_m0/h_cnt [7] ),
            .I4 (\video_timing_data_m0/color_bar_m0/h_cnt [6] ));
	// LUT = (~I0 & I1 & ~I2 & ~I3 & I4) ;

    V_BUF \CLMA_94_244/RSMUX/V_BUF  (
            .Z (\CLMA_94_244/ntRSCO ),
            .I (_N101));
	// ../source/sources_1/video_timing_data.v:63

    V_BUF \CLMA_94_256/CEMUX/V_BUF  (
            .Z (\CLMA_94_256/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/video_timing_data.v:83

    V_FFASYN /* video_timing_data_m0/vout_data_r[1]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_94_256/FF0/FF  (
            .Q (vout_data[1]),
            .CE (\CLMA_94_256/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_94_256/ntY0 ),
            .SR (\CLMA_94_256/ntRSCO ));
	// ../source/sources_1/video_timing_data.v:83

    V_FFASYN /* video_timing_data_m0/vout_data_r[7]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_94_256/FF1/FF  (
            .Q (vout_data[7]),
            .CE (\CLMA_94_256/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_94_256/ntY1 ),
            .SR (\CLMA_94_256/ntRSCO ));
	// ../source/sources_1/video_timing_data.v:83

    V_FFASYN /* video_timing_data_m0/vout_data_r[6]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_94_256/FF2/FF  (
            .Q (vout_data[6]),
            .CE (\CLMA_94_256/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_94_256/ntY2 ),
            .SR (\CLMA_94_256/ntRSCO ));
	// ../source/sources_1/video_timing_data.v:83

    V_FFASYN /* video_timing_data_m0/vout_data_r[4]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_94_256/FF3/FF  (
            .Q (vout_data[4]),
            .CE (\CLMA_94_256/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_94_256/ntY3 ),
            .SR (\CLMA_94_256/ntRSCO ));
	// ../source/sources_1/video_timing_data.v:83

    V_LUT5 /* video_timing_data_m0/vout_data_r[1]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_94_256/FYA/FY  (
            .Y (\CLMA_94_256/ntY0 ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/video_de_d0 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (read_data[9]));
	// LUT = (I1 & I4) ;
	// ../source/sources_1/video_timing_data.v:83

    V_LUT5 /* video_timing_data_m0/vout_data_r[7]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_94_256/FYB/FYC  (
            .Y (\CLMA_94_256/ntY1 ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/video_de_d0 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (read_data[15]));
	// LUT = (I1 & I4) ;
	// ../source/sources_1/video_timing_data.v:83

    V_LUT5 /* video_timing_data_m0/vout_data_r[6]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10101010000000001010101000000000))
        \CLMA_94_256/FYC/FY  (
            .Y (\CLMA_94_256/ntY2 ),
            .I0 (\video_timing_data_m0/video_de_d0 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (read_data[14]),
            .I4 (1'b0));
	// LUT = (I0 & I3) ;
	// ../source/sources_1/video_timing_data.v:83

    V_LUT5 /* video_timing_data_m0/vout_data_r[4]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMA_94_256/FYD/FYC  (
            .Y (\CLMA_94_256/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (read_data[12]),
            .I4 (\video_timing_data_m0/video_de_d0 ));
	// LUT = (I3 & I4) ;
	// ../source/sources_1/video_timing_data.v:83

    V_INV \CLMA_94_256/LRSPOLMUX/V_INV  (
            .Z (\CLMA_94_256/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/video_timing_data.v:83

    V_BUF \CLMA_94_256/RSMUX/V_BUF  (
            .Z (\CLMA_94_256/ntRSCO ),
            .I (\CLMA_94_256/ntRS_P ));
	// ../source/sources_1/video_timing_data.v:83

    V_BUF \CLMA_94_264/CEMUX/V_BUF  (
            .Z (\CLMA_94_264/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encb/c0_q/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_94_264/FF0/FF  (
            .Q (\dvi_encoder_m0/encb/c0_q ),
            .CE (\CLMA_94_264/ntCECO ),
            .CK (video_clk_out),
            .D (hdmi_hs),
            .SR (\CLMA_94_264/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_BUF \CLMA_94_264/RSMUX/V_BUF  (
            .Z (\CLMA_94_264/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:135

    V_LUT5M /* dvi_encoder_m0/encb/N245_5[1]/gateop/FYA/V_FY */ #(
            .INIT(32'b11111000011100001111100001110000))
        \CLMA_94_280/FYA/V_FY  (
            .Z (\dvi_encoder_m0/encb/nb3 [1] ),
            .I0 (_N3),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encb/n1q_m [1] ),
            .I3 (\dvi_encoder_m0/encb/n0q_m [1] ),
            .I4 (\dvi_encoder_m0/encb/cnt [4] ),
            .ID (_N2));

    V_LUT5M /* dvi_encoder_m0/encb/N245_7[2]/gateop/FYB/V_FYC */ #(
            .INIT(32'b11110111100000001111011110000000))
        \CLMA_94_280/FYB/V_FYC  (
            .Z (\dvi_encoder_m0/encb/nb4 [2] ),
            .I0 (_N3),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encb/n1q_m [2] ),
            .I3 (\dvi_encoder_m0/encb/n0q_m [2] ),
            .I4 (\dvi_encoder_m0/encb/cnt [4] ),
            .ID (_N2));

    V_LUT5M /* dvi_encoder_m0/encb/N245_5[2]/gateop/FYC/V_FY */ #(
            .INIT(32'b11111000011100001111100001110000))
        \CLMA_94_280/FYC/V_FY  (
            .Z (\dvi_encoder_m0/encb/nb3 [2] ),
            .I0 (_N3),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encb/n1q_m [2] ),
            .I3 (\dvi_encoder_m0/encb/n0q_m [2] ),
            .I4 (\dvi_encoder_m0/encb/cnt [4] ),
            .ID (_N2));

    V_LUT5M /* dvi_encoder_m0/encb/N245_7[1]/gateop/FYA/V_FY */ #(
            .INIT(32'b11110111100000001111011110000000))
        \CLMA_94_284/FYA/V_FY  (
            .Z (\dvi_encoder_m0/encb/nb4 [1] ),
            .I0 (_N3),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encb/n1q_m [1] ),
            .I3 (\dvi_encoder_m0/encb/n0q_m [1] ),
            .I4 (\dvi_encoder_m0/encb/cnt [4] ),
            .ID (_N2));

    V_LUT5 /* dvi_encoder_m0/encr/N243_4[1]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11011101100010001100110011001100))
        \CLMA_94_292/FYA/FY  (
            .Y (\dvi_encoder_m0/encr/nb7 [1] ),
            .I0 (\dvi_encoder_m0/encr/q_m_reg [8] ),
            .I1 (\dvi_encoder_m0/encr/n0q_m [1] ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encr/n1q_m [1] ),
            .I4 (\dvi_encoder_m0/encr/N228 ));
	// LUT = (I1 & ~I4) | (~I0 & I3 & I4) | (I0 & I1) ;

    V_LUT5 /* dvi_encoder_m0/encr/N243_7[1]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11100100111001001111000011110000))
        \CLMA_94_296/FYA/FY  (
            .Y (\dvi_encoder_m0/encr/nb9 [1] ),
            .I0 (\dvi_encoder_m0/encr/q_m_reg [8] ),
            .I1 (\dvi_encoder_m0/encr/n0q_m [1] ),
            .I2 (\dvi_encoder_m0/encr/n1q_m [1] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encr/N228 ));
	// LUT = (I2 & ~I4) | (~I0 & I1 & I4) | (I0 & I2) ;

    V_BUF \CLMA_98_85/CEMUX/V_BUF  (
            .Z (\CLMA_98_85/ntCECO ),
            .I (\frame_read_write_m0/frame_fifo_write_m0/N177 ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[7]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_98_85/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [7] ),
            .CE (\CLMA_98_85/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_98_85/ntY0 ),
            .SR (\CLMA_98_85/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[8]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_98_85/FF1/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [8] ),
            .CE (\CLMA_98_85/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_98_85/ntY1 ),
            .SR (\CLMA_98_85/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[9]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_98_85/FF2/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [9] ),
            .CE (\CLMA_98_85/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_98_85/ntY2 ),
            .SR (\CLMA_98_85/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[14]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_98_85/FF3/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [14] ),
            .CE (\CLMA_98_85/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_98_85/ntY3 ),
            .SR (\CLMA_98_85/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[7]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10100000101000000000000000000000))
        \CLMA_98_85/FYA/FY  (
            .Y (\CLMA_98_85/ntY0 ),
            .I0 (wr_burst_finish),
            .I1 (1'b0),
            .I2 (\frame_read_write_m0/frame_fifo_write_m0/N78 [7] ),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ));
	// LUT = (I0 & I2 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[8]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10100000101000000000000000000000))
        \CLMA_98_85/FYB/FYC  (
            .Y (\CLMA_98_85/ntY1 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ),
            .I1 (1'b0),
            .I2 (wr_burst_finish),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/N78 [8] ));
	// LUT = (I0 & I2 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[9]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMA_98_85/FYC/FY  (
            .Y (\CLMA_98_85/ntY2 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/N78 [9] ),
            .I1 (wr_burst_finish),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ));
	// LUT = (I0 & I1 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[14]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMA_98_85/FYD/FYC  (
            .Y (\CLMA_98_85/ntY3 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ),
            .I1 (wr_burst_finish),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/N78 [14] ));
	// LUT = (I0 & I1 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_INV \CLMA_98_85/LRSPOLMUX/V_INV  (
            .Z (\CLMA_98_85/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_write.v:106

    V_BUF \CLMA_98_85/RSMUX/V_BUF  (
            .Z (\CLMA_98_85/ntRSCO ),
            .I (\CLMA_98_85/ntRS_P ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N89.lt_3/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b00000000000000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_98_89/FYA/V_FY  (
            .COUT (\CLMA_98_89/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/write_len_latch [18] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N201),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:199

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N89.lt_3/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b00000000000000001010101010101010), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_98_89/FYB/V_FY  (
            .COUT (\CLMA_98_89/ntCYB ),
            .S (),
            .CIN (\CLMA_98_89/ntCYA ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/write_len_latch [18] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N180),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:199

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N89.lt_5/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b00100000111100101001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_98_89/FYC/V_FY  (
            .COUT (\CLMA_98_89/ntCYC ),
            .S (),
            .CIN (\CLMA_98_89/ntCYB ),
            .I0 (_N180),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [10] ),
            .I2 (\frame_read_write_m0/frame_fifo_write_m0/write_len_latch [18] ),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [11] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:199

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N89.lt_5/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b00100000111100101001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_98_89/FYD/V_FY  (
            .COUT (\frame_read_write_m0/frame_fifo_write_m0/frame_read_write_m0/frame_fifo_write_m0/N89.co [12] ),
            .S (),
            .CIN (\CLMA_98_89/ntCYC ),
            .I0 (_N180),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [12] ),
            .I2 (\frame_read_write_m0/frame_fifo_write_m0/write_len_latch [18] ),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [13] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:199

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N89.lt_7/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b00000000001000100000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_98_93/FYA/V_FY  (
            .COUT (\CLMA_98_93/ntCYA ),
            .S (),
            .CIN (\frame_read_write_m0/frame_fifo_write_m0/frame_read_write_m0/frame_fifo_write_m0/N89.co [12] ),
            .I0 (_N180),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [14] ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [15] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:199

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N89.lt_7/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b00100000111100101001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_98_93/FYB/V_FY  (
            .COUT (\CLMA_98_93/ntCYB ),
            .S (),
            .CIN (\CLMA_98_93/ntCYA ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/write_len_latch [18] ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [16] ),
            .I2 (\frame_read_write_m0/frame_fifo_write_m0/write_len_latch [18] ),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [17] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:199

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N89.lt_9/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b00000000001000100000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_98_93/FYC/V_FY  (
            .COUT (\CLMA_98_93/ntCYC ),
            .S (),
            .CIN (\CLMA_98_93/ntCYB ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/write_len_latch [18] ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [18] ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [19] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:199

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N89.lt_9/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b00000000001000100000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_98_93/FYD/V_FY  (
            .COUT (\frame_read_write_m0/frame_fifo_write_m0/frame_read_write_m0/frame_fifo_write_m0/N89.co [20] ),
            .S (),
            .CIN (\CLMA_98_93/ntCYC ),
            .I0 (_N180),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [20] ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [21] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:199

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N89.lt_11/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b00000000001000100000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_98_97/FYA/V_FY  (
            .COUT (\CLMA_98_97/ntCYA ),
            .S (),
            .CIN (\frame_read_write_m0/frame_fifo_write_m0/frame_read_write_m0/frame_fifo_write_m0/N89.co [20] ),
            .I0 (_N181),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [22] ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [23] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:199

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N89.lt_11/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b00000000101010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_98_97/FYB/V_FY  (
            .COUT (),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N89 ),
            .CIN (\CLMA_98_97/ntCYA ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [24] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:199

    V_BUF \CLMA_98_101/CEMUX/V_BUF  (
            .Z (\CLMA_98_101/ntCECO ),
            .I (\frame_read_write_m0/frame_fifo_write_m0/N177 ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[23]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_98_101/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [23] ),
            .CE (\CLMA_98_101/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_98_101/ntY0 ),
            .SR (\CLMA_98_101/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[24]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_98_101/FF1/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [24] ),
            .CE (\CLMA_98_101/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_98_101/ntY1 ),
            .SR (\CLMA_98_101/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[22]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_98_101/FF2/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [22] ),
            .CE (\CLMA_98_101/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_98_101/ntY2 ),
            .SR (\CLMA_98_101/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[19]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_98_101/FF3/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [19] ),
            .CE (\CLMA_98_101/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_98_101/ntY3 ),
            .SR (\CLMA_98_101/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[23]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMA_98_101/FYA/FY  (
            .Y (\CLMA_98_101/ntY0 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ),
            .I1 (wr_burst_finish),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/N78 [23] ));
	// LUT = (I0 & I1 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[24]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMA_98_101/FYB/FYC  (
            .Y (\CLMA_98_101/ntY1 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ),
            .I1 (wr_burst_finish),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/N78 [24] ));
	// LUT = (I0 & I1 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[22]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMA_98_101/FYC/FY  (
            .Y (\CLMA_98_101/ntY2 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ),
            .I1 (wr_burst_finish),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/N78 [22] ));
	// LUT = (I0 & I1 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[19]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMA_98_101/FYD/FYC  (
            .Y (\CLMA_98_101/ntY3 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ),
            .I1 (wr_burst_finish),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/N78 [19] ));
	// LUT = (I0 & I1 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_INV \CLMA_98_101/LRSPOLMUX/V_INV  (
            .Z (\CLMA_98_101/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_write.v:106

    V_BUF \CLMA_98_101/RSMUX/V_BUF  (
            .Z (\CLMA_98_101/ntRSCO ),
            .I (\CLMA_98_101/ntRS_P ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_BUF \CLMA_98_260/CEMUX/V_BUF  (
            .Z (\CLMA_98_260/ntCECO ),
            .I (nt_rst_n));
	// ../source/sources_1/video_timing_data.v:63

    V_FFSYN /* video_timing_data_m0/video_de_d1/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_98_260/FF0/FF  (
            .Q (hdmi_de),
            .CE (\CLMA_98_260/ntCECO ),
            .CK (video_clk),
            .D (\video_timing_data_m0/video_de_d0 ),
            .SR (\CLMA_98_260/ntRSCO ));
	// ../source/sources_1/video_timing_data.v:63

    V_LUT5 /* dvi_encoder_m0/encb/N14_1_maj0_3/gateop_perm/FYA/FY */ #(
            .INIT(32'b11101011101111101000001000101000))
        \CLMA_98_260/FYA/FY  (
            .Y (\dvi_encoder_m0/encb/_N453 ),
            .I0 (vout_data[6]),
            .I1 (vout_data[5]),
            .I2 (\dvi_encoder_m0/encb/_N3209 ),
            .I3 (\dvi_encoder_m0/encb/N365 [0] ),
            .I4 (vout_data[7]));
	// LUT = (I1 & ~I2 & ~I3 & I4) | (~I1 & I2 & ~I3 & I4) | (~I1 & ~I2 & I3 & I4) | (I1 & I2 & I3 & I4) | (I0 & I4) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (I0 & I1 & I2 & I3) ;

    V_LUT5 /* dvi_encoder_m0/encb/N21_5/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11111111101010101111111110001010))
        \CLMA_98_260/FYB/FYC  (
            .Y (\dvi_encoder_m0/encb/decision1 ),
            .I0 (\dvi_encoder_m0/encb/n1d [2] ),
            .I1 (\dvi_encoder_m0/encb/n1d [0] ),
            .I2 (\dvi_encoder_m0/encb/din_q [0] ),
            .I3 (\dvi_encoder_m0/encb/n1d [3] ),
            .I4 (\dvi_encoder_m0/encb/n1d [1] ));
	// LUT = (I0 & I4) | (I3) | (I0 & ~I2) | (I0 & I1) ;

    V_LUT5 /* dvi_encoder_m0/encb/N368_sum0_2/gateop_perm/FYC/FY */ #(
            .INIT(32'b00110011001100111100110011001100))
        \CLMA_98_260/FYC/FY  (
            .Y (\dvi_encoder_m0/encb/_N3209 ),
            .I0 (1'b0),
            .I1 (vout_data[4]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (vout_data[1]));
	// LUT = (I1 & ~I4) | (~I1 & I4) ;

    V_LUT5 /* dvi_encoder_m0/encb/N374_ab0/gateop_perm/FYD/FYC */ #(
            .INIT(32'b00001001000001101001000001100000))
        \CLMA_98_260/FYD/FYC  (
            .Y (\dvi_encoder_m0/encb/_N522 ),
            .I0 (vout_data[2]),
            .I1 (vout_data[0]),
            .I2 (\dvi_encoder_m0/encb/_N3209 ),
            .I3 (vout_data[3]),
            .I4 (vout_data[5]));
	// LUT = (I0 & ~I1 & I2 & ~I3 & ~I4) | (~I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & I3 & ~I4) | (I0 & I1 & I2 & I3 & ~I4) | (I0 & ~I1 & ~I2 & ~I3 & I4) | (~I0 & I1 & ~I2 & ~I3 & I4) | (~I0 & ~I1 & ~I2 & I3 & I4) | (I0 & I1 & ~I2 & I3 & I4) ;

    V_BUF \CLMA_98_260/RSMUX/V_BUF  (
            .Z (\CLMA_98_260/ntRSCO ),
            .I (1'b0));
	// ../source/sources_1/video_timing_data.v:63

    V_BUF \CLMA_98_264/CEMUX/V_BUF  (
            .Z (\CLMA_98_264/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encb/n1d[3]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_98_264/FF0/FF  (
            .Q (\dvi_encoder_m0/encb/n1d [3] ),
            .CE (\CLMA_98_264/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_98_264/ntY0 ),
            .SR (\CLMA_98_264/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encb/n1d[2]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_98_264/FF1/FF  (
            .Q (\dvi_encoder_m0/encb/n1d [2] ),
            .CE (\CLMA_98_264/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_98_264/ntY1 ),
            .SR (\CLMA_98_264/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encb/n1d[1]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_98_264/FF2/FF  (
            .Q (\dvi_encoder_m0/encb/n1d [1] ),
            .CE (\CLMA_98_264/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_98_264/ntY2 ),
            .SR (\CLMA_98_264/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encb/n1d[0]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_98_264/FF3/FF  (
            .Q (\dvi_encoder_m0/encb/n1d [0] ),
            .CE (\CLMA_98_264/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_98_264/ntY3 ),
            .SR (\CLMA_98_264/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_LUT5 /* dvi_encoder_m0/encb/n1d[3]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10000000100000000000000000000000))
        \CLMA_98_264/FYA/FY  (
            .Y (\CLMA_98_264/ntY0 ),
            .I0 (\dvi_encoder_m0/encb/N365 [1] ),
            .I1 (\dvi_encoder_m0/encb/N368 [1] ),
            .I2 (\dvi_encoder_m0/encb/_N453 ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encb/_N522 ));
	// LUT = (I0 & I1 & I2 & I4) ;
	// ../source/dvi_tx/encode.v:65

    V_LUT5 /* dvi_encoder_m0/encb/n1d[2]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b01110111111011101110111010001000))
        \CLMA_98_264/FYB/FYC  (
            .Y (\CLMA_98_264/ntY1 ),
            .I0 (\dvi_encoder_m0/encb/_N522 ),
            .I1 (\dvi_encoder_m0/encb/N368 [1] ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encb/N365 [1] ),
            .I4 (\dvi_encoder_m0/encb/_N453 ));
	// LUT = (I0 & I1 & ~I4) | (~I0 & I3 & I4) | (I0 & ~I1 & I4) | (~I0 & I1 & I4) | (I0 & I1 & ~I3) | (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// ../source/dvi_tx/encode.v:65

    V_LUT5 /* dvi_encoder_m0/encb/n1d[1]/opit_0_L5Q_perm/FYC/FY */ #(
            .INIT(32'b01100110100110011001100101100110))
        \CLMA_98_264/FYC/FY  (
            .Y (\CLMA_98_264/ntY2 ),
            .I0 (\dvi_encoder_m0/encb/_N522 ),
            .I1 (\dvi_encoder_m0/encb/_N453 ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encb/N365 [1] ),
            .I4 (\dvi_encoder_m0/encb/N368 [1] ));
	// LUT = (I0 & ~I1 & ~I3 & ~I4) | (~I0 & I1 & ~I3 & ~I4) | (~I0 & ~I1 & I3 & ~I4) | (I0 & I1 & I3 & ~I4) | (~I0 & ~I1 & ~I3 & I4) | (I0 & I1 & ~I3 & I4) | (I0 & ~I1 & I3 & I4) | (~I0 & I1 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:65

    V_LUT5 /* dvi_encoder_m0/encb/n1d[0]/opit_0_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMA_98_264/FYD/FYC  (
            .Y (\CLMA_98_264/ntY3 ),
            .I0 (vout_data[7]),
            .I1 (vout_data[5]),
            .I2 (\dvi_encoder_m0/encb/_N3209 ),
            .I3 (\dvi_encoder_m0/encb/N365 [0] ),
            .I4 (vout_data[6]));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:65

    V_BUF \CLMA_98_264/RSMUX/V_BUF  (
            .Z (\CLMA_98_264/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:65

    V_BUF \CLMA_98_273/CEMUX/V_BUF  (
            .Z (\CLMA_98_273/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encb/n0q_m[2]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_98_273/FF0/FF  (
            .Q (\dvi_encoder_m0/encb/n0q_m [2] ),
            .CE (\CLMA_98_273/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_98_273/ntY0 ),
            .SR (\CLMA_98_273/ntRSCO ));
	// ../source/dvi_tx/encode.v:108

    V_FFSYN /* dvi_encoder_m0/encb/n0q_m[0]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_98_273/FF1/FF  (
            .Q (\dvi_encoder_m0/encb/nb7 [0] ),
            .CE (\CLMA_98_273/ntCECO ),
            .CK (video_clk_out),
            .D (\dvi_encoder_m0/encb/N91 [0] ),
            .SR (\CLMA_98_273/ntRSCO ));
	// ../source/dvi_tx/encode.v:108

    V_FFSYN /* dvi_encoder_m0/encb/n1q_m[3]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_98_273/FF2/FF  (
            .Q (\dvi_encoder_m0/encb/n1q_m [3] ),
            .CE (\CLMA_98_273/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_98_273/ntY2 ),
            .SR (\CLMA_98_273/ntRSCO ));
	// ../source/dvi_tx/encode.v:108

    V_FFSYN /* dvi_encoder_m0/encb/din_q[5]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_98_273/FF3/FF  (
            .Q (\dvi_encoder_m0/encb/din_q [5] ),
            .CE (\CLMA_98_273/ntCECO ),
            .CK (video_clk_out),
            .D (vout_data[5]),
            .SR (\CLMA_98_273/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_LUT5 /* dvi_encoder_m0/encb/n0q_m[2]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10000001000101110001011101111110))
        \CLMA_98_273/FYA/FY  (
            .Y (\CLMA_98_273/ntY0 ),
            .I0 (\dvi_encoder_m0/encb/_N506 ),
            .I1 (\dvi_encoder_m0/encb/N354 [1] ),
            .I2 (\dvi_encoder_m0/encb/N91 [0] ),
            .I3 (\dvi_encoder_m0/encb/N351 [1] ),
            .I4 (\dvi_encoder_m0/encb/_N465 ));
	// LUT = (I0 & ~I2 & ~I3 & ~I4) | (I0 & ~I1 & ~I3 & ~I4) | (~I0 & I1 & ~I3 & ~I4) | (I0 & ~I1 & ~I2 & ~I4) | (~I0 & I1 & ~I2 & ~I4) | (~I0 & ~I1 & I2 & ~I4) | (I0 & I1 & I2 & I3 & I4) | (~I0 & ~I1 & ~I2 & I4) | (I0 & ~I1 & ~I2 & ~I3) | (~I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) | (~I0 & ~I1 & ~I2 & I3) ;
	// ../source/dvi_tx/encode.v:108

    V_LUT5 /* dvi_encoder_m0/encb/n0q_m[0]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b01101001011010011001011010010110))
        \CLMA_98_273/FYB/FYC  (
            .Y (\dvi_encoder_m0/encb/N91 [0] ),
            .I0 (\dvi_encoder_m0/encb/din_q [7] ),
            .I1 (\dvi_encoder_m0/encb/N354 [0] ),
            .I2 (\dvi_encoder_m0/encb/decision1 ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encb/N351 [0] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I4) | (~I0 & I1 & ~I2 & ~I4) | (~I0 & ~I1 & I2 & ~I4) | (I0 & I1 & I2 & ~I4) | (~I0 & ~I1 & ~I2 & I4) | (I0 & I1 & ~I2 & I4) | (I0 & ~I1 & I2 & I4) | (~I0 & I1 & I2 & I4) ;
	// ../source/dvi_tx/encode.v:108

    V_LUT5 /* dvi_encoder_m0/encb/n1q_m[3]/opit_0_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10000000000000000000000000000000))
        \CLMA_98_273/FYC/FY  (
            .Y (\CLMA_98_273/ntY2 ),
            .I0 (\dvi_encoder_m0/encb/N354 [1] ),
            .I1 (\dvi_encoder_m0/encb/N354 [0] ),
            .I2 (\dvi_encoder_m0/encb/N351 [1] ),
            .I3 (\dvi_encoder_m0/encb/N351 [0] ),
            .I4 (\dvi_encoder_m0/encb/_N465 ));
	// LUT = (I0 & I1 & I2 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:108

    V_LUT5 /* dvi_encoder_m0/encb/N360_ab0/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_98_273/FYD/FYC  (
            .Y (\dvi_encoder_m0/encb/_N506 ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encb/N351 [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encb/N354 [0] ));
	// LUT = (I1 & I4) ;

    V_BUF \CLMA_98_273/RSMUX/V_BUF  (
            .Z (\CLMA_98_273/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:65

    V_LUT5M /* dvi_encoder_m0/encb/N245_5[3]/gateop/FYA/V_FY */ #(
            .INIT(32'b11111000011100001111100001110000))
        \CLMA_98_281/FYA/V_FY  (
            .Z (\dvi_encoder_m0/encb/nb3 [3] ),
            .I0 (_N3),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encb/n1q_m [3] ),
            .I3 (\dvi_encoder_m0/encb/n0q_m [3] ),
            .I4 (\dvi_encoder_m0/encb/cnt [4] ),
            .ID (_N2));

    V_LUT5 /* dvi_encoder_m0/encb/N243_4[2]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11001010110010101100110011001100))
        \CLMA_98_281/FYB/FYC  (
            .Y (\dvi_encoder_m0/encb/nb7 [2] ),
            .I0 (\dvi_encoder_m0/encb/n1q_m [2] ),
            .I1 (\dvi_encoder_m0/encb/n0q_m [2] ),
            .I2 (\dvi_encoder_m0/encb/q_m_reg [8] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encb/N228 ));
	// LUT = (I1 & ~I4) | (I0 & ~I2 & I4) | (I1 & I2) ;

    V_LUT5M /* dvi_encoder_m0/encb/N245_7[3]/gateop/FYA/V_FY */ #(
            .INIT(32'b11110111100000001111011110000000))
        \CLMA_98_284/FYA/V_FY  (
            .Z (\dvi_encoder_m0/encb/nb4 [3] ),
            .I0 (_N3),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encb/n1q_m [3] ),
            .I3 (\dvi_encoder_m0/encb/n0q_m [3] ),
            .I4 (\dvi_encoder_m0/encb/cnt [4] ),
            .ID (_N2));

    V_LUT5CARRY /* dvi_encoder_m0/encb/N99.lt_0/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b00100000111100100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_98_285/FYA/V_FY  (
            .COUT (\CLMA_98_285/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (\dvi_encoder_m0/encb/nb7 [0] ),
            .I1 (\dvi_encoder_m0/encb/nb7 [0] ),
            .I2 (\dvi_encoder_m0/encb/n0q_m [1] ),
            .I3 (\dvi_encoder_m0/encb/n1q_m [1] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:125

    V_LUT5CARRY /* dvi_encoder_m0/encb/N99.lt_0/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b00100000111100101001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_98_285/FYB/V_FY  (
            .COUT (_N3),
            .S (),
            .CIN (\CLMA_98_285/ntCYA ),
            .I0 (\dvi_encoder_m0/encb/n0q_m [2] ),
            .I1 (\dvi_encoder_m0/encb/n1q_m [2] ),
            .I2 (\dvi_encoder_m0/encb/n0q_m [3] ),
            .I3 (\dvi_encoder_m0/encb/n1q_m [3] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:125

    V_LUT5 /* dvi_encoder_m0/encb/N101/gateop_perm/FYC/FY */ #(
            .INIT(32'b11111111101010100101010100000000))
        \CLMA_98_285/FYC/FY  (
            .Y (\dvi_encoder_m0/encb/decision3 ),
            .I0 (\dvi_encoder_m0/encb/cnt [4] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (_N2),
            .I4 (_N3));
	// LUT = (I0 & I4) | (~I0 & I3) ;
	// ../source/dvi_tx/encode.v:125

    V_LUT5 /* dvi_encoder_m0/encr/N237_1/gateop_perm/FYA/FY */ #(
            .INIT(32'b10101010101010101000100010001000))
        \CLMA_98_292/FYA/FY  (
            .Y (\dvi_encoder_m0/encr/N228 ),
            .I0 (\dvi_encoder_m0/encb/de_reg ),
            .I1 (_N7),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encr/N172 ));
	// LUT = (I0 & I4) | (I0 & I1) ;

    V_LUT5CARRY /* dvi_encoder_m0/encr/N94.eq_0/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_98_296/FYA/V_FY  (
            .COUT (\CLMA_98_296/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (\dvi_encoder_m0/encr/nb3 [0] ),
            .I1 (\dvi_encoder_m0/encr/nb3 [0] ),
            .I2 (\dvi_encoder_m0/encr/n1q_m [1] ),
            .I3 (\dvi_encoder_m0/encr/n0q_m [1] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:121

    V_LUT5CARRY /* dvi_encoder_m0/encr/N94.eq_0/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_98_296/FYB/V_FY  (
            .COUT (_N7),
            .S (),
            .CIN (\CLMA_98_296/ntCYA ),
            .I0 (\dvi_encoder_m0/encr/n1q_m [2] ),
            .I1 (\dvi_encoder_m0/encr/n0q_m [2] ),
            .I2 (\dvi_encoder_m0/encr/n1q_m [3] ),
            .I3 (\dvi_encoder_m0/encr/n0q_m [3] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:121

    V_LUT5M /* dvi_encoder_m0/encr/N245_5[1]/gateop/FYC/V_FY */ #(
            .INIT(32'b11111000011100001111100001110000))
        \CLMA_98_296/FYC/V_FY  (
            .Z (\dvi_encoder_m0/encr/nb3 [1] ),
            .I0 (_N9),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encr/n1q_m [1] ),
            .I3 (\dvi_encoder_m0/encr/n0q_m [1] ),
            .I4 (\dvi_encoder_m0/encr/cnt [4] ),
            .ID (_N8));

    V_LUT5M /* dvi_encoder_m0/encr/N245_5[2]/gateop/FYA/V_FY */ #(
            .INIT(32'b11111000011100001111100001110000))
        \CLMA_98_297/FYA/V_FY  (
            .Z (\dvi_encoder_m0/encr/nb3 [2] ),
            .I0 (_N9),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encr/n1q_m [2] ),
            .I3 (\dvi_encoder_m0/encr/n0q_m [2] ),
            .I4 (\dvi_encoder_m0/encr/cnt [4] ),
            .ID (_N8));

    V_LUT5M /* dvi_encoder_m0/encr/N245_5[3]/gateop/FYA/V_FY */ #(
            .INIT(32'b11111000011100001111100001110000))
        \CLMA_98_301/FYA/V_FY  (
            .Z (\dvi_encoder_m0/encr/nb3 [3] ),
            .I0 (_N9),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encr/n1q_m [3] ),
            .I3 (\dvi_encoder_m0/encr/n0q_m [3] ),
            .I4 (\dvi_encoder_m0/encr/cnt [4] ),
            .ID (_N8));

    V_LUT5M /* dvi_encoder_m0/encr/N245_7[1]/gateop/FYB/V_FYC */ #(
            .INIT(32'b11110111100000001111011110000000))
        \CLMA_98_301/FYB/V_FYC  (
            .Z (\dvi_encoder_m0/encr/nb4 [1] ),
            .I0 (_N9),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encr/n1q_m [1] ),
            .I3 (\dvi_encoder_m0/encr/n0q_m [1] ),
            .I4 (\dvi_encoder_m0/encr/cnt [4] ),
            .ID (_N8));

    V_LUT5M /* dvi_encoder_m0/encr/N245_7[2]/gateop/FYC/V_FY */ #(
            .INIT(32'b11110111100000001111011110000000))
        \CLMA_98_301/FYC/V_FY  (
            .Z (\dvi_encoder_m0/encr/nb4 [2] ),
            .I0 (_N9),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encr/n1q_m [2] ),
            .I3 (\dvi_encoder_m0/encr/n0q_m [2] ),
            .I4 (\dvi_encoder_m0/encr/cnt [4] ),
            .ID (_N8));

    V_LUT5CARRY /* dvi_encoder_m0/encr/N245_8.fsub_2/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_98_304/FYA/V_FY  (
            .COUT (\CLMA_98_304/ntCYA ),
            .S (\dvi_encoder_m0/encr/nb2 [1] ),
            .CIN (1'b0),
            .I0 (\dvi_encoder_m0/encr/nb4 [1] ),
            .I1 (\dvi_encoder_m0/encr/nb3 [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N197),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encr/N245_8.fsub_2/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b00101101110100101101111100001101), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_98_304/FYB/V_FY  (
            .COUT (\CLMA_98_304/ntCYB ),
            .S (\dvi_encoder_m0/encr/nb2 [2] ),
            .CIN (\CLMA_98_304/ntCYA ),
            .I0 (\dvi_encoder_m0/encr/nb4 [1] ),
            .I1 (\dvi_encoder_m0/encr/nb3 [1] ),
            .I2 (\dvi_encoder_m0/encr/nb4 [2] ),
            .I3 (\dvi_encoder_m0/encr/nb3 [2] ),
            .I4 (_N173),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encr/N245_8.fsub_4/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_98_304/FYC/V_FY  (
            .COUT (\CLMA_98_304/ntCYC ),
            .S (\dvi_encoder_m0/encr/nb2 [3] ),
            .CIN (\CLMA_98_304/ntCYB ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encr/nb4 [3] ),
            .I2 (\dvi_encoder_m0/encr/nb3 [3] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encr/nb3 [3] ),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encr/N245_8.fsub_4/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01010101010101011111111111111111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_98_304/FYD/V_FY  (
            .COUT (),
            .S (\dvi_encoder_m0/encr/nb2 [4] ),
            .CIN (\CLMA_98_304/ntCYC ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N173),
            .ID (1'b0));

    V_LUT5M /* dvi_encoder_m0/encr/N245_7[3]/gateop/FYA/V_FY */ #(
            .INIT(32'b11110111100000001111011110000000))
        \CLMA_98_305/FYA/V_FY  (
            .Z (\dvi_encoder_m0/encr/nb4 [3] ),
            .I0 (_N9),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encr/n1q_m [3] ),
            .I3 (\dvi_encoder_m0/encr/n0q_m [3] ),
            .I4 (\dvi_encoder_m0/encr/cnt [4] ),
            .ID (_N8));

    V_LUT5CARRY /* dvi_encoder_m0/encr/N125_2/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_98_316/FYA/V_FY  (
            .COUT (\CLMA_98_316/ntCYA ),
            .S (\dvi_encoder_m0/encr/N125 [1] ),
            .CIN (1'b0),
            .I0 (\dvi_encoder_m0/encr/q_m_reg [8] ),
            .I1 (\dvi_encoder_m0/encr/cnt [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N197),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:169

    V_LUT5CARRY /* dvi_encoder_m0/encr/N125_2/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_98_316/FYB/V_FY  (
            .COUT (\CLMA_98_316/ntCYB ),
            .S (\dvi_encoder_m0/encr/N125 [2] ),
            .CIN (\CLMA_98_316/ntCYA ),
            .I0 (\dvi_encoder_m0/encr/q_m_reg [8] ),
            .I1 (\dvi_encoder_m0/encr/cnt [1] ),
            .I2 (\dvi_encoder_m0/encr/cnt [2] ),
            .I3 (1'b0),
            .I4 (_N173),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:169

    V_LUT5CARRY /* dvi_encoder_m0/encr/N125_4/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_98_316/FYC/V_FY  (
            .COUT (\CLMA_98_316/ntCYC ),
            .S (\dvi_encoder_m0/encr/N125 [3] ),
            .CIN (\CLMA_98_316/ntCYB ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encr/cnt [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N173),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:169

    V_LUT5CARRY /* dvi_encoder_m0/encr/N125_4/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_98_316/FYD/V_FY  (
            .COUT (),
            .S (\dvi_encoder_m0/encr/N125 [4] ),
            .CIN (\CLMA_98_316/ntCYC ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encr/cnt [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N173),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:169

    V_LUT5 /* dvi_encoder_m0/encr/N229/gateop_perm/FYA/FY */ #(
            .INIT(32'b11000000110011001100000000000000))
        \CLMA_98_320/FYA/FY  (
            .Y (\dvi_encoder_m0/encr/N229 ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (_N9),
            .I3 (\dvi_encoder_m0/encr/cnt [4] ),
            .I4 (_N8));
	// LUT = (I1 & ~I3 & I4) | (I1 & I2 & I3) ;
	// ../source/dvi_tx/encode.v:46

    V_LUT5 /* u_aq_axi_master/N486_1/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111111111100001111111100000000))
        \CLMA_102_76/FYA/FY  (
            .Y (\u_aq_axi_master/N475 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/wr_state_0 ),
            .I3 (\u_aq_axi_master/_N7 ),
            .I4 (wr_burst_req));
	// LUT = (I2 & I4) | (I3) ;

    V_BUF \CLMA_102_80/CEMUX/V_BUF  (
            .Z (\CLMA_102_80/ntCECO ),
            .I (\frame_read_write_m0/frame_fifo_write_m0/N177 ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[10]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_102_80/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [10] ),
            .CE (\CLMA_102_80/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_102_80/ntY0 ),
            .SR (\CLMA_102_80/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[12]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_102_80/FF1/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [12] ),
            .CE (\CLMA_102_80/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_102_80/ntY1 ),
            .SR (\CLMA_102_80/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[11]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_102_80/FF2/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [11] ),
            .CE (\CLMA_102_80/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_102_80/ntY2 ),
            .SR (\CLMA_102_80/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[13]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_102_80/FF3/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [13] ),
            .CE (\CLMA_102_80/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_102_80/ntY3 ),
            .SR (\CLMA_102_80/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[10]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100000000000000000000000000))
        \CLMA_102_80/FYA/FY  (
            .Y (\CLMA_102_80/ntY0 ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ),
            .I2 (1'b0),
            .I3 (wr_burst_finish),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/N78 [10] ));
	// LUT = (I1 & I3 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[12]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10101010000000000000000000000000))
        \CLMA_102_80/FYB/FYC  (
            .Y (\CLMA_102_80/ntY1 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (wr_burst_finish),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/N78 [12] ));
	// LUT = (I0 & I3 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[11]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10100000101000000000000000000000))
        \CLMA_102_80/FYC/FY  (
            .Y (\CLMA_102_80/ntY2 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/N78 [11] ),
            .I1 (1'b0),
            .I2 (wr_burst_finish),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ));
	// LUT = (I0 & I2 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[13]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010000000000000000000000000))
        \CLMA_102_80/FYD/FYC  (
            .Y (\CLMA_102_80/ntY3 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/N78 [13] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (wr_burst_finish),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ));
	// LUT = (I0 & I3 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_INV \CLMA_102_80/LRSPOLMUX/V_INV  (
            .Z (\CLMA_102_80/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_write.v:106

    V_BUF \CLMA_102_80/RSMUX/V_BUF  (
            .Z (\CLMA_102_80/ntRSCO ),
            .I (\CLMA_102_80/ntRS_P ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N78_8/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_102_84/FYA/V_FY  (
            .COUT (\CLMA_102_84/ntCYA ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N78 [7] ),
            .CIN (1'b0),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [7] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N201),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:185

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N78_8/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_102_84/FYB/V_FY  (
            .COUT (\CLMA_102_84/ntCYB ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N78 [8] ),
            .CIN (\CLMA_102_84/ntCYA ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [7] ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N180),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:185

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N78_10/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_102_84/FYC/V_FY  (
            .COUT (\CLMA_102_84/ntCYC ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N78 [9] ),
            .CIN (\CLMA_102_84/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [9] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N180),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:185

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N78_10/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_102_84/FYD/V_FY  (
            .COUT (\frame_read_write_m0/frame_fifo_write_m0/_N823 ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N78 [10] ),
            .CIN (\CLMA_102_84/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [10] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N180),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:185

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N78_12/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_102_88/FYA/V_FY  (
            .COUT (\CLMA_102_88/ntCYA ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N78 [11] ),
            .CIN (\frame_read_write_m0/frame_fifo_write_m0/_N823 ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [11] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N180),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:185

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N78_12/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_102_88/FYB/V_FY  (
            .COUT (\CLMA_102_88/ntCYB ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N78 [12] ),
            .CIN (\CLMA_102_88/ntCYA ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [12] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N180),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:185

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N78_14/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_102_88/FYC/V_FY  (
            .COUT (\CLMA_102_88/ntCYC ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N78 [13] ),
            .CIN (\CLMA_102_88/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [13] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N180),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:185

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N78_14/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_102_88/FYD/V_FY  (
            .COUT (\frame_read_write_m0/frame_fifo_write_m0/_N827 ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N78 [14] ),
            .CIN (\CLMA_102_88/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [14] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N180),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:185

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N78_16/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_102_92/FYA/V_FY  (
            .COUT (\CLMA_102_92/ntCYA ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N78 [15] ),
            .CIN (\frame_read_write_m0/frame_fifo_write_m0/_N827 ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [15] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N180),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:185

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N78_16/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_102_92/FYB/V_FY  (
            .COUT (\CLMA_102_92/ntCYB ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N78 [16] ),
            .CIN (\CLMA_102_92/ntCYA ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [16] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N180),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:185

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N78_18/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_102_92/FYC/V_FY  (
            .COUT (\CLMA_102_92/ntCYC ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N78 [17] ),
            .CIN (\CLMA_102_92/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [17] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N180),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:185

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N78_18/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_102_92/FYD/V_FY  (
            .COUT (\frame_read_write_m0/frame_fifo_write_m0/_N831 ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N78 [18] ),
            .CIN (\CLMA_102_92/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [18] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N180),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:185

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N78_20/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_102_96/FYA/V_FY  (
            .COUT (\CLMA_102_96/ntCYA ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N78 [19] ),
            .CIN (\frame_read_write_m0/frame_fifo_write_m0/_N831 ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [19] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N181),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:185

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N78_20/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_102_96/FYB/V_FY  (
            .COUT (\CLMA_102_96/ntCYB ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N78 [20] ),
            .CIN (\CLMA_102_96/ntCYA ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [20] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N181),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:185

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N78_22/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_102_96/FYC/V_FY  (
            .COUT (\CLMA_102_96/ntCYC ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N78 [21] ),
            .CIN (\CLMA_102_96/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [21] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N181),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:185

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N78_22/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_102_96/FYD/V_FY  (
            .COUT (\frame_read_write_m0/frame_fifo_write_m0/_N835 ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N78 [22] ),
            .CIN (\CLMA_102_96/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [22] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N181),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:185

    V_BUF \CLMA_102_100/CEMUX/V_BUF  (
            .Z (\CLMA_102_100/ntCECO ),
            .I (\frame_read_write_m0/frame_fifo_write_m0/N177 ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[20]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_102_100/FF2/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [20] ),
            .CE (\CLMA_102_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_102_100/ntY2 ),
            .SR (\CLMA_102_100/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[21]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_102_100/FF3/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [21] ),
            .CE (\CLMA_102_100/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_102_100/ntY3 ),
            .SR (\CLMA_102_100/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N78_24/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_102_100/FYA/V_FY  (
            .COUT (\CLMA_102_100/ntCYA ),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N78 [23] ),
            .CIN (\frame_read_write_m0/frame_fifo_write_m0/_N835 ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [23] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N181),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:185

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_write_m0/N78_24/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_102_100/FYB/V_FY  (
            .COUT (),
            .S (\frame_read_write_m0/frame_fifo_write_m0/N78 [24] ),
            .CIN (\CLMA_102_100/ntCYA ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [24] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N181),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_write.v:185

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[20]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMA_102_100/FYC/FY  (
            .Y (\CLMA_102_100/ntY2 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ),
            .I1 (wr_burst_finish),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/N78 [20] ));
	// LUT = (I0 & I1 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[21]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMA_102_100/FYD/FYC  (
            .Y (\CLMA_102_100/ntY3 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ),
            .I1 (wr_burst_finish),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/N78 [21] ));
	// LUT = (I0 & I1 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_INV \CLMA_102_100/LRSPOLMUX/V_INV  (
            .Z (\CLMA_102_100/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_write.v:106

    V_BUF \CLMA_102_100/RSMUX/V_BUF  (
            .Z (\CLMA_102_100/ntRSCO ),
            .I (\CLMA_102_100/ntRS_P ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_BUF \CLMA_102_268/CEMUX/V_BUF  (
            .Z (\CLMA_102_268/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encb/din_q[1]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_102_268/FF0/FF  (
            .Q (\dvi_encoder_m0/encb/din_q [1] ),
            .CE (\CLMA_102_268/ntCECO ),
            .CK (video_clk_out),
            .D (vout_data[1]),
            .SR (\CLMA_102_268/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encb/din_q[2]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_102_268/FF1/FF  (
            .Q (\dvi_encoder_m0/encb/din_q [2] ),
            .CE (\CLMA_102_268/ntCECO ),
            .CK (video_clk_out),
            .D (vout_data[2]),
            .SR (\CLMA_102_268/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encb/din_q[6]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_102_268/FF2/FF  (
            .Q (\dvi_encoder_m0/encb/din_q [6] ),
            .CE (\CLMA_102_268/ntCECO ),
            .CK (video_clk_out),
            .D (vout_data[6]),
            .SR (\CLMA_102_268/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encb/din_q[4]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_102_268/FF3/FF  (
            .Q (\dvi_encoder_m0/encb/din_q [4] ),
            .CE (\CLMA_102_268/ntCECO ),
            .CK (video_clk_out),
            .D (vout_data[4]),
            .SR (\CLMA_102_268/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encb/din_q[7]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_102_268/FFCD/FF  (
            .Q (\dvi_encoder_m0/encb/din_q [7] ),
            .CE (\CLMA_102_268/ntCECO ),
            .CK (video_clk_out),
            .D (vout_data[7]),
            .SR (\CLMA_102_268/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_LUT5 /* dvi_encoder_m0/encb/N351_maj0_3/gateop_perm/FYA/FY */ #(
            .INIT(32'b10011111011000001111100100000110))
        \CLMA_102_268/FYA/FY  (
            .Y (\dvi_encoder_m0/encb/N351 [1] ),
            .I0 (\dvi_encoder_m0/encb/din_q [2] ),
            .I1 (\dvi_encoder_m0/encb/din_q [1] ),
            .I2 (\dvi_encoder_m0/encb/decision1 ),
            .I3 (\dvi_encoder_m0/encb/din_q [0] ),
            .I4 (\dvi_encoder_m0/encb/din_q [3] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (I2 & I3 & ~I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (~I2 & I3 & I4) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;

    V_BUF \CLMA_102_268/RSMUX/V_BUF  (
            .Z (\CLMA_102_268/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:65

    V_BUF \CLMA_102_272/CEMUX/V_BUF  (
            .Z (\CLMA_102_272/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:108

    V_FFSYN /* dvi_encoder_m0/encb/n0q_m[1]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_102_272/FF0/FF  (
            .Q (\dvi_encoder_m0/encb/n0q_m [1] ),
            .CE (\CLMA_102_272/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_102_272/ntY0 ),
            .SR (\CLMA_102_272/ntRSCO ));
	// ../source/dvi_tx/encode.v:108

    V_FFSYN /* dvi_encoder_m0/encb/n1q_m[2]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_102_272/FF1/FF  (
            .Q (\dvi_encoder_m0/encb/n1q_m [2] ),
            .CE (\CLMA_102_272/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_102_272/ntY1 ),
            .SR (\CLMA_102_272/ntRSCO ));
	// ../source/dvi_tx/encode.v:108

    V_FFSYN /* dvi_encoder_m0/encb/n1q_m[1]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_102_272/FF2/FF  (
            .Q (\dvi_encoder_m0/encb/n1q_m [1] ),
            .CE (\CLMA_102_272/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_102_272/ntY2 ),
            .SR (\CLMA_102_272/ntRSCO ));
	// ../source/dvi_tx/encode.v:108

    V_FFSYN /* dvi_encoder_m0/encb/n0q_m[3]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_102_272/FF3/FF  (
            .Q (\dvi_encoder_m0/encb/n0q_m [3] ),
            .CE (\CLMA_102_272/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_102_272/ntY3 ),
            .SR (\CLMA_102_272/ntRSCO ));
	// ../source/dvi_tx/encode.v:108

    V_LUT5 /* dvi_encoder_m0/encb/n0q_m[1]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMA_102_272/FYA/FY  (
            .Y (\CLMA_102_272/ntY0 ),
            .I0 (\dvi_encoder_m0/encb/_N506 ),
            .I1 (\dvi_encoder_m0/encb/N354 [1] ),
            .I2 (\dvi_encoder_m0/encb/N351 [1] ),
            .I3 (\dvi_encoder_m0/encb/_N465 ),
            .I4 (\dvi_encoder_m0/encb/N91 [0] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:108

    V_LUT5 /* dvi_encoder_m0/encb/n1q_m[2]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b01111110111111001110100011000000))
        \CLMA_102_272/FYB/FYC  (
            .Y (\CLMA_102_272/ntY1 ),
            .I0 (\dvi_encoder_m0/encb/N351 [0] ),
            .I1 (\dvi_encoder_m0/encb/N351 [1] ),
            .I2 (\dvi_encoder_m0/encb/N354 [1] ),
            .I3 (\dvi_encoder_m0/encb/N354 [0] ),
            .I4 (\dvi_encoder_m0/encb/_N465 ));
	// LUT = (I1 & I2 & ~I4) | (I0 & ~I1 & I3 & I4) | (I1 & ~I2 & I4) | (~I1 & I2 & I4) | (I1 & I2 & ~I3) | (I0 & I1 & ~I2 & I3) | (I0 & ~I1 & I2 & I3) | (~I0 & I1 & I2) ;
	// ../source/dvi_tx/encode.v:108

    V_LUT5 /* dvi_encoder_m0/encb/n1q_m[1]/opit_0_L5Q_perm/FYC/FY */ #(
            .INIT(32'b01101010100101011001010101101010))
        \CLMA_102_272/FYC/FY  (
            .Y (\CLMA_102_272/ntY2 ),
            .I0 (\dvi_encoder_m0/encb/N351 [1] ),
            .I1 (\dvi_encoder_m0/encb/N351 [0] ),
            .I2 (\dvi_encoder_m0/encb/N354 [0] ),
            .I3 (\dvi_encoder_m0/encb/N354 [1] ),
            .I4 (\dvi_encoder_m0/encb/_N465 ));
	// LUT = (I0 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & I2 & ~I3 & ~I4) | (I0 & ~I1 & ~I3 & ~I4) | (~I0 & ~I2 & I3 & ~I4) | (I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & I3 & ~I4) | (~I0 & ~I2 & ~I3 & I4) | (I0 & I1 & I2 & ~I3 & I4) | (~I0 & ~I1 & ~I3 & I4) | (I0 & ~I2 & I3 & I4) | (~I0 & I1 & I2 & I3 & I4) | (I0 & ~I1 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:108

    V_LUT5 /* dvi_encoder_m0/encb/n0q_m[3]/opit_0_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10000000000000000000000000000001))
        \CLMA_102_272/FYD/FYC  (
            .Y (\CLMA_102_272/ntY3 ),
            .I0 (\dvi_encoder_m0/encb/_N506 ),
            .I1 (\dvi_encoder_m0/encb/N351 [1] ),
            .I2 (\dvi_encoder_m0/encb/N354 [1] ),
            .I3 (\dvi_encoder_m0/encb/_N465 ),
            .I4 (\dvi_encoder_m0/encb/N91 [0] ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & ~I4) | (I0 & I1 & I2 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:108

    V_BUF \CLMA_102_272/RSMUX/V_BUF  (
            .Z (\CLMA_102_272/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:108

    V_BUF \CLMA_102_284/CEMUX/V_BUF  (
            .Z (\CLMA_102_284/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encb/dout[8]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_102_284/FF2/FF  (
            .Q (\dvi_encoder_m0/blue [8] ),
            .CE (\CLMA_102_284/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_102_284/ntY2 ),
            .SR (_N56));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encb/dout[9]/opit_0_inv_MUX4TO1Q/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_102_284/FF3/FF  (
            .Q (\dvi_encoder_m0/blue [9] ),
            .CE (\CLMA_102_284/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_102_284/ntY3 ),
            .SR (_N56));
	// ../source/dvi_tx/encode.v:151

    V_LUT5CARRY /* dvi_encoder_m0/encb/N97.lt_0/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b00100000111100100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_102_284/FYA/V_FY  (
            .COUT (\CLMA_102_284/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (\dvi_encoder_m0/encb/nb7 [0] ),
            .I1 (\dvi_encoder_m0/encb/nb7 [0] ),
            .I2 (\dvi_encoder_m0/encb/n1q_m [1] ),
            .I3 (\dvi_encoder_m0/encb/n0q_m [1] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:125

    V_LUT5CARRY /* dvi_encoder_m0/encb/N97.lt_0/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b00100000111100101001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_102_284/FYB/V_FY  (
            .COUT (_N2),
            .S (),
            .CIN (\CLMA_102_284/ntCYA ),
            .I0 (\dvi_encoder_m0/encb/n1q_m [2] ),
            .I1 (\dvi_encoder_m0/encb/n0q_m [2] ),
            .I2 (\dvi_encoder_m0/encb/n1q_m [3] ),
            .I3 (\dvi_encoder_m0/encb/n0q_m [3] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:125

    V_LUT5 /* dvi_encoder_m0/encb/dout[8]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10100000101000001111010111110101))
        \CLMA_102_284/FYC/FY  (
            .Y (\CLMA_102_284/ntY2 ),
            .I0 (\dvi_encoder_m0/encb/de_reg ),
            .I1 (1'b0),
            .I2 (\dvi_encoder_m0/encb/q_m_reg [8] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encb/N157 [0] ));
	// LUT = (~I0 & ~I4) | (I0 & I2) ;
	// ../source/dvi_tx/encode.v:151

    V_LUT5M /* dvi_encoder_m0/encb/dout[9]/opit_0_inv_MUX4TO1Q/FYD/V_FYC */ #(
            .INIT(32'b00101110001011100010111000011101))
        \CLMA_102_284/FYD/V_FYC  (
            .Z (\CLMA_102_284/ntY3 ),
            .I0 (\dvi_encoder_m0/encb/decision3 ),
            .I1 (\dvi_encoder_m0/encb/N228 ),
            .I2 (\dvi_encoder_m0/encb/q_m_reg [8] ),
            .I3 (\dvi_encoder_m0/encb/c1_reg ),
            .I4 (\dvi_encoder_m0/encb/de_reg ),
            .ID (\dvi_encoder_m0/encb/N157 [0] ));
	// ../source/dvi_tx/encode.v:151

    V_INV \CLMA_102_284/LRSPOLMUX/V_INV  (
            .Z (\CLMA_102_284/ntRS_P ),
            .I (nt_rst_n));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_102_284/RSMUX/V_BUF  (
            .Z (_N56),
            .I (\CLMA_102_284/ntRS_P ));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_102_288/CEMUX/V_BUF  (
            .Z (\CLMA_102_288/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_102_288/FF3/FF  (
            .Q (\dvi_encoder_m0/blue [7] ),
            .CE (\CLMA_102_288/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_102_288/ntY3 ),
            .SR (\CLMA_102_288/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5M /* dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/FYD/V_FYC */ #(
            .INIT(32'b11010001001011101110001000101110))
        \CLMA_102_288/FYD/V_FYC  (
            .Z (\CLMA_102_288/ntY3 ),
            .I0 (\dvi_encoder_m0/encb/decision3 ),
            .I1 (\dvi_encoder_m0/encb/N228 ),
            .I2 (\dvi_encoder_m0/encb/q_m_reg [8] ),
            .I3 (\dvi_encoder_m0/encb/q_m_reg [7] ),
            .I4 (\dvi_encoder_m0/encb/de_reg ),
            .ID (\dvi_encoder_m0/encb/N157 [0] ));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_102_288/RSMUX/V_BUF  (
            .Z (\CLMA_102_288/ntRSCO ),
            .I (_N56));
	// ../source/dvi_tx/encode.v:151

    V_LUT5CARRY /* dvi_encoder_m0/encr/N99.lt_0/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b00100000111100100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_102_300/FYA/V_FY  (
            .COUT (\CLMA_102_300/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (\dvi_encoder_m0/encr/nb3 [0] ),
            .I1 (\dvi_encoder_m0/encr/nb3 [0] ),
            .I2 (\dvi_encoder_m0/encr/n0q_m [1] ),
            .I3 (\dvi_encoder_m0/encr/n1q_m [1] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:125

    V_LUT5CARRY /* dvi_encoder_m0/encr/N99.lt_0/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b00100000111100101001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_102_300/FYB/V_FY  (
            .COUT (_N9),
            .S (),
            .CIN (\CLMA_102_300/ntCYA ),
            .I0 (\dvi_encoder_m0/encr/n0q_m [2] ),
            .I1 (\dvi_encoder_m0/encr/n1q_m [2] ),
            .I2 (\dvi_encoder_m0/encr/n0q_m [3] ),
            .I3 (\dvi_encoder_m0/encr/n1q_m [3] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:125

    V_LUT5 /* dvi_encoder_m0/encr/N245_3[1]/gateop_perm/FYA/FY */ #(
            .INIT(32'b10101100101000111100110000110011))
        \CLMA_102_316/FYA/FY  (
            .Y (\dvi_encoder_m0/encr/nb1 [1] ),
            .I0 (\dvi_encoder_m0/encr/N125 [1] ),
            .I1 (\dvi_encoder_m0/encr/cnt [1] ),
            .I2 (\dvi_encoder_m0/encb/de_reg ),
            .I3 (\dvi_encoder_m0/encr/q_m_reg [8] ),
            .I4 (\dvi_encoder_m0/encr/decision3 ));
	// LUT = (~I1 & ~I3 & ~I4) | (I1 & I3 & ~I4) | (I0 & I2 & I4) | (~I1 & ~I2 & ~I3) | (I1 & ~I2 & I3) ;

    V_BUF \CLMA_102_320/CEMUX/V_BUF  (
            .Z (\CLMA_102_320/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_102_320/FF0/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [4] ),
            .CE (\CLMA_102_320/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_102_320/ntY0 ),
            .SR (\CLMA_102_320/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_102_320/FYA/FY  (
            .Y (\CLMA_102_320/ntY0 ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/green [9] ));
	// LUT = (I1 & I4) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_102_320/RSMUX/V_BUF  (
            .Z (\CLMA_102_320/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_106_68/CEMUX/V_BUF  (
            .Z (_N151),
            .I (\u_aq_axi_master/N475 ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_len[14]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_68/FF0/FF  (
            .Q (\u_aq_axi_master/DEBUG [14] ),
            .CE (_N151),
            .CK (ntclkbufg_1),
            .D (\CLMA_106_68/ntY0 ),
            .SR (_N97));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_len[15]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_68/FF1/FF  (
            .Q (\u_aq_axi_master/DEBUG [15] ),
            .CE (_N151),
            .CK (ntclkbufg_1),
            .D (\CLMA_106_68/ntY1 ),
            .SR (_N97));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_len[18]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_68/FF3/FF  (
            .Q (\u_aq_axi_master/DEBUG [18] ),
            .CE (_N151),
            .CK (ntclkbufg_1),
            .D (\CLMA_106_68/ntY3 ),
            .SR (_N97));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_len[14]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10111011101110110001000100010001))
        \CLMA_106_68/FYA/FY  (
            .Y (\CLMA_106_68/ntY0 ),
            .I0 (\u_aq_axi_master/_N7 ),
            .I1 (wr_burst_len[7]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N76 [3] ));
	// LUT = (I0 & I4) | (~I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_len[15]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10111011101110110001000100010001))
        \CLMA_106_68/FYB/FYC  (
            .Y (\CLMA_106_68/ntY1 ),
            .I0 (\u_aq_axi_master/_N7 ),
            .I1 (wr_burst_len[7]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N76 [4] ));
	// LUT = (I0 & I4) | (~I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/N347_13/gateop_perm/FYC/FY */ #(
            .INIT(32'b00000000000000000000000000010001))
        \CLMA_106_68/FYC/FY  (
            .Y (\u_aq_axi_master/_N3411 ),
            .I0 (\u_aq_axi_master/DEBUG [14] ),
            .I1 (\u_aq_axi_master/DEBUG [16] ),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/DEBUG [15] ),
            .I4 (\u_aq_axi_master/DEBUG [13] ));
	// LUT = (~I0 & ~I1 & ~I3 & ~I4) ;

    V_LUT5 /* u_aq_axi_master/reg_wr_len[18]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10111011101110110001000100010001))
        \CLMA_106_68/FYD/FYC  (
            .Y (\CLMA_106_68/ntY3 ),
            .I0 (\u_aq_axi_master/_N7 ),
            .I1 (wr_burst_len[7]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N76 [7] ));
	// LUT = (I0 & I4) | (~I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_INV \CLMA_106_68/LRSPOLMUX/V_INV  (
            .Z (\CLMA_106_68/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_106_68/RSMUX/V_BUF  (
            .Z (_N97),
            .I (\CLMA_106_68/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_106_69/CEMUX/V_BUF  (
            .Z (\CLMA_106_69/ntCECO ),
            .I (\u_aq_axi_master/N475 ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_len[16]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_69/FF0/FF  (
            .Q (\u_aq_axi_master/DEBUG [16] ),
            .CE (\CLMA_106_69/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_106_69/ntY0 ),
            .SR (\CLMA_106_69/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_len[11]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_69/FF1/FF  (
            .Q (\u_aq_axi_master/DEBUG [11] ),
            .CE (\CLMA_106_69/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_106_69/ntY1 ),
            .SR (\CLMA_106_69/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_len[13]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_69/FF2/FF  (
            .Q (\u_aq_axi_master/DEBUG [13] ),
            .CE (\CLMA_106_69/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_106_69/ntY2 ),
            .SR (\CLMA_106_69/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_len[12]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_69/FF3/FF  (
            .Q (\u_aq_axi_master/DEBUG [12] ),
            .CE (\CLMA_106_69/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_106_69/ntY3 ),
            .SR (\CLMA_106_69/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_len[16]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10111011101110110001000100010001))
        \CLMA_106_69/FYA/FY  (
            .Y (\CLMA_106_69/ntY0 ),
            .I0 (\u_aq_axi_master/_N7 ),
            .I1 (wr_burst_len[7]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N76 [5] ));
	// LUT = (I0 & I4) | (~I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_len[11]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10001000100010001101110111011101))
        \CLMA_106_69/FYB/FYC  (
            .Y (\CLMA_106_69/ntY1 ),
            .I0 (\u_aq_axi_master/_N7 ),
            .I1 (\u_aq_axi_master/N76 [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (wr_burst_len[7]));
	// LUT = (~I0 & ~I4) | (I0 & I1) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_len[13]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11011101110111010001000100010001))
        \CLMA_106_69/FYC/FY  (
            .Y (\CLMA_106_69/ntY2 ),
            .I0 (wr_burst_len[7]),
            .I1 (\u_aq_axi_master/_N7 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N76 [2] ));
	// LUT = (I1 & I4) | (~I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_len[12]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10100011101000111010001110100011))
        \CLMA_106_69/FYD/FYC  (
            .Y (\CLMA_106_69/ntY3 ),
            .I0 (\u_aq_axi_master/N76 [1] ),
            .I1 (wr_burst_len[7]),
            .I2 (\u_aq_axi_master/_N7 ),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = (~I1 & ~I2) | (I0 & I2) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_INV \CLMA_106_69/LRSPOLMUX/V_INV  (
            .Z (\CLMA_106_69/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_106_69/RSMUX/V_BUF  (
            .Z (\CLMA_106_69/ntRSCO ),
            .I (\CLMA_106_69/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_106_72/CEMUX/V_BUF  (
            .Z (_N150),
            .I (_N151));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_len[17]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_72/FF0/FF  (
            .Q (\u_aq_axi_master/DEBUG [17] ),
            .CE (_N150),
            .CK (ntclkbufg_1),
            .D (\CLMA_106_72/ntY0 ),
            .SR (_N96));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_len[17]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11011101110111010001000100010001))
        \CLMA_106_72/FYA/FY  (
            .Y (\CLMA_106_72/ntY0 ),
            .I0 (wr_burst_len[7]),
            .I1 (\u_aq_axi_master/_N7 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N76 [6] ));
	// LUT = (I1 & I4) | (~I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_106_72/RSMUX/V_BUF  (
            .Z (_N96),
            .I (_N97));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5CARRY /* u_aq_axi_master/N76.fsub_1/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_73/FYA/V_FY  (
            .COUT (\CLMA_106_73/ntCYA ),
            .S (\u_aq_axi_master/N76 [0] ),
            .CIN (1'b0),
            .I0 (\u_aq_axi_master/DEBUG [11] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N201),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:215

    V_LUT5CARRY /* u_aq_axi_master/N76.fsub_1/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b10011001100110011110111011101110), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_73/FYB/V_FY  (
            .COUT (\CLMA_106_73/ntCYB ),
            .S (\u_aq_axi_master/N76 [1] ),
            .CIN (\CLMA_106_73/ntCYA ),
            .I0 (\u_aq_axi_master/DEBUG [11] ),
            .I1 (\u_aq_axi_master/DEBUG [12] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N180),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:215

    V_LUT5CARRY /* u_aq_axi_master/N76.fsub_3/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_73/FYC/V_FY  (
            .COUT (\CLMA_106_73/ntCYC ),
            .S (\u_aq_axi_master/N76 [2] ),
            .CIN (\CLMA_106_73/ntCYB ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/DEBUG [13] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/DEBUG [13] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:215

    V_LUT5CARRY /* u_aq_axi_master/N76.fsub_3/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_73/FYD/V_FY  (
            .COUT (\u_aq_axi_master/u_aq_axi_master/N76.co [4] ),
            .S (\u_aq_axi_master/N76 [3] ),
            .CIN (\CLMA_106_73/ntCYC ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/DEBUG [14] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/DEBUG [14] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:215

    V_BUF \CLMA_106_76/CEMUX/V_BUF  (
            .Z (\CLMA_106_76/ntCECO ),
            .I (_N150));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_len[20]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_76/FF0/FF  (
            .Q (\u_aq_axi_master/DEBUG [20] ),
            .CE (\CLMA_106_76/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_106_76/ntY0 ),
            .SR (\CLMA_106_76/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_len[19]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_76/FF1/FF  (
            .Q (\u_aq_axi_master/DEBUG [19] ),
            .CE (\CLMA_106_76/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_106_76/ntY1 ),
            .SR (\CLMA_106_76/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_len[20]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10001000100010001101110111011101))
        \CLMA_106_76/FYA/FY  (
            .Y (\CLMA_106_76/ntY0 ),
            .I0 (\u_aq_axi_master/_N7 ),
            .I1 (\u_aq_axi_master/N76 [9] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (wr_burst_len[7]));
	// LUT = (~I0 & ~I4) | (I0 & I1) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_len[19]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10001011100010111000101110001011))
        \CLMA_106_76/FYB/FYC  (
            .Y (\CLMA_106_76/ntY1 ),
            .I0 (\u_aq_axi_master/N76 [8] ),
            .I1 (\u_aq_axi_master/_N7 ),
            .I2 (wr_burst_len[7]),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = (~I1 & ~I2) | (I0 & I1) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/N347_21/gateop_perm/FYC/FY */ #(
            .INIT(32'b10001000000000000000000000000000))
        \CLMA_106_76/FYC/FY  (
            .Y (\u_aq_axi_master/N347 ),
            .I0 (\u_aq_axi_master/_N3415 ),
            .I1 (\u_aq_axi_master/_N3411 ),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/_N3412 ),
            .I4 (\u_aq_axi_master/_N3417 ));
	// LUT = (I0 & I1 & I3 & I4) ;

    V_LUT5 /* u_aq_axi_master/N347_14/gateop_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000000010001))
        \CLMA_106_76/FYD/FYC  (
            .Y (\u_aq_axi_master/_N3412 ),
            .I0 (\u_aq_axi_master/DEBUG [18] ),
            .I1 (\u_aq_axi_master/DEBUG [20] ),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/DEBUG [19] ),
            .I4 (\u_aq_axi_master/DEBUG [17] ));
	// LUT = (~I0 & ~I1 & ~I3 & ~I4) ;

    V_BUF \CLMA_106_76/RSMUX/V_BUF  (
            .Z (\CLMA_106_76/ntRSCO ),
            .I (_N96));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5CARRY /* u_aq_axi_master/N76.fsub_5/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_77/FYA/V_FY  (
            .COUT (\CLMA_106_77/ntCYA ),
            .S (\u_aq_axi_master/N76 [4] ),
            .CIN (\u_aq_axi_master/u_aq_axi_master/N76.co [4] ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/DEBUG [15] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/DEBUG [15] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:215

    V_LUT5CARRY /* u_aq_axi_master/N76.fsub_5/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_77/FYB/V_FY  (
            .COUT (\CLMA_106_77/ntCYB ),
            .S (\u_aq_axi_master/N76 [5] ),
            .CIN (\CLMA_106_77/ntCYA ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/DEBUG [16] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/DEBUG [16] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:215

    V_LUT5CARRY /* u_aq_axi_master/N76.fsub_7/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_77/FYC/V_FY  (
            .COUT (\CLMA_106_77/ntCYC ),
            .S (\u_aq_axi_master/N76 [6] ),
            .CIN (\CLMA_106_77/ntCYB ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/DEBUG [17] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/DEBUG [17] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:215

    V_LUT5CARRY /* u_aq_axi_master/N76.fsub_7/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_77/FYD/V_FY  (
            .COUT (\u_aq_axi_master/u_aq_axi_master/N76.co [8] ),
            .S (\u_aq_axi_master/N76 [7] ),
            .CIN (\CLMA_106_77/ntCYC ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/DEBUG [18] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/DEBUG [18] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:215

    V_LUT5CARRY /* u_aq_axi_master/N76.fsub_9/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_81/FYA/V_FY  (
            .COUT (\CLMA_106_81/ntCYA ),
            .S (\u_aq_axi_master/N76 [8] ),
            .CIN (\u_aq_axi_master/u_aq_axi_master/N76.co [8] ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/DEBUG [19] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/DEBUG [19] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:215

    V_LUT5CARRY /* u_aq_axi_master/N76.fsub_9/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_81/FYB/V_FY  (
            .COUT (\CLMA_106_81/ntCYB ),
            .S (\u_aq_axi_master/N76 [9] ),
            .CIN (\CLMA_106_81/ntCYA ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/DEBUG [20] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/DEBUG [20] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:215

    V_LUT5CARRY /* u_aq_axi_master/N76.fsub_11/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_81/FYC/V_FY  (
            .COUT (\CLMA_106_81/ntCYC ),
            .S (\u_aq_axi_master/N76 [10] ),
            .CIN (\CLMA_106_81/ntCYB ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/DEBUG [21] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/DEBUG [21] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:215

    V_LUT5CARRY /* u_aq_axi_master/N76.fsub_11/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_81/FYD/V_FY  (
            .COUT (\u_aq_axi_master/u_aq_axi_master/N76.co [12] ),
            .S (\u_aq_axi_master/N76 [11] ),
            .CIN (\CLMA_106_81/ntCYC ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/DEBUG [22] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/DEBUG [22] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:215

    V_BUF \CLMA_106_84/CEMUX/V_BUF  (
            .Z (\CLMA_106_84/ntCECO ),
            .I (\u_aq_axi_master/N475 ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_len[23]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_84/FF0/FF  (
            .Q (\u_aq_axi_master/DEBUG [23] ),
            .CE (\CLMA_106_84/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_106_84/ntY0 ),
            .SR (\CLMA_106_84/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_len[24]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_84/FF1/FF  (
            .Q (\u_aq_axi_master/DEBUG [24] ),
            .CE (\CLMA_106_84/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_106_84/ntY1 ),
            .SR (\CLMA_106_84/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_len[22]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_84/FF2/FF  (
            .Q (\u_aq_axi_master/DEBUG [22] ),
            .CE (\CLMA_106_84/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_106_84/ntY2 ),
            .SR (\CLMA_106_84/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_len[21]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_84/FF3/FF  (
            .Q (\u_aq_axi_master/DEBUG [21] ),
            .CE (\CLMA_106_84/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_106_84/ntY3 ),
            .SR (\CLMA_106_84/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_len[23]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11011101110111010001000100010001))
        \CLMA_106_84/FYA/FY  (
            .Y (\CLMA_106_84/ntY0 ),
            .I0 (wr_burst_len[7]),
            .I1 (\u_aq_axi_master/_N7 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N76 [12] ));
	// LUT = (I1 & I4) | (~I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_len[24]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000011111111))
        \CLMA_106_84/FYB/FYC  (
            .Y (\CLMA_106_84/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/N76 [13] ),
            .I2 (1'b0),
            .I3 (wr_burst_len[7]),
            .I4 (\u_aq_axi_master/_N7 ));
	// LUT = (~I3 & ~I4) | (I1 & I4) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_len[22]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11011101110111010001000100010001))
        \CLMA_106_84/FYC/FY  (
            .Y (\CLMA_106_84/ntY2 ),
            .I0 (wr_burst_len[7]),
            .I1 (\u_aq_axi_master/_N7 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N76 [11] ));
	// LUT = (I1 & I4) | (~I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_len[21]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11111111001100110000000000110011))
        \CLMA_106_84/FYD/FYC  (
            .Y (\CLMA_106_84/ntY3 ),
            .I0 (1'b0),
            .I1 (wr_burst_len[7]),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/_N7 ),
            .I4 (\u_aq_axi_master/N76 [10] ));
	// LUT = (I3 & I4) | (~I1 & ~I3) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_INV \CLMA_106_84/LRSPOLMUX/V_INV  (
            .Z (\CLMA_106_84/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_106_84/RSMUX/V_BUF  (
            .Z (\CLMA_106_84/ntRSCO ),
            .I (\CLMA_106_84/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5CARRY /* u_aq_axi_master/N76.fsub_13/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_85/FYA/V_FY  (
            .COUT (\CLMA_106_85/ntCYA ),
            .S (\u_aq_axi_master/N76 [12] ),
            .CIN (\u_aq_axi_master/u_aq_axi_master/N76.co [12] ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/DEBUG [23] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/DEBUG [23] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:215

    V_LUT5CARRY /* u_aq_axi_master/N76.fsub_13/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_85/FYB/V_FY  (
            .COUT (\CLMA_106_85/ntCYB ),
            .S (\u_aq_axi_master/N76 [13] ),
            .CIN (\CLMA_106_85/ntCYA ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/DEBUG [24] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/DEBUG [24] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:215

    V_LUT5CARRY /* u_aq_axi_master/N76.fsub_15/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_85/FYC/V_FY  (
            .COUT (\CLMA_106_85/ntCYC ),
            .S (\u_aq_axi_master/N76 [14] ),
            .CIN (\CLMA_106_85/ntCYB ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/DEBUG [25] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/DEBUG [25] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:215

    V_LUT5CARRY /* u_aq_axi_master/N76.fsub_15/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_85/FYD/V_FY  (
            .COUT (\u_aq_axi_master/u_aq_axi_master/N76.co [16] ),
            .S (\u_aq_axi_master/N76 [15] ),
            .CIN (\CLMA_106_85/ntCYC ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/DEBUG [26] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/DEBUG [26] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:215

    V_LUT5 /* u_aq_axi_master/N347_17/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000000000000000000000000001))
        \CLMA_106_88/FYA/FY  (
            .Y (\u_aq_axi_master/_N3415 ),
            .I0 (\u_aq_axi_master/DEBUG [12] ),
            .I1 (\u_aq_axi_master/DEBUG [30] ),
            .I2 (\u_aq_axi_master/DEBUG [29] ),
            .I3 (\u_aq_axi_master/DEBUG [31] ),
            .I4 (\u_aq_axi_master/DEBUG [11] ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & ~I4) ;

    V_LUT5CARRY /* u_aq_axi_master/N76.fsub_17/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_89/FYA/V_FY  (
            .COUT (\CLMA_106_89/ntCYA ),
            .S (\u_aq_axi_master/N76 [16] ),
            .CIN (\u_aq_axi_master/u_aq_axi_master/N76.co [16] ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/DEBUG [27] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/DEBUG [27] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:215

    V_LUT5CARRY /* u_aq_axi_master/N76.fsub_17/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_89/FYB/V_FY  (
            .COUT (\CLMA_106_89/ntCYB ),
            .S (\u_aq_axi_master/N76 [17] ),
            .CIN (\CLMA_106_89/ntCYA ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/DEBUG [28] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/DEBUG [28] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:215

    V_LUT5CARRY /* u_aq_axi_master/N76.fsub_19/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_89/FYC/V_FY  (
            .COUT (\CLMA_106_89/ntCYC ),
            .S (\u_aq_axi_master/N76 [18] ),
            .CIN (\CLMA_106_89/ntCYB ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/DEBUG [29] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/DEBUG [29] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:215

    V_LUT5CARRY /* u_aq_axi_master/N76.fsub_19/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_89/FYD/V_FY  (
            .COUT (\u_aq_axi_master/u_aq_axi_master/N76.co [20] ),
            .S (\u_aq_axi_master/N76 [19] ),
            .CIN (\CLMA_106_89/ntCYC ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/DEBUG [30] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/DEBUG [30] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:215

    V_BUF \CLMA_106_92/CEMUX/V_BUF  (
            .Z (\CLMA_106_92/ntCECO ),
            .I (\u_aq_axi_master/N475 ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_len[27]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_92/FF0/FF  (
            .Q (\u_aq_axi_master/DEBUG [27] ),
            .CE (\CLMA_106_92/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_106_92/ntY0 ),
            .SR (\CLMA_106_92/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_len[25]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_92/FF1/FF  (
            .Q (\u_aq_axi_master/DEBUG [25] ),
            .CE (\CLMA_106_92/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_106_92/ntY1 ),
            .SR (\CLMA_106_92/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_len[28]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_92/FF2/FF  (
            .Q (\u_aq_axi_master/DEBUG [28] ),
            .CE (\CLMA_106_92/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_106_92/ntY2 ),
            .SR (\CLMA_106_92/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_len[29]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_92/FF3/FF  (
            .Q (\u_aq_axi_master/DEBUG [29] ),
            .CE (\CLMA_106_92/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_106_92/ntY3 ),
            .SR (\CLMA_106_92/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_len[27]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11011101110111010001000100010001))
        \CLMA_106_92/FYA/FY  (
            .Y (\CLMA_106_92/ntY0 ),
            .I0 (wr_burst_len[7]),
            .I1 (\u_aq_axi_master/_N7 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N76 [16] ));
	// LUT = (I1 & I4) | (~I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_len[25]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10111011101110110001000100010001))
        \CLMA_106_92/FYB/FYC  (
            .Y (\CLMA_106_92/ntY1 ),
            .I0 (\u_aq_axi_master/_N7 ),
            .I1 (wr_burst_len[7]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N76 [14] ));
	// LUT = (I0 & I4) | (~I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_len[28]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11011101110111010001000100010001))
        \CLMA_106_92/FYC/FY  (
            .Y (\CLMA_106_92/ntY2 ),
            .I0 (wr_burst_len[7]),
            .I1 (\u_aq_axi_master/_N7 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N76 [17] ));
	// LUT = (I1 & I4) | (~I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_len[29]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11011101110111010001000100010001))
        \CLMA_106_92/FYD/FYC  (
            .Y (\CLMA_106_92/ntY3 ),
            .I0 (wr_burst_len[7]),
            .I1 (\u_aq_axi_master/_N7 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N76 [18] ));
	// LUT = (I1 & I4) | (~I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_INV \CLMA_106_92/LRSPOLMUX/V_INV  (
            .Z (\CLMA_106_92/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_106_92/RSMUX/V_BUF  (
            .Z (\CLMA_106_92/ntRSCO ),
            .I (\CLMA_106_92/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_106_93/CEMUX/V_BUF  (
            .Z (\CLMA_106_93/ntCECO ),
            .I (\u_aq_axi_master/N475 ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_len[26]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_93/FF1/FF  (
            .Q (\u_aq_axi_master/DEBUG [26] ),
            .CE (\CLMA_106_93/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_106_93/ntY1 ),
            .SR (\CLMA_106_93/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_len[30]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_93/FF2/FF  (
            .Q (\u_aq_axi_master/DEBUG [30] ),
            .CE (\CLMA_106_93/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_106_93/ntY2 ),
            .SR (\CLMA_106_93/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wr_len[31]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_93/FF3/FF  (
            .Q (\u_aq_axi_master/DEBUG [31] ),
            .CE (\CLMA_106_93/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMA_106_93/ntY3 ),
            .SR (\CLMA_106_93/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5CARRY /* u_aq_axi_master/N76.fsub_21/gateop/FYA/V_FY */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_93/FYA/V_FY  (
            .COUT (),
            .S (\u_aq_axi_master/N76 [20] ),
            .CIN (\u_aq_axi_master/u_aq_axi_master/N76.co [20] ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_aq_axi_master/DEBUG [31] ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/DEBUG [31] ),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:215

    V_LUT5 /* u_aq_axi_master/reg_wr_len[26]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10001011100010111000101110001011))
        \CLMA_106_93/FYB/FYC  (
            .Y (\CLMA_106_93/ntY1 ),
            .I0 (\u_aq_axi_master/N76 [15] ),
            .I1 (\u_aq_axi_master/_N7 ),
            .I2 (wr_burst_len[7]),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = (~I1 & ~I2) | (I0 & I1) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_len[30]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000101010101010101))
        \CLMA_106_93/FYC/FY  (
            .Y (\CLMA_106_93/ntY2 ),
            .I0 (wr_burst_len[7]),
            .I1 (\u_aq_axi_master/N76 [19] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/_N7 ));
	// LUT = (~I0 & ~I4) | (I1 & I4) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wr_len[31]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11011101110111010001000100010001))
        \CLMA_106_93/FYD/FYC  (
            .Y (\CLMA_106_93/ntY3 ),
            .I0 (wr_burst_len[7]),
            .I1 (\u_aq_axi_master/_N7 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N76 [20] ));
	// LUT = (I1 & I4) | (~I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_INV \CLMA_106_93/LRSPOLMUX/V_INV  (
            .Z (\CLMA_106_93/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMA_106_93/RSMUX/V_BUF  (
            .Z (\CLMA_106_93/ntRSCO ),
            .I (\CLMA_106_93/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/N347_19/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000000000010000000000000000))
        \CLMA_106_97/FYA/FY  (
            .Y (\u_aq_axi_master/_N3417 ),
            .I0 (\u_aq_axi_master/DEBUG [25] ),
            .I1 (\u_aq_axi_master/DEBUG [26] ),
            .I2 (\u_aq_axi_master/DEBUG [28] ),
            .I3 (\u_aq_axi_master/DEBUG [27] ),
            .I4 (\u_aq_axi_master/_N3413 ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & I4) ;

    V_BUF \CLMA_106_265/CEMUX/V_BUF  (
            .Z (\CLMA_106_265/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/video_timing_data.v:83

    V_FFASYN /* video_timing_data_m0/vout_data_r[18]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_265/FF0/FF  (
            .Q (vout_data[18]),
            .CE (\CLMA_106_265/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_106_265/ntY0 ),
            .SR (\CLMA_106_265/ntRSCO ));
	// ../source/sources_1/video_timing_data.v:83

    V_LUT5 /* video_timing_data_m0/vout_data_r[18]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_106_265/FYA/FY  (
            .Y (\CLMA_106_265/ntY0 ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/video_de_d0 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (read_data[26]));
	// LUT = (I1 & I4) ;
	// ../source/sources_1/video_timing_data.v:83

    V_INV \CLMA_106_265/LRSPOLMUX/V_INV  (
            .Z (\CLMA_106_265/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/video_timing_data.v:83

    V_BUF \CLMA_106_265/RSMUX/V_BUF  (
            .Z (\CLMA_106_265/ntRSCO ),
            .I (\CLMA_106_265/ntRS_P ));
	// ../source/sources_1/video_timing_data.v:83

    V_BUF \CLMA_106_272/CEMUX/V_BUF  (
            .Z (\CLMA_106_272/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encb/q_m_reg[6]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_272/FF0/FF  (
            .Q (\dvi_encoder_m0/encb/q_m_reg [6] ),
            .CE (\CLMA_106_272/ntCECO ),
            .CK (video_clk_out),
            .D (\dvi_encoder_m0/encb/q_m [6] ),
            .SR (\CLMA_106_272/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encb/q_m_reg[4]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_272/FF1/FF  (
            .Q (\dvi_encoder_m0/encb/q_m_reg [4] ),
            .CE (\CLMA_106_272/ntCECO ),
            .CK (video_clk_out),
            .D (\dvi_encoder_m0/encb/q_m [4] ),
            .SR (\CLMA_106_272/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encb/q_m_reg[3]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_272/FF2/FF  (
            .Q (\dvi_encoder_m0/encb/q_m_reg [3] ),
            .CE (\CLMA_106_272/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_106_272/ntY2 ),
            .SR (\CLMA_106_272/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encb/q_m_reg[5]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_272/FF3/FF  (
            .Q (\dvi_encoder_m0/encb/q_m_reg [5] ),
            .CE (\CLMA_106_272/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_106_272/ntY3 ),
            .SR (\CLMA_106_272/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* dvi_encoder_m0/encb/q_m_reg[6]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10011001100110010110011001100110))
        \CLMA_106_272/FYA/FY  (
            .Y (\dvi_encoder_m0/encb/q_m [6] ),
            .I0 (\dvi_encoder_m0/encb/din_q [5] ),
            .I1 (\dvi_encoder_m0/encb/din_q [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encb/q_m [4] ));
	// LUT = (I0 & ~I1 & ~I4) | (~I0 & I1 & ~I4) | (~I0 & ~I1 & I4) | (I0 & I1 & I4) ;
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* dvi_encoder_m0/encb/q_m_reg[4]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMA_106_272/FYB/FYC  (
            .Y (\dvi_encoder_m0/encb/q_m [4] ),
            .I0 (\dvi_encoder_m0/encb/din_q [1] ),
            .I1 (\dvi_encoder_m0/encb/din_q [4] ),
            .I2 (\dvi_encoder_m0/encb/din_q [3] ),
            .I3 (\dvi_encoder_m0/encb/din_q [0] ),
            .I4 (\dvi_encoder_m0/encb/din_q [2] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* dvi_encoder_m0/encb/q_m_reg[3]/opit_0_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMA_106_272/FYC/FY  (
            .Y (\CLMA_106_272/ntY2 ),
            .I0 (\dvi_encoder_m0/encb/din_q [2] ),
            .I1 (\dvi_encoder_m0/encb/din_q [3] ),
            .I2 (\dvi_encoder_m0/encb/din_q [1] ),
            .I3 (\dvi_encoder_m0/encb/din_q [0] ),
            .I4 (\dvi_encoder_m0/encb/decision1 ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* dvi_encoder_m0/encb/q_m_reg[5]/opit_0_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11001100001100110011001111001100))
        \CLMA_106_272/FYD/FYC  (
            .Y (\CLMA_106_272/ntY3 ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encb/decision1 ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encb/din_q [5] ),
            .I4 (\dvi_encoder_m0/encb/q_m [4] ));
	// LUT = (I1 & ~I3 & ~I4) | (~I1 & I3 & ~I4) | (~I1 & ~I3 & I4) | (I1 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:135

    V_BUF \CLMA_106_272/RSMUX/V_BUF  (
            .Z (\CLMA_106_272/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:135

    V_BUF \CLMA_106_273/CEMUX/V_BUF  (
            .Z (\CLMA_106_273/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/video_timing_data.v:83

    V_FFASYN /* video_timing_data_m0/vout_data_r[16]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_273/FF0/FF  (
            .Q (vout_data[16]),
            .CE (\CLMA_106_273/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_106_273/ntY0 ),
            .SR (_N104));
	// ../source/sources_1/video_timing_data.v:83

    V_LUT5 /* video_timing_data_m0/vout_data_r[16]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_106_273/FYA/FY  (
            .Y (\CLMA_106_273/ntY0 ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/video_de_d0 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (read_data[24]));
	// LUT = (I1 & I4) ;
	// ../source/sources_1/video_timing_data.v:83

    V_INV \CLMA_106_273/LRSPOLMUX/V_INV  (
            .Z (\CLMA_106_273/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/video_timing_data.v:83

    V_BUF \CLMA_106_273/RSMUX/V_BUF  (
            .Z (_N104),
            .I (\CLMA_106_273/ntRS_P ));
	// ../source/sources_1/video_timing_data.v:83

    V_BUF \CLMA_106_276/CEMUX/V_BUF  (
            .Z (\CLMA_106_276/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encb/q_m_reg[2]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_276/FF0/FF  (
            .Q (\dvi_encoder_m0/encb/q_m_reg [2] ),
            .CE (\CLMA_106_276/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_106_276/ntY0 ),
            .SR (\CLMA_106_276/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encb/q_m_reg[1]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_276/FF1/FF  (
            .Q (\dvi_encoder_m0/encb/q_m_reg [1] ),
            .CE (\CLMA_106_276/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_106_276/ntY1 ),
            .SR (\CLMA_106_276/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* dvi_encoder_m0/encb/q_m_reg[2]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11110000000011110000111111110000))
        \CLMA_106_276/FYA/FY  (
            .Y (\CLMA_106_276/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\dvi_encoder_m0/encb/din_q [1] ),
            .I3 (\dvi_encoder_m0/encb/din_q [0] ),
            .I4 (\dvi_encoder_m0/encb/din_q [2] ));
	// LUT = (I2 & ~I3 & ~I4) | (~I2 & I3 & ~I4) | (~I2 & ~I3 & I4) | (I2 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* dvi_encoder_m0/encb/q_m_reg[1]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10011001100110010110011001100110))
        \CLMA_106_276/FYB/FYC  (
            .Y (\CLMA_106_276/ntY1 ),
            .I0 (\dvi_encoder_m0/encb/din_q [0] ),
            .I1 (\dvi_encoder_m0/encb/din_q [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encb/decision1 ));
	// LUT = (I0 & ~I1 & ~I4) | (~I0 & I1 & ~I4) | (~I0 & ~I1 & I4) | (I0 & I1 & I4) ;
	// ../source/dvi_tx/encode.v:135

    V_BUF \CLMA_106_276/RSMUX/V_BUF  (
            .Z (\CLMA_106_276/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:135

    V_BUF \CLMA_106_277/CEMUX/V_BUF  (
            .Z (\CLMA_106_277/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/video_timing_data.v:83

    V_FFASYN /* video_timing_data_m0/vout_data_r[15]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_277/FF0/FF  (
            .Q (vout_data[15]),
            .CE (\CLMA_106_277/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_106_277/ntY0 ),
            .SR (\CLMA_106_277/ntRSCO ));
	// ../source/sources_1/video_timing_data.v:83

    V_LUT5 /* video_timing_data_m0/vout_data_r[15]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_106_277/FYA/FY  (
            .Y (\CLMA_106_277/ntY0 ),
            .I0 (\video_timing_data_m0/video_de_d0 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (read_data[23]));
	// LUT = (I0 & I4) ;
	// ../source/sources_1/video_timing_data.v:83

    V_BUF \CLMA_106_277/RSMUX/V_BUF  (
            .Z (\CLMA_106_277/ntRSCO ),
            .I (_N104));
	// ../source/sources_1/video_timing_data.v:83

    V_BUF \CLMA_106_284/CEMUX/V_BUF  (
            .Z (\CLMA_106_284/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_284/FF1/FF  (
            .Q (\dvi_encoder_m0/blue [6] ),
            .CE (\CLMA_106_284/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_106_284/ntY1 ),
            .SR (\CLMA_106_284/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5M /* dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/FYB/V_FYC */ #(
            .INIT(32'b11010001001011101101000100011101))
        \CLMA_106_284/FYB/V_FYC  (
            .Z (\CLMA_106_284/ntY1 ),
            .I0 (\dvi_encoder_m0/encb/decision3 ),
            .I1 (\dvi_encoder_m0/encb/N228 ),
            .I2 (\dvi_encoder_m0/encb/q_m_reg [8] ),
            .I3 (\dvi_encoder_m0/encb/q_m_reg [6] ),
            .I4 (\dvi_encoder_m0/encb/de_reg ),
            .ID (\dvi_encoder_m0/encb/N157 [0] ));
	// ../source/dvi_tx/encode.v:151

    V_INV \CLMA_106_284/LRSPOLMUX/V_INV  (
            .Z (\CLMA_106_284/ntRS_P ),
            .I (nt_rst_n));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_106_284/RSMUX/V_BUF  (
            .Z (\CLMA_106_284/ntRSCO ),
            .I (\CLMA_106_284/ntRS_P ));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_106_285/CEMUX/V_BUF  (
            .Z (\CLMA_106_285/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_285/FF0/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [3] ),
            .CE (\CLMA_106_285/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_106_285/ntY0 ),
            .SR (\CLMA_106_285/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11101110111011100100010001000100))
        \CLMA_106_285/FYA/FY  (
            .Y (\CLMA_106_285/ntY0 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/blue [6] ));
	// LUT = (I0 & I4) | (~I0 & I1) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/encg/N354_sum0_3/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10011001100110010110011001100110))
        \CLMA_106_285/FYB/FYC  (
            .Y (\dvi_encoder_m0/encg/N354 [0] ),
            .I0 (\dvi_encoder_m0/encg/din_q [0] ),
            .I1 (\dvi_encoder_m0/encg/din_q [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encg/din_q [5] ));
	// LUT = (I0 & ~I1 & ~I4) | (~I0 & I1 & ~I4) | (~I0 & ~I1 & I4) | (I0 & I1 & I4) ;

    V_BUF \CLMA_106_285/RSMUX/V_BUF  (
            .Z (\CLMA_106_285/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_106_288/CEMUX/V_BUF  (
            .Z (\CLMA_106_288/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_288/FF0/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [2] ),
            .CE (\CLMA_106_288/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_106_288/ntY0 ),
            .SR (\CLMA_106_288/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[2]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_288/FF1/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [2] ),
            .CE (\CLMA_106_288/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_106_288/ntY1 ),
            .SR (\CLMA_106_288/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_288/FF2/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [1] ),
            .CE (\CLMA_106_288/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_106_288/ntY2 ),
            .SR (\CLMA_106_288/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111100111111000011000000110000))
        \CLMA_106_288/FYA/FY  (
            .Y (\CLMA_106_288/ntY0 ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I2 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [3] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/blue [4] ));
	// LUT = (I1 & I4) | (~I1 & I2) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[2]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11101110111011100100010001000100))
        \CLMA_106_288/FYB/FYC  (
            .Y (\CLMA_106_288/ntY1 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/blue [5] ));
	// LUT = (I0 & I4) | (~I0 & I1) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q/FYC/FY */ #(
            .INIT(32'b11101110111011100010001000100010))
        \CLMA_106_288/FYC/FY  (
            .Y (\CLMA_106_288/ntY2 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [2] ),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/blue [3] ));
	// LUT = (I1 & I4) | (I0 & ~I1) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_106_288/RSMUX/V_BUF  (
            .Z (\CLMA_106_288/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_106_289/CEMUX/V_BUF  (
            .Z (\CLMA_106_289/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encb/dout[3]/opit_0_inv_MUX4TO1Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_289/FF0/FF  (
            .Q (\dvi_encoder_m0/blue [3] ),
            .CE (\CLMA_106_289/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_106_289/ntY0 ),
            .SR (\CLMA_106_289/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encb/dout[4]/opit_0_inv_MUX4TO1Q/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_289/FF1/FF  (
            .Q (\dvi_encoder_m0/blue [4] ),
            .CE (\CLMA_106_289/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_106_289/ntY1 ),
            .SR (\CLMA_106_289/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encb/dout[5]/opit_0_inv_MUX4TO1Q/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_289/FF2/FF  (
            .Q (\dvi_encoder_m0/blue [5] ),
            .CE (\CLMA_106_289/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_106_289/ntY2 ),
            .SR (\CLMA_106_289/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5M /* dvi_encoder_m0/encb/dout[3]/opit_0_inv_MUX4TO1Q/FYA/V_FY */ #(
            .INIT(32'b11010001001011101110001000101110))
        \CLMA_106_289/FYA/V_FY  (
            .Z (\CLMA_106_289/ntY0 ),
            .I0 (\dvi_encoder_m0/encb/decision3 ),
            .I1 (\dvi_encoder_m0/encb/N228 ),
            .I2 (\dvi_encoder_m0/encb/q_m_reg [8] ),
            .I3 (\dvi_encoder_m0/encb/q_m_reg [3] ),
            .I4 (\dvi_encoder_m0/encb/de_reg ),
            .ID (\dvi_encoder_m0/encb/N157 [0] ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5M /* dvi_encoder_m0/encb/dout[4]/opit_0_inv_MUX4TO1Q/FYB/V_FYC */ #(
            .INIT(32'b11010001001011101101000100011101))
        \CLMA_106_289/FYB/V_FYC  (
            .Z (\CLMA_106_289/ntY1 ),
            .I0 (\dvi_encoder_m0/encb/decision3 ),
            .I1 (\dvi_encoder_m0/encb/N228 ),
            .I2 (\dvi_encoder_m0/encb/q_m_reg [8] ),
            .I3 (\dvi_encoder_m0/encb/q_m_reg [4] ),
            .I4 (\dvi_encoder_m0/encb/de_reg ),
            .ID (\dvi_encoder_m0/encb/N157 [0] ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5M /* dvi_encoder_m0/encb/dout[5]/opit_0_inv_MUX4TO1Q/FYC/V_FY */ #(
            .INIT(32'b11010001001011101110001000101110))
        \CLMA_106_289/FYC/V_FY  (
            .Z (\CLMA_106_289/ntY2 ),
            .I0 (\dvi_encoder_m0/encb/decision3 ),
            .I1 (\dvi_encoder_m0/encb/N228 ),
            .I2 (\dvi_encoder_m0/encb/q_m_reg [8] ),
            .I3 (\dvi_encoder_m0/encb/q_m_reg [5] ),
            .I4 (\dvi_encoder_m0/encb/de_reg ),
            .ID (\dvi_encoder_m0/encb/N157 [0] ));
	// ../source/dvi_tx/encode.v:151

    V_INV \CLMA_106_289/LRSPOLMUX/V_INV  (
            .Z (\CLMA_106_289/ntRS_P ),
            .I (nt_rst_n));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_106_289/RSMUX/V_BUF  (
            .Z (\CLMA_106_289/ntRSCO ),
            .I (\CLMA_106_289/ntRS_P ));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_106_293/CEMUX/V_BUF  (
            .Z (\CLMA_106_293/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:108

    V_FFSYN /* dvi_encoder_m0/encg/n1q_m[2]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_293/FF1/FF  (
            .Q (\dvi_encoder_m0/encg/n1q_m [2] ),
            .CE (\CLMA_106_293/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_106_293/ntY1 ),
            .SR (\CLMA_106_293/ntRSCO ));
	// ../source/dvi_tx/encode.v:108

    V_LUT5 /* dvi_encoder_m0/encr/N74_1_maj0_3/gateop_perm/FYA/FY */ #(
            .INIT(32'b11011110011110110001001001001000))
        \CLMA_106_293/FYA/FY  (
            .Y (\dvi_encoder_m0/encr/_N637 ),
            .I0 (\dvi_encoder_m0/encr/N351 [0] ),
            .I1 (\dvi_encoder_m0/encr/din_q [7] ),
            .I2 (\dvi_encoder_m0/encr/N354 [0] ),
            .I3 (\dvi_encoder_m0/encr/decision1 ),
            .I4 (\dvi_encoder_m0/encr/q_m [6] ));
	// LUT = (~I1 & ~I3 & I4) | (I1 & I3 & I4) | (I0 & I1 & ~I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) ;

    V_LUT5 /* dvi_encoder_m0/encg/n1q_m[2]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b01111110111011101110100010001000))
        \CLMA_106_293/FYB/FYC  (
            .Y (\CLMA_106_293/ntY1 ),
            .I0 (\dvi_encoder_m0/encg/N354 [1] ),
            .I1 (\dvi_encoder_m0/encg/N351 [1] ),
            .I2 (\dvi_encoder_m0/encg/N351 [0] ),
            .I3 (\dvi_encoder_m0/encg/N354 [0] ),
            .I4 (\dvi_encoder_m0/encg/_N545 ));
	// LUT = (I0 & I1 & ~I4) | (~I0 & I2 & I3 & I4) | (I0 & ~I1 & I4) | (~I0 & I1 & I4) | (I0 & I1 & ~I3) | (I0 & ~I1 & I2 & I3) | (~I0 & I1 & I2 & I3) | (I0 & I1 & ~I2) ;
	// ../source/dvi_tx/encode.v:108

    V_BUF \CLMA_106_293/RSMUX/V_BUF  (
            .Z (\CLMA_106_293/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:108

    V_BUF \CLMA_106_296/CEMUX/V_BUF  (
            .Z (\CLMA_106_296/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:108

    V_FFSYN /* dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_296/FF0/FF  (
            .Q (\dvi_encoder_m0/encr/n1q_m [1] ),
            .CE (\CLMA_106_296/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_106_296/ntY0 ),
            .SR (\CLMA_106_296/ntRSCO ));
	// ../source/dvi_tx/encode.v:108

    V_FFSYN /* dvi_encoder_m0/encr/n1q_m[3]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_296/FF1/FF  (
            .Q (\dvi_encoder_m0/encr/n1q_m [3] ),
            .CE (\CLMA_106_296/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_106_296/ntY1 ),
            .SR (\CLMA_106_296/ntRSCO ));
	// ../source/dvi_tx/encode.v:108

    V_FFSYN /* dvi_encoder_m0/encr/din_q[7]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_296/FF2/FF  (
            .Q (\dvi_encoder_m0/encr/din_q [7] ),
            .CE (\CLMA_106_296/ntCECO ),
            .CK (video_clk_out),
            .D (vout_data[15]),
            .SR (\CLMA_106_296/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encr/n0q_m[0]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_296/FF3/FF  (
            .Q (\dvi_encoder_m0/encr/nb3 [0] ),
            .CE (\CLMA_106_296/ntCECO ),
            .CK (video_clk_out),
            .D (\dvi_encoder_m0/encr/N91 [0] ),
            .SR (\CLMA_106_296/ntRSCO ));
	// ../source/dvi_tx/encode.v:108

    V_LUT5 /* dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01101100100100111001001101101100))
        \CLMA_106_296/FYA/FY  (
            .Y (\CLMA_106_296/ntY0 ),
            .I0 (\dvi_encoder_m0/encr/N351 [0] ),
            .I1 (\dvi_encoder_m0/encr/N354 [1] ),
            .I2 (\dvi_encoder_m0/encr/N354 [0] ),
            .I3 (\dvi_encoder_m0/encr/N351 [1] ),
            .I4 (\dvi_encoder_m0/encr/_N637 ));
	// LUT = (I1 & ~I2 & ~I3 & ~I4) | (I0 & ~I1 & I2 & ~I3 & ~I4) | (~I0 & I1 & ~I3 & ~I4) | (~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & I3 & ~I4) | (~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & I2 & ~I3 & I4) | (~I0 & ~I1 & ~I3 & I4) | (I1 & ~I2 & I3 & I4) | (I0 & ~I1 & I2 & I3 & I4) | (~I0 & I1 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:108

    V_LUT5 /* dvi_encoder_m0/encr/n1q_m[3]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10000000000000000000000000000000))
        \CLMA_106_296/FYB/FYC  (
            .Y (\CLMA_106_296/ntY1 ),
            .I0 (\dvi_encoder_m0/encr/N351 [0] ),
            .I1 (\dvi_encoder_m0/encr/N354 [1] ),
            .I2 (\dvi_encoder_m0/encr/N354 [0] ),
            .I3 (\dvi_encoder_m0/encr/N351 [1] ),
            .I4 (\dvi_encoder_m0/encr/_N637 ));
	// LUT = (I0 & I1 & I2 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:108

    V_LUT5 /* dvi_encoder_m0/encr/N360_ab0/gateop_perm/FYC/FY */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_106_296/FYC/FY  (
            .Y (\dvi_encoder_m0/encr/_N18 ),
            .I0 (\dvi_encoder_m0/encr/N354 [0] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encr/N351 [0] ));
	// LUT = (I0 & I4) ;

    V_LUT5 /* dvi_encoder_m0/encr/n0q_m[0]/opit_0_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b01100110100110011001100101100110))
        \CLMA_106_296/FYD/FYC  (
            .Y (\dvi_encoder_m0/encr/N91 [0] ),
            .I0 (\dvi_encoder_m0/encr/N354 [0] ),
            .I1 (\dvi_encoder_m0/encr/decision1 ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encr/din_q [7] ),
            .I4 (\dvi_encoder_m0/encr/N351 [0] ));
	// LUT = (I0 & ~I1 & ~I3 & ~I4) | (~I0 & I1 & ~I3 & ~I4) | (~I0 & ~I1 & I3 & ~I4) | (I0 & I1 & I3 & ~I4) | (~I0 & ~I1 & ~I3 & I4) | (I0 & I1 & ~I3 & I4) | (I0 & ~I1 & I3 & I4) | (~I0 & I1 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:108

    V_BUF \CLMA_106_296/RSMUX/V_BUF  (
            .Z (\CLMA_106_296/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:108

    V_BUF \CLMA_106_297/CEMUX/V_BUF  (
            .Z (\CLMA_106_297/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:108

    V_FFSYN /* dvi_encoder_m0/encr/n0q_m[3]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_297/FF0/FF  (
            .Q (\dvi_encoder_m0/encr/n0q_m [3] ),
            .CE (\CLMA_106_297/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_106_297/ntY0 ),
            .SR (\CLMA_106_297/ntRSCO ));
	// ../source/dvi_tx/encode.v:108

    V_FFSYN /* dvi_encoder_m0/encr/n1q_m[2]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_297/FF1/FF  (
            .Q (\dvi_encoder_m0/encr/n1q_m [2] ),
            .CE (\CLMA_106_297/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_106_297/ntY1 ),
            .SR (\CLMA_106_297/ntRSCO ));
	// ../source/dvi_tx/encode.v:108

    V_FFSYN /* dvi_encoder_m0/encr/n0q_m[2]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_297/FF2/FF  (
            .Q (\dvi_encoder_m0/encr/n0q_m [2] ),
            .CE (\CLMA_106_297/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_106_297/ntY2 ),
            .SR (\CLMA_106_297/ntRSCO ));
	// ../source/dvi_tx/encode.v:108

    V_FFSYN /* dvi_encoder_m0/encr/n0q_m[1]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_297/FF3/FF  (
            .Q (\dvi_encoder_m0/encr/n0q_m [1] ),
            .CE (\CLMA_106_297/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_106_297/ntY3 ),
            .SR (\CLMA_106_297/ntRSCO ));
	// ../source/dvi_tx/encode.v:108

    V_LUT5 /* dvi_encoder_m0/encr/n0q_m[3]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10000000000000000000000000000001))
        \CLMA_106_297/FYA/FY  (
            .Y (\CLMA_106_297/ntY0 ),
            .I0 (\dvi_encoder_m0/encr/_N18 ),
            .I1 (\dvi_encoder_m0/encr/N354 [1] ),
            .I2 (\dvi_encoder_m0/encr/_N637 ),
            .I3 (\dvi_encoder_m0/encr/N351 [1] ),
            .I4 (\dvi_encoder_m0/encr/N91 [0] ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & ~I4) | (I0 & I1 & I2 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:108

    V_LUT5 /* dvi_encoder_m0/encr/n1q_m[2]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b01111111111011001110110010000000))
        \CLMA_106_297/FYB/FYC  (
            .Y (\CLMA_106_297/ntY1 ),
            .I0 (\dvi_encoder_m0/encr/N351 [0] ),
            .I1 (\dvi_encoder_m0/encr/N354 [1] ),
            .I2 (\dvi_encoder_m0/encr/N354 [0] ),
            .I3 (\dvi_encoder_m0/encr/N351 [1] ),
            .I4 (\dvi_encoder_m0/encr/_N637 ));
	// LUT = (I0 & I1 & I2 & ~I4) | (~I1 & I3 & I4) | (I1 & ~I2 & I4) | (I0 & ~I1 & I2 & I4) | (~I0 & I1 & I4) | (I0 & I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (I0 & ~I1 & I2 & I3) | (~I0 & I1 & I3) ;
	// ../source/dvi_tx/encode.v:108

    V_LUT5 /* dvi_encoder_m0/encr/n0q_m[2]/opit_0_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10000001000101110001011101111110))
        \CLMA_106_297/FYC/FY  (
            .Y (\CLMA_106_297/ntY2 ),
            .I0 (\dvi_encoder_m0/encr/_N637 ),
            .I1 (\dvi_encoder_m0/encr/_N18 ),
            .I2 (\dvi_encoder_m0/encr/N351 [1] ),
            .I3 (\dvi_encoder_m0/encr/N354 [1] ),
            .I4 (\dvi_encoder_m0/encr/N91 [0] ));
	// LUT = (I0 & ~I2 & ~I3 & ~I4) | (I0 & ~I1 & ~I3 & ~I4) | (~I0 & I1 & ~I3 & ~I4) | (I0 & ~I1 & ~I2 & ~I4) | (~I0 & I1 & ~I2 & ~I4) | (~I0 & ~I1 & I2 & ~I4) | (I0 & I1 & I2 & I3 & I4) | (~I0 & ~I1 & ~I2 & I4) | (I0 & ~I1 & ~I2 & ~I3) | (~I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) | (~I0 & ~I1 & ~I2 & I3) ;
	// ../source/dvi_tx/encode.v:108

    V_LUT5 /* dvi_encoder_m0/encr/n0q_m[1]/opit_0_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMA_106_297/FYD/FYC  (
            .Y (\CLMA_106_297/ntY3 ),
            .I0 (\dvi_encoder_m0/encr/_N637 ),
            .I1 (\dvi_encoder_m0/encr/_N18 ),
            .I2 (\dvi_encoder_m0/encr/N351 [1] ),
            .I3 (\dvi_encoder_m0/encr/N354 [1] ),
            .I4 (\dvi_encoder_m0/encr/N91 [0] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:108

    V_BUF \CLMA_106_297/RSMUX/V_BUF  (
            .Z (\CLMA_106_297/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:108

    V_LUT5CARRY /* dvi_encoder_m0/encg/N243_8_1/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_313/FYA/V_FY  (
            .COUT (\CLMA_106_313/ntCYA ),
            .S (\dvi_encoder_m0/encg/nb6 [0] ),
            .CIN (1'b0),
            .I0 (\dvi_encoder_m0/encg/nb9 [0] ),
            .I1 (\dvi_encoder_m0/encg/nb1 [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N197),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encg/N243_8_1/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b10000111011110001111100010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_313/FYB/V_FY  (
            .COUT (\CLMA_106_313/ntCYB ),
            .S (\dvi_encoder_m0/encg/nb6 [1] ),
            .CIN (\CLMA_106_313/ntCYA ),
            .I0 (\dvi_encoder_m0/encg/nb9 [0] ),
            .I1 (\dvi_encoder_m0/encg/nb1 [0] ),
            .I2 (\dvi_encoder_m0/encg/nb9 [1] ),
            .I3 (\dvi_encoder_m0/encg/cnt [1] ),
            .I4 (_N173),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encg/N243_8_3/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_313/FYC/V_FY  (
            .COUT (\CLMA_106_313/ntCYC ),
            .S (\dvi_encoder_m0/encg/nb6 [2] ),
            .CIN (\CLMA_106_313/ntCYB ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encg/nb9 [2] ),
            .I2 (\dvi_encoder_m0/encg/cnt [2] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encg/cnt [2] ),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encg/N243_8_3/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_313/FYD/V_FY  (
            .COUT (\dvi_encoder_m0/encg/_N1232 ),
            .S (\dvi_encoder_m0/encg/nb6 [3] ),
            .CIN (\CLMA_106_313/ntCYC ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encg/nb9 [3] ),
            .I2 (\dvi_encoder_m0/encg/cnt [3] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encg/cnt [3] ),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encg/N243_8_5/gateop_perm/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_106_317/FYA/V_FY  (
            .COUT (),
            .S (\dvi_encoder_m0/encg/nb6 [4] ),
            .CIN (\dvi_encoder_m0/encg/_N1232 ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encg/cnt [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encg/cnt [4] ),
            .ID (1'b0));

    V_BUF \CLMA_106_325/CEMUX/V_BUF  (
            .Z (\CLMA_106_325/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[4]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_106_325/FF0/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [4] ),
            .CE (\CLMA_106_325/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_106_325/ntY0 ),
            .SR (\CLMA_106_325/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[4]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_106_325/FYA/FY  (
            .Y (\CLMA_106_325/ntY0 ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/red [9] ));
	// LUT = (I1 & I4) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_106_325/RSMUX/V_BUF  (
            .Z (\CLMA_106_325/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* VCC_17/FYA/FY */ #(
            .INIT(32'b11111111111111111111111111111111))
        \CLMA_114_76/FYA/FY  (
            .Y (_N201),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = () ;

    V_LUT5 /* GND_39/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_114_76/FYB/FYC  (
            .Y (_N180),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));

    V_LUT5 /* GND_35/FYA/FY */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_114_112/FYA/FY  (
            .Y (_N181),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));

    V_BUF \CLMA_114_260/CEMUX/V_BUF  (
            .Z (\CLMA_114_260/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/video_timing_data.v:83

    V_FFASYN /* video_timing_data_m0/vout_data_r[21]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_260/FF0/FF  (
            .Q (vout_data[21]),
            .CE (\CLMA_114_260/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_114_260/ntY0 ),
            .SR (_N105));
	// ../source/sources_1/video_timing_data.v:83

    V_FFASYN /* video_timing_data_m0/vout_data_r[23]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_260/FF1/FF  (
            .Q (vout_data[23]),
            .CE (\CLMA_114_260/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_114_260/ntY1 ),
            .SR (_N105));
	// ../source/sources_1/video_timing_data.v:83

    V_LUT5 /* video_timing_data_m0/vout_data_r[21]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMA_114_260/FYA/FY  (
            .Y (\CLMA_114_260/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/video_de_d0 ),
            .I4 (read_data[29]));
	// LUT = (I3 & I4) ;
	// ../source/sources_1/video_timing_data.v:83

    V_LUT5 /* video_timing_data_m0/vout_data_r[23]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMA_114_260/FYB/FYC  (
            .Y (\CLMA_114_260/ntY1 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/video_de_d0 ),
            .I4 (read_data[31]));
	// LUT = (I3 & I4) ;
	// ../source/sources_1/video_timing_data.v:83

    V_INV \CLMA_114_260/LRSPOLMUX/V_INV  (
            .Z (\CLMA_114_260/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/video_timing_data.v:83

    V_BUF \CLMA_114_260/RSMUX/V_BUF  (
            .Z (_N105),
            .I (\CLMA_114_260/ntRS_P ));
	// ../source/sources_1/video_timing_data.v:83

    V_BUF \CLMA_114_264/CEMUX/V_BUF  (
            .Z (\CLMA_114_264/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/video_timing_data.v:83

    V_FFASYN /* video_timing_data_m0/vout_data_r[17]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_264/FF0/FF  (
            .Q (vout_data[17]),
            .CE (\CLMA_114_264/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_114_264/ntY0 ),
            .SR (\CLMA_114_264/ntRSCO ));
	// ../source/sources_1/video_timing_data.v:83

    V_FFASYN /* video_timing_data_m0/vout_data_r[19]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_264/FF1/FF  (
            .Q (vout_data[19]),
            .CE (\CLMA_114_264/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_114_264/ntY1 ),
            .SR (\CLMA_114_264/ntRSCO ));
	// ../source/sources_1/video_timing_data.v:83

    V_FFASYN /* video_timing_data_m0/vout_data_r[20]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_264/FF2/FF  (
            .Q (vout_data[20]),
            .CE (\CLMA_114_264/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_114_264/ntY2 ),
            .SR (\CLMA_114_264/ntRSCO ));
	// ../source/sources_1/video_timing_data.v:83

    V_FFASYN /* video_timing_data_m0/vout_data_r[22]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_264/FF3/FF  (
            .Q (vout_data[22]),
            .CE (\CLMA_114_264/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_114_264/ntY3 ),
            .SR (\CLMA_114_264/ntRSCO ));
	// ../source/sources_1/video_timing_data.v:83

    V_LUT5 /* video_timing_data_m0/vout_data_r[17]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMA_114_264/FYA/FY  (
            .Y (\CLMA_114_264/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (read_data[25]),
            .I4 (\video_timing_data_m0/video_de_d0 ));
	// LUT = (I3 & I4) ;
	// ../source/sources_1/video_timing_data.v:83

    V_LUT5 /* video_timing_data_m0/vout_data_r[19]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_114_264/FYB/FYC  (
            .Y (\CLMA_114_264/ntY1 ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/video_de_d0 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (read_data[27]));
	// LUT = (I1 & I4) ;
	// ../source/sources_1/video_timing_data.v:83

    V_LUT5 /* video_timing_data_m0/vout_data_r[20]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_114_264/FYC/FY  (
            .Y (\CLMA_114_264/ntY2 ),
            .I0 (\video_timing_data_m0/video_de_d0 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (read_data[28]));
	// LUT = (I0 & I4) ;
	// ../source/sources_1/video_timing_data.v:83

    V_LUT5 /* video_timing_data_m0/vout_data_r[22]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMA_114_264/FYD/FYC  (
            .Y (\CLMA_114_264/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/video_de_d0 ),
            .I4 (read_data[30]));
	// LUT = (I3 & I4) ;
	// ../source/sources_1/video_timing_data.v:83

    V_BUF \CLMA_114_264/RSMUX/V_BUF  (
            .Z (\CLMA_114_264/ntRSCO ),
            .I (_N105));
	// ../source/sources_1/video_timing_data.v:83

    V_BUF \CLMA_114_268/CEMUX/V_BUF  (
            .Z (\CLMA_114_268/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encg/q_m_reg[8]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_268/FF0/FF  (
            .Q (\dvi_encoder_m0/encg/q_m_reg [8] ),
            .CE (\CLMA_114_268/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_114_268/ntY0 ),
            .SR (\CLMA_114_268/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encg/din_q[0]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_268/FF1/FF  (
            .Q (\dvi_encoder_m0/encg/din_q [0] ),
            .CE (\CLMA_114_268/ntCECO ),
            .CK (video_clk_out),
            .D (vout_data[16]),
            .SR (\CLMA_114_268/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_LUT5 /* dvi_encoder_m0/encg/q_m_reg[8]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000010101010000000001110101))
        \CLMA_114_268/FYA/FY  (
            .Y (\CLMA_114_268/ntY0 ),
            .I0 (\dvi_encoder_m0/encg/n1d [2] ),
            .I1 (\dvi_encoder_m0/encg/n1d [0] ),
            .I2 (\dvi_encoder_m0/encg/din_q [0] ),
            .I3 (\dvi_encoder_m0/encg/n1d [3] ),
            .I4 (\dvi_encoder_m0/encg/n1d [1] ));
	// LUT = (~I1 & I2 & ~I3 & ~I4) | (~I0 & ~I3) ;
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* dvi_encoder_m0/encg/N21_5/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11101110111011101110111011001110))
        \CLMA_114_268/FYB/FYC  (
            .Y (\dvi_encoder_m0/encg/decision1 ),
            .I0 (\dvi_encoder_m0/encg/n1d [2] ),
            .I1 (\dvi_encoder_m0/encg/n1d [3] ),
            .I2 (\dvi_encoder_m0/encg/din_q [0] ),
            .I3 (\dvi_encoder_m0/encg/n1d [1] ),
            .I4 (\dvi_encoder_m0/encg/n1d [0] ));
	// LUT = (I0 & I4) | (I0 & I3) | (I0 & ~I2) | (I1) ;

    V_LUT5 /* dvi_encoder_m0/encg/N14_1_maj0_3/gateop_perm/FYC/FY */ #(
            .INIT(32'b11101000100011101000111011101000))
        \CLMA_114_268/FYC/FY  (
            .Y (\dvi_encoder_m0/encg/_N533 ),
            .I0 (vout_data[23]),
            .I1 (vout_data[22]),
            .I2 (\dvi_encoder_m0/encg/_N3160 ),
            .I3 (vout_data[19]),
            .I4 (\dvi_encoder_m0/encg/N368 [0] ));
	// LUT = (I1 & I2 & ~I3 & ~I4) | (I0 & I2 & ~I3 & ~I4) | (I1 & ~I2 & I3 & ~I4) | (I0 & ~I2 & I3 & ~I4) | (I1 & ~I2 & ~I3 & I4) | (I0 & ~I2 & ~I3 & I4) | (I1 & I2 & I3 & I4) | (I0 & I2 & I3 & I4) | (I0 & I1) ;

    V_LUT5 /* dvi_encoder_m0/encg/N368_sum0_3/gateop_perm/FYD/FYC */ #(
            .INIT(32'b10011001100110010110011001100110))
        \CLMA_114_268/FYD/FYC  (
            .Y (\dvi_encoder_m0/encg/N368 [0] ),
            .I0 (vout_data[17]),
            .I1 (vout_data[21]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (vout_data[20]));
	// LUT = (I0 & ~I1 & ~I4) | (~I0 & I1 & ~I4) | (~I0 & ~I1 & I4) | (I0 & I1 & I4) ;

    V_BUF \CLMA_114_268/RSMUX/V_BUF  (
            .Z (\CLMA_114_268/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:135

    V_BUF \CLMA_114_272/CEMUX/V_BUF  (
            .Z (\CLMA_114_272/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encg/n1d[0]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_272/FF0/FF  (
            .Q (\dvi_encoder_m0/encg/n1d [0] ),
            .CE (\CLMA_114_272/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_114_272/ntY0 ),
            .SR (\CLMA_114_272/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encg/n1d[1]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_272/FF1/FF  (
            .Q (\dvi_encoder_m0/encg/n1d [1] ),
            .CE (\CLMA_114_272/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_114_272/ntY1 ),
            .SR (\CLMA_114_272/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encg/n1d[2]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_272/FF2/FF  (
            .Q (\dvi_encoder_m0/encg/n1d [2] ),
            .CE (\CLMA_114_272/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_114_272/ntY2 ),
            .SR (\CLMA_114_272/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encg/n1d[3]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_272/FF3/FF  (
            .Q (\dvi_encoder_m0/encg/n1d [3] ),
            .CE (\CLMA_114_272/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_114_272/ntY3 ),
            .SR (\CLMA_114_272/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_LUT5 /* dvi_encoder_m0/encg/n1d[0]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMA_114_272/FYA/FY  (
            .Y (\CLMA_114_272/ntY0 ),
            .I0 (vout_data[22]),
            .I1 (vout_data[19]),
            .I2 (\dvi_encoder_m0/encg/N368 [0] ),
            .I3 (\dvi_encoder_m0/encg/_N3160 ),
            .I4 (vout_data[23]));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:65

    V_LUT5 /* dvi_encoder_m0/encg/n1d[1]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b01100110100110011001100101100110))
        \CLMA_114_272/FYB/FYC  (
            .Y (\CLMA_114_272/ntY1 ),
            .I0 (\dvi_encoder_m0/encg/N368 [1] ),
            .I1 (\dvi_encoder_m0/encg/_N606 ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encg/_N533 ),
            .I4 (\dvi_encoder_m0/encg/N365 [1] ));
	// LUT = (I0 & ~I1 & ~I3 & ~I4) | (~I0 & I1 & ~I3 & ~I4) | (~I0 & ~I1 & I3 & ~I4) | (I0 & I1 & I3 & ~I4) | (~I0 & ~I1 & ~I3 & I4) | (I0 & I1 & ~I3 & I4) | (I0 & ~I1 & I3 & I4) | (~I0 & I1 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:65

    V_LUT5 /* dvi_encoder_m0/encg/n1d[2]/opit_0_L5Q_perm/FYC/FY */ #(
            .INIT(32'b01110111111011101110111010001000))
        \CLMA_114_272/FYC/FY  (
            .Y (\CLMA_114_272/ntY2 ),
            .I0 (\dvi_encoder_m0/encg/N365 [1] ),
            .I1 (\dvi_encoder_m0/encg/N368 [1] ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encg/_N533 ),
            .I4 (\dvi_encoder_m0/encg/_N606 ));
	// LUT = (I0 & I1 & ~I4) | (~I0 & I3 & I4) | (I0 & ~I1 & I4) | (~I0 & I1 & I4) | (I0 & I1 & ~I3) | (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// ../source/dvi_tx/encode.v:65

    V_LUT5 /* dvi_encoder_m0/encg/n1d[3]/opit_0_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10001000000000000000000000000000))
        \CLMA_114_272/FYD/FYC  (
            .Y (\CLMA_114_272/ntY3 ),
            .I0 (\dvi_encoder_m0/encg/_N606 ),
            .I1 (\dvi_encoder_m0/encg/N368 [1] ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encg/_N533 ),
            .I4 (\dvi_encoder_m0/encg/N365 [1] ));
	// LUT = (I0 & I1 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:65

    V_BUF \CLMA_114_272/RSMUX/V_BUF  (
            .Z (\CLMA_114_272/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:65

    V_LUT5 /* dvi_encoder_m0/encg/N365_maj0_3/gateop_perm/FYA/FY */ #(
            .INIT(32'b11101110111011101000100010001000))
        \CLMA_114_276/FYA/FY  (
            .Y (\dvi_encoder_m0/encg/N365 [1] ),
            .I0 (vout_data[19]),
            .I1 (vout_data[16]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (vout_data[18]));
	// LUT = (I1 & I4) | (I0 & I4) | (I0 & I1) ;

    V_LUT5 /* dvi_encoder_m0/encg/N365_sum0_2/gateop_perm/FYB/FYC */ #(
            .INIT(32'b01010101010101011010101010101010))
        \CLMA_114_276/FYB/FYC  (
            .Y (\dvi_encoder_m0/encg/_N3160 ),
            .I0 (vout_data[18]),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (vout_data[16]));
	// LUT = (I0 & ~I4) | (~I0 & I4) ;

    V_LUT5 /* dvi_encoder_m0/encg/N374_ab0/gateop_perm/FYC/FY */ #(
            .INIT(32'b01000001100000100001010000101000))
        \CLMA_114_276/FYC/FY  (
            .Y (\dvi_encoder_m0/encg/_N606 ),
            .I0 (vout_data[19]),
            .I1 (vout_data[21]),
            .I2 (vout_data[17]),
            .I3 (\dvi_encoder_m0/encg/_N3160 ),
            .I4 (vout_data[20]));
	// LUT = (I0 & I1 & ~I2 & ~I3 & ~I4) | (I0 & ~I1 & I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & I3 & ~I4) | (~I0 & ~I1 & I2 & I3 & ~I4) | (I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & I2 & ~I3 & I4) | (~I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & I2 & I3 & I4) ;

    V_LUT5 /* dvi_encoder_m0/encg/N368_maj0_3/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11101110111011101000100010001000))
        \CLMA_114_276/FYD/FYC  (
            .Y (\dvi_encoder_m0/encg/N368 [1] ),
            .I0 (vout_data[20]),
            .I1 (vout_data[21]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (vout_data[17]));
	// LUT = (I1 & I4) | (I0 & I4) | (I0 & I1) ;

    V_BUF \CLMA_114_280/CEMUX/V_BUF  (
            .Z (\CLMA_114_280/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encg/din_q[5]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_280/FF0/FF  (
            .Q (\dvi_encoder_m0/encg/din_q [5] ),
            .CE (\CLMA_114_280/ntCECO ),
            .CK (video_clk_out),
            .D (vout_data[21]),
            .SR (\CLMA_114_280/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encg/din_q[1]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_280/FF1/FF  (
            .Q (\dvi_encoder_m0/encg/din_q [1] ),
            .CE (\CLMA_114_280/ntCECO ),
            .CK (video_clk_out),
            .D (vout_data[17]),
            .SR (\CLMA_114_280/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encg/din_q[3]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_280/FF2/FF  (
            .Q (\dvi_encoder_m0/encg/din_q [3] ),
            .CE (\CLMA_114_280/ntCECO ),
            .CK (video_clk_out),
            .D (vout_data[19]),
            .SR (\CLMA_114_280/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encg/din_q[7]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_280/FF3/FF  (
            .Q (\dvi_encoder_m0/encg/din_q [7] ),
            .CE (\CLMA_114_280/ntCECO ),
            .CK (video_clk_out),
            .D (vout_data[23]),
            .SR (\CLMA_114_280/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_LUT5 /* dvi_encoder_m0/encg/N354_maj0_3/gateop_perm/FYA/FY */ #(
            .INIT(32'b11100111110110110010010000011000))
        \CLMA_114_280/FYA/FY  (
            .Y (\dvi_encoder_m0/encg/N354 [1] ),
            .I0 (\dvi_encoder_m0/encg/din_q [1] ),
            .I1 (\dvi_encoder_m0/encg/din_q [5] ),
            .I2 (\dvi_encoder_m0/encg/decision1 ),
            .I3 (\dvi_encoder_m0/encg/din_q [0] ),
            .I4 (\dvi_encoder_m0/encg/q_m [4] ));
	// LUT = (~I1 & ~I2 & I4) | (I1 & I2 & I4) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & ~I2 & I3) | (I0 & ~I1 & I2 & I3) ;

    V_LUT5 /* dvi_encoder_m0/encg/N351_sum0_3/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11001100001100110011001111001100))
        \CLMA_114_280/FYB/FYC  (
            .Y (\dvi_encoder_m0/encg/N351 [0] ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encg/din_q [3] ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encg/din_q [0] ),
            .I4 (\dvi_encoder_m0/encg/decision1 ));
	// LUT = (I1 & ~I3 & ~I4) | (~I1 & I3 & ~I4) | (~I1 & ~I3 & I4) | (I1 & I3 & I4) ;

    V_BUF \CLMA_114_280/RSMUX/V_BUF  (
            .Z (\CLMA_114_280/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:65

    V_BUF \CLMA_114_284/CEMUX/V_BUF  (
            .Z (\CLMA_114_284/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encg/n1q_m[3]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_284/FF0/FF  (
            .Q (\dvi_encoder_m0/encg/n1q_m [3] ),
            .CE (\CLMA_114_284/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_114_284/ntY0 ),
            .SR (\CLMA_114_284/ntRSCO ));
	// ../source/dvi_tx/encode.v:108

    V_FFSYN /* dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_284/FF1/FF  (
            .Q (\dvi_encoder_m0/encg/nb9 [0] ),
            .CE (\CLMA_114_284/ntCECO ),
            .CK (video_clk_out),
            .D (\dvi_encoder_m0/encg/N91 [0] ),
            .SR (\CLMA_114_284/ntRSCO ));
	// ../source/dvi_tx/encode.v:108

    V_FFSYN /* dvi_encoder_m0/encg/din_q[2]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_284/FF2/FF  (
            .Q (\dvi_encoder_m0/encg/din_q [2] ),
            .CE (\CLMA_114_284/ntCECO ),
            .CK (video_clk_out),
            .D (vout_data[18]),
            .SR (\CLMA_114_284/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encg/din_q[6]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_284/FF3/FF  (
            .Q (\dvi_encoder_m0/encg/din_q [6] ),
            .CE (\CLMA_114_284/ntCECO ),
            .CK (video_clk_out),
            .D (vout_data[22]),
            .SR (\CLMA_114_284/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_LUT5 /* dvi_encoder_m0/encg/n1q_m[3]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10000000000000000000000000000000))
        \CLMA_114_284/FYA/FY  (
            .Y (\CLMA_114_284/ntY0 ),
            .I0 (\dvi_encoder_m0/encg/N351 [0] ),
            .I1 (\dvi_encoder_m0/encg/N351 [1] ),
            .I2 (\dvi_encoder_m0/encg/N354 [1] ),
            .I3 (\dvi_encoder_m0/encg/N354 [0] ),
            .I4 (\dvi_encoder_m0/encg/_N545 ));
	// LUT = (I0 & I1 & I2 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:108

    V_LUT5 /* dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b01101001100101100110100110010110))
        \CLMA_114_284/FYB/FYC  (
            .Y (\dvi_encoder_m0/encg/N91 [0] ),
            .I0 (\dvi_encoder_m0/encg/N351 [0] ),
            .I1 (\dvi_encoder_m0/encg/decision1 ),
            .I2 (\dvi_encoder_m0/encg/din_q [7] ),
            .I3 (\dvi_encoder_m0/encg/N354 [0] ),
            .I4 (1'b0));
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) | (I0 & I1 & I2 & ~I3) | (~I0 & ~I1 & ~I2 & I3) | (I0 & I1 & ~I2 & I3) | (I0 & ~I1 & I2 & I3) | (~I0 & I1 & I2 & I3) ;
	// ../source/dvi_tx/encode.v:108

    V_LUT5 /* dvi_encoder_m0/encg/N74_1_maj0_3/gateop_perm/FYC/FY */ #(
            .INIT(32'b11010111111010110001010000101000))
        \CLMA_114_284/FYC/FY  (
            .Y (\dvi_encoder_m0/encg/_N545 ),
            .I0 (\dvi_encoder_m0/encg/N351 [0] ),
            .I1 (\dvi_encoder_m0/encg/din_q [7] ),
            .I2 (\dvi_encoder_m0/encg/decision1 ),
            .I3 (\dvi_encoder_m0/encg/N354 [0] ),
            .I4 (\dvi_encoder_m0/encg/q_m [6] ));
	// LUT = (~I1 & ~I2 & I4) | (I1 & I2 & I4) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) ;

    V_LUT5 /* dvi_encoder_m0/encg/N360_ab0/gateop/FYD/FYC */ #(
            .INIT(32'b10001000100010001000100010001000))
        \CLMA_114_284/FYD/FYC  (
            .Y (\dvi_encoder_m0/encg/_N590 ),
            .I0 (\dvi_encoder_m0/encg/N351 [0] ),
            .I1 (\dvi_encoder_m0/encg/N354 [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = (I0 & I1) ;

    V_BUF \CLMA_114_284/RSMUX/V_BUF  (
            .Z (\CLMA_114_284/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:65

    V_BUF \CLMA_114_288/CEMUX/V_BUF  (
            .Z (\CLMA_114_288/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:108

    V_FFSYN /* dvi_encoder_m0/encg/n0q_m[1]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_288/FF0/FF  (
            .Q (\dvi_encoder_m0/encg/n0q_m [1] ),
            .CE (\CLMA_114_288/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_114_288/ntY0 ),
            .SR (\CLMA_114_288/ntRSCO ));
	// ../source/dvi_tx/encode.v:108

    V_FFSYN /* dvi_encoder_m0/encg/n0q_m[2]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_288/FF1/FF  (
            .Q (\dvi_encoder_m0/encg/n0q_m [2] ),
            .CE (\CLMA_114_288/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_114_288/ntY1 ),
            .SR (\CLMA_114_288/ntRSCO ));
	// ../source/dvi_tx/encode.v:108

    V_FFSYN /* dvi_encoder_m0/encg/n0q_m[3]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_288/FF2/FF  (
            .Q (\dvi_encoder_m0/encg/n0q_m [3] ),
            .CE (\CLMA_114_288/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_114_288/ntY2 ),
            .SR (\CLMA_114_288/ntRSCO ));
	// ../source/dvi_tx/encode.v:108

    V_FFSYN /* dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_288/FF3/FF  (
            .Q (\dvi_encoder_m0/encg/n1q_m [1] ),
            .CE (\CLMA_114_288/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_114_288/ntY3 ),
            .SR (\CLMA_114_288/ntRSCO ));
	// ../source/dvi_tx/encode.v:108

    V_LUT5 /* dvi_encoder_m0/encg/n0q_m[1]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMA_114_288/FYA/FY  (
            .Y (\CLMA_114_288/ntY0 ),
            .I0 (\dvi_encoder_m0/encg/N354 [1] ),
            .I1 (\dvi_encoder_m0/encg/N91 [0] ),
            .I2 (\dvi_encoder_m0/encg/N351 [1] ),
            .I3 (\dvi_encoder_m0/encg/_N590 ),
            .I4 (\dvi_encoder_m0/encg/_N545 ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:108

    V_LUT5 /* dvi_encoder_m0/encg/n0q_m[2]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10000001000101110001011101111110))
        \CLMA_114_288/FYB/FYC  (
            .Y (\CLMA_114_288/ntY1 ),
            .I0 (\dvi_encoder_m0/encg/N351 [1] ),
            .I1 (\dvi_encoder_m0/encg/_N545 ),
            .I2 (\dvi_encoder_m0/encg/N354 [1] ),
            .I3 (\dvi_encoder_m0/encg/N91 [0] ),
            .I4 (\dvi_encoder_m0/encg/_N590 ));
	// LUT = (I0 & ~I2 & ~I3 & ~I4) | (I0 & ~I1 & ~I3 & ~I4) | (~I0 & I1 & ~I3 & ~I4) | (I0 & ~I1 & ~I2 & ~I4) | (~I0 & I1 & ~I2 & ~I4) | (~I0 & ~I1 & I2 & ~I4) | (I0 & I1 & I2 & I3 & I4) | (~I0 & ~I1 & ~I2 & I4) | (I0 & ~I1 & ~I2 & ~I3) | (~I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) | (~I0 & ~I1 & ~I2 & I3) ;
	// ../source/dvi_tx/encode.v:108

    V_LUT5 /* dvi_encoder_m0/encg/n0q_m[3]/opit_0_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10000000000000000000000000000001))
        \CLMA_114_288/FYC/FY  (
            .Y (\CLMA_114_288/ntY2 ),
            .I0 (\dvi_encoder_m0/encg/_N545 ),
            .I1 (\dvi_encoder_m0/encg/_N590 ),
            .I2 (\dvi_encoder_m0/encg/N354 [1] ),
            .I3 (\dvi_encoder_m0/encg/N351 [1] ),
            .I4 (\dvi_encoder_m0/encg/N91 [0] ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & ~I4) | (I0 & I1 & I2 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:108

    V_LUT5 /* dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b01101001110000111001011000111100))
        \CLMA_114_288/FYD/FYC  (
            .Y (\CLMA_114_288/ntY3 ),
            .I0 (\dvi_encoder_m0/encg/N351 [0] ),
            .I1 (\dvi_encoder_m0/encg/N351 [1] ),
            .I2 (\dvi_encoder_m0/encg/N354 [1] ),
            .I3 (\dvi_encoder_m0/encg/N354 [0] ),
            .I4 (\dvi_encoder_m0/encg/_N545 ));
	// LUT = (I1 & ~I2 & ~I3 & ~I4) | (~I1 & I2 & ~I3 & ~I4) | (I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & I2 & I3 & ~I4) | (~I0 & I1 & ~I2 & ~I4) | (~I0 & ~I1 & I2 & ~I4) | (~I1 & ~I2 & ~I3 & I4) | (I1 & I2 & ~I3 & I4) | (I0 & I1 & ~I2 & I3 & I4) | (I0 & ~I1 & I2 & I3 & I4) | (~I0 & ~I1 & ~I2 & I4) | (~I0 & I1 & I2 & I4) ;
	// ../source/dvi_tx/encode.v:108

    V_BUF \CLMA_114_288/RSMUX/V_BUF  (
            .Z (\CLMA_114_288/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:108

    V_LUT5 /* dvi_encoder_m0/encg/N243_4[2]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111111010001001011101100000000))
        \CLMA_114_296/FYA/FY  (
            .Y (\dvi_encoder_m0/encg/nb7 [2] ),
            .I0 (\dvi_encoder_m0/encg/q_m_reg [8] ),
            .I1 (\dvi_encoder_m0/encg/N228 ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encg/n0q_m [2] ),
            .I4 (\dvi_encoder_m0/encg/n1q_m [2] ));
	// LUT = (~I0 & I1 & I4) | (~I1 & I3) | (I0 & I3) ;

    V_LUT5 /* dvi_encoder_m0/encg/N243_7[2]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11101110001000101111111100000000))
        \CLMA_114_296/FYB/FYC  (
            .Y (\dvi_encoder_m0/encg/nb9 [2] ),
            .I0 (\dvi_encoder_m0/encg/n0q_m [2] ),
            .I1 (\dvi_encoder_m0/encg/q_m_reg [8] ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encg/n1q_m [2] ),
            .I4 (\dvi_encoder_m0/encg/N228 ));
	// LUT = (I3 & ~I4) | (I0 & ~I1 & I4) | (I1 & I3) ;

    V_LUT5 /* dvi_encoder_m0/encg/N243_7[3]/gateop_perm/FYA/FY */ #(
            .INIT(32'b10101010101010101110111000100010))
        \CLMA_114_300/FYA/FY  (
            .Y (\dvi_encoder_m0/encg/nb9 [3] ),
            .I0 (\dvi_encoder_m0/encg/n1q_m [3] ),
            .I1 (\dvi_encoder_m0/encg/N228 ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encg/n0q_m [3] ),
            .I4 (\dvi_encoder_m0/encg/q_m_reg [8] ));
	// LUT = (I1 & I3 & ~I4) | (I0 & I4) | (I0 & ~I1) ;

    V_LUT5 /* dvi_encoder_m0/encg/N243_7[1]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10101010101010101110111000100010))
        \CLMA_114_300/FYB/FYC  (
            .Y (\dvi_encoder_m0/encg/nb9 [1] ),
            .I0 (\dvi_encoder_m0/encg/n1q_m [1] ),
            .I1 (\dvi_encoder_m0/encg/N228 ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encg/n0q_m [1] ),
            .I4 (\dvi_encoder_m0/encg/q_m_reg [8] ));
	// LUT = (I1 & I3 & ~I4) | (I0 & I4) | (I0 & ~I1) ;

    V_LUT5 /* dvi_encoder_m0/encg/N243_4[3]/gateop_perm/FYC/FY */ #(
            .INIT(32'b11100010111000101111000011110000))
        \CLMA_114_300/FYC/FY  (
            .Y (\dvi_encoder_m0/encg/nb7 [3] ),
            .I0 (\dvi_encoder_m0/encg/n1q_m [3] ),
            .I1 (\dvi_encoder_m0/encg/q_m_reg [8] ),
            .I2 (\dvi_encoder_m0/encg/n0q_m [3] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encg/N228 ));
	// LUT = (I2 & ~I4) | (I0 & ~I1 & I4) | (I1 & I2) ;

    V_LUT5 /* dvi_encoder_m0/encg/N243_4[1]/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11001010110010101100110011001100))
        \CLMA_114_300/FYD/FYC  (
            .Y (\dvi_encoder_m0/encg/nb7 [1] ),
            .I0 (\dvi_encoder_m0/encg/n1q_m [1] ),
            .I1 (\dvi_encoder_m0/encg/n0q_m [1] ),
            .I2 (\dvi_encoder_m0/encg/q_m_reg [8] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encg/N228 ));
	// LUT = (I1 & ~I4) | (I0 & ~I2 & I4) | (I1 & I2) ;

    V_LUT5 /* VCC_22/FYA/FY */ #(
            .INIT(32'b11111111111111111111111111111111))
        \CLMA_114_304/FYA/FY  (
            .Y (_N197),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = () ;

    V_LUT5 /* GND_34/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_114_304/FYB/FYC  (
            .Y (_N173),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encg/N243_5.fsub_1/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_114_312/FYA/V_FY  (
            .COUT (\CLMA_114_312/ntCYA ),
            .S (\dvi_encoder_m0/encg/nb5 [0] ),
            .CIN (1'b0),
            .I0 (\dvi_encoder_m0/encg/nb9 [0] ),
            .I1 (\dvi_encoder_m0/encg/nb6 [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N197),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encg/N243_5.fsub_1/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b00101101110100101101111100001101), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_114_312/FYB/V_FY  (
            .COUT (\CLMA_114_312/ntCYB ),
            .S (\dvi_encoder_m0/encg/nb5 [1] ),
            .CIN (\CLMA_114_312/ntCYA ),
            .I0 (\dvi_encoder_m0/encg/nb9 [0] ),
            .I1 (\dvi_encoder_m0/encg/nb6 [0] ),
            .I2 (\dvi_encoder_m0/encg/nb7 [1] ),
            .I3 (\dvi_encoder_m0/encg/nb6 [1] ),
            .I4 (_N173),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_114_312/FYC/V_FY  (
            .COUT (\CLMA_114_312/ntCYC ),
            .S (\dvi_encoder_m0/encg/nb5 [2] ),
            .CIN (\CLMA_114_312/ntCYB ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encg/nb7 [2] ),
            .I2 (\dvi_encoder_m0/encg/nb6 [2] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encg/nb6 [2] ),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_114_312/FYD/V_FY  (
            .COUT (\dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [4] ),
            .S (\dvi_encoder_m0/encg/nb5 [3] ),
            .CIN (\CLMA_114_312/ntCYC ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encg/nb7 [3] ),
            .I2 (\dvi_encoder_m0/encg/nb6 [3] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encg/nb6 [3] ),
            .ID (1'b0));

    V_BUF \CLMA_114_316/CEMUX/V_BUF  (
            .Z (\CLMA_114_316/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_316/FF1/FF  (
            .Q (\dvi_encoder_m0/encg/cnt [4] ),
            .CE (\CLMA_114_316/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_114_316/ntY1 ),
            .SR (\CLMA_114_316/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5CARRY /* dvi_encoder_m0/encg/N243_5.fsub_5/gateop_perm/FYA/V_FY */ #(
            .INIT(32'b10101010010101010000000011111111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_114_316/FYA/V_FY  (
            .COUT (),
            .S (\dvi_encoder_m0/encg/nb5 [4] ),
            .CIN (\dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [4] ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encg/nb6 [4] ),
            .I4 (\dvi_encoder_m0/encg/nb6 [4] ),
            .ID (1'b0));

    V_LUT5 /* dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11101110111011100100010001000100))
        \CLMA_114_316/FYB/FYC  (
            .Y (\CLMA_114_316/ntY1 ),
            .I0 (\dvi_encoder_m0/encg/N228 ),
            .I1 (\dvi_encoder_m0/encg/N245 [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encg/nb5 [4] ));
	// LUT = (I0 & I4) | (~I0 & I1) ;
	// ../source/dvi_tx/encode.v:151

    V_INV \CLMA_114_316/LRSPOLMUX/V_INV  (
            .Z (\CLMA_114_316/ntRS_P ),
            .I (nt_rst_n));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_114_316/RSMUX/V_BUF  (
            .Z (\CLMA_114_316/ntRSCO ),
            .I (\CLMA_114_316/ntRS_P ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encg/N101/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11101110111011100100010001000100))
        \CLMA_114_324/FYB/FYC  (
            .Y (\dvi_encoder_m0/encg/decision3 ),
            .I0 (\dvi_encoder_m0/encg/cnt [4] ),
            .I1 (_N5),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N6));
	// LUT = (I0 & I4) | (~I0 & I1) ;
	// ../source/dvi_tx/encode.v:125

    V_LUT5 /* dvi_encoder_m0/encg/N135_sum3_4/gateop_perm/FYD/FYC */ #(
            .INIT(32'b00000000111111110000000111111110))
        \CLMA_114_324/FYD/FYC  (
            .Y (\dvi_encoder_m0/encg/_N678 ),
            .I0 (\dvi_encoder_m0/encg/q_m_reg [8] ),
            .I1 (\dvi_encoder_m0/encg/cnt [1] ),
            .I2 (\dvi_encoder_m0/encg/cnt [3] ),
            .I3 (\dvi_encoder_m0/encg/cnt [4] ),
            .I4 (\dvi_encoder_m0/encg/cnt [2] ));
	// LUT = (~I0 & ~I1 & ~I2 & I3 & ~I4) | (~I3 & I4) | (I2 & ~I3) | (I1 & ~I3) | (I0 & ~I3) ;

    V_BUF \CLMA_114_328/CEMUX/V_BUF  (
            .Z (\CLMA_114_328/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_114_328/FF0/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [3] ),
            .CE (\CLMA_114_328/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_114_328/ntY0 ),
            .SR (\CLMA_114_328/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q/FYA/FY */ #(
            .INIT(32'b11101110111011100010001000100010))
        \CLMA_114_328/FYA/FY  (
            .Y (\CLMA_114_328/ntY0 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [4] ),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/red [7] ));
	// LUT = (I1 & I4) | (I0 & ~I1) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_114_328/RSMUX/V_BUF  (
            .Z (\CLMA_114_328/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* VCC_12/FYA/FY */ #(
            .INIT(32'b11111111111111111111111111111111))
        \CLMA_114_340/FYA/FY  (
            .Y (_N196),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = () ;

    V_LUT5 /* GND_30/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_114_340/FYB/FYC  (
            .Y (_N172),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));

    V_BUF \CLMA_118_277/CEMUX/V_BUF  (
            .Z (\CLMA_118_277/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/video_timing_data.v:83

    V_FFASYN /* video_timing_data_m0/vout_data_r[9]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_118_277/FF0/FF  (
            .Q (vout_data[9]),
            .CE (\CLMA_118_277/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_118_277/ntY0 ),
            .SR (_N58));
	// ../source/sources_1/video_timing_data.v:83

    V_FFASYN /* video_timing_data_m0/vout_data_r[8]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_118_277/FF1/FF  (
            .Q (vout_data[8]),
            .CE (\CLMA_118_277/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_118_277/ntY1 ),
            .SR (_N58));
	// ../source/sources_1/video_timing_data.v:83

    V_LUT5 /* video_timing_data_m0/vout_data_r[9]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_118_277/FYA/FY  (
            .Y (\CLMA_118_277/ntY0 ),
            .I0 (\video_timing_data_m0/video_de_d0 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (read_data[17]));
	// LUT = (I0 & I4) ;
	// ../source/sources_1/video_timing_data.v:83

    V_LUT5 /* video_timing_data_m0/vout_data_r[8]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11110000111100000000000000000000))
        \CLMA_118_277/FYB/FYC  (
            .Y (\CLMA_118_277/ntY1 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\video_timing_data_m0/video_de_d0 ),
            .I3 (1'b0),
            .I4 (read_data[16]));
	// LUT = (I2 & I4) ;
	// ../source/sources_1/video_timing_data.v:83

    V_INV \CLMA_118_277/LRSPOLMUX/V_INV  (
            .Z (\CLMA_118_277/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/video_timing_data.v:83

    V_BUF \CLMA_118_277/RSMUX/V_BUF  (
            .Z (_N58),
            .I (\CLMA_118_277/ntRS_P ));
	// ../source/sources_1/video_timing_data.v:83

    V_BUF \CLMA_118_280/CEMUX/V_BUF  (
            .Z (\CLMA_118_280/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_118_280/FF0/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [2] ),
            .CE (\CLMA_118_280/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_118_280/ntY0 ),
            .SR (\CLMA_118_280/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111101010100000000010101010))
        \CLMA_118_280/FYA/FY  (
            .Y (\CLMA_118_280/ntY0 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [3] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I4 (\dvi_encoder_m0/red [5] ));
	// LUT = (I3 & I4) | (I0 & ~I3) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_118_280/RSMUX/V_BUF  (
            .Z (\CLMA_118_280/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_118_281/CEMUX/V_BUF  (
            .Z (\CLMA_118_281/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encg/dout[5]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_118_281/FF0/FF  (
            .Q (\dvi_encoder_m0/red [5] ),
            .CE (\CLMA_118_281/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_118_281/ntY0 ),
            .SR (\CLMA_118_281/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encg/dout[5]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10100101010001001010010110001000))
        \CLMA_118_281/FYA/FY  (
            .Y (\CLMA_118_281/ntY0 ),
            .I0 (\dvi_encoder_m0/encg/q_m_reg [5] ),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encg/q_m_reg [8] ),
            .I3 (\dvi_encoder_m0/encg/N228 ),
            .I4 (\dvi_encoder_m0/encg/decision3 ));
	// LUT = (I0 & I1 & ~I3 & ~I4) | (~I0 & I1 & ~I3 & I4) | (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_118_281/RSMUX/V_BUF  (
            .Z (\CLMA_118_281/ntRSCO ),
            .I (_N58));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_118_284/CEMUX/V_BUF  (
            .Z (\CLMA_118_284/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encg/q_m_reg[1]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_118_284/FF0/FF  (
            .Q (\dvi_encoder_m0/encg/q_m_reg [1] ),
            .CE (\CLMA_118_284/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_118_284/ntY0 ),
            .SR (\CLMA_118_284/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encg/q_m_reg[2]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_118_284/FF1/FF  (
            .Q (\dvi_encoder_m0/encg/q_m_reg [2] ),
            .CE (\CLMA_118_284/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_118_284/ntY1 ),
            .SR (\CLMA_118_284/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encg/q_m_reg[3]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_118_284/FF2/FF  (
            .Q (\dvi_encoder_m0/encg/q_m_reg [3] ),
            .CE (\CLMA_118_284/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_118_284/ntY2 ),
            .SR (\CLMA_118_284/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encg/q_m_reg[4]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_118_284/FF3/FF  (
            .Q (\dvi_encoder_m0/encg/q_m_reg [4] ),
            .CE (\CLMA_118_284/ntCECO ),
            .CK (video_clk_out),
            .D (\dvi_encoder_m0/encg/q_m [4] ),
            .SR (\CLMA_118_284/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* dvi_encoder_m0/encg/q_m_reg[1]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10011001100110010110011001100110))
        \CLMA_118_284/FYA/FY  (
            .Y (\CLMA_118_284/ntY0 ),
            .I0 (\dvi_encoder_m0/encg/din_q [0] ),
            .I1 (\dvi_encoder_m0/encg/decision1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encg/din_q [1] ));
	// LUT = (I0 & ~I1 & ~I4) | (~I0 & I1 & ~I4) | (~I0 & ~I1 & I4) | (I0 & I1 & I4) ;
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* dvi_encoder_m0/encg/q_m_reg[2]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10011001100110010110011001100110))
        \CLMA_118_284/FYB/FYC  (
            .Y (\CLMA_118_284/ntY1 ),
            .I0 (\dvi_encoder_m0/encg/din_q [1] ),
            .I1 (\dvi_encoder_m0/encg/din_q [2] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encg/din_q [0] ));
	// LUT = (I0 & ~I1 & ~I4) | (~I0 & I1 & ~I4) | (~I0 & ~I1 & I4) | (I0 & I1 & I4) ;
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* dvi_encoder_m0/encg/q_m_reg[3]/opit_0_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMA_118_284/FYC/FY  (
            .Y (\CLMA_118_284/ntY2 ),
            .I0 (\dvi_encoder_m0/encg/din_q [2] ),
            .I1 (\dvi_encoder_m0/encg/decision1 ),
            .I2 (\dvi_encoder_m0/encg/din_q [3] ),
            .I3 (\dvi_encoder_m0/encg/din_q [1] ),
            .I4 (\dvi_encoder_m0/encg/din_q [0] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* dvi_encoder_m0/encg/q_m_reg[4]/opit_0_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMA_118_284/FYD/FYC  (
            .Y (\dvi_encoder_m0/encg/q_m [4] ),
            .I0 (\dvi_encoder_m0/encg/din_q [2] ),
            .I1 (\dvi_encoder_m0/encg/din_q [0] ),
            .I2 (\dvi_encoder_m0/encg/din_q [4] ),
            .I3 (\dvi_encoder_m0/encg/din_q [3] ),
            .I4 (\dvi_encoder_m0/encg/din_q [1] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:135

    V_BUF \CLMA_118_284/RSMUX/V_BUF  (
            .Z (\CLMA_118_284/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:135

    V_BUF \CLMA_118_285/CEMUX/V_BUF  (
            .Z (\CLMA_118_285/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encb/q_m_reg[0]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_118_285/FF0/FF  (
            .Q (\dvi_encoder_m0/encb/q_m_reg [0] ),
            .CE (\CLMA_118_285/ntCECO ),
            .CK (video_clk_out),
            .D (\dvi_encoder_m0/encb/din_q [0] ),
            .SR (\CLMA_118_285/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* dvi_encoder_m0/encr/N368_sum0_2/gateop_perm/FYA/FY */ #(
            .INIT(32'b00110011001100111100110011001100))
        \CLMA_118_285/FYA/FY  (
            .Y (\dvi_encoder_m0/encr/_N3183 ),
            .I0 (1'b0),
            .I1 (vout_data[12]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (vout_data[9]));
	// LUT = (I1 & ~I4) | (~I1 & I4) ;

    V_LUT5 /* dvi_encoder_m0/encr/N368_maj0_3/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11101110111011101000100010001000))
        \CLMA_118_285/FYB/FYC  (
            .Y (\dvi_encoder_m0/encr/N368 [1] ),
            .I0 (vout_data[12]),
            .I1 (vout_data[13]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (vout_data[9]));
	// LUT = (I1 & I4) | (I0 & I4) | (I0 & I1) ;

    V_LUT5 /* dvi_encoder_m0/encr/N365_sum0_3/gateop_perm/FYC/FY */ #(
            .INIT(32'b10011001100110010110011001100110))
        \CLMA_118_285/FYC/FY  (
            .Y (\dvi_encoder_m0/encr/N365 [0] ),
            .I0 (vout_data[8]),
            .I1 (vout_data[10]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (vout_data[11]));
	// LUT = (I0 & ~I1 & ~I4) | (~I0 & I1 & ~I4) | (~I0 & ~I1 & I4) | (I0 & I1 & I4) ;

    V_LUT5 /* dvi_encoder_m0/encr/N14_1_maj0_3/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11101101100001001101111001001000))
        \CLMA_118_285/FYD/FYC  (
            .Y (\dvi_encoder_m0/encr/_N625 ),
            .I0 (vout_data[13]),
            .I1 (vout_data[15]),
            .I2 (\dvi_encoder_m0/encr/_N3183 ),
            .I3 (vout_data[14]),
            .I4 (\dvi_encoder_m0/encr/N365 [0] ));
	// LUT = (I0 & ~I2 & I3 & ~I4) | (~I0 & I2 & I3 & ~I4) | (I0 & I1 & ~I2 & ~I4) | (~I0 & I1 & I2 & ~I4) | (~I0 & ~I2 & I3 & I4) | (I0 & I2 & I3 & I4) | (~I0 & I1 & ~I2 & I4) | (I0 & I1 & I2 & I4) | (I1 & I3) ;

    V_BUF \CLMA_118_285/RSMUX/V_BUF  (
            .Z (\CLMA_118_285/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:135

    V_LUT5CARRY /* dvi_encoder_m0/encg/N97.lt_0/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b00100000111100100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_118_288/FYA/V_FY  (
            .COUT (\CLMA_118_288/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (\dvi_encoder_m0/encg/nb9 [0] ),
            .I1 (\dvi_encoder_m0/encg/nb9 [0] ),
            .I2 (\dvi_encoder_m0/encg/n1q_m [1] ),
            .I3 (\dvi_encoder_m0/encg/n0q_m [1] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:125

    V_LUT5CARRY /* dvi_encoder_m0/encg/N97.lt_0/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b00100000111100101001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_118_288/FYB/V_FY  (
            .COUT (_N5),
            .S (),
            .CIN (\CLMA_118_288/ntCYA ),
            .I0 (\dvi_encoder_m0/encg/n1q_m [2] ),
            .I1 (\dvi_encoder_m0/encg/n0q_m [2] ),
            .I2 (\dvi_encoder_m0/encg/n1q_m [3] ),
            .I3 (\dvi_encoder_m0/encg/n0q_m [3] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:125

    V_LUT5CARRY /* dvi_encoder_m0/encg/N94.eq_0/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_118_292/FYA/V_FY  (
            .COUT (\CLMA_118_292/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (\dvi_encoder_m0/encg/nb9 [0] ),
            .I1 (\dvi_encoder_m0/encg/nb9 [0] ),
            .I2 (\dvi_encoder_m0/encg/n1q_m [1] ),
            .I3 (\dvi_encoder_m0/encg/n0q_m [1] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:121

    V_LUT5CARRY /* dvi_encoder_m0/encg/N94.eq_0/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_118_292/FYB/V_FY  (
            .COUT (_N4),
            .S (),
            .CIN (\CLMA_118_292/ntCYA ),
            .I0 (\dvi_encoder_m0/encg/n1q_m [2] ),
            .I1 (\dvi_encoder_m0/encg/n0q_m [2] ),
            .I2 (\dvi_encoder_m0/encg/n1q_m [3] ),
            .I3 (\dvi_encoder_m0/encg/n0q_m [3] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:121

    V_LUT5 /* dvi_encoder_m0/encg/N237_1/gateop_perm/FYC/FY */ #(
            .INIT(32'b11111111000000001100110000000000))
        \CLMA_118_292/FYC/FY  (
            .Y (\dvi_encoder_m0/encg/N228 ),
            .I0 (1'b0),
            .I1 (_N4),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encb/de_reg ),
            .I4 (\dvi_encoder_m0/encg/N172 ));
	// LUT = (I3 & I4) | (I1 & I3) ;

    V_LUT5M /* dvi_encoder_m0/encg/N245_7[1]/gateop/FYA/V_FY */ #(
            .INIT(32'b11110111100000001111011110000000))
        \CLMA_118_296/FYA/V_FY  (
            .Z (\dvi_encoder_m0/encg/nb4 [1] ),
            .I0 (_N6),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encg/n1q_m [1] ),
            .I3 (\dvi_encoder_m0/encg/n0q_m [1] ),
            .I4 (\dvi_encoder_m0/encg/cnt [4] ),
            .ID (_N5));

    V_LUT5M /* dvi_encoder_m0/encg/N245_7[3]/gateop/FYB/V_FYC */ #(
            .INIT(32'b11110111100000001111011110000000))
        \CLMA_118_296/FYB/V_FYC  (
            .Z (\dvi_encoder_m0/encg/nb4 [3] ),
            .I0 (_N6),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encg/n1q_m [3] ),
            .I3 (\dvi_encoder_m0/encg/n0q_m [3] ),
            .I4 (\dvi_encoder_m0/encg/cnt [4] ),
            .ID (_N5));

    V_LUT5 /* dvi_encoder_m0/encr/N351_sum0_3/gateop_perm/FYC/FY */ #(
            .INIT(32'b10011001100110010110011001100110))
        \CLMA_118_296/FYC/FY  (
            .Y (\dvi_encoder_m0/encr/N351 [0] ),
            .I0 (\dvi_encoder_m0/encr/din_q [0] ),
            .I1 (\dvi_encoder_m0/encr/din_q [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encr/decision1 ));
	// LUT = (I0 & ~I1 & ~I4) | (~I0 & I1 & ~I4) | (~I0 & ~I1 & I4) | (I0 & I1 & I4) ;

    V_BUF \CLMA_118_297/CEMUX/V_BUF  (
            .Z (\CLMA_118_297/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encr/din_q[1]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_118_297/FF0/FF  (
            .Q (\dvi_encoder_m0/encr/din_q [1] ),
            .CE (\CLMA_118_297/ntCECO ),
            .CK (video_clk_out),
            .D (vout_data[9]),
            .SR (\CLMA_118_297/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encr/din_q[2]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_118_297/FF1/FF  (
            .Q (\dvi_encoder_m0/encr/din_q [2] ),
            .CE (\CLMA_118_297/ntCECO ),
            .CK (video_clk_out),
            .D (vout_data[10]),
            .SR (\CLMA_118_297/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_LUT5 /* dvi_encoder_m0/encr/N354_maj0_3/gateop_perm/FYA/FY */ #(
            .INIT(32'b11011110101101110001001010000100))
        \CLMA_118_297/FYA/FY  (
            .Y (\dvi_encoder_m0/encr/N354 [1] ),
            .I0 (\dvi_encoder_m0/encr/din_q [1] ),
            .I1 (\dvi_encoder_m0/encr/decision1 ),
            .I2 (\dvi_encoder_m0/encr/din_q [0] ),
            .I3 (\dvi_encoder_m0/encr/din_q [5] ),
            .I4 (\dvi_encoder_m0/encr/q_m [4] ));
	// LUT = (~I1 & ~I3 & I4) | (I1 & I3 & I4) | (~I0 & I1 & ~I2 & ~I3) | (I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) ;

    V_LUT5M /* dvi_encoder_m0/encg/N245_7[2]/gateop/FYB/V_FYC */ #(
            .INIT(32'b11110111100000001111011110000000))
        \CLMA_118_297/FYB/V_FYC  (
            .Z (\dvi_encoder_m0/encg/nb4 [2] ),
            .I0 (_N6),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encg/n1q_m [2] ),
            .I3 (\dvi_encoder_m0/encg/n0q_m [2] ),
            .I4 (\dvi_encoder_m0/encg/cnt [4] ),
            .ID (_N5));

    V_LUT5M /* dvi_encoder_m0/encg/N245_5[2]/gateop/FYC/V_FY */ #(
            .INIT(32'b11111000011100001111100001110000))
        \CLMA_118_297/FYC/V_FY  (
            .Z (\dvi_encoder_m0/encg/nb3 [2] ),
            .I0 (_N6),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encg/n1q_m [2] ),
            .I3 (\dvi_encoder_m0/encg/n0q_m [2] ),
            .I4 (\dvi_encoder_m0/encg/cnt [4] ),
            .ID (_N5));

    V_LUT5M /* dvi_encoder_m0/encg/N245_5[1]/gateop/FYD/V_FYC */ #(
            .INIT(32'b11111000011100001111100001110000))
        \CLMA_118_297/FYD/V_FYC  (
            .Z (\dvi_encoder_m0/encg/nb3 [1] ),
            .I0 (_N6),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encg/n1q_m [1] ),
            .I3 (\dvi_encoder_m0/encg/n0q_m [1] ),
            .I4 (\dvi_encoder_m0/encg/cnt [4] ),
            .ID (_N5));

    V_BUF \CLMA_118_297/RSMUX/V_BUF  (
            .Z (\CLMA_118_297/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:65

    V_LUT5M /* dvi_encoder_m0/encg/N245_5[3]/gateop/FYA/V_FY */ #(
            .INIT(32'b11111000011100001111100001110000))
        \CLMA_118_300/FYA/V_FY  (
            .Z (\dvi_encoder_m0/encg/nb3 [3] ),
            .I0 (_N6),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encg/n1q_m [3] ),
            .I3 (\dvi_encoder_m0/encg/n0q_m [3] ),
            .I4 (\dvi_encoder_m0/encg/cnt [4] ),
            .ID (_N5));

    V_LUT5CARRY /* dvi_encoder_m0/encg/N245_8.fsub_2/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_118_301/FYA/V_FY  (
            .COUT (\CLMA_118_301/ntCYA ),
            .S (\dvi_encoder_m0/encg/nb2 [1] ),
            .CIN (1'b0),
            .I0 (\dvi_encoder_m0/encg/nb4 [1] ),
            .I1 (\dvi_encoder_m0/encg/nb3 [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N197),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encg/N245_8.fsub_2/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b00101101110100101101111100001101), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_118_301/FYB/V_FY  (
            .COUT (\CLMA_118_301/ntCYB ),
            .S (\dvi_encoder_m0/encg/nb2 [2] ),
            .CIN (\CLMA_118_301/ntCYA ),
            .I0 (\dvi_encoder_m0/encg/nb4 [1] ),
            .I1 (\dvi_encoder_m0/encg/nb3 [1] ),
            .I2 (\dvi_encoder_m0/encg/nb4 [2] ),
            .I3 (\dvi_encoder_m0/encg/nb3 [2] ),
            .I4 (_N173),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encg/N245_8.fsub_4/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_118_301/FYC/V_FY  (
            .COUT (\CLMA_118_301/ntCYC ),
            .S (\dvi_encoder_m0/encg/nb2 [3] ),
            .CIN (\CLMA_118_301/ntCYB ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encg/nb4 [3] ),
            .I2 (\dvi_encoder_m0/encg/nb3 [3] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encg/nb3 [3] ),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encg/N245_8.fsub_4/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01010101010101011111111111111111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_118_301/FYD/V_FY  (
            .COUT (),
            .S (\dvi_encoder_m0/encg/nb2 [4] ),
            .CIN (\CLMA_118_301/ntCYC ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N173),
            .ID (1'b0));

    V_LUT5 /* dvi_encoder_m0/encg/N172_5/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000000000000000000000000001))
        \CLMA_118_312/FYA/FY  (
            .Y (\dvi_encoder_m0/encg/N172 ),
            .I0 (\dvi_encoder_m0/encg/cnt [4] ),
            .I1 (\dvi_encoder_m0/encg/cnt [3] ),
            .I2 (\dvi_encoder_m0/encg/cnt [2] ),
            .I3 (\dvi_encoder_m0/encg/cnt [1] ),
            .I4 (\dvi_encoder_m0/encg/nb1 [0] ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & ~I4) ;

    V_LUT5CARRY /* dvi_encoder_m0/encg/N245_5_1/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b10001000100010000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_118_313/FYA/V_FY  (
            .COUT (\CLMA_118_313/ntCYA ),
            .S (\dvi_encoder_m0/encg/N245 [0] ),
            .CIN (1'b0),
            .I0 (\dvi_encoder_m0/encg/nb1 [0] ),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N197),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encg/N245_5_1/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b00001100110000001111001100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_118_313/FYB/V_FY  (
            .COUT (\CLMA_118_313/ntCYB ),
            .S (\dvi_encoder_m0/encg/N245 [1] ),
            .CIN (\CLMA_118_313/ntCYA ),
            .I0 (\dvi_encoder_m0/encg/nb1 [0] ),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encg/nb2 [1] ),
            .I3 (\dvi_encoder_m0/encg/nb1 [1] ),
            .I4 (_N173),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encg/N245_5_3/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b10010110000000000011110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_118_313/FYC/V_FY  (
            .COUT (\CLMA_118_313/ntCYC ),
            .S (\dvi_encoder_m0/encg/N245 [2] ),
            .CIN (\CLMA_118_313/ntCYB ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encg/nb2 [2] ),
            .I2 (\dvi_encoder_m0/encg/nb1 [2] ),
            .I3 (\dvi_encoder_m0/encb/de_reg ),
            .I4 (\dvi_encoder_m0/encg/nb1 [2] ),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encg/N245_5_3/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b10010110000000000011110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_118_313/FYD/V_FY  (
            .COUT (\dvi_encoder_m0/encg/_N1226 ),
            .S (\dvi_encoder_m0/encg/N245 [3] ),
            .CIN (\CLMA_118_313/ntCYC ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encg/nb2 [3] ),
            .I2 (\dvi_encoder_m0/encg/nb1 [3] ),
            .I3 (\dvi_encoder_m0/encb/de_reg ),
            .I4 (\dvi_encoder_m0/encg/nb1 [3] ),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encg/N245_5_5/gateop_perm/FYA/V_FY */ #(
            .INIT(32'b10010000011000000011000011000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_118_317/FYA/V_FY  (
            .COUT (),
            .S (\dvi_encoder_m0/encg/N245 [4] ),
            .CIN (\dvi_encoder_m0/encg/_N1226 ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encg/nb1 [4] ),
            .I2 (\dvi_encoder_m0/encb/de_reg ),
            .I3 (\dvi_encoder_m0/encg/nb2 [4] ),
            .I4 (\dvi_encoder_m0/encg/nb1 [4] ),
            .ID (1'b0));

    V_LUT5 /* dvi_encoder_m0/encg/N245_3[2]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111110110011010011001000000001))
        \CLMA_118_325/FYA/FY  (
            .Y (\dvi_encoder_m0/encg/nb1 [2] ),
            .I0 (\dvi_encoder_m0/encg/cnt [1] ),
            .I1 (\dvi_encoder_m0/encg/N229 ),
            .I2 (\dvi_encoder_m0/encg/q_m_reg [8] ),
            .I3 (\dvi_encoder_m0/encg/cnt [2] ),
            .I4 (\dvi_encoder_m0/encg/N125 [2] ));
	// LUT = (I1 & I4) | (~I0 & ~I1 & ~I2 & ~I3) | (~I1 & I2 & I3) | (I0 & ~I1 & I3) ;

    V_LUT5M /* dvi_encoder_m0/encg/N245_3[3]/gateop/FYB/V_FYC */ #(
            .INIT(32'b10101010101010101100110011001001))
        \CLMA_118_325/FYB/V_FYC  (
            .Z (\dvi_encoder_m0/encg/nb1 [3] ),
            .I0 (\dvi_encoder_m0/encg/N125 [3] ),
            .I1 (\dvi_encoder_m0/encg/cnt [3] ),
            .I2 (\dvi_encoder_m0/encg/cnt [2] ),
            .I3 (\dvi_encoder_m0/encg/q_m_reg [8] ),
            .I4 (\dvi_encoder_m0/encg/N229 ),
            .ID (\dvi_encoder_m0/encg/cnt [1] ));

    V_LUT5M /* dvi_encoder_m0/encg/N245_3[4]/gateop/FYC/V_FY */ #(
            .INIT(32'b10001101000011111000110100001111))
        \CLMA_118_325/FYC/V_FY  (
            .Z (\dvi_encoder_m0/encg/nb1 [4] ),
            .I0 (_N6),
            .I1 (\dvi_encoder_m0/encg/N125 [4] ),
            .I2 (\dvi_encoder_m0/encg/_N678 ),
            .I3 (\dvi_encoder_m0/encb/de_reg ),
            .I4 (\dvi_encoder_m0/encg/cnt [4] ),
            .ID (_N5));

    V_BUF \CLMA_126_272/CEMUX/V_BUF  (
            .Z (\CLMA_126_272/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/video_timing_data.v:83

    V_FFASYN /* video_timing_data_m0/vout_data_r[10]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_272/FF0/FF  (
            .Q (vout_data[10]),
            .CE (\CLMA_126_272/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_126_272/ntY0 ),
            .SR (_N55));
	// ../source/sources_1/video_timing_data.v:83

    V_LUT5 /* video_timing_data_m0/vout_data_r[10]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMA_126_272/FYA/FY  (
            .Y (\CLMA_126_272/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (read_data[18]),
            .I4 (\video_timing_data_m0/video_de_d0 ));
	// LUT = (I3 & I4) ;
	// ../source/sources_1/video_timing_data.v:83

    V_INV \CLMA_126_272/LRSPOLMUX/V_INV  (
            .Z (\CLMA_126_272/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/video_timing_data.v:83

    V_BUF \CLMA_126_272/RSMUX/V_BUF  (
            .Z (_N55),
            .I (\CLMA_126_272/ntRS_P ));
	// ../source/sources_1/video_timing_data.v:83

    V_BUF \CLMA_126_276/CEMUX/V_BUF  (
            .Z (\CLMA_126_276/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/video_timing_data.v:83

    V_FFASYN /* video_timing_data_m0/vout_data_r[14]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_276/FF0/FF  (
            .Q (vout_data[14]),
            .CE (\CLMA_126_276/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_126_276/ntY0 ),
            .SR (_N54));
	// ../source/sources_1/video_timing_data.v:83

    V_FFASYN /* video_timing_data_m0/vout_data_r[13]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_276/FF1/FF  (
            .Q (vout_data[13]),
            .CE (\CLMA_126_276/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_126_276/ntY1 ),
            .SR (_N54));
	// ../source/sources_1/video_timing_data.v:83

    V_FFASYN /* video_timing_data_m0/vout_data_r[12]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_276/FF2/FF  (
            .Q (vout_data[12]),
            .CE (\CLMA_126_276/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_126_276/ntY2 ),
            .SR (_N54));
	// ../source/sources_1/video_timing_data.v:83

    V_FFASYN /* video_timing_data_m0/vout_data_r[11]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_276/FF3/FF  (
            .Q (vout_data[11]),
            .CE (\CLMA_126_276/ntCECO ),
            .CK (video_clk),
            .D (\CLMA_126_276/ntY3 ),
            .SR (_N54));
	// ../source/sources_1/video_timing_data.v:83

    V_LUT5 /* video_timing_data_m0/vout_data_r[14]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMA_126_276/FYA/FY  (
            .Y (\CLMA_126_276/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (read_data[22]),
            .I4 (\video_timing_data_m0/video_de_d0 ));
	// LUT = (I3 & I4) ;
	// ../source/sources_1/video_timing_data.v:83

    V_LUT5 /* video_timing_data_m0/vout_data_r[13]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_126_276/FYB/FYC  (
            .Y (\CLMA_126_276/ntY1 ),
            .I0 (\video_timing_data_m0/video_de_d0 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (read_data[21]));
	// LUT = (I0 & I4) ;
	// ../source/sources_1/video_timing_data.v:83

    V_LUT5 /* video_timing_data_m0/vout_data_r[12]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_126_276/FYC/FY  (
            .Y (\CLMA_126_276/ntY2 ),
            .I0 (\video_timing_data_m0/video_de_d0 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (read_data[20]));
	// LUT = (I0 & I4) ;
	// ../source/sources_1/video_timing_data.v:83

    V_LUT5 /* video_timing_data_m0/vout_data_r[11]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010000000001010101000000000))
        \CLMA_126_276/FYD/FYC  (
            .Y (\CLMA_126_276/ntY3 ),
            .I0 (\video_timing_data_m0/video_de_d0 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (read_data[19]),
            .I4 (1'b0));
	// LUT = (I0 & I3) ;
	// ../source/sources_1/video_timing_data.v:83

    V_BUF \CLMA_126_276/RSMUX/V_BUF  (
            .Z (_N54),
            .I (_N55));
	// ../source/sources_1/video_timing_data.v:83

    V_BUF \CLMA_126_280/CEMUX/V_BUF  (
            .Z (\CLMA_126_280/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_280/FF0/FF  (
            .Q (\dvi_encoder_m0/blue [2] ),
            .CE (\CLMA_126_280/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_126_280/ntY0 ),
            .SR (\CLMA_126_280/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5M /* dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/FYA/V_FY */ #(
            .INIT(32'b11010001001011101101000100011101))
        \CLMA_126_280/FYA/V_FY  (
            .Z (\CLMA_126_280/ntY0 ),
            .I0 (\dvi_encoder_m0/encb/decision3 ),
            .I1 (\dvi_encoder_m0/encb/N228 ),
            .I2 (\dvi_encoder_m0/encb/q_m_reg [8] ),
            .I3 (\dvi_encoder_m0/encb/q_m_reg [2] ),
            .I4 (\dvi_encoder_m0/encb/de_reg ),
            .ID (\dvi_encoder_m0/encb/N157 [0] ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encr/N374_ab0/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00001001100100000000011001100000))
        \CLMA_126_280/FYB/FYC  (
            .Y (\dvi_encoder_m0/encr/_N398 ),
            .I0 (vout_data[10]),
            .I1 (vout_data[8]),
            .I2 (\dvi_encoder_m0/encr/_N3183 ),
            .I3 (vout_data[13]),
            .I4 (vout_data[11]));
	// LUT = (I0 & ~I1 & I2 & ~I3 & ~I4) | (~I0 & I1 & I2 & ~I3 & ~I4) | (I0 & ~I1 & ~I2 & I3 & ~I4) | (~I0 & I1 & ~I2 & I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & I4) | (I0 & I1 & I2 & ~I3 & I4) | (~I0 & ~I1 & ~I2 & I3 & I4) | (I0 & I1 & ~I2 & I3 & I4) ;

    V_LUT5 /* dvi_encoder_m0/encr/N365_maj0_3/gateop_perm/FYC/FY */ #(
            .INIT(32'b11101110111011101000100010001000))
        \CLMA_126_280/FYC/FY  (
            .Y (\dvi_encoder_m0/encr/N365 [1] ),
            .I0 (vout_data[10]),
            .I1 (vout_data[8]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (vout_data[11]));
	// LUT = (I1 & I4) | (I0 & I4) | (I0 & I1) ;

    V_BUF \CLMA_126_280/RSMUX/V_BUF  (
            .Z (\CLMA_126_280/ntRSCO ),
            .I (_N54));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_126_284/CEMUX/V_BUF  (
            .Z (\CLMA_126_284/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encr/n1d[3]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_284/FF0/FF  (
            .Q (\dvi_encoder_m0/encr/n1d [3] ),
            .CE (\CLMA_126_284/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_126_284/ntY0 ),
            .SR (\CLMA_126_284/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encr/n1d[0]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_284/FF1/FF  (
            .Q (\dvi_encoder_m0/encr/n1d [0] ),
            .CE (\CLMA_126_284/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_126_284/ntY1 ),
            .SR (\CLMA_126_284/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encr/n1d[1]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_284/FF2/FF  (
            .Q (\dvi_encoder_m0/encr/n1d [1] ),
            .CE (\CLMA_126_284/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_126_284/ntY2 ),
            .SR (\CLMA_126_284/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encr/n1d[2]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_284/FF3/FF  (
            .Q (\dvi_encoder_m0/encr/n1d [2] ),
            .CE (\CLMA_126_284/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_126_284/ntY3 ),
            .SR (\CLMA_126_284/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_LUT5 /* dvi_encoder_m0/encr/n1d[3]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10001000000000000000000000000000))
        \CLMA_126_284/FYA/FY  (
            .Y (\CLMA_126_284/ntY0 ),
            .I0 (\dvi_encoder_m0/encr/N368 [1] ),
            .I1 (\dvi_encoder_m0/encr/_N398 ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encr/N365 [1] ),
            .I4 (\dvi_encoder_m0/encr/_N625 ));
	// LUT = (I0 & I1 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:65

    V_LUT5 /* dvi_encoder_m0/encr/n1d[0]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMA_126_284/FYB/FYC  (
            .Y (\CLMA_126_284/ntY1 ),
            .I0 (vout_data[14]),
            .I1 (vout_data[13]),
            .I2 (\dvi_encoder_m0/encr/N365 [0] ),
            .I3 (\dvi_encoder_m0/encr/_N3183 ),
            .I4 (vout_data[15]));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:65

    V_LUT5 /* dvi_encoder_m0/encr/n1d[1]/opit_0_L5Q_perm/FYC/FY */ #(
            .INIT(32'b01100110100110011001100101100110))
        \CLMA_126_284/FYC/FY  (
            .Y (\CLMA_126_284/ntY2 ),
            .I0 (\dvi_encoder_m0/encr/N368 [1] ),
            .I1 (\dvi_encoder_m0/encr/_N625 ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encr/_N398 ),
            .I4 (\dvi_encoder_m0/encr/N365 [1] ));
	// LUT = (I0 & ~I1 & ~I3 & ~I4) | (~I0 & I1 & ~I3 & ~I4) | (~I0 & ~I1 & I3 & ~I4) | (I0 & I1 & I3 & ~I4) | (~I0 & ~I1 & ~I3 & I4) | (I0 & I1 & ~I3 & I4) | (I0 & ~I1 & I3 & I4) | (~I0 & I1 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:65

    V_LUT5 /* dvi_encoder_m0/encr/n1d[2]/opit_0_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b01110111111011101110111010001000))
        \CLMA_126_284/FYD/FYC  (
            .Y (\CLMA_126_284/ntY3 ),
            .I0 (\dvi_encoder_m0/encr/_N398 ),
            .I1 (\dvi_encoder_m0/encr/N368 [1] ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encr/N365 [1] ),
            .I4 (\dvi_encoder_m0/encr/_N625 ));
	// LUT = (I0 & I1 & ~I4) | (~I0 & I3 & I4) | (I0 & ~I1 & I4) | (~I0 & I1 & I4) | (I0 & I1 & ~I3) | (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// ../source/dvi_tx/encode.v:65

    V_BUF \CLMA_126_284/RSMUX/V_BUF  (
            .Z (\CLMA_126_284/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:65

    V_BUF \CLMA_126_288/CEMUX/V_BUF  (
            .Z (\CLMA_126_288/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encg/dout[6]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_288/FF0/FF  (
            .Q (\dvi_encoder_m0/red [6] ),
            .CE (\CLMA_126_288/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_126_288/ntY0 ),
            .SR (_N57));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encg/dout[3]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_288/FF1/FF  (
            .Q (\dvi_encoder_m0/red [3] ),
            .CE (\CLMA_126_288/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_126_288/ntY1 ),
            .SR (_N57));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encg/dout[8]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_288/FF2/FF  (
            .Q (\dvi_encoder_m0/red [8] ),
            .CE (\CLMA_126_288/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_126_288/ntY2 ),
            .SR (_N57));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encg/dout[4]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_288/FF3/FF  (
            .Q (\dvi_encoder_m0/red [4] ),
            .CE (\CLMA_126_288/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_126_288/ntY3 ),
            .SR (_N57));
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encg/dout[6]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10010101101101111010011010110111))
        \CLMA_126_288/FYA/FY  (
            .Y (\CLMA_126_288/ntY0 ),
            .I0 (\dvi_encoder_m0/encg/q_m_reg [6] ),
            .I1 (\dvi_encoder_m0/encg/N228 ),
            .I2 (\dvi_encoder_m0/encg/q_m_reg [8] ),
            .I3 (\dvi_encoder_m0/encb/de_reg ),
            .I4 (\dvi_encoder_m0/encg/decision3 ));
	// LUT = (I0 & ~I1 & ~I4) | (~I0 & ~I1 & I4) | (~I1 & ~I3) | (~I0 & I1 & ~I2) | (I0 & I1 & I2) ;
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encg/dout[3]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11000011110000110010001010001000))
        \CLMA_126_288/FYB/FYC  (
            .Y (\CLMA_126_288/ntY1 ),
            .I0 (\dvi_encoder_m0/encb/de_reg ),
            .I1 (\dvi_encoder_m0/encg/q_m_reg [3] ),
            .I2 (\dvi_encoder_m0/encg/q_m_reg [8] ),
            .I3 (\dvi_encoder_m0/encg/decision3 ),
            .I4 (\dvi_encoder_m0/encg/N228 ));
	// LUT = (I0 & I1 & ~I3 & ~I4) | (I0 & ~I1 & I3 & ~I4) | (~I1 & ~I2 & I4) | (I1 & I2 & I4) ;
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encg/dout[8]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11111111111111110101010101010101))
        \CLMA_126_288/FYC/FY  (
            .Y (\CLMA_126_288/ntY2 ),
            .I0 (\dvi_encoder_m0/encb/de_reg ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encg/q_m_reg [8] ));
	// LUT = (I4) | (~I0) ;
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encg/dout[4]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010010101010110111101101111))
        \CLMA_126_288/FYD/FYC  (
            .Y (\CLMA_126_288/ntY3 ),
            .I0 (\dvi_encoder_m0/encg/q_m_reg [4] ),
            .I1 (\dvi_encoder_m0/encg/decision3 ),
            .I2 (\dvi_encoder_m0/encb/de_reg ),
            .I3 (\dvi_encoder_m0/encg/q_m_reg [8] ),
            .I4 (\dvi_encoder_m0/encg/N228 ));
	// LUT = (~I2 & ~I4) | (I0 & ~I1 & ~I4) | (~I0 & I1 & ~I4) | (~I0 & ~I3 & I4) | (I0 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:151

    V_INV \CLMA_126_288/LRSPOLMUX/V_INV  (
            .Z (\CLMA_126_288/ntRS_P ),
            .I (nt_rst_n));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_126_288/RSMUX/V_BUF  (
            .Z (_N57),
            .I (\CLMA_126_288/ntRS_P ));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_126_292/CEMUX/V_BUF  (
            .Z (\CLMA_126_292/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encg/dout[2]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_292/FF0/FF  (
            .Q (\dvi_encoder_m0/red [2] ),
            .CE (\CLMA_126_292/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_126_292/ntY0 ),
            .SR (\CLMA_126_292/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encg/dout[2]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11110000000011110111011110111011))
        \CLMA_126_292/FYA/FY  (
            .Y (\CLMA_126_292/ntY0 ),
            .I0 (\dvi_encoder_m0/encg/decision3 ),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encg/q_m_reg [8] ),
            .I3 (\dvi_encoder_m0/encg/q_m_reg [2] ),
            .I4 (\dvi_encoder_m0/encg/N228 ));
	// LUT = (I0 & ~I3 & ~I4) | (~I0 & I3 & ~I4) | (~I1 & ~I4) | (~I2 & ~I3 & I4) | (I2 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encr/N21_5/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11111100111111001110110011111100))
        \CLMA_126_292/FYB/FYC  (
            .Y (\dvi_encoder_m0/encr/decision1 ),
            .I0 (\dvi_encoder_m0/encr/n1d [0] ),
            .I1 (\dvi_encoder_m0/encr/n1d [3] ),
            .I2 (\dvi_encoder_m0/encr/n1d [2] ),
            .I3 (\dvi_encoder_m0/encr/din_q [0] ),
            .I4 (\dvi_encoder_m0/encr/n1d [1] ));
	// LUT = (I2 & I4) | (I2 & ~I3) | (I0 & I2) | (I1) ;

    V_BUF \CLMA_126_292/RSMUX/V_BUF  (
            .Z (\CLMA_126_292/ntRSCO ),
            .I (_N57));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_126_296/CEMUX/V_BUF  (
            .Z (\CLMA_126_296/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encr/q_m_reg[6]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_296/FF0/FF  (
            .Q (\dvi_encoder_m0/encr/q_m_reg [6] ),
            .CE (\CLMA_126_296/ntCECO ),
            .CK (video_clk_out),
            .D (\dvi_encoder_m0/encr/q_m [6] ),
            .SR (\CLMA_126_296/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encr/din_q[5]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_296/FF1/FF  (
            .Q (\dvi_encoder_m0/encr/din_q [5] ),
            .CE (\CLMA_126_296/ntCECO ),
            .CK (video_clk_out),
            .D (vout_data[13]),
            .SR (\CLMA_126_296/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encr/din_q[4]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_296/FF2/FF  (
            .Q (\dvi_encoder_m0/encr/din_q [4] ),
            .CE (\CLMA_126_296/ntCECO ),
            .CK (video_clk_out),
            .D (vout_data[12]),
            .SR (\CLMA_126_296/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encr/din_q[6]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_296/FF3/FF  (
            .Q (\dvi_encoder_m0/encr/din_q [6] ),
            .CE (\CLMA_126_296/ntCECO ),
            .CK (video_clk_out),
            .D (vout_data[14]),
            .SR (\CLMA_126_296/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encr/din_q[3]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_296/FFCD/FF  (
            .Q (\dvi_encoder_m0/encr/din_q [3] ),
            .CE (\CLMA_126_296/ntCECO ),
            .CK (video_clk_out),
            .D (vout_data[11]),
            .SR (\CLMA_126_296/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_LUT5 /* dvi_encoder_m0/encr/q_m_reg[6]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10011001100110010110011001100110))
        \CLMA_126_296/FYA/FY  (
            .Y (\dvi_encoder_m0/encr/q_m [6] ),
            .I0 (\dvi_encoder_m0/encr/q_m [4] ),
            .I1 (\dvi_encoder_m0/encr/din_q [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encr/din_q [5] ));
	// LUT = (I0 & ~I1 & ~I4) | (~I0 & I1 & ~I4) | (~I0 & ~I1 & I4) | (I0 & I1 & I4) ;
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* dvi_encoder_m0/encr/N354_sum0_3/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10011001100110010110011001100110))
        \CLMA_126_296/FYB/FYC  (
            .Y (\dvi_encoder_m0/encr/N354 [0] ),
            .I0 (\dvi_encoder_m0/encr/din_q [0] ),
            .I1 (\dvi_encoder_m0/encr/din_q [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encr/din_q [1] ));
	// LUT = (I0 & ~I1 & ~I4) | (~I0 & I1 & ~I4) | (~I0 & ~I1 & I4) | (I0 & I1 & I4) ;

    V_LUT5 /* dvi_encoder_m0/encr/N351_maj0_3/gateop_perm/FYD/FYC */ #(
            .INIT(32'b10110100111000010111100011010010))
        \CLMA_126_296/FYD/FYC  (
            .Y (\dvi_encoder_m0/encr/N351 [1] ),
            .I0 (\dvi_encoder_m0/encr/din_q [2] ),
            .I1 (\dvi_encoder_m0/encr/din_q [3] ),
            .I2 (\dvi_encoder_m0/encr/din_q [0] ),
            .I3 (\dvi_encoder_m0/encr/decision1 ),
            .I4 (\dvi_encoder_m0/encr/din_q [1] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (~I0 & I2 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (I0 & I2 & I4) | (I1 & I2 & ~I3) | (~I1 & I2 & I3) ;

    V_BUF \CLMA_126_296/RSMUX/V_BUF  (
            .Z (\CLMA_126_296/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:65

    V_BUF \CLMA_126_300/CEMUX/V_BUF  (
            .Z (\CLMA_126_300/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encr/q_m_reg[1]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_300/FF0/FF  (
            .Q (\dvi_encoder_m0/encr/q_m_reg [1] ),
            .CE (\CLMA_126_300/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_126_300/ntY0 ),
            .SR (\CLMA_126_300/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encr/q_m_reg[4]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_300/FF1/FF  (
            .Q (\dvi_encoder_m0/encr/q_m_reg [4] ),
            .CE (\CLMA_126_300/ntCECO ),
            .CK (video_clk_out),
            .D (\dvi_encoder_m0/encr/q_m [4] ),
            .SR (\CLMA_126_300/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encr/q_m_reg[5]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_300/FF2/FF  (
            .Q (\dvi_encoder_m0/encr/q_m_reg [5] ),
            .CE (\CLMA_126_300/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_126_300/ntY2 ),
            .SR (\CLMA_126_300/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encr/q_m_reg[7]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_300/FF3/FF  (
            .Q (\dvi_encoder_m0/encr/q_m_reg [7] ),
            .CE (\CLMA_126_300/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_126_300/ntY3 ),
            .SR (\CLMA_126_300/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* dvi_encoder_m0/encr/q_m_reg[1]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10101010010101010101010110101010))
        \CLMA_126_300/FYA/FY  (
            .Y (\CLMA_126_300/ntY0 ),
            .I0 (\dvi_encoder_m0/encr/din_q [0] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encr/decision1 ),
            .I4 (\dvi_encoder_m0/encr/din_q [1] ));
	// LUT = (I0 & ~I3 & ~I4) | (~I0 & I3 & ~I4) | (~I0 & ~I3 & I4) | (I0 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* dvi_encoder_m0/encr/q_m_reg[4]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMA_126_300/FYB/FYC  (
            .Y (\dvi_encoder_m0/encr/q_m [4] ),
            .I0 (\dvi_encoder_m0/encr/din_q [3] ),
            .I1 (\dvi_encoder_m0/encr/din_q [1] ),
            .I2 (\dvi_encoder_m0/encr/din_q [4] ),
            .I3 (\dvi_encoder_m0/encr/din_q [0] ),
            .I4 (\dvi_encoder_m0/encr/din_q [2] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* dvi_encoder_m0/encr/q_m_reg[5]/opit_0_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10101010010101010101010110101010))
        \CLMA_126_300/FYC/FY  (
            .Y (\CLMA_126_300/ntY2 ),
            .I0 (\dvi_encoder_m0/encr/din_q [5] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encr/decision1 ),
            .I4 (\dvi_encoder_m0/encr/q_m [4] ));
	// LUT = (I0 & ~I3 & ~I4) | (~I0 & I3 & ~I4) | (~I0 & ~I3 & I4) | (I0 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* dvi_encoder_m0/encr/q_m_reg[7]/opit_0_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMA_126_300/FYD/FYC  (
            .Y (\CLMA_126_300/ntY3 ),
            .I0 (\dvi_encoder_m0/encr/din_q [7] ),
            .I1 (\dvi_encoder_m0/encr/din_q [5] ),
            .I2 (\dvi_encoder_m0/encr/din_q [6] ),
            .I3 (\dvi_encoder_m0/encr/decision1 ),
            .I4 (\dvi_encoder_m0/encr/q_m [4] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:135

    V_BUF \CLMA_126_300/RSMUX/V_BUF  (
            .Z (\CLMA_126_300/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:135

    V_BUF \CLMA_126_316/CEMUX/V_BUF  (
            .Z (\CLMA_126_316/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[2]/opit_0_L5Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_316/FF0/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [2] ),
            .CE (\CLMA_126_316/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_126_316/ntY0 ),
            .SR (\CLMA_126_316/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_316/FF1/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [3] ),
            .CE (\CLMA_126_316/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_126_316/ntY1 ),
            .SR (\CLMA_126_316/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[2]/opit_0_L5Q/FYA/FY */ #(
            .INIT(32'b11101110111011100010001000100010))
        \CLMA_126_316/FYA/FY  (
            .Y (\CLMA_126_316/ntY0 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [3] ),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/green [5] ));
	// LUT = (I1 & I4) | (I0 & ~I1) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q/FYB/FYC */ #(
            .INIT(32'b11101110111011100010001000100010))
        \CLMA_126_316/FYB/FYC  (
            .Y (\CLMA_126_316/ntY1 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [4] ),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/green [7] ));
	// LUT = (I1 & I4) | (I0 & ~I1) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_126_316/RSMUX/V_BUF  (
            .Z (\CLMA_126_316/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_126_320/CEMUX/V_BUF  (
            .Z (\CLMA_126_320/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encr/dout[3]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_126_320/FF0/FF  (
            .Q (\dvi_encoder_m0/green [3] ),
            .CE (\CLMA_126_320/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_126_320/ntY0 ),
            .SR (\CLMA_126_320/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encr/dout[3]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11110000000011110100100001001000))
        \CLMA_126_320/FYA/FY  (
            .Y (\CLMA_126_320/ntY0 ),
            .I0 (\dvi_encoder_m0/encr/decision3 ),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encr/q_m_reg [3] ),
            .I3 (\dvi_encoder_m0/encr/q_m_reg [8] ),
            .I4 (\dvi_encoder_m0/encr/N228 ));
	// LUT = (I0 & I1 & ~I2 & ~I4) | (~I0 & I1 & I2 & ~I4) | (~I2 & ~I3 & I4) | (I2 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encg/N245_3[1]/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11101101001000011010010110100101))
        \CLMA_126_320/FYB/FYC  (
            .Y (\dvi_encoder_m0/encg/nb1 [1] ),
            .I0 (\dvi_encoder_m0/encg/cnt [1] ),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encg/q_m_reg [8] ),
            .I3 (\dvi_encoder_m0/encg/N125 [1] ),
            .I4 (\dvi_encoder_m0/encg/decision3 ));
	// LUT = (~I0 & ~I2 & ~I4) | (I0 & I2 & ~I4) | (I1 & I3 & I4) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;

    V_INV \CLMA_126_320/LRSPOLMUX/V_INV  (
            .Z (\CLMA_126_320/ntRS_P ),
            .I (nt_rst_n));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_126_320/RSMUX/V_BUF  (
            .Z (\CLMA_126_320/ntRSCO ),
            .I (\CLMA_126_320/ntRS_P ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5CARRY /* dvi_encoder_m0/encg/N125_2/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_126_324/FYA/V_FY  (
            .COUT (\CLMA_126_324/ntCYA ),
            .S (\dvi_encoder_m0/encg/N125 [1] ),
            .CIN (1'b0),
            .I0 (\dvi_encoder_m0/encg/q_m_reg [8] ),
            .I1 (\dvi_encoder_m0/encg/cnt [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N196),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:169

    V_LUT5CARRY /* dvi_encoder_m0/encg/N125_2/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_126_324/FYB/V_FY  (
            .COUT (\CLMA_126_324/ntCYB ),
            .S (\dvi_encoder_m0/encg/N125 [2] ),
            .CIN (\CLMA_126_324/ntCYA ),
            .I0 (\dvi_encoder_m0/encg/q_m_reg [8] ),
            .I1 (\dvi_encoder_m0/encg/cnt [1] ),
            .I2 (\dvi_encoder_m0/encg/cnt [2] ),
            .I3 (1'b0),
            .I4 (_N172),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:169

    V_LUT5CARRY /* dvi_encoder_m0/encg/N125_4/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_126_324/FYC/V_FY  (
            .COUT (\CLMA_126_324/ntCYC ),
            .S (\dvi_encoder_m0/encg/N125 [3] ),
            .CIN (\CLMA_126_324/ntCYB ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encg/cnt [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N172),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:169

    V_LUT5CARRY /* dvi_encoder_m0/encg/N125_4/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_126_324/FYD/V_FY  (
            .COUT (),
            .S (\dvi_encoder_m0/encg/N125 [4] ),
            .CIN (\CLMA_126_324/ntCYC ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encg/cnt [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N172),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:169

    V_BUF \CLMA_130_300/CEMUX/V_BUF  (
            .Z (\CLMA_130_300/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_130_300/FF0/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [1] ),
            .CE (\CLMA_130_300/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_130_300/ntY0 ),
            .SR (\CLMA_130_300/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[2]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_130_300/FF1/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [2] ),
            .CE (\CLMA_130_300/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_130_300/ntY1 ),
            .SR (\CLMA_130_300/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_130_300/FF2/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [3] ),
            .CE (\CLMA_130_300/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_130_300/ntY2 ),
            .SR (\CLMA_130_300/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/opit_0_L5Q/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_130_300/FF3/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [4] ),
            .CE (\CLMA_130_300/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_130_300/ntY3 ),
            .SR (\CLMA_130_300/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11101110111011100100010001000100))
        \CLMA_130_300/FYA/FY  (
            .Y (\CLMA_130_300/ntY0 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [2] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/green [2] ));
	// LUT = (I0 & I4) | (~I0 & I1) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[2]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11101110111011100100010001000100))
        \CLMA_130_300/FYB/FYC  (
            .Y (\CLMA_130_300/ntY1 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/green [4] ));
	// LUT = (I0 & I4) | (~I0 & I1) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11101110111011100100010001000100))
        \CLMA_130_300/FYC/FY  (
            .Y (\CLMA_130_300/ntY2 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/green [6] ));
	// LUT = (I0 & I4) | (~I0 & I1) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/opit_0_L5Q/FYD/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_130_300/FYD/FYC  (
            .Y (\CLMA_130_300/ntY3 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/green [8] ));
	// LUT = (I0 & I4) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_130_300/RSMUX/V_BUF  (
            .Z (\CLMA_130_300/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_130_301/CEMUX/V_BUF  (
            .Z (\CLMA_130_301/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encr/dout[6]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_130_301/FF0/FF  (
            .Q (\dvi_encoder_m0/green [6] ),
            .CE (\CLMA_130_301/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_130_301/ntY0 ),
            .SR (\CLMA_130_301/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encr/dout[4]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_130_301/FF1/FF  (
            .Q (\dvi_encoder_m0/green [4] ),
            .CE (\CLMA_130_301/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_130_301/ntY1 ),
            .SR (\CLMA_130_301/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encr/dout[2]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_130_301/FF2/FF  (
            .Q (\dvi_encoder_m0/green [2] ),
            .CE (\CLMA_130_301/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_130_301/ntY2 ),
            .SR (\CLMA_130_301/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encr/dout[8]/opit_0_inv_L5Q/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_130_301/FF3/FF  (
            .Q (\dvi_encoder_m0/green [8] ),
            .CE (\CLMA_130_301/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_130_301/ntY3 ),
            .SR (\CLMA_130_301/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encr/dout[6]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10110101000111111111000101011011))
        \CLMA_130_301/FYA/FY  (
            .Y (\CLMA_130_301/ntY0 ),
            .I0 (\dvi_encoder_m0/encr/N228 ),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encr/q_m_reg [6] ),
            .I3 (\dvi_encoder_m0/encr/q_m_reg [8] ),
            .I4 (\dvi_encoder_m0/encr/decision3 ));
	// LUT = (~I0 & I2 & ~I4) | (~I0 & ~I2 & I4) | (I0 & ~I2 & ~I3) | (I0 & I2 & I3) | (~I0 & ~I1) ;
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encr/dout[4]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10011101001101111100110101100111))
        \CLMA_130_301/FYB/FYC  (
            .Y (\CLMA_130_301/ntY1 ),
            .I0 (\dvi_encoder_m0/encr/N228 ),
            .I1 (\dvi_encoder_m0/encr/q_m_reg [4] ),
            .I2 (\dvi_encoder_m0/encb/de_reg ),
            .I3 (\dvi_encoder_m0/encr/q_m_reg [8] ),
            .I4 (\dvi_encoder_m0/encr/decision3 ));
	// LUT = (~I0 & I1 & ~I4) | (~I0 & ~I1 & I4) | (I0 & ~I1 & ~I3) | (I0 & I1 & I3) | (~I0 & ~I2) ;
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encr/dout[2]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10001011011101111011101101000111))
        \CLMA_130_301/FYC/FY  (
            .Y (\CLMA_130_301/ntY2 ),
            .I0 (\dvi_encoder_m0/encr/q_m_reg [8] ),
            .I1 (\dvi_encoder_m0/encr/N228 ),
            .I2 (\dvi_encoder_m0/encb/de_reg ),
            .I3 (\dvi_encoder_m0/encr/q_m_reg [2] ),
            .I4 (\dvi_encoder_m0/encr/decision3 ));
	// LUT = (~I1 & I3 & ~I4) | (~I1 & ~I3 & I4) | (~I0 & I1 & ~I3) | (I0 & I1 & I3) | (~I1 & ~I2) ;
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encr/dout[8]/opit_0_inv_L5Q/FYD/FYC */ #(
            .INIT(32'b10101010101010101111111111111111))
        \CLMA_130_301/FYD/FYC  (
            .Y (\CLMA_130_301/ntY3 ),
            .I0 (\dvi_encoder_m0/encr/q_m_reg [8] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encb/de_reg ));
	// LUT = (~I4) | (I0) ;
	// ../source/dvi_tx/encode.v:151

    V_INV \CLMA_130_301/LRSPOLMUX/V_INV  (
            .Z (\CLMA_130_301/ntRS_P ),
            .I (nt_rst_n));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_130_301/RSMUX/V_BUF  (
            .Z (\CLMA_130_301/ntRSCO ),
            .I (\CLMA_130_301/ntRS_P ));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_130_305/CEMUX/V_BUF  (
            .Z (\CLMA_130_305/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_130_305/FF0/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [2] ),
            .CE (\CLMA_130_305/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_130_305/ntY0 ),
            .SR (\CLMA_130_305/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111111111111100110011001100))
        \CLMA_130_305/FYA/FY  (
            .Y (\CLMA_130_305/ntY0 ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [3] ));
	// LUT = (I4) | (I1) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_130_305/RSMUX/V_BUF  (
            .Z (\CLMA_130_305/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_130_320/CEMUX/V_BUF  (
            .Z (\CLMA_130_320/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[1]/opit_0_L5Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_130_320/FF0/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [1] ),
            .CE (\CLMA_130_320/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_130_320/ntY0 ),
            .SR (\CLMA_130_320/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[1]/opit_0_L5Q/FYA/FY */ #(
            .INIT(32'b11101110111011100010001000100010))
        \CLMA_130_320/FYA/FY  (
            .Y (\CLMA_130_320/ntY0 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [2] ),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/green [3] ));
	// LUT = (I1 & I4) | (I0 & ~I1) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_130_320/RSMUX/V_BUF  (
            .Z (\CLMA_130_320/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_138_300/CEMUX/V_BUF  (
            .Z (\CLMA_138_300/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encb/dout[1]/opit_0_inv_MUX4TO1Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_138_300/FF0/FF  (
            .Q (\dvi_encoder_m0/blue [1] ),
            .CE (\CLMA_138_300/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_138_300/ntY0 ),
            .SR (\CLMA_138_300/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encb/dout[0]/opit_0_inv_MUX4TO1Q/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_138_300/FF1/FF  (
            .Q (\dvi_encoder_m0/blue [0] ),
            .CE (\CLMA_138_300/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_138_300/ntY1 ),
            .SR (\CLMA_138_300/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5M /* dvi_encoder_m0/encb/dout[1]/opit_0_inv_MUX4TO1Q/FYA/V_FY */ #(
            .INIT(32'b11010001001011101110001000101110))
        \CLMA_138_300/FYA/V_FY  (
            .Z (\CLMA_138_300/ntY0 ),
            .I0 (\dvi_encoder_m0/encb/decision3 ),
            .I1 (\dvi_encoder_m0/encb/N228 ),
            .I2 (\dvi_encoder_m0/encb/q_m_reg [8] ),
            .I3 (\dvi_encoder_m0/encb/q_m_reg [1] ),
            .I4 (\dvi_encoder_m0/encb/de_reg ),
            .ID (\dvi_encoder_m0/encb/N157 [0] ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5M /* dvi_encoder_m0/encb/dout[0]/opit_0_inv_MUX4TO1Q/FYB/V_FYC */ #(
            .INIT(32'b11010001001011101110001000101110))
        \CLMA_138_300/FYB/V_FYC  (
            .Z (\CLMA_138_300/ntY1 ),
            .I0 (\dvi_encoder_m0/encb/decision3 ),
            .I1 (\dvi_encoder_m0/encb/N228 ),
            .I2 (\dvi_encoder_m0/encb/q_m_reg [8] ),
            .I3 (\dvi_encoder_m0/encb/q_m_reg [0] ),
            .I4 (\dvi_encoder_m0/encb/de_reg ),
            .ID (\dvi_encoder_m0/encb/N157 [0] ));
	// ../source/dvi_tx/encode.v:151

    V_INV \CLMA_138_300/LRSPOLMUX/V_INV  (
            .Z (\CLMA_138_300/ntRS_P ),
            .I (nt_rst_n));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_138_300/RSMUX/V_BUF  (
            .Z (\CLMA_138_300/ntRSCO ),
            .I (\CLMA_138_300/ntRS_P ));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_138_301/CEMUX/V_BUF  (
            .Z (\CLMA_138_301/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_138_301/FF0/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [0] ),
            .CE (\CLMA_138_301/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_138_301/ntY0 ),
            .SR (\CLMA_138_301/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_138_301/FF1/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [0] ),
            .CE (\CLMA_138_301/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_138_301/ntY1 ),
            .SR (\CLMA_138_301/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11101110111011100100010001000100))
        \CLMA_138_301/FYA/FY  (
            .Y (\CLMA_138_301/ntY0 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/blue [1] ));
	// LUT = (I0 & I4) | (~I0 & I1) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11111010111110100000101000001010))
        \CLMA_138_301/FYB/FYC  (
            .Y (\CLMA_138_301/ntY1 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [1] ),
            .I1 (1'b0),
            .I2 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/blue [0] ));
	// LUT = (I2 & I4) | (I0 & ~I2) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_138_301/RSMUX/V_BUF  (
            .Z (\CLMA_138_301/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* GND_31/FYA/FY */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_138_304/FYA/FY  (
            .Y (_N175),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));

    V_LUT5 /* GND_38/FYA/FY */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_138_340/FYA/FY  (
            .Y (_N176),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));

    V_BUF \CLMA_138_341/CEMUX/V_BUF  (
            .Z (\CLMA_138_341/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encg/dout[1]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_138_341/FF0/FF  (
            .Q (\dvi_encoder_m0/red [1] ),
            .CE (\CLMA_138_341/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_138_341/ntY0 ),
            .SR (\CLMA_138_341/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encg/dout[1]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10100100000011101110000001001010))
        \CLMA_138_341/FYA/FY  (
            .Y (\CLMA_138_341/ntY0 ),
            .I0 (\dvi_encoder_m0/encg/N228 ),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encg/q_m_reg [1] ),
            .I3 (\dvi_encoder_m0/encg/q_m_reg [8] ),
            .I4 (\dvi_encoder_m0/encg/decision3 ));
	// LUT = (~I0 & I1 & I2 & ~I4) | (~I0 & I1 & ~I2 & I4) | (I0 & ~I2 & ~I3) | (I0 & I2 & I3) ;
	// ../source/dvi_tx/encode.v:151

    V_INV \CLMA_138_341/LRSPOLMUX/V_INV  (
            .Z (\CLMA_138_341/ntRS_P ),
            .I (nt_rst_n));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_138_341/RSMUX/V_BUF  (
            .Z (\CLMA_138_341/ntRSCO ),
            .I (\CLMA_138_341/ntRS_P ));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_142_300/CEMUX/V_BUF  (
            .Z (\CLMA_142_300/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_142_300/FF1/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [2] ),
            .CE (\CLMA_142_300/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_142_300/ntY1 ),
            .SR (\CLMA_142_300/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_142_300/FYB/FYC  (
            .Y (\CLMA_142_300/ntY1 ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [3] ));
	// LUT = (~I1 & I4) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_142_300/RSMUX/V_BUF  (
            .Z (\CLMA_142_300/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_142_304/CEMUX/V_BUF  (
            .Z (\CLMA_142_304/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_142_304/FF1/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [4] ),
            .CE (\CLMA_142_304/ntCECO ),
            .CK (video_clk5x_out),
            .D (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .SR (\CLMA_142_304/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_142_304/RSMUX/V_BUF  (
            .Z (\CLMA_142_304/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_146_300/CEMUX/V_BUF  (
            .Z (\CLMA_146_300/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_146_300/FF1/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [0] ),
            .CE (\CLMA_146_300/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_146_300/ntY1 ),
            .SR (\CLMA_146_300/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[0]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_146_300/FF2/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [0] ),
            .CE (\CLMA_146_300/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_146_300/ntY2 ),
            .SR (\CLMA_146_300/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_146_300/FYB/FYC  (
            .Y (\CLMA_146_300/ntY1 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [1] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ));
	// LUT = (I0 & ~I4) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[0]/opit_0_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_146_300/FYC/FY  (
            .Y (\CLMA_146_300/ntY2 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [1] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ));
	// LUT = (I0 & ~I4) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_146_300/RSMUX/V_BUF  (
            .Z (\CLMA_146_300/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/N59/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMA_146_301/FYA/FY  (
            .Y (\dvi_encoder_m0/serdes_4b_10to1_m0/N59 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [0] ));
	// LUT = (~I4) ;

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/N60/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMA_146_301/FYB/FYC  (
            .Y (\dvi_encoder_m0/serdes_4b_10to1_m0/N60 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [0] ));
	// LUT = (~I4) ;

    V_BUF \CLMA_146_304/CEMUX/V_BUF  (
            .Z (\CLMA_146_304/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_146_304/FF1/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [3] ),
            .CE (\CLMA_146_304/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_146_304/ntY1 ),
            .SR (\CLMA_146_304/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11111111111111111010101010101010))
        \CLMA_146_304/FYB/FYC  (
            .Y (\CLMA_146_304/ntY1 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [4] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ));
	// LUT = (I4) | (I0) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_146_304/RSMUX/V_BUF  (
            .Z (\CLMA_146_304/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_146_305/CEMUX/V_BUF  (
            .Z (\CLMA_146_305/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_146_305/FF1/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [1] ),
            .CE (\CLMA_146_305/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_146_305/ntY1 ),
            .SR (\CLMA_146_305/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_146_305/FYB/FYC  (
            .Y (\CLMA_146_305/ntY1 ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [2] ));
	// LUT = (~I1 & I4) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_146_305/RSMUX/V_BUF  (
            .Z (\CLMA_146_305/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_146_328/CEMUX/V_BUF  (
            .Z (\CLMA_146_328/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encr/dout[1]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_146_328/FF0/FF  (
            .Q (\dvi_encoder_m0/green [1] ),
            .CE (\CLMA_146_328/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_146_328/ntY0 ),
            .SR (\CLMA_146_328/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encr/dout[0]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_146_328/FF1/FF  (
            .Q (\dvi_encoder_m0/green [0] ),
            .CE (\CLMA_146_328/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_146_328/ntY1 ),
            .SR (\CLMA_146_328/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encr/dout[1]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10010011100000101100011010000010))
        \CLMA_146_328/FYA/FY  (
            .Y (\CLMA_146_328/ntY0 ),
            .I0 (\dvi_encoder_m0/encr/N228 ),
            .I1 (\dvi_encoder_m0/encr/q_m_reg [1] ),
            .I2 (\dvi_encoder_m0/encr/q_m_reg [8] ),
            .I3 (\dvi_encoder_m0/encb/de_reg ),
            .I4 (\dvi_encoder_m0/encr/decision3 ));
	// LUT = (~I0 & I1 & I3 & ~I4) | (~I0 & ~I1 & I3 & I4) | (I0 & ~I1 & ~I2) | (I0 & I1 & I2) ;
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encr/dout[0]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11000011110000110110011000000000))
        \CLMA_146_328/FYB/FYC  (
            .Y (\CLMA_146_328/ntY1 ),
            .I0 (\dvi_encoder_m0/encr/decision3 ),
            .I1 (\dvi_encoder_m0/encr/q_m_reg [0] ),
            .I2 (\dvi_encoder_m0/encr/q_m_reg [8] ),
            .I3 (\dvi_encoder_m0/encb/de_reg ),
            .I4 (\dvi_encoder_m0/encr/N228 ));
	// LUT = (I0 & ~I1 & I3 & ~I4) | (~I0 & I1 & I3 & ~I4) | (~I1 & ~I2 & I4) | (I1 & I2 & I4) ;
	// ../source/dvi_tx/encode.v:151

    V_INV \CLMA_146_328/LRSPOLMUX/V_INV  (
            .Z (\CLMA_146_328/ntRS_P ),
            .I (nt_rst_n));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_146_328/RSMUX/V_BUF  (
            .Z (\CLMA_146_328/ntRSCO ),
            .I (\CLMA_146_328/ntRS_P ));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_146_329/CEMUX/V_BUF  (
            .Z (\CLMA_146_329/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_146_329/FF0/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [0] ),
            .CE (\CLMA_146_329/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_146_329/ntY0 ),
            .SR (\CLMA_146_329/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_146_329/FF1/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [0] ),
            .CE (\CLMA_146_329/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_146_329/ntY1 ),
            .SR (\CLMA_146_329/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q/FYA/FY */ #(
            .INIT(32'b11101110111011100010001000100010))
        \CLMA_146_329/FYA/FY  (
            .Y (\CLMA_146_329/ntY0 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [1] ),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/green [0] ));
	// LUT = (I1 & I4) | (I0 & ~I1) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q/FYB/FYC */ #(
            .INIT(32'b11101110111011100010001000100010))
        \CLMA_146_329/FYB/FYC  (
            .Y (\CLMA_146_329/ntY1 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [1] ),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/green [1] ));
	// LUT = (I1 & I4) | (I0 & ~I1) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_146_329/RSMUX/V_BUF  (
            .Z (\CLMA_146_329/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/N77/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMA_146_332/FYA/FY  (
            .Y (\dvi_encoder_m0/serdes_4b_10to1_m0/N77 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [0] ));
	// LUT = (~I4) ;

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/N78/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMA_146_337/FYA/FY  (
            .Y (\dvi_encoder_m0/serdes_4b_10to1_m0/N78 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [0] ));
	// LUT = (~I4) ;

    V_BUF \CLMA_146_344/CEMUX/V_BUF  (
            .Z (\CLMA_146_344/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encg/dout[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_146_344/FF0/FF  (
            .Q (\dvi_encoder_m0/red [0] ),
            .CE (\CLMA_146_344/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMA_146_344/ntY0 ),
            .SR (\CLMA_146_344/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encg/dout[0]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10100101000011001010010111000000))
        \CLMA_146_344/FYA/FY  (
            .Y (\CLMA_146_344/ntY0 ),
            .I0 (\dvi_encoder_m0/encg/q_m_reg [8] ),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (\dvi_encoder_m0/encg/q_m_reg [0] ),
            .I3 (\dvi_encoder_m0/encg/N228 ),
            .I4 (\dvi_encoder_m0/encg/decision3 ));
	// LUT = (I1 & I2 & ~I3 & ~I4) | (I1 & ~I2 & ~I3 & I4) | (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// ../source/dvi_tx/encode.v:151

    V_INV \CLMA_146_344/LRSPOLMUX/V_INV  (
            .Z (\CLMA_146_344/ntRS_P ),
            .I (nt_rst_n));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_146_344/RSMUX/V_BUF  (
            .Z (\CLMA_146_344/ntRSCO ),
            .I (\CLMA_146_344/ntRS_P ));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMA_146_345/CEMUX/V_BUF  (
            .Z (\CLMA_146_345/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMA_146_345/FF0/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [0] ),
            .CE (\CLMA_146_345/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMA_146_345/ntY0 ),
            .SR (\CLMA_146_345/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q/FYA/FY */ #(
            .INIT(32'b11101110111011100010001000100010))
        \CLMA_146_345/FYA/FY  (
            .Y (\CLMA_146_345/ntY0 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [1] ),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/red [0] ));
	// LUT = (I1 & I4) | (I0 & ~I1) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMA_146_345/RSMUX/V_BUF  (
            .Z (\CLMA_146_345/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/N69/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMA_146_353/FYA/FY  (
            .Y (\dvi_encoder_m0/serdes_4b_10to1_m0/N69 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [0] ));
	// LUT = (~I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N59_mux7_7/gateop_perm/FYA/FYS */ #(
            .INIT(32'b11111111111111110111111111111111))
        \CLMS_26_37/FYA/FYS  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N59 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [7] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [6] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3262 ));
	// LUT = (I4) | (~I3) | (~I2) | (~I1) | (~I0) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N59_mux7_6/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b01111111011111111111111111111111))
        \CLMS_26_37/FYB/FYSC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3262 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [3] ),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [5] ));
	// LUT = (~I4) | (~I2) | (~I1) | (~I0) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N310_6/gateop_perm/FYC/FYS */ #(
            .INIT(32'b00000000001000100000000000000000))
        \CLMS_26_37/FYC/FYS  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3228 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [6] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [0] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [7] ));
	// LUT = (I0 & ~I1 & ~I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N368/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b11111111111111110110111111110110))
        \CLMS_26_37/FYD/FYSC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N368 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_d1 [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dqs_drift_l [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dqs_drift_l [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_d1 [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N59 ));
	// LUT = (I4) | (I2 & ~I3) | (~I2 & I3) | (I0 & ~I1) | (~I0 & I1) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    V_BUF \CLMS_26_45/CEMUX/V_BUF  (
            .Z (\CLMS_26_45/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:166

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_d1[1]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_26_45/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_d1 [1] ),
            .CE (\CLMS_26_45/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dqs_drift_l [1] ),
            .SR (\CLMS_26_45/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:166

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_d1[0]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_26_45/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_d1 [0] ),
            .CE (\CLMS_26_45/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dqs_drift_l [0] ),
            .SR (\CLMS_26_45/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:166

    V_INV \CLMS_26_45/LRSPOLMUX/V_INV  (
            .Z (\CLMS_26_45/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:166

    V_BUF \CLMS_26_45/RSMUX/V_BUF  (
            .Z (\CLMS_26_45/ntRSCO ),
            .I (\CLMS_26_45/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:166

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_6/LUT7_inst_perm/FYA/FYS */ #(
            .INIT(32'b00000100000000000000000000000010))
        \CLMS_26_49/FYA/FYS  (
            .Y (\CLMS_26_49/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_6/LUT7_inst_perm/FYB/FYSC */ #(
            .INIT(32'b00000011000000000000000000000000))
        \CLMS_26_49/FYB/FYSC  (
            .Y (\CLMS_26_49/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (~I1 & ~I2 & I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_6/LUT7_inst_perm/FYC/FYS */ #(
            .INIT(32'b00000000000010000000000100000010))
        \CLMS_26_49/FYC/FYS  (
            .Y (\CLMS_26_49/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & ~I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_6/LUT7_inst_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMS_26_49/FYD/FYSC  (
            .Y (\CLMS_26_49/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));

    V_MUX2 \CLMS_26_49/L6ABMUX/LUTMUX2  (
            .Z (\CLMS_26_49/ntDP0 ),
            .I0 (\CLMS_26_49/ntY0 ),
            .I1 (\CLMS_26_49/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMS_26_49/L6CDMUX/LUTMUX2  (
            .Z (\CLMS_26_49/ntDP1 ),
            .I0 (\CLMS_26_49/ntY2 ),
            .I1 (\CLMS_26_49/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMS_26_49/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [6] ),
            .I0 (\CLMS_26_49/ntDP0 ),
            .I1 (\CLMS_26_49/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[6]/gateop_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_26_57/FYA/FYS  (
            .Y (\HMEMC_16_1/ntSRB_IOL3_TX_DATA [7] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [6] ));
	// LUT = (I1 & I4) ;

    V_BUF \CLMS_26_65/CEMUX/V_BUF  (
            .Z (\CLMS_26_65/ntCECO ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N104 ));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:110

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_26_65/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn ),
            .CE (\CLMS_26_65/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N122 [0] ),
            .SR (\CLMS_26_65/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:110

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMS_26_65/FYA/FYS  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N122 [0] ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [0] ));
	// LUT = (~I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:110

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N104_5/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b00000000100000001000000000000000))
        \CLMS_26_65/FYB/FYSC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N104 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [4] ));
	// LUT = (I0 & I1 & I2 & I3 & ~I4) | (I0 & I1 & I2 & ~I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N3_mux3_4/gateop_perm/FYC/FYS */ #(
            .INIT(32'b01111111011111111111111111111111))
        \CLMS_26_65/FYC/FYS  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [4] ),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [3] ));
	// LUT = (~I4) | (~I2) | (~I1) | (~I0) ;

    V_INV \CLMS_26_65/LRSPOLMUX/V_INV  (
            .Z (\CLMS_26_65/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:110

    V_BUF \CLMS_26_65/RSMUX/V_BUF  (
            .Z (\CLMS_26_65/ntRSCO ),
            .I (\CLMS_26_65/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:110

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N262_mux4/gateop_perm/FYA/FYS */ #(
            .INIT(32'b11111111000000001111111000000000))
        \CLMS_26_69/FYA/FYS  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N1319 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = (I3 & I4) | (I2 & I3) | (I1 & I3) | (I0 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N61/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_26_69/FYB/FYSC  (
            .Y (\HMEMC_16_1/_N143 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start ));
	// LUT = (I1 & I4) ;

    V_BUF \CLMS_26_73/CEMUX/V_BUF  (
            .Z (\CLMS_26_73/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:139

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_axi_reset0/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"))
        \CLMS_26_73/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_axi_reset0 ),
            .CE (\CLMS_26_73/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMS_26_73/ntY0 ),
            .SR (\CLMS_26_73/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:139

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_axi_reset0/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_26_73/FYA/FYS  (
            .Y (\CLMS_26_73/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_axi_reset0 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N97_inv ));
	// LUT = (I1 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:139

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[2]/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b10101000000000001000100000000000))
        \CLMS_26_73/FYB/FYSC  (
            .Y (\u_ipsl_hmic_h_top/ddrc_paddr [2] ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_psel ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287 ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [0] ));
	// LUT = (I0 & I2 & I3 & I4) | (I0 & I1 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_5/gateop_perm/FYC/FYS */ #(
            .INIT(32'b00100010000000000000000000000000))
        \CLMS_26_73/FYC/FYS  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287 ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_psel ));
	// LUT = (I0 & ~I1 & I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b00000011000000000000000000000000))
        \CLMS_26_73/FYD/FYSC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3356 ));
	// LUT = (~I1 & ~I2 & I3 & I4) ;

    V_INV \CLMS_26_73/LRSPOLMUX/V_INV  (
            .Z (\CLMS_26_73/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:139

    V_BUF \CLMS_26_73/RSMUX/V_BUF  (
            .Z (\CLMS_26_73/ntRSCO ),
            .I (\CLMS_26_73/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:139

    V_BUF \CLMS_26_81/CEMUX/V_BUF  (
            .Z (\CLMS_26_81/ntCECO ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N403 ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_last[1]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_26_81/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_last [1] ),
            .CE (\CLMS_26_81/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now [1] ),
            .SR (_N113));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_last[0]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_26_81/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_last [0] ),
            .CE (\CLMS_26_81/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now [0] ),
            .SR (_N113));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_last[1]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_26_81/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_last [1] ),
            .CE (\CLMS_26_81/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now [1] ),
            .SR (_N113));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_INV \CLMS_26_81/LRSPOLMUX/V_INV  (
            .Z (\CLMS_26_81/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_BUF \CLMS_26_81/RSMUX/V_BUF  (
            .Z (_N113),
            .I (\CLMS_26_81/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_BUF \CLMS_26_85/CEMUX/V_BUF  (
            .Z (\CLMS_26_85/ntCECO ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N394 ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"))
        \CLMS_26_85/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1] ),
            .CE (\CLMS_26_85/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMS_26_85/ntY0 ),
            .SR (_N112));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_26_85/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0] ),
            .CE (\CLMS_26_85/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_req ),
            .SR (_N112));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000000011001100110011))
        \CLMS_26_85/FYA/FYS  (
            .Y (\CLMS_26_85/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_req ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_req ));
	// LUT = (~I1 & ~I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_BUF \CLMS_26_85/RSMUX/V_BUF  (
            .Z (_N112),
            .I (_N113));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    V_BUF \CLMS_26_89/CEMUX/V_BUF  (
            .Z (\CLMS_26_89/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:148

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"))
        \CLMS_26_89/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0 ),
            .CE (\CLMS_26_89/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMS_26_89/ntY0 ),
            .SR (\CLMS_26_89/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:374

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_26_89/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start ),
            .CE (\CLMS_26_89/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMS_26_89/ntY2 ),
            .SR (\CLMS_26_89/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:435

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_req/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_26_89/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_req ),
            .CE (\CLMS_26_89/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMS_26_89/ntY3 ),
            .SR (\CLMS_26_89/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:148

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00110111111111110000010011001100))
        \CLMS_26_89/FYA/FYS  (
            .Y (\CLMS_26_89/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_req ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0 ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_req ),
            .I3 (nt_ddr_init_done),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done ));
	// LUT = (~I1 & I4) | (I1 & ~I3) | (~I0 & I1 & ~I2) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:374

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N380_1/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_26_89/FYB/FYSC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N394 ),
            .I0 (nt_ddr_init_done),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0 ));
	// LUT = (I0 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000000011001100110011))
        \CLMS_26_89/FYC/FYS  (
            .Y (\CLMS_26_89/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done ));
	// LUT = (~I1 & ~I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:435

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_req/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00110011001100110010001000100010))
        \CLMS_26_89/FYD/FYSC  (
            .Y (\CLMS_26_89/ntY3 ),
            .I0 (_N12),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N11));
	// LUT = (~I1 & I4) | (I0 & ~I1) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:148

    V_BUF \CLMS_26_89/RSMUX/V_BUF  (
            .Z (\CLMS_26_89/ntRSCO ),
            .I (_N112));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:148

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[4]/gateop_perm/FYA/FYS */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_26_93/FYA/FYS  (
            .Y (\u_ipsl_hmic_h_top/ddrc_paddr [4] ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [2] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ));
	// LUT = (I0 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_4/LUT7_inst_perm/FYA/FYS */ #(
            .INIT(32'b00000000000011000000000101000000))
        \CLMS_26_101/FYA/FYS  (
            .Y (\CLMS_26_101/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I1 & ~I2 & ~I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_4/LUT7_inst_perm/FYB/FYSC */ #(
            .INIT(32'b00010100000100000000000100000010))
        \CLMS_26_101/FYB/FYSC  (
            .Y (\CLMS_26_101/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_4/LUT7_inst_perm/FYC/FYS */ #(
            .INIT(32'b00000010000010000000000000001011))
        \CLMS_26_101/FYC/FYS  (
            .Y (\CLMS_26_101/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (~I1 & ~I2 & ~I3 & ~I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (I0 & I1 & ~I2 & ~I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_4/LUT7_inst_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMS_26_101/FYD/FYSC  (
            .Y (\CLMS_26_101/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));

    V_MUX2 \CLMS_26_101/L6ABMUX/LUTMUX2  (
            .Z (\CLMS_26_101/ntDP0 ),
            .I0 (\CLMS_26_101/ntY0 ),
            .I1 (\CLMS_26_101/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMS_26_101/L6CDMUX/LUTMUX2  (
            .Z (\CLMS_26_101/ntDP1 ),
            .I0 (\CLMS_26_101/ntY2 ),
            .I1 (\CLMS_26_101/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMS_26_101/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [4] ),
            .I0 (\CLMS_26_101/ntDP0 ),
            .I1 (\CLMS_26_101/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[19]/gateop_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_26_113/FYA/FYS  (
            .Y (\HMEMC_16_1/ntSRB_IOL3_TS_CTRL [2] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [19] ));
	// LUT = (I1 & I4) ;

    V_BUF \CLMS_26_173/CEMUX/V_BUF  (
            .Z (\CLMS_26_173/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[5]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_26_173/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [5] ),
            .CE (\CLMS_26_173/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [5] ),
            .SR (\CLMS_26_173/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[4]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_26_173/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [4] ),
            .CE (\CLMS_26_173/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [4] ),
            .SR (\CLMS_26_173/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_26_173/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [1] ),
            .CE (\CLMS_26_173/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [1] ),
            .SR (\CLMS_26_173/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[1]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_26_173/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [1] ),
            .CE (\CLMS_26_173/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [1] ),
            .SR (\CLMS_26_173/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_INV \CLMS_26_173/LRSPOLMUX/V_INV  (
            .Z (\CLMS_26_173/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_BUF \CLMS_26_173/RSMUX/V_BUF  (
            .Z (\CLMS_26_173/ntRSCO ),
            .I (\CLMS_26_173/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_10/LUT7_inst_perm/FYA/FYS */ #(
            .INIT(32'b00001000000001001000000001001100))
        \CLMS_38_49/FYA/FYS  (
            .Y (\CLMS_38_49/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I3 & ~I4) | (I0 & I1 & I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & ~I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_10/LUT7_inst_perm/FYB/FYSC */ #(
            .INIT(32'b01000101010101010000001000000000))
        \CLMS_38_49/FYB/FYSC  (
            .Y (\CLMS_38_49/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (I0 & ~I1 & ~I2 & I3 & ~I4) | (~I0 & ~I3 & I4) | (~I0 & ~I2 & I4) | (~I0 & I1 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_10/LUT7_inst_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000010000000000010001))
        \CLMS_38_49/FYC/FYS  (
            .Y (\CLMS_38_49/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ));
	// LUT = (~I0 & ~I1 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_10/LUT7_inst_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMS_38_49/FYD/FYSC  (
            .Y (\CLMS_38_49/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));

    V_MUX2 \CLMS_38_49/L6ABMUX/LUTMUX2  (
            .Z (\CLMS_38_49/ntDP0 ),
            .I0 (\CLMS_38_49/ntY0 ),
            .I1 (\CLMS_38_49/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMS_38_49/L6CDMUX/LUTMUX2  (
            .Z (\CLMS_38_49/ntDP1 ),
            .I0 (\CLMS_38_49/ntY2 ),
            .I1 (\CLMS_38_49/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMS_38_49/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [10] ),
            .I0 (\CLMS_38_49/ntDP0 ),
            .I1 (\CLMS_38_49/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[30]/gateop_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_38_73/FYA/FYS  (
            .Y (\HMEMC_16_1/ntSRB_IOL2_TX_DATA [3] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [30] ));
	// LUT = (I1 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[23]/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_38_73/FYB/FYSC  (
            .Y (\u_ipsl_hmic_h_top/ddrc_pwdata [23] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [23] ));
	// LUT = (I1 & I4) ;

    V_BUF \CLMS_38_77/CEMUX/V_BUF  (
            .Z (\CLMS_38_77/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_wvalid/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_38_77/FF0/FF  (
            .Q (\u_aq_axi_master/reg_wvalid ),
            .CE (\CLMS_38_77/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_38_77/ntY0 ),
            .SR (\CLMS_38_77/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/rd_fifo_enable/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_38_77/FF1/FF  (
            .Q (\u_aq_axi_master/rd_fifo_enable ),
            .CE (\CLMS_38_77/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_38_77/ntY1 ),
            .SR (\CLMS_38_77/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:160

    V_FFASYN /* u_aq_axi_master/rd_first_data/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_38_77/FF2/FF  (
            .Q (\u_aq_axi_master/rd_first_data ),
            .CE (\CLMS_38_77/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_38_77/ntY2 ),
            .SR (\CLMS_38_77/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_wvalid/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b10101010000000001010111000001100))
        \CLMS_38_77/FYA/FYS  (
            .Y (\CLMS_38_77/ntY0 ),
            .I0 (s00_axi_awready),
            .I1 (\u_aq_axi_master/reg_wvalid ),
            .I2 (\u_aq_axi_master/wr_state_0 ),
            .I3 (\u_aq_axi_master/wr_state_3 ),
            .I4 (\CLMS_86_81/ntY2 ));
	// LUT = (I1 & ~I2 & ~I4) | (I0 & I3) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/rd_fifo_enable/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11010101110000001111111111000000))
        \CLMS_38_77/FYB/FYSC  (
            .Y (\CLMS_38_77/ntY1 ),
            .I0 (wr_burst_data_req),
            .I1 (\u_aq_axi_master/wr_state_0 ),
            .I2 (wr_burst_req),
            .I3 (\u_aq_axi_master/rd_fifo_enable ),
            .I4 (_N0));
	// LUT = (I3 & ~I4) | (~I0 & I3) | (I1 & I2) ;
	// ../source/sources_1/aq_axi_master.v:160

    V_LUT5 /* u_aq_axi_master/rd_first_data/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b10101010111011100000000011001100))
        \CLMS_38_77/FYC/FYS  (
            .Y (\CLMS_38_77/ntY2 ),
            .I0 (\u_aq_axi_master/wr_state_0 ),
            .I1 (\u_aq_axi_master/rd_first_data ),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/_N6 ),
            .I4 (wr_burst_req));
	// LUT = (I0 & I4) | (I1 & ~I3) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_INV \CLMS_38_77/LRSPOLMUX/V_INV  (
            .Z (\CLMS_38_77/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMS_38_77/RSMUX/V_BUF  (
            .Z (\CLMS_38_77/ntRSCO ),
            .I (\CLMS_38_77/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[11]/gateop_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_38_81/FYA/FYS  (
            .Y (\HMEMC_16_1/ntSRB_IOL3_TX_DATA [3] ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [11] ));
	// LUT = (I1 & I4) ;

    V_LUT5CARRY /* u_aq_axi_master/N245_12/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_38_85/FYA/V_FYS  (
            .COUT (\CLMS_38_85/ntCYA ),
            .S (\u_aq_axi_master/N245 [11] ),
            .CIN (1'b0),
            .I0 (s00_axi_araddr[11]),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N207),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:390

    V_LUT5CARRY /* u_aq_axi_master/N245_12/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_38_85/FYB/V_FYSC  (
            .COUT (\CLMS_38_85/ntCYB ),
            .S (\u_aq_axi_master/N245 [12] ),
            .CIN (\CLMS_38_85/ntCYA ),
            .I0 (s00_axi_araddr[11]),
            .I1 (s00_axi_araddr[12]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:390

    V_LUT5CARRY /* u_aq_axi_master/N245_14/gateop_A2/FYC/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_38_85/FYC/V_FYS  (
            .COUT (\CLMS_38_85/ntCYC ),
            .S (\u_aq_axi_master/N245 [13] ),
            .CIN (\CLMS_38_85/ntCYB ),
            .I0 (1'b0),
            .I1 (s00_axi_araddr[13]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:390

    V_LUT5CARRY /* u_aq_axi_master/N245_14/gateop_A2/FYD/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_38_85/FYD/V_FYSC  (
            .COUT (\u_aq_axi_master/_N970 ),
            .S (\u_aq_axi_master/N245 [14] ),
            .CIN (\CLMS_38_85/ntCYC ),
            .I0 (1'b0),
            .I1 (s00_axi_araddr[14]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:390

    V_LUT5CARRY /* u_aq_axi_master/N245_16/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_38_89/FYA/V_FYS  (
            .COUT (\CLMS_38_89/ntCYA ),
            .S (\u_aq_axi_master/N245 [15] ),
            .CIN (\u_aq_axi_master/_N970 ),
            .I0 (1'b0),
            .I1 (s00_axi_araddr[15]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:390

    V_LUT5CARRY /* u_aq_axi_master/N245_16/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_38_89/FYB/V_FYSC  (
            .COUT (\CLMS_38_89/ntCYB ),
            .S (\u_aq_axi_master/N245 [16] ),
            .CIN (\CLMS_38_89/ntCYA ),
            .I0 (1'b0),
            .I1 (s00_axi_araddr[16]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:390

    V_LUT5CARRY /* u_aq_axi_master/N245_18/gateop_A2/FYC/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_38_89/FYC/V_FYS  (
            .COUT (\CLMS_38_89/ntCYC ),
            .S (\u_aq_axi_master/N245 [17] ),
            .CIN (\CLMS_38_89/ntCYB ),
            .I0 (1'b0),
            .I1 (s00_axi_araddr[17]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:390

    V_LUT5CARRY /* u_aq_axi_master/N245_18/gateop_A2/FYD/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_38_89/FYD/V_FYSC  (
            .COUT (\u_aq_axi_master/_N974 ),
            .S (\u_aq_axi_master/N245 [18] ),
            .CIN (\CLMS_38_89/ntCYC ),
            .I0 (1'b0),
            .I1 (s00_axi_araddr[18]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:390

    V_BUF \CLMS_38_93/CEMUX/V_BUF  (
            .Z (\CLMS_38_93/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:193

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1[1]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_38_93/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1 [1] ),
            .CE (\CLMS_38_93/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dqs_drift_h [1] ),
            .SR (_N125));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:193

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[0]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_38_93/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d [0] ),
            .CE (\CLMS_38_93/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_n ),
            .SR (_N125));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:82

    V_LUT5CARRY /* u_aq_axi_master/N245_20/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_38_93/FYA/V_FYS  (
            .COUT (\CLMS_38_93/ntCYA ),
            .S (\u_aq_axi_master/N245 [19] ),
            .CIN (\u_aq_axi_master/_N974 ),
            .I0 (1'b0),
            .I1 (s00_axi_araddr[19]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:390

    V_LUT5CARRY /* u_aq_axi_master/N245_20/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_38_93/FYB/V_FYSC  (
            .COUT (\CLMS_38_93/ntCYB ),
            .S (\u_aq_axi_master/N245 [20] ),
            .CIN (\CLMS_38_93/ntCYA ),
            .I0 (1'b0),
            .I1 (s00_axi_araddr[20]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:390

    V_LUT5CARRY /* u_aq_axi_master/N245_22/gateop_A2/FYC/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_38_93/FYC/V_FYS  (
            .COUT (\CLMS_38_93/ntCYC ),
            .S (\u_aq_axi_master/N245 [21] ),
            .CIN (\CLMS_38_93/ntCYB ),
            .I0 (1'b0),
            .I1 (s00_axi_araddr[21]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:390

    V_LUT5CARRY /* u_aq_axi_master/N245_22/gateop_A2/FYD/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_38_93/FYD/V_FYSC  (
            .COUT (\u_aq_axi_master/_N978 ),
            .S (\u_aq_axi_master/N245 [22] ),
            .CIN (\CLMS_38_93/ntCYC ),
            .I0 (1'b0),
            .I1 (s00_axi_araddr[22]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N184),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:390

    V_INV \CLMS_38_93/LRSPOLMUX/V_INV  (
            .Z (\CLMS_38_93/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:82

    V_BUF \CLMS_38_93/RSMUX/V_BUF  (
            .Z (_N125),
            .I (\CLMS_38_93/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:82

    V_BUF \CLMS_38_97/CEMUX/V_BUF  (
            .Z (\CLMS_38_97/ntCECO ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N316 ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:193

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now[1]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_38_97/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now [1] ),
            .CE (\CLMS_38_97/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1 [1] ),
            .SR (\CLMS_38_97/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:193

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now[0]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_38_97/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now [0] ),
            .CE (\CLMS_38_97/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1 [0] ),
            .SR (\CLMS_38_97/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:193

    V_LUT5CARRY /* u_aq_axi_master/N245_24/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_38_97/FYA/V_FYS  (
            .COUT (\CLMS_38_97/ntCYA ),
            .S (\u_aq_axi_master/N245 [23] ),
            .CIN (\u_aq_axi_master/_N978 ),
            .I0 (1'b0),
            .I1 (s00_axi_araddr[23]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:390

    V_LUT5CARRY /* u_aq_axi_master/N245_24/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_38_97/FYB/V_FYSC  (
            .COUT (\CLMS_38_97/ntCYB ),
            .S (\u_aq_axi_master/N245 [24] ),
            .CIN (\CLMS_38_97/ntCYA ),
            .I0 (1'b0),
            .I1 (s00_axi_araddr[24]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:390

    V_LUT5CARRY /* u_aq_axi_master/N245_26/gateop_A2/FYC/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_38_97/FYC/V_FYS  (
            .COUT (\CLMS_38_97/ntCYC ),
            .S (\u_aq_axi_master/N245 [25] ),
            .CIN (\CLMS_38_97/ntCYB ),
            .I0 (1'b0),
            .I1 (s00_axi_araddr[25]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:390

    V_LUT5CARRY /* u_aq_axi_master/N245_26/gateop_A2/FYD/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_38_97/FYD/V_FYSC  (
            .COUT (\u_aq_axi_master/_N982 ),
            .S (\u_aq_axi_master/N245 [26] ),
            .CIN (\CLMS_38_97/ntCYC ),
            .I0 (1'b0),
            .I1 (s00_axi_araddr[26]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:390

    V_BUF \CLMS_38_97/RSMUX/V_BUF  (
            .Z (\CLMS_38_97/ntRSCO ),
            .I (_N125));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:193

    V_LUT5CARRY /* u_aq_axi_master/N245_28/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_38_101/FYA/V_FYS  (
            .COUT (\CLMS_38_101/ntCYA ),
            .S (\u_aq_axi_master/N245 [27] ),
            .CIN (\u_aq_axi_master/_N982 ),
            .I0 (1'b0),
            .I1 (s00_axi_araddr[27]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:390

    V_LUT5CARRY /* u_aq_axi_master/N245_28/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_38_101/FYB/V_FYSC  (
            .COUT (\CLMS_38_101/ntCYB ),
            .S (\u_aq_axi_master/N245 [28] ),
            .CIN (\CLMS_38_101/ntCYA ),
            .I0 (1'b0),
            .I1 (s00_axi_araddr[28]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:390

    V_LUT5CARRY /* u_aq_axi_master/N245_30/gateop_A2/FYC/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_38_101/FYC/V_FYS  (
            .COUT (\CLMS_38_101/ntCYC ),
            .S (\u_aq_axi_master/N245 [29] ),
            .CIN (\CLMS_38_101/ntCYB ),
            .I0 (1'b0),
            .I1 (s00_axi_araddr[29]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:390

    V_LUT5CARRY /* u_aq_axi_master/N245_30/gateop_A2/FYD/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_38_101/FYD/V_FYSC  (
            .COUT (\u_aq_axi_master/_N986 ),
            .S (\u_aq_axi_master/N245 [30] ),
            .CIN (\CLMS_38_101/ntCYC ),
            .I0 (1'b0),
            .I1 (s00_axi_araddr[30]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:390

    V_LUT5CARRY /* u_aq_axi_master/N245_32/gateop/FYA/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_38_105/FYA/V_FYS  (
            .COUT (),
            .S (\u_aq_axi_master/N245 [31] ),
            .CIN (\u_aq_axi_master/_N986 ),
            .I0 (1'b0),
            .I1 (s00_axi_araddr[31]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/aq_axi_master.v:390

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_29/LUT7_inst_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMS_38_141/FYA/FYS  (
            .Y (\CLMS_38_141/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_29/LUT7_inst_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000000010101000000000))
        \CLMS_38_141/FYB/FYSC  (
            .Y (\CLMS_38_141/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (I0 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I3 & ~I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_29/LUT7_inst_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMS_38_141/FYC/FYS  (
            .Y (\CLMS_38_141/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_29/LUT7_inst_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMS_38_141/FYD/FYSC  (
            .Y (\CLMS_38_141/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));

    V_MUX2 \CLMS_38_141/L6ABMUX/LUTMUX2  (
            .Z (\CLMS_38_141/ntDP0 ),
            .I0 (\CLMS_38_141/ntY0 ),
            .I1 (\CLMS_38_141/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMS_38_141/L6CDMUX/LUTMUX2  (
            .Z (\CLMS_38_141/ntDP1 ),
            .I0 (\CLMS_38_141/ntY2 ),
            .I1 (\CLMS_38_141/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMS_38_141/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [29] ),
            .I0 (\CLMS_38_141/ntDP0 ),
            .I1 (\CLMS_38_141/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_BUF \CLMS_38_169/CEMUX/V_BUF  (
            .Z (\CLMS_38_169/ntCECO ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N358 ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[2]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_38_169/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [2] ),
            .CE (\CLMS_38_169/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [2] ),
            .SR (_N121));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    V_INV \CLMS_38_169/LRSPOLMUX/V_INV  (
            .Z (\CLMS_38_169/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    V_BUF \CLMS_38_169/RSMUX/V_BUF  (
            .Z (_N121),
            .I (\CLMS_38_169/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    V_BUF \CLMS_38_173/CEMUX/V_BUF  (
            .Z (\CLMS_38_173/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[0]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_38_173/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3 [0] ),
            .CE (\CLMS_38_173/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [0] ),
            .SR (_N120));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[3]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_38_173/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3 [3] ),
            .CE (\CLMS_38_173/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [3] ),
            .SR (_N120));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[4]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_38_173/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3 [4] ),
            .CE (\CLMS_38_173/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [4] ),
            .SR (_N120));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[5]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_38_173/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3 [5] ),
            .CE (\CLMS_38_173/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [5] ),
            .SR (_N120));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_38_173/FFAB/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [2] ),
            .CE (\CLMS_38_173/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [2] ),
            .SR (_N120));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[1]/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_38_173/FFCD/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3 [1] ),
            .CE (\CLMS_38_173/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [1] ),
            .SR (_N120));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N358_1/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b10001111100010001000111110001000))
        \CLMS_38_173/FYB/FYSC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N358 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3246 ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3245 ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d [1] ),
            .I4 (1'b0));
	// LUT = (~I2 & I3) | (I0 & I1) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N437/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b00000000110011001111111111111111))
        \CLMS_38_173/FYD/FYSC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N437 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d [1] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N352 ));
	// LUT = (~I4) | (I1 & ~I3) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    V_BUF \CLMS_38_173/RSMUX/V_BUF  (
            .Z (_N120),
            .I (_N121));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_BUF \CLMS_38_177/CEMUX/V_BUF  (
            .Z (\CLMS_38_177/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[6]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_38_177/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3 [6] ),
            .CE (\CLMS_38_177/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [6] ),
            .SR (\CLMS_38_177/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[1]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_38_177/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d [1] ),
            .CE (\CLMS_38_177/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d [0] ),
            .SR (\CLMS_38_177/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:82

    V_BUF \CLMS_38_177/RSMUX/V_BUF  (
            .Z (\CLMS_38_177/ntRSCO ),
            .I (_N120));
	// ../source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_11/LUT7_inst_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000000000000000010010))
        \CLMS_46_65/FYA/FYS  (
            .Y (\CLMS_46_65/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_11/LUT7_inst_perm/FYB/FYSC */ #(
            .INIT(32'b00000000001100000100000000100100))
        \CLMS_46_65/FYB/FYSC  (
            .Y (\CLMS_46_65/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I1 & I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_11/LUT7_inst_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMS_46_65/FYC/FYS  (
            .Y (\CLMS_46_65/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_11/LUT7_inst_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMS_46_65/FYD/FYSC  (
            .Y (\CLMS_46_65/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));

    V_MUX2 \CLMS_46_65/L6ABMUX/LUTMUX2  (
            .Z (\CLMS_46_65/ntDP0 ),
            .I0 (\CLMS_46_65/ntY0 ),
            .I1 (\CLMS_46_65/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMS_46_65/L6CDMUX/LUTMUX2  (
            .Z (\CLMS_46_65/ntDP1 ),
            .I0 (\CLMS_46_65/ntY2 ),
            .I1 (\CLMS_46_65/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMS_46_65/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [11] ),
            .I0 (\CLMS_46_65/ntDP0 ),
            .I1 (\CLMS_46_65/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_31/LUT7_inst_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMS_46_73/FYA/FYS  (
            .Y (\CLMS_46_73/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_31/LUT7_inst_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000000010000000011001))
        \CLMS_46_73/FYB/FYSC  (
            .Y (\CLMS_46_73/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_31/LUT7_inst_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMS_46_73/FYC/FYS  (
            .Y (\CLMS_46_73/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_31/LUT7_inst_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMS_46_73/FYD/FYSC  (
            .Y (\CLMS_46_73/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));

    V_MUX2 \CLMS_46_73/L6ABMUX/LUTMUX2  (
            .Z (\CLMS_46_73/ntDP0 ),
            .I0 (\CLMS_46_73/ntY0 ),
            .I1 (\CLMS_46_73/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMS_46_73/L6CDMUX/LUTMUX2  (
            .Z (\CLMS_46_73/ntDP1 ),
            .I0 (\CLMS_46_73/ntY2 ),
            .I1 (\CLMS_46_73/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMS_46_73/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [31] ),
            .I0 (\CLMS_46_73/ntDP0 ),
            .I1 (\CLMS_46_73/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_BUF \CLMS_46_81/CEMUX/V_BUF  (
            .Z (\CLMS_46_81/ntCECO ),
            .I (\CLMA_50_113/ntY0 ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[11]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_46_81/FF0/FF  (
            .Q (s00_axi_araddr[11]),
            .CE (\CLMS_46_81/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_46_81/ntY0 ),
            .SR (\CLMS_46_81/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[13]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_46_81/FF1/FF  (
            .Q (s00_axi_araddr[13]),
            .CE (\CLMS_46_81/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_46_81/ntY1 ),
            .SR (\CLMS_46_81/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[14]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_46_81/FF2/FF  (
            .Q (s00_axi_araddr[14]),
            .CE (\CLMS_46_81/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_46_81/ntY2 ),
            .SR (\CLMS_46_81/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[18]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_46_81/FF3/FF  (
            .Q (s00_axi_araddr[18]),
            .CE (\CLMS_46_81/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_46_81/ntY3 ),
            .SR (\CLMS_46_81/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[11]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11101110001000101010101010101010))
        \CLMS_46_81/FYA/FYS  (
            .Y (\CLMS_46_81/ntY0 ),
            .I0 (\u_aq_axi_master/N245 [11] ),
            .I1 (\u_aq_axi_master/rd_state_0 ),
            .I2 (1'b0),
            .I3 (rd_burst_addr[8]),
            .I4 (rd_burst_req));
	// LUT = (I0 & ~I4) | (I1 & I3 & I4) | (I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[13]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b10111011111111111000100000000000))
        \CLMS_46_81/FYB/FYSC  (
            .Y (\CLMS_46_81/ntY1 ),
            .I0 (rd_burst_addr[10]),
            .I1 (\u_aq_axi_master/rd_state_0 ),
            .I2 (1'b0),
            .I3 (rd_burst_req),
            .I4 (\u_aq_axi_master/N245 [13] ));
	// LUT = (~I3 & I4) | (~I1 & I4) | (I0 & I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[14]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11101110101010100010001010101010))
        \CLMS_46_81/FYC/FYS  (
            .Y (\CLMS_46_81/ntY2 ),
            .I0 (\u_aq_axi_master/N245 [14] ),
            .I1 (\u_aq_axi_master/rd_state_0 ),
            .I2 (1'b0),
            .I3 (rd_burst_req),
            .I4 (rd_burst_addr[11]));
	// LUT = (I1 & I3 & I4) | (I0 & ~I3) | (I0 & ~I1) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[18]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11111111010111111010000000000000))
        \CLMS_46_81/FYD/FYSC  (
            .Y (\CLMS_46_81/ntY3 ),
            .I0 (\u_aq_axi_master/rd_state_0 ),
            .I1 (1'b0),
            .I2 (rd_burst_req),
            .I3 (rd_burst_addr[15]),
            .I4 (\u_aq_axi_master/N245 [18] ));
	// LUT = (~I2 & I4) | (~I0 & I4) | (I0 & I2 & I3) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_INV \CLMS_46_81/LRSPOLMUX/V_INV  (
            .Z (\CLMS_46_81/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMS_46_81/RSMUX/V_BUF  (
            .Z (\CLMS_46_81/ntRSCO ),
            .I (\CLMS_46_81/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_22/LUT7_inst_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000000000001000000000))
        \CLMS_46_101/FYA/FYS  (
            .Y (\CLMS_46_101/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ));
	// LUT = (I0 & ~I1 & ~I2 & I3 & ~I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_22/LUT7_inst_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000000000000000000001))
        \CLMS_46_101/FYB/FYSC  (
            .Y (\CLMS_46_101/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & ~I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_22/LUT7_inst_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMS_46_101/FYC/FYS  (
            .Y (\CLMS_46_101/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_22/LUT7_inst_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMS_46_101/FYD/FYSC  (
            .Y (\CLMS_46_101/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));

    V_MUX2 \CLMS_46_101/L6ABMUX/LUTMUX2  (
            .Z (\CLMS_46_101/ntDP0 ),
            .I0 (\CLMS_46_101/ntY0 ),
            .I1 (\CLMS_46_101/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMS_46_101/L6CDMUX/LUTMUX2  (
            .Z (\CLMS_46_101/ntDP1 ),
            .I0 (\CLMS_46_101/ntY2 ),
            .I1 (\CLMS_46_101/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMS_46_101/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [22] ),
            .I0 (\CLMS_46_101/ntDP0 ),
            .I1 (\CLMS_46_101/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_BUF \CLMS_46_105/CEMUX/V_BUF  (
            .Z (_N158),
            .I (\CLMA_50_113/ntY0 ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_46_105/FF0/FF  (
            .Q (s00_axi_araddr[30]),
            .CE (_N158),
            .CK (ntclkbufg_1),
            .D (\CLMS_46_105/ntY0 ),
            .SR (_N87));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[29]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_46_105/FF1/FF  (
            .Q (s00_axi_araddr[29]),
            .CE (_N158),
            .CK (ntclkbufg_1),
            .D (\CLMS_46_105/ntY1 ),
            .SR (_N87));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[28]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_46_105/FF2/FF  (
            .Q (s00_axi_araddr[28]),
            .CE (_N158),
            .CK (ntclkbufg_1),
            .D (\CLMS_46_105/ntY2 ),
            .SR (_N87));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[23]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_46_105/FF3/FF  (
            .Q (s00_axi_araddr[23]),
            .CE (_N158),
            .CK (ntclkbufg_1),
            .D (\CLMS_46_105/ntY3 ),
            .SR (_N87));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b01110111011101110000000000000000))
        \CLMS_46_105/FYA/FYS  (
            .Y (\CLMS_46_105/ntY0 ),
            .I0 (\u_aq_axi_master/rd_state_0 ),
            .I1 (rd_burst_req),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N245 [30] ));
	// LUT = (~I1 & I4) | (~I0 & I4) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[29]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b01110111011101110000000000000000))
        \CLMS_46_105/FYB/FYSC  (
            .Y (\CLMS_46_105/ntY1 ),
            .I0 (\u_aq_axi_master/rd_state_0 ),
            .I1 (rd_burst_req),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N245 [29] ));
	// LUT = (~I1 & I4) | (~I0 & I4) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[28]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b01110111011101110000000000000000))
        \CLMS_46_105/FYC/FYS  (
            .Y (\CLMS_46_105/ntY2 ),
            .I0 (rd_burst_req),
            .I1 (\u_aq_axi_master/rd_state_0 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N245 [28] ));
	// LUT = (~I1 & I4) | (~I0 & I4) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[23]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11110101111111111010000000000000))
        \CLMS_46_105/FYD/FYSC  (
            .Y (\CLMS_46_105/ntY3 ),
            .I0 (rd_burst_req),
            .I1 (1'b0),
            .I2 (rd_burst_addr[20]),
            .I3 (\u_aq_axi_master/rd_state_0 ),
            .I4 (\u_aq_axi_master/N245 [23] ));
	// LUT = (~I3 & I4) | (~I0 & I4) | (I0 & I2 & I3) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_INV \CLMS_46_105/LRSPOLMUX/V_INV  (
            .Z (\CLMS_46_105/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMS_46_105/RSMUX/V_BUF  (
            .Z (_N87),
            .I (\CLMS_46_105/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMS_46_109/CEMUX/V_BUF  (
            .Z (\CLMS_46_109/ntCECO ),
            .I (_N158));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/reg_rd_adrs[27]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_46_109/FF0/FF  (
            .Q (s00_axi_araddr[27]),
            .CE (\CLMS_46_109/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_46_109/ntY0 ),
            .SR (_N86));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_rd_adrs[27]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11111111011101111000100000000000))
        \CLMS_46_109/FYA/FYS  (
            .Y (\CLMS_46_109/ntY0 ),
            .I0 (\u_aq_axi_master/rd_state_0 ),
            .I1 (rd_burst_req),
            .I2 (1'b0),
            .I3 (rd_burst_addr[24]),
            .I4 (\u_aq_axi_master/N245 [27] ));
	// LUT = (~I1 & I4) | (~I0 & I4) | (I0 & I1 & I3) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMS_46_109/RSMUX/V_BUF  (
            .Z (_N86),
            .I (_N87));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMS_46_113/CEMUX/V_BUF  (
            .Z (\CLMS_46_113/ntCECO ),
            .I (\u_aq_axi_master/N512 ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/rd_state_4/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_46_113/FF0/FF  (
            .Q (\u_aq_axi_master/rd_state_4 ),
            .CE (\CLMS_46_113/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_46_113/ntY0 ),
            .SR (\CLMS_46_113/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFASYN /* u_aq_axi_master/rd_state_3/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_46_113/FF1/FF  (
            .Q (\u_aq_axi_master/rd_state_3 ),
            .CE (\CLMS_46_113/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\u_aq_axi_master/rd_state_2 ),
            .SR (\CLMS_46_113/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/rd_state_4/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_46_113/FYA/FYS  (
            .Y (\CLMS_46_113/ntY0 ),
            .I0 (\u_aq_axi_master/rd_state_3 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (s00_axi_arready));
	// LUT = (I0 & I4) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMS_46_113/RSMUX/V_BUF  (
            .Z (\CLMS_46_113/ntRSCO ),
            .I (_N86));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_5/LUT7_inst_perm/FYA/FYS */ #(
            .INIT(32'b10001000000100010100000000000100))
        \CLMS_46_121/FYA/FYS  (
            .Y (\CLMS_46_121/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ));
	// LUT = (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I3 & I4) | (I0 & I1 & I3 & I4) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_5/LUT7_inst_perm/FYB/FYSC */ #(
            .INIT(32'b00001000000010000010100100101000))
        \CLMS_46_121/FYB/FYSC  (
            .Y (\CLMS_46_121/ntL5B ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & ~I4) | (I0 & I1 & ~I2) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_5/LUT7_inst_perm/FYC/FYS */ #(
            .INIT(32'b00000101000000000000110100010001))
        \CLMS_46_121/FYC/FYS  (
            .Y (\CLMS_46_121/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ));
	// LUT = (~I0 & ~I1 & ~I3 & ~I4) | (I1 & ~I2 & I3 & ~I4) | (~I0 & ~I2 & I3) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_5/LUT7_inst_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMS_46_121/FYD/FYSC  (
            .Y (\CLMS_46_121/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1] ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3] ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2] ));

    V_MUX2 \CLMS_46_121/L6ABMUX/LUTMUX2  (
            .Z (\CLMS_46_121/ntDP0 ),
            .I0 (\CLMS_46_121/ntY0 ),
            .I1 (\CLMS_46_121/ntL5B ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMS_46_121/L6CDMUX/LUTMUX2  (
            .Z (\CLMS_46_121/ntDP1 ),
            .I0 (\CLMS_46_121/ntY2 ),
            .I1 (\CLMS_46_121/ntY3 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5] ));

    V_MUX2 \CLMS_46_121/L7MUX/LUTMUX2  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [5] ),
            .I0 (\CLMS_46_121/ntDP0 ),
            .I1 (\CLMS_46_121/ntDP1 ),
            .SEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6] ));

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N29_5/gateop_perm/FYA/FYS */ #(
            .INIT(32'b10011001100110010110011001100110))
        \CLMS_46_137/FYA/FYS  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [5] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [6] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [7] ));
	// LUT = (I0 & ~I1 & ~I4) | (~I0 & I1 & ~I4) | (~I0 & ~I1 & I4) | (I0 & I1 & I4) ;

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N162.eq_0/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_46_141/FYA/V_FYS  (
            .COUT (\CLMS_46_141/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [0] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [1] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [1] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [2] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:207

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N162.eq_0/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_46_141/FYB/V_FYSC  (
            .COUT (\CLMS_46_141/ntCYB ),
            .S (),
            .CIN (\CLMS_46_141/ntCYA ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [2] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [3] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [3] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [4] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:207

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N162.eq_2/gateop_A2/FYC/V_FYS */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_46_141/FYC/V_FYS  (
            .COUT (\CLMS_46_141/ntCYC ),
            .S (),
            .CIN (\CLMS_46_141/ntCYB ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [4] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [5] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [5] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [6] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:207

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N162.eq_2/gateop_A2/FYD/V_FYSC */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_46_141/FYD/V_FYSC  (
            .COUT (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N162.co [6] ),
            .S (),
            .CIN (\CLMS_46_141/ntCYC ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [6] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [7] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [7] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [8] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:207

    V_LUT5CARRY /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N162.eq_4/gateop_perm/FYA/V_FYS */ #(
            .INIT(32'b00000000000000001000001001000001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_46_145/FYA/V_FYS  (
            .COUT (_N13),
            .S (),
            .CIN (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N162.co [6] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [8] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [9] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [10] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [9] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:207

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_4/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b11111111111010101111111110101010))
        \CLMS_54_81/FYB/FYSC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N107 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3 ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training ),
            .I2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2 ),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0 ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_iorst_ack ));
	// LUT = (I1 & I2 & I4) | (I3) | (I0) ;

    V_BUF \CLMS_54_85/CEMUX/V_BUF  (
            .Z (\CLMS_54_85/ntCECO ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77 ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_54_85/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2 ),
            .CE (\CLMS_54_85/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMS_54_85/ntY0 ),
            .SR (\CLMS_54_85/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_54_85/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1 ),
            .CE (\CLMS_54_85/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMS_54_85/ntY1 ),
            .SR (\CLMS_54_85/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"))
        \CLMS_54_85/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0 ),
            .CE (\CLMS_54_85/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMS_54_85/ntY2 ),
            .SR (\CLMS_54_85/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_54_85/FYA/FYS  (
            .Y (\CLMS_54_85/ntY0 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/cnt [0] ));
	// LUT = (I0 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011001000100010001000))
        \CLMS_54_85/FYB/FYSC  (
            .Y (\CLMS_54_85/ntY1 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d [1] ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req ));
	// LUT = (I1 & I4) | (I0 & I1) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000000101010100000000))
        \CLMS_54_85/FYC/FYS  (
            .Y (\CLMS_54_85/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d [1] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3 ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req ));
	// LUT = (~I0 & I3 & ~I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    V_INV \CLMS_54_85/LRSPOLMUX/V_INV  (
            .Z (\CLMS_54_85/ntRS_P ),
            .I (\u_ipsl_hmic_h_top/global_reset_n ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    V_BUF \CLMS_54_85/RSMUX/V_BUF  (
            .Z (\CLMS_54_85/ntRSCO ),
            .I (\CLMS_54_85/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    V_BUF \CLMS_54_93/CEMUX/V_BUF  (
            .Z (\CLMS_54_93/ntCECO ),
            .I (1'b1));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d[0]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_54_93/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d [0] ),
            .CE (\CLMS_54_93/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_iorst_req ),
            .SR (\CLMS_54_93/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_ack/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_54_93/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_iorst_ack ),
            .CE (\CLMS_54_93/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9 ),
            .SR (\CLMS_54_93/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:192

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_54_93/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d [0] ),
            .CE (\CLMS_54_93/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_ack_rst_ctrl ),
            .SR (\CLMS_54_93/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    V_INV \CLMS_54_93/LRSPOLMUX/V_INV  (
            .Z (\CLMS_54_93/ntRS_P ),
            .I (nt_rst_n));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    V_BUF \CLMS_54_93/RSMUX/V_BUF  (
            .Z (\CLMS_54_93/ntRSCO ),
            .I (\CLMS_54_93/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N93_8/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_54_97/FYA/V_FYS  (
            .COUT (\CLMS_54_97/ntCYA ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N93 [7] ),
            .CIN (1'b0),
            .I0 (rd_burst_addr[7]),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N200),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:202

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N93_8/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_54_97/FYB/V_FYSC  (
            .COUT (\CLMS_54_97/ntCYB ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N93 [8] ),
            .CIN (\CLMS_54_97/ntCYA ),
            .I0 (rd_burst_addr[7]),
            .I1 (rd_burst_addr[8]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:202

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N93_10/gateop_A2/FYC/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_54_97/FYC/V_FYS  (
            .COUT (\CLMS_54_97/ntCYC ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N93 [9] ),
            .CIN (\CLMS_54_97/ntCYB ),
            .I0 (1'b0),
            .I1 (rd_burst_addr[9]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:202

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N93_10/gateop_A2/FYD/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_54_97/FYD/V_FYSC  (
            .COUT (\frame_read_write_m0/frame_fifo_read_m0/_N786 ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N93 [10] ),
            .CIN (\CLMS_54_97/ntCYC ),
            .I0 (1'b0),
            .I1 (rd_burst_addr[10]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:202

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N93_12/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_54_101/FYA/V_FYS  (
            .COUT (\CLMS_54_101/ntCYA ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N93 [11] ),
            .CIN (\frame_read_write_m0/frame_fifo_read_m0/_N786 ),
            .I0 (1'b0),
            .I1 (rd_burst_addr[11]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:202

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N93_12/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_54_101/FYB/V_FYSC  (
            .COUT (\CLMS_54_101/ntCYB ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N93 [12] ),
            .CIN (\CLMS_54_101/ntCYA ),
            .I0 (1'b0),
            .I1 (rd_burst_addr[12]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:202

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N93_14/gateop_A2/FYC/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_54_101/FYC/V_FYS  (
            .COUT (\CLMS_54_101/ntCYC ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N93 [13] ),
            .CIN (\CLMS_54_101/ntCYB ),
            .I0 (1'b0),
            .I1 (rd_burst_addr[13]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:202

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N93_14/gateop_A2/FYD/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_54_101/FYD/V_FYSC  (
            .COUT (\frame_read_write_m0/frame_fifo_read_m0/_N790 ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N93 [14] ),
            .CIN (\CLMS_54_101/ntCYC ),
            .I0 (1'b0),
            .I1 (rd_burst_addr[14]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:202

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N93_16/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_54_105/FYA/V_FYS  (
            .COUT (\CLMS_54_105/ntCYA ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N93 [15] ),
            .CIN (\frame_read_write_m0/frame_fifo_read_m0/_N790 ),
            .I0 (1'b0),
            .I1 (rd_burst_addr[15]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:202

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N93_16/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_54_105/FYB/V_FYSC  (
            .COUT (\CLMS_54_105/ntCYB ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N93 [16] ),
            .CIN (\CLMS_54_105/ntCYA ),
            .I0 (1'b0),
            .I1 (rd_burst_addr[16]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:202

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N93_18/gateop_A2/FYC/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_54_105/FYC/V_FYS  (
            .COUT (\CLMS_54_105/ntCYC ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N93 [17] ),
            .CIN (\CLMS_54_105/ntCYB ),
            .I0 (1'b0),
            .I1 (rd_burst_addr[17]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:202

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N93_18/gateop_A2/FYD/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_54_105/FYD/V_FYSC  (
            .COUT (\frame_read_write_m0/frame_fifo_read_m0/_N794 ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N93 [18] ),
            .CIN (\CLMS_54_105/ntCYC ),
            .I0 (1'b0),
            .I1 (rd_burst_addr[18]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:202

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N93_20/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_54_109/FYA/V_FYS  (
            .COUT (\CLMS_54_109/ntCYA ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N93 [19] ),
            .CIN (\frame_read_write_m0/frame_fifo_read_m0/_N794 ),
            .I0 (1'b0),
            .I1 (rd_burst_addr[19]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:202

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N93_20/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_54_109/FYB/V_FYSC  (
            .COUT (\CLMS_54_109/ntCYB ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N93 [20] ),
            .CIN (\CLMS_54_109/ntCYA ),
            .I0 (1'b0),
            .I1 (rd_burst_addr[20]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:202

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N93_22/gateop_A2/FYC/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_54_109/FYC/V_FYS  (
            .COUT (\CLMS_54_109/ntCYC ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N93 [21] ),
            .CIN (\CLMS_54_109/ntCYB ),
            .I0 (1'b0),
            .I1 (rd_burst_addr[21]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:202

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N93_22/gateop_A2/FYD/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_54_109/FYD/V_FYSC  (
            .COUT (\frame_read_write_m0/frame_fifo_read_m0/_N798 ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N93 [22] ),
            .CIN (\CLMS_54_109/ntCYC ),
            .I0 (1'b0),
            .I1 (rd_burst_addr[22]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:202

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N93_24/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_54_113/FYA/V_FYS  (
            .COUT (\CLMS_54_113/ntCYA ),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N93 [23] ),
            .CIN (\frame_read_write_m0/frame_fifo_read_m0/_N798 ),
            .I0 (1'b0),
            .I1 (rd_burst_addr[23]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:202

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N93_24/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_54_113/FYB/V_FYSC  (
            .COUT (),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N93 [24] ),
            .CIN (\CLMS_54_113/ntCYA ),
            .I0 (1'b0),
            .I1 (rd_burst_addr[24]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N179),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:202

    V_LUT5 /* VCC_24/FYC/FYS */ #(
            .INIT(32'b11111111111111111111111111111111))
        \CLMS_54_113/FYC/FYS  (
            .Y (_N200),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = () ;

    V_LUT5 /* GND_45/FYD/FYSC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMS_54_113/FYD/FYSC  (
            .Y (_N179),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));

    V_BUF \CLMS_54_137/CEMUX/V_BUF  (
            .Z (\CLMS_54_137/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_54_137/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [0] ),
            .CE (\CLMS_54_137/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0] ),
            .SR (\CLMS_54_137/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_54_137/FF1/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [1] ),
            .CE (\CLMS_54_137/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1] ),
            .SR (\CLMS_54_137/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_54_137/FF2/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [0] ),
            .CE (\CLMS_54_137/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [0] ),
            .SR (\CLMS_54_137/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_BUF \CLMS_54_137/RSMUX/V_BUF  (
            .Z (\CLMS_54_137/ntRSCO ),
            .I (\frame_read_write_m0/read_fifo_aclr ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[3]/gateop_perm/FYA/FYS */ #(
            .INIT(32'b11001111110011111100000011000000))
        \CLMS_54_141/FYA/FYS  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [3] ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [3] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull ),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [3] ));
	// LUT = (~I2 & I4) | (I1 & I2) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    V_BUF \CLMS_54_145/CEMUX/V_BUF  (
            .Z (\CLMS_54_145/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_54_145/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [4] ),
            .CE (\CLMS_54_145/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_54_145/ntY0 ),
            .SR (_N37));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_54_145/FF1/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [8] ),
            .CE (\CLMS_54_145/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [8] ),
            .SR (_N37));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_54_145/FF2/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [7] ),
            .CE (\CLMS_54_145/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [7] ),
            .SR (_N37));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_54_145/FF3/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [5] ),
            .CE (\CLMS_54_145/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [5] ),
            .SR (_N37));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00111100010101010011110010101010))
        \CLMS_54_145/FYA/FYS  (
            .Y (\CLMS_54_145/ntY0 ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [4] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [5] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [4] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [5] ));
	// LUT = (I0 & ~I3 & ~I4) | (~I0 & ~I3 & I4) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[7]/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b11001100111111111100110000000000))
        \CLMS_54_145/FYB/FYSC  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [7] ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [7] ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [7] ));
	// LUT = (~I3 & I4) | (I1 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    V_BUF \CLMS_54_145/RSMUX/V_BUF  (
            .Z (_N37),
            .I (\frame_read_write_m0/read_fifo_aclr ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_BUF \CLMS_54_149/CEMUX/V_BUF  (
            .Z (\CLMS_54_149/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_54_149/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [11] ),
            .CE (\CLMS_54_149/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [11] ),
            .SR (\CLMS_54_149/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[9]/gateop_perm/FYA/FYS */ #(
            .INIT(32'b11001111110011111100000011000000))
        \CLMS_54_149/FYA/FYS  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [9] ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [9] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull ),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [9] ));
	// LUT = (~I2 & I4) | (I1 & I2) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    V_BUF \CLMS_54_149/RSMUX/V_BUF  (
            .Z (\CLMS_54_149/ntRSCO ),
            .I (_N37));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_BUF \CLMS_54_157/CEMUX/V_BUF  (
            .Z (\CLMS_54_157/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_54_157/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [7] ),
            .CE (\CLMS_54_157/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [7] ),
            .SR (\CLMS_54_157/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_54_157/FF1/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [8] ),
            .CE (\CLMS_54_157/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [8] ),
            .SR (\CLMS_54_157/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_54_157/FF2/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [7] ),
            .CE (\CLMS_54_157/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [7] ),
            .SR (\CLMS_54_157/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_54_157/FF3/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [3] ),
            .CE (\CLMS_54_157/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [3] ),
            .SR (\CLMS_54_157/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N111_9/gateop_perm/FYA/FYS */ #(
            .INIT(32'b01101001011010011001011010010110))
        \CLMS_54_157/FYA/FYS  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [2] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [4] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [2] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [3] ),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [5] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I4) | (~I0 & I1 & ~I2 & ~I4) | (~I0 & ~I1 & I2 & ~I4) | (I0 & I1 & I2 & ~I4) | (~I0 & ~I1 & ~I2 & I4) | (I0 & I1 & ~I2 & I4) | (I0 & ~I1 & I2 & I4) | (~I0 & I1 & I2 & I4) ;

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N111_7/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b10101010010101010101010110101010))
        \CLMS_54_157/FYB/FYSC  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [3] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [3] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [4] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [5] ));
	// LUT = (I0 & ~I3 & ~I4) | (~I0 & I3 & ~I4) | (~I0 & ~I3 & I4) | (I0 & I3 & I4) ;

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N106_14/gateop_perm/FYC/FYS */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMS_54_157/FYC/FYS  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N3437 ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [3] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [2] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [4] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [1] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [0] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N106_13/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMS_54_157/FYD/FYSC  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [1] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [3] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [5] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [2] ),
            .I3 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [4] ),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [1] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;

    V_BUF \CLMS_54_157/RSMUX/V_BUF  (
            .Z (\CLMS_54_157/ntRSCO ),
            .I (\frame_read_write_m0/read_fifo_aclr ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_20/gateop_perm/FYA/FYS */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMS_66_53/FYA/FYS  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [4] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [5] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [6] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [7] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [4] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [8] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;

    V_BUF \CLMS_66_69/CEMUX/V_BUF  (
            .Z (\CLMS_66_69/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_69/FF0/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [4] ),
            .CE (\CLMS_66_69/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [4] ),
            .SR (_N47));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_69/FF1/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ),
            .CE (\CLMS_66_69/ntCECO ),
            .CK (video_clk),
            .D (\CLMS_66_69/ntY1 ),
            .SR (_N47));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:201

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_69/FF2/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [6] ),
            .CE (\CLMS_66_69/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [6] ),
            .SR (_N47));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b01010011101011000000000000000000))
        \CLMS_66_69/FYB/FYSC  (
            .Y (\CLMS_66_69/ntY1 ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin [11] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [11] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [10] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162 ));
	// LUT = (I1 & ~I2 & ~I3 & I4) | (I0 & I2 & ~I3 & I4) | (~I1 & ~I2 & I3 & I4) | (~I0 & I2 & I3 & I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:201

    V_BUF \CLMS_66_69/RSMUX/V_BUF  (
            .Z (_N47),
            .I (\frame_read_write_m0/write_fifo_aclr ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_BUF \CLMS_66_73/CEMUX/V_BUF  (
            .Z (\CLMS_66_73/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_73/FF0/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [5] ),
            .CE (\CLMS_66_73/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_66_73/ntY0 ),
            .SR (_N46));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_73/FF1/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [6] ),
            .CE (\CLMS_66_73/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_66_73/ntY1 ),
            .SR (_N46));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_73/FF2/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [4] ),
            .CE (\CLMS_66_73/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_66_73/ntY2 ),
            .SR (_N46));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_73/FF3/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [0] ),
            .CE (\CLMS_66_73/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_66_73/ntY3 ),
            .SR (_N46));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b01011010001100110101101011001100))
        \CLMS_66_73/FYA/FYS  (
            .Y (\CLMS_66_73/ntY0 ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [6] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [6] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [5] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [5] ));
	// LUT = (I1 & ~I3 & ~I4) | (~I1 & ~I3 & I4) | (I0 & ~I2 & I3) | (~I0 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b01010011101000110101110010101100))
        \CLMS_66_73/FYB/FYSC  (
            .Y (\CLMS_66_73/ntY1 ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [6] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [6] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [7] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [7] ));
	// LUT = (I1 & ~I2 & ~I4) | (~I1 & ~I2 & I4) | (I0 & I2 & ~I3) | (~I0 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00011101110100010010111011100010))
        \CLMS_66_73/FYC/FYS  (
            .Y (\CLMS_66_73/ntY2 ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [4] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [5] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [4] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [5] ));
	// LUT = (I0 & ~I1 & ~I4) | (~I0 & ~I1 & I4) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00110101110001010011101011001010))
        \CLMS_66_73/FYD/FYSC  (
            .Y (\CLMS_66_73/ntY3 ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [1] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [0] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [1] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [0] ));
	// LUT = (I0 & ~I2 & ~I4) | (~I0 & ~I2 & I4) | (I1 & I2 & ~I3) | (~I1 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_BUF \CLMS_66_73/RSMUX/V_BUF  (
            .Z (_N46),
            .I (_N47));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_BUF \CLMS_66_77/CEMUX/V_BUF  (
            .Z (\CLMS_66_77/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_77/FF0/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [9] ),
            .CE (\CLMS_66_77/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_66_77/ntY0 ),
            .SR (_N45));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_77/FF1/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [10] ),
            .CE (\CLMS_66_77/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [10] ),
            .SR (_N45));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[11]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_77/FF2/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [11] ),
            .CE (\CLMS_66_77/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [11] ),
            .SR (_N45));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_77/FF3/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [7] ),
            .CE (\CLMS_66_77/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_66_77/ntY3 ),
            .SR (_N45));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_77/FFCD/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [10] ),
            .CE (\CLMS_66_77/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [10] ),
            .SR (_N45));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00110101110001010011101011001010))
        \CLMS_66_77/FYA/FYS  (
            .Y (\CLMS_66_77/ntY0 ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [10] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin [10] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [9] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [9] ));
	// LUT = (I0 & ~I2 & ~I4) | (~I0 & ~I2 & I4) | (I1 & I2 & ~I3) | (~I1 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b10111011101110111000100010001000))
        \CLMS_66_77/FYB/FYSC  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [10] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin [10] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [10] ));
	// LUT = (~I1 & I4) | (I0 & I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00110101110001010011101011001010))
        \CLMS_66_77/FYD/FYSC  (
            .Y (\CLMS_66_77/ntY3 ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [7] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [7] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [8] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [8] ));
	// LUT = (I0 & ~I2 & ~I4) | (~I0 & ~I2 & I4) | (I1 & I2 & ~I3) | (~I1 & I2 & I3) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    V_BUF \CLMS_66_77/RSMUX/V_BUF  (
            .Z (_N45),
            .I (_N46));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_BUF \CLMS_66_81/CEMUX/V_BUF  (
            .Z (\CLMS_66_81/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_81/FF0/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [8] ),
            .CE (\CLMS_66_81/ntCECO ),
            .CK (video_clk),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [8] ),
            .SR (\CLMS_66_81/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_BUF \CLMS_66_81/RSMUX/V_BUF  (
            .Z (\CLMS_66_81/ntRSCO ),
            .I (_N45));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N101_8/gateop_perm/FYA/FYS */ #(
            .INIT(32'b11111111100010001000100010001000))
        \CLMS_66_93/FYA/FYS  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N3360 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_7 ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [3] ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9 ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [2] ));
	// LUT = (I3 & I4) | (I0 & I1) ;

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N101_7/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b11101110110011001010101000000000))
        \CLMS_66_93/FYB/FYSC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N3359 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_6 ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_8 ),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [2] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [1] ));
	// LUT = (I1 & I4) | (I0 & I3) ;

    V_BUF \CLMS_66_97/CEMUX/V_BUF  (
            .Z (\CLMS_66_97/ntCECO ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N226 ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_8/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_97/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_8 ),
            .CE (\CLMS_66_97/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMS_66_97/ntY0 ),
            .SR (\CLMS_66_97/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_10/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_97/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_10 ),
            .CE (\CLMS_66_97/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMS_66_97/ntY1 ),
            .SR (\CLMS_66_97/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_97/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9 ),
            .CE (\CLMS_66_97/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMS_66_97/ntY2 ),
            .SR (\CLMS_66_97/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_8/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMS_66_97/FYA/FYS  (
            .Y (\CLMS_66_97/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [3] ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_7 ));
	// LUT = (I3 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_10/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_66_97/FYB/FYSC  (
            .Y (\CLMS_66_97/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [2] ));
	// LUT = (I1 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMS_66_97/FYC/FYS  (
            .Y (\CLMS_66_97/ntY2 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_8 ),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [1] ));
	// LUT = (I3 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N101_2/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b10101010101010100010001000100010))
        \CLMS_66_97/FYD/FYSC  (
            .Y (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N2533 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_10 ),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d [1] ));
	// LUT = (I0 & I4) | (I0 & ~I1) ;

    V_INV \CLMS_66_97/LRSPOLMUX/V_INV  (
            .Z (\CLMS_66_97/ntRS_P ),
            .I (nt_rst_n));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_BUF \CLMS_66_97/RSMUX/V_BUF  (
            .Z (\CLMS_66_97/ntRSCO ),
            .I (\CLMS_66_97/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_BUF \CLMS_66_105/CEMUX/V_BUF  (
            .Z (_N161),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N236 ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt[3]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_105/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [3] ),
            .CE (_N161),
            .CK (ntclkbufg_0),
            .D (\CLMS_66_105/ntY0 ),
            .SR (_N98));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt[0]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_105/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [0] ),
            .CE (_N161),
            .CK (ntclkbufg_0),
            .D (\CLMS_66_105/ntY1 ),
            .SR (_N98));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt[1]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_105/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [1] ),
            .CE (_N161),
            .CK (ntclkbufg_0),
            .D (\CLMS_66_105/ntY2 ),
            .SR (_N98));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt[2]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_105/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [2] ),
            .CE (_N161),
            .CK (ntclkbufg_0),
            .D (\CLMS_66_105/ntY3 ),
            .SR (_N98));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt[3]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_66_105/FYA/FYS  (
            .Y (\CLMS_66_105/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N275_inv ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N277 [3] ));
	// LUT = (I1 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt[0]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_66_105/FYB/FYSC  (
            .Y (\CLMS_66_105/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N275_inv ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N277 [0] ));
	// LUT = (I1 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt[1]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_66_105/FYC/FYS  (
            .Y (\CLMS_66_105/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N275_inv ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N277 [1] ));
	// LUT = (I0 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt[2]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_66_105/FYD/FYSC  (
            .Y (\CLMS_66_105/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N275_inv ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N277 [2] ));
	// LUT = (I1 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_INV \CLMS_66_105/LRSPOLMUX/V_INV  (
            .Z (\CLMS_66_105/ntRS_P ),
            .I (nt_rst_n));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_BUF \CLMS_66_105/RSMUX/V_BUF  (
            .Z (_N98),
            .I (\CLMS_66_105/ntRS_P ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_BUF \CLMS_66_109/CEMUX/V_BUF  (
            .Z (\CLMS_66_109/ntCECO ),
            .I (_N161));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt[6]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_109/FF0/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [6] ),
            .CE (\CLMS_66_109/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMS_66_109/ntY0 ),
            .SR (\CLMS_66_109/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt[7]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_109/FF1/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [7] ),
            .CE (\CLMS_66_109/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMS_66_109/ntY1 ),
            .SR (\CLMS_66_109/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt[4]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_109/FF2/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [4] ),
            .CE (\CLMS_66_109/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMS_66_109/ntY2 ),
            .SR (\CLMS_66_109/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_FFASYN /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt[5]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_109/FF3/FF  (
            .Q (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [5] ),
            .CE (\CLMS_66_109/ntCECO ),
            .CK (ntclkbufg_0),
            .D (\CLMS_66_109/ntY3 ),
            .SR (\CLMS_66_109/ntRSCO ));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt[6]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_66_109/FYA/FYS  (
            .Y (\CLMS_66_109/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N275_inv ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N277 [6] ));
	// LUT = (I1 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt[7]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_66_109/FYB/FYSC  (
            .Y (\CLMS_66_109/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N275_inv ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N277 [7] ));
	// LUT = (I1 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt[4]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_66_109/FYC/FYS  (
            .Y (\CLMS_66_109/ntY2 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N275_inv ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N277 [4] ));
	// LUT = (I0 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_LUT5 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt[5]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_66_109/FYD/FYSC  (
            .Y (\CLMS_66_109/ntY3 ),
            .I0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N275_inv ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N277 [5] ));
	// LUT = (I0 & I4) ;
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_BUF \CLMS_66_109/RSMUX/V_BUF  (
            .Z (\CLMS_66_109/ntRSCO ),
            .I (_N98));
	// ../source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    V_BUF \CLMS_66_117/CEMUX/V_BUF  (
            .Z (\CLMS_66_117/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[7]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_117/FF0/FF  (
            .Q (rd_burst_len[7]),
            .CE (\CLMS_66_117/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_66_117/ntY0 ),
            .SR (\CLMS_66_117/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[7]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11101110111011101110111011101110))
        \CLMS_66_117/FYA/FYS  (
            .Y (\CLMS_66_117/ntY0 ),
            .I0 (\CLMA_58_129/ntY0 ),
            .I1 (rd_burst_len[7]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = (I1) | (I0) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_INV \CLMS_66_117/LRSPOLMUX/V_INV  (
            .Z (\CLMS_66_117/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMS_66_117/RSMUX/V_BUF  (
            .Z (\CLMS_66_117/ntRSCO ),
            .I (\CLMS_66_117/ntRS_P ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/N163_1_6/gateop_perm/FYA/FYS */ #(
            .INIT(32'b11111111111111111111001111111011))
        \CLMS_66_129/FYA/FYS  (
            .Y (\frame_read_write_m0/frame_fifo_read_m0/_N3331 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/state_1 ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/N115 ),
            .I2 (\CLMA_70_128/ntY0 ),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/read_req_d2 ),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/_N3328 ));
	// LUT = (I4) | (I0 & ~I3) | (I2) | (~I1) ;

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/N163_1_8/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b11111111110011001111111111101110))
        \CLMS_66_129/FYB/FYSC  (
            .Y (\frame_read_write_m0/frame_fifo_read_m0/N163 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/state_2 ),
            .I1 (\CLMA_58_129/ntY0 ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/_N3331 ),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/N61 ));
	// LUT = (I0 & ~I4) | (I3) | (I1) ;

    V_BUF \CLMS_66_141/CEMUX/V_BUF  (
            .Z (\CLMS_66_141/ntCECO ),
            .I (\u_aq_axi_master/N540 ));
	// ../source/sources_1/aq_axi_master.v:342

    V_FFSYN /* u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_141/FF0/FF  (
            .Q (\u_aq_axi_master/reg_r_last ),
            .CE (\CLMS_66_141/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_66_141/ntY0 ),
            .SR (\CLMS_66_141/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMS_66_141/FYA/FYS  (
            .Y (\CLMS_66_141/ntY0 ),
            .I0 (\u_aq_axi_master/_N3289 ),
            .I1 (\u_aq_axi_master/_N3288 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/_N3290 ));
	// LUT = (I0 & I1 & I4) ;
	// ../source/sources_1/aq_axi_master.v:342

    V_LUT5 /* u_aq_axi_master/N540/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_66_141/FYB/FYSC  (
            .Y (\u_aq_axi_master/N540 ),
            .I0 (1'b0),
            .I1 (nt_rst_n),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/rd_state_2 ));
	// LUT = (I1 & I4) ;

    V_BUF \CLMS_66_141/RSMUX/V_BUF  (
            .Z (\CLMS_66_141/ntRSCO ),
            .I (1'b0));
	// ../source/sources_1/aq_axi_master.v:342

    V_BUF \CLMS_66_149/CEMUX/V_BUF  (
            .Z (\CLMS_66_149/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_149/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [7] ),
            .CE (\CLMS_66_149/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7] ),
            .SR (_N36));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[11]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_149/FF1/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [11] ),
            .CE (\CLMS_66_149/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [11] ),
            .SR (_N36));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N85[5]/gateop_perm/FYA/FYS */ #(
            .INIT(32'b10101010101010101100110011001100))
        \CLMS_66_149/FYA/FYS  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [5] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [5] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty ));
	// LUT = (I1 & ~I4) | (I0 & I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N85[4]/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b10101010101010101100110011001100))
        \CLMS_66_149/FYB/FYSC  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [4] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [4] ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty ));
	// LUT = (I1 & ~I4) | (I0 & I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N85[6]/gateop_perm/FYC/FYS */ #(
            .INIT(32'b11011101110111011000100010001000))
        \CLMS_66_149/FYC/FYS  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [6] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [6] ));
	// LUT = (~I0 & I4) | (I0 & I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N85[0]/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b11110101111101011010000010100000))
        \CLMS_66_149/FYD/FYSC  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [0] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty ),
            .I1 (1'b0),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [0] ),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [0] ));
	// LUT = (~I0 & I4) | (I0 & I2) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    V_BUF \CLMS_66_149/RSMUX/V_BUF  (
            .Z (_N36),
            .I (\frame_read_write_m0/read_fifo_aclr ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_BUF \CLMS_66_153/CEMUX/V_BUF  (
            .Z (\CLMS_66_153/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_153/FF0/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [9] ),
            .CE (\CLMS_66_153/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9] ),
            .SR (\CLMS_66_153/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_FFASYN /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_66_153/FF1/FF  (
            .Q (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [10] ),
            .CE (\CLMS_66_153/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10] ),
            .SR (\CLMS_66_153/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_BUF \CLMS_66_153/RSMUX/V_BUF  (
            .Z (\CLMS_66_153/ntRSCO ),
            .I (_N36));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    V_LUT5 /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N85[7]/gateop_perm/FYA/FYS */ #(
            .INIT(32'b11100100111001001110010011100100))
        \CLMS_66_157/FYA/FYS  (
            .Y (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [7] ),
            .I0 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty ),
            .I1 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [7] ),
            .I2 (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [7] ),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = (I0 & I2) | (~I0 & I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N111_1/gateop_perm/FYA/FYS */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMS_78_57/FYA/FYS  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [2] ),
            .I0 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [3] ),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [4] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [6] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [5] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [6] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;

    V_LUT5 /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N106_8/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b00110011001100111100110011001100))
        \CLMS_78_57/FYB/FYSC  (
            .Y (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N3421 ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [2] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [3] ));
	// LUT = (I1 & ~I4) | (~I1 & I4) ;

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N297_7.fsub_0/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b11111111111111110000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_78_65/FYA/V_FYS  (
            .COUT (\CLMS_78_65/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N297_7.fsub_0/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_78_65/FYB/V_FYSC  (
            .COUT (\CLMS_78_65/ntCYB ),
            .S (),
            .CIN (\CLMS_78_65/ntCYA ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [1] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [0] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [1] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [0] ),
            .ID (1'b0));

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N297_7.fsub_2/gateop_A2/FYC/V_FYS */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_78_65/FYC/V_FYS  (
            .COUT (\CLMS_78_65/ntCYC ),
            .S (),
            .CIN (\CLMS_78_65/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [3] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [1] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N3421 ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [1] ),
            .ID (1'b0));

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N297_7.fsub_2/gateop_A2/FYD/V_FYSC */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_78_65/FYD/V_FYSC  (
            .COUT (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N297_7.co [3] ),
            .S (),
            .CIN (\CLMS_78_65/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [3] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [2] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [3] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [2] ),
            .ID (1'b0));

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N297_7.fsub_4/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_78_69/FYA/V_FYS  (
            .COUT (\CLMS_78_69/ntCYA ),
            .S (),
            .CIN (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N297_7.co [3] ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [4] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [3] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [4] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [3] ),
            .ID (1'b0));

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N297_7.fsub_4/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_78_69/FYB/V_FYSC  (
            .COUT (\CLMS_78_69/ntCYB ),
            .S (),
            .CIN (\CLMS_78_69/ntCYA ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [5] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [4] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [5] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [4] ),
            .ID (1'b0));

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N297_7.fsub_6/gateop_A2/FYC/V_FYS */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_78_69/FYC/V_FYS  (
            .COUT (\CLMS_78_69/ntCYC ),
            .S (),
            .CIN (\CLMS_78_69/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [6] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [5] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [6] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [5] ),
            .ID (1'b0));

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N297_7.fsub_6/gateop_A2/FYD/V_FYSC */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_78_69/FYD/V_FYSC  (
            .COUT (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N297_7.co [7] ),
            .S (),
            .CIN (\CLMS_78_69/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [7] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [6] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [7] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [6] ),
            .ID (1'b0));

    V_BUF \CLMS_78_73/CEMUX/V_BUF  (
            .Z (\CLMS_78_73/ntCECO ),
            .I (1'b1));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:370

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_78_73/FF0/FF  (
            .Q (\frame_read_write_m0/N1 [7] ),
            .CE (\CLMS_78_73/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_78_73/ntY0 ),
            .SR (\CLMS_78_73/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:370

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_78_73/FF1/FF  (
            .Q (\frame_read_write_m0/N1 [8] ),
            .CE (\CLMS_78_73/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_78_73/ntY1 ),
            .SR (\CLMS_78_73/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:370

    V_FFASYN /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_78_73/FF2/FF  (
            .Q (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [6] ),
            .CE (\CLMS_78_73/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [6] ),
            .SR (\CLMS_78_73/ntRSCO ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/FYA/V_FYS */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_78_73/FYA/V_FYS  (
            .COUT (\CLMS_78_73/ntCYA ),
            .S (\CLMS_78_73/ntY0 ),
            .CIN (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N297_7.co [7] ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [8] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [7] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [8] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [7] ),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:370

    V_LUT5CARRY /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/FYB/V_FYSC */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_78_73/FYB/V_FYSC  (
            .COUT (),
            .S (\CLMS_78_73/ntY1 ),
            .CIN (\CLMS_78_73/ntCYA ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [9] ),
            .I2 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [8] ),
            .I3 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [9] ),
            .I4 (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/nb0 [8] ),
            .ID (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:370

    V_BUF \CLMS_78_73/RSMUX/V_BUF  (
            .Z (\CLMS_78_73/ntRSCO ),
            .I (\frame_read_write_m0/write_fifo_aclr ));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:370

    V_LUT5 /* VCC_20/FYA/FYS */ #(
            .INIT(32'b11111111111111111111111111111111))
        \CLMS_78_77/FYA/FYS  (
            .Y (_N202),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = () ;

    V_LUT5 /* GND_48/FYB/FYSC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMS_78_77/FYB/FYSC  (
            .Y (_N182),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));

    V_BUF \CLMS_78_81/CEMUX/V_BUF  (
            .Z (\CLMS_78_81/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_78_81/FF0/FF  (
            .Q (s00_axi_awvalid),
            .CE (\CLMS_78_81/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_78_81/ntY0 ),
            .SR (\CLMS_78_81/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11111111000001001111111100001100))
        \CLMS_78_81/FYA/FYS  (
            .Y (\CLMS_78_81/ntY0 ),
            .I0 (\u_aq_axi_master/wr_state_3 ),
            .I1 (s00_axi_awvalid),
            .I2 (\u_aq_axi_master/wr_state_0 ),
            .I3 (\u_aq_axi_master/_N7 ),
            .I4 (s00_axi_awready));
	// LUT = (I1 & ~I2 & ~I4) | (I3) | (~I0 & I1 & ~I2) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_INV \CLMS_78_81/LRSPOLMUX/V_INV  (
            .Z (\CLMS_78_81/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMS_78_81/RSMUX/V_BUF  (
            .Z (\CLMS_78_81/ntRSCO ),
            .I (\CLMS_78_81/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMS_78_89/CEMUX/V_BUF  (
            .Z (_N133),
            .I (\frame_read_write_m0/frame_fifo_write_m0/N166 ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[11]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_78_89/FF0/FF  (
            .Q (wr_burst_addr[11]),
            .CE (_N133),
            .CK (ntclkbufg_1),
            .D (\CLMS_78_89/ntY0 ),
            .SR (_N77));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[13]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_78_89/FF1/FF  (
            .Q (wr_burst_addr[13]),
            .CE (_N133),
            .CK (ntclkbufg_1),
            .D (\CLMS_78_89/ntY1 ),
            .SR (_N77));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[10]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_78_89/FF2/FF  (
            .Q (wr_burst_addr[10]),
            .CE (_N133),
            .CK (ntclkbufg_1),
            .D (\CLMS_78_89/ntY2 ),
            .SR (_N77));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[14]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_78_89/FF3/FF  (
            .Q (wr_burst_addr[14]),
            .CE (_N133),
            .CK (ntclkbufg_1),
            .D (\CLMS_78_89/ntY3 ),
            .SR (_N77));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[11]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b01110000011100001000100000000000))
        \CLMS_78_89/FYA/FYS  (
            .Y (\CLMS_78_89/ntY0 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ),
            .I2 (\frame_read_write_m0/frame_fifo_write_m0/N81 [11] ),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1 [1] ),
            .I4 (\CLMA_94_96/ntY0 ));
	// LUT = (I0 & I1 & I3 & ~I4) | (~I1 & I2 & I4) | (~I0 & I2 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[13]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b01111000011100000000100000000000))
        \CLMS_78_89/FYB/FYSC  (
            .Y (\CLMS_78_89/ntY1 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ),
            .I2 (\CLMA_94_96/ntY0 ),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1 [0] ),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/N81 [13] ));
	// LUT = (~I1 & I2 & I4) | (~I0 & I2 & I4) | (I0 & I1 & ~I2 & I3) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[10]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b01100010101010100100000000000000))
        \CLMS_78_89/FYC/FYS  (
            .Y (\CLMS_78_89/ntY2 ),
            .I0 (\CLMA_94_96/ntY0 ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I2 (\frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1 [0] ),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/N81 [10] ));
	// LUT = (I0 & ~I3 & I4) | (I0 & ~I1 & I4) | (~I0 & I1 & I2 & I3) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[14]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b01111000011100000000100000000000))
        \CLMS_78_89/FYD/FYSC  (
            .Y (\CLMS_78_89/ntY3 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I2 (\CLMA_94_96/ntY0 ),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1 [1] ),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/N81 [14] ));
	// LUT = (~I1 & I2 & I4) | (~I0 & I2 & I4) | (I0 & I1 & ~I2 & I3) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_INV \CLMS_78_89/LRSPOLMUX/V_INV  (
            .Z (\CLMS_78_89/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_write.v:106

    V_BUF \CLMS_78_89/RSMUX/V_BUF  (
            .Z (_N77),
            .I (\CLMS_78_89/ntRS_P ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_BUF \CLMS_78_93/CEMUX/V_BUF  (
            .Z (\CLMS_78_93/ntCECO ),
            .I (_N133));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[15]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_78_93/FF0/FF  (
            .Q (wr_burst_addr[15]),
            .CE (\CLMS_78_93/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_78_93/ntY0 ),
            .SR (\CLMS_78_93/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[15]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00100010101010101100000000000000))
        \CLMS_78_93/FYA/FYS  (
            .Y (\CLMS_78_93/ntY0 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/N81 [15] ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I2 (\frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1 [0] ),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ),
            .I4 (\CLMA_94_96/ntY0 ));
	// LUT = (I1 & I2 & I3 & ~I4) | (I0 & ~I3 & I4) | (I0 & ~I1 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_BUF \CLMS_78_93/RSMUX/V_BUF  (
            .Z (\CLMS_78_93/ntRSCO ),
            .I (_N77));
	// ../source/sources_1/frame_fifo_write.v:106

    V_BUF \CLMS_78_101/CEMUX/V_BUF  (
            .Z (\CLMS_78_101/ntCECO ),
            .I (\frame_read_write_m0/frame_fifo_write_m0/N166 ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[22]/opit_0_inv_MUX4TO1Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_78_101/FF0/FF  (
            .Q (wr_burst_addr[22]),
            .CE (\CLMS_78_101/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_78_101/ntY0 ),
            .SR (\CLMS_78_101/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[21]/opit_0_inv_MUX4TO1Q/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_78_101/FF1/FF  (
            .Q (wr_burst_addr[21]),
            .CE (\CLMS_78_101/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_78_101/ntY1 ),
            .SR (\CLMS_78_101/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5M /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[22]/opit_0_inv_MUX4TO1Q/FYA/V_FYS */ #(
            .INIT(32'b00101010001010101000000000000000))
        \CLMS_78_101/FYA/V_FYS  (
            .Z (\CLMS_78_101/ntY0 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/N81 [22] ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ),
            .I2 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1 [1] ),
            .I4 (\CLMA_94_96/ntY0 ),
            .ID (\frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1 [0] ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5M /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[21]/opit_0_inv_MUX4TO1Q/FYB/V_FYSC */ #(
            .INIT(32'b00101010001010100100000000000000))
        \CLMS_78_101/FYB/V_FYSC  (
            .Z (\CLMS_78_101/ntY1 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/N81 [21] ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ),
            .I2 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1 [1] ),
            .I4 (\CLMA_94_96/ntY0 ),
            .ID (\frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1 [0] ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_INV \CLMS_78_101/LRSPOLMUX/V_INV  (
            .Z (\CLMS_78_101/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_write.v:106

    V_BUF \CLMS_78_101/RSMUX/V_BUF  (
            .Z (\CLMS_78_101/ntRSCO ),
            .I (\CLMS_78_101/ntRS_P ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N100.lt_3/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b00000000000000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_78_121/FYA/V_FYS  (
            .COUT (\CLMS_78_121/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/read_len_latch [17] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N199),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:214

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N100.lt_3/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b00000000000000001010101010101010), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_78_121/FYB/V_FYSC  (
            .COUT (\CLMS_78_121/ntCYB ),
            .S (),
            .CIN (\CLMS_78_121/ntCYA ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/read_len_latch [17] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:214

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N100.lt_5/gateop_A2/FYC/V_FYS */ #(
            .INIT(32'b00100000111100101001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_78_121/FYC/V_FYS  (
            .COUT (\CLMS_78_121/ntCYC ),
            .S (),
            .CIN (\CLMS_78_121/ntCYB ),
            .I0 (_N177),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [10] ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/read_len_latch [17] ),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [11] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:214

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N100.lt_5/gateop_A2/FYD/V_FYSC */ #(
            .INIT(32'b00100000111100101001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_78_121/FYD/V_FYSC  (
            .COUT (\frame_read_write_m0/frame_fifo_read_m0/frame_read_write_m0/frame_fifo_read_m0/N100.co [12] ),
            .S (),
            .CIN (\CLMS_78_121/ntCYC ),
            .I0 (_N177),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [12] ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/read_len_latch [17] ),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [13] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:214

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N100.lt_7/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b00000000001000100000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_78_125/FYA/V_FYS  (
            .COUT (\CLMS_78_125/ntCYA ),
            .S (),
            .CIN (\frame_read_write_m0/frame_fifo_read_m0/frame_read_write_m0/frame_fifo_read_m0/N100.co [12] ),
            .I0 (_N177),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [14] ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [15] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:214

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N100.lt_7/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b00100000111100101001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_78_125/FYB/V_FYSC  (
            .COUT (\CLMS_78_125/ntCYB ),
            .S (),
            .CIN (\CLMS_78_125/ntCYA ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/read_len_latch [17] ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [16] ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/read_len_latch [17] ),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [17] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:214

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N100.lt_9/gateop_A2/FYC/V_FYS */ #(
            .INIT(32'b00000000001000100000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_78_125/FYC/V_FYS  (
            .COUT (\CLMS_78_125/ntCYC ),
            .S (),
            .CIN (\CLMS_78_125/ntCYB ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/read_len_latch [17] ),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [18] ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [19] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:214

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N100.lt_9/gateop_A2/FYD/V_FYSC */ #(
            .INIT(32'b00000000001000100000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_78_125/FYD/V_FYSC  (
            .COUT (\frame_read_write_m0/frame_fifo_read_m0/frame_read_write_m0/frame_fifo_read_m0/N100.co [20] ),
            .S (),
            .CIN (\CLMS_78_125/ntCYC ),
            .I0 (_N177),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [20] ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [21] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:214

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N100.lt_11/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b00000000001000100000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_78_129/FYA/V_FYS  (
            .COUT (\CLMS_78_129/ntCYA ),
            .S (),
            .CIN (\frame_read_write_m0/frame_fifo_read_m0/frame_read_write_m0/frame_fifo_read_m0/N100.co [20] ),
            .I0 (_N178),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [22] ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [23] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:214

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/N100.lt_11/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b00000000101010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_78_129/FYB/V_FYSC  (
            .COUT (),
            .S (\frame_read_write_m0/frame_fifo_read_m0/N100 ),
            .CIN (\CLMS_78_129/ntCYA ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [24] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:214

    V_BUF \CLMS_78_133/CEMUX/V_BUF  (
            .Z (\CLMS_78_133/ntCECO ),
            .I (\frame_read_write_m0/frame_fifo_read_m0/N193 ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[24]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_78_133/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [24] ),
            .CE (\CLMS_78_133/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_78_133/ntY0 ),
            .SR (\CLMS_78_133/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[20]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_78_133/FF1/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [20] ),
            .CE (\CLMS_78_133/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_78_133/ntY1 ),
            .SR (\CLMS_78_133/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[24]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMS_78_133/FYA/FYS  (
            .Y (\CLMS_78_133/ntY0 ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ),
            .I1 (rd_burst_finish),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/N90 [24] ));
	// LUT = (I0 & I1 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[20]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b10100000101000000000000000000000))
        \CLMS_78_133/FYB/FYSC  (
            .Y (\CLMS_78_133/ntY1 ),
            .I0 (rd_burst_finish),
            .I1 (1'b0),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/N90 [20] ));
	// LUT = (I0 & I2 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_INV \CLMS_78_133/LRSPOLMUX/V_INV  (
            .Z (\CLMS_78_133/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMS_78_133/RSMUX/V_BUF  (
            .Z (\CLMS_78_133/ntRSCO ),
            .I (\CLMS_78_133/ntRS_P ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* VCC_13/FYA/FYS */ #(
            .INIT(32'b11111111111111111111111111111111))
        \CLMS_78_149/FYA/FYS  (
            .Y (_N203),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = () ;

    V_LUT5 /* GND_44/FYB/FYSC */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMS_78_149/FYB/FYSC  (
            .Y (_N178),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));

    V_BUF \CLMS_78_157/CEMUX/V_BUF  (
            .Z (\CLMS_78_157/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/frame_fifo_read.v:83

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_78_157/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_req_d1 ),
            .CE (\CLMS_78_157/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\frame_read_write_m0/frame_fifo_read_m0/read_req_d0 ),
            .SR (\CLMS_78_157/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:83

    V_INV \CLMS_78_157/LRSPOLMUX/V_INV  (
            .Z (\CLMS_78_157/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_read.v:83

    V_BUF \CLMS_78_157/RSMUX/V_BUF  (
            .Z (\CLMS_78_157/ntRSCO ),
            .I (\CLMS_78_157/ntRS_P ));
	// ../source/sources_1/frame_fifo_read.v:83

    V_BUF \CLMS_78_177/CEMUX/V_BUF  (
            .Z (\CLMS_78_177/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/frame_fifo_read.v:83

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_78_177/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_req_d0 ),
            .CE (\CLMS_78_177/ntCECO ),
            .CK (ntclkbufg_1),
            .D (read_req),
            .SR (\CLMS_78_177/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:83

    V_INV \CLMS_78_177/LRSPOLMUX/V_INV  (
            .Z (\CLMS_78_177/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_read.v:83

    V_BUF \CLMS_78_177/RSMUX/V_BUF  (
            .Z (\CLMS_78_177/ntRSCO ),
            .I (\CLMS_78_177/ntRS_P ));
	// ../source/sources_1/frame_fifo_read.v:83

    V_BUF \CLMS_78_189/CEMUX/V_BUF  (
            .Z (\CLMS_78_189/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/video_timing_data.v:93

    V_FFASYN /* video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_78_189/FF0/FF  (
            .Q (read_req),
            .CE (\CLMS_78_189/ntCECO ),
            .CK (video_clk),
            .D (\CLMS_78_189/ntY0 ),
            .SR (\CLMS_78_189/ntRSCO ));
	// ../source/sources_1/video_timing_data.v:93

    V_LUT5 /* video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00001100000011001010111010101110))
        \CLMS_78_189/FYA/FYS  (
            .Y (\CLMS_78_189/ntY0 ),
            .I0 (\video_timing_data_m0/video_vs_d0 ),
            .I1 (read_req),
            .I2 (read_req_ack),
            .I3 (1'b0),
            .I4 (\video_timing_data_m0/video_vs ));
	// LUT = (I0 & ~I4) | (I1 & ~I2) ;
	// ../source/sources_1/video_timing_data.v:93

    V_INV \CLMS_78_189/LRSPOLMUX/V_INV  (
            .Z (\CLMS_78_189/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/video_timing_data.v:93

    V_BUF \CLMS_78_189/RSMUX/V_BUF  (
            .Z (\CLMS_78_189/ntRSCO ),
            .I (\CLMS_78_189/ntRS_P ));
	// ../source/sources_1/video_timing_data.v:93

    V_LUT5 /* dvi_encoder_m0/encb/N245_3[1]/gateop_perm/FYA/FYS */ #(
            .INIT(32'b10101010110000111100001111000011))
        \CLMS_78_277/FYA/FYS  (
            .Y (\dvi_encoder_m0/encb/nb1 [1] ),
            .I0 (\dvi_encoder_m0/encb/N125 [1] ),
            .I1 (\dvi_encoder_m0/encb/cnt [1] ),
            .I2 (\dvi_encoder_m0/encb/q_m_reg [8] ),
            .I3 (\dvi_encoder_m0/encb/de_reg ),
            .I4 (\dvi_encoder_m0/encb/decision3 ));
	// LUT = (~I1 & ~I2 & ~I4) | (I1 & I2 & ~I4) | (I0 & I3 & I4) | (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) ;

    V_BUF \CLMS_78_281/CEMUX/V_BUF  (
            .Z (\CLMS_78_281/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encb/cnt[3]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_78_281/FF0/FF  (
            .Q (\dvi_encoder_m0/encb/cnt [3] ),
            .CE (\CLMS_78_281/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMS_78_281/ntY0 ),
            .SR (\CLMS_78_281/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encb/cnt[0]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_78_281/FF1/FF  (
            .Q (\dvi_encoder_m0/encb/nb1 [0] ),
            .CE (\CLMS_78_281/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMS_78_281/ntY1 ),
            .SR (\CLMS_78_281/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encb/cnt[2]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_78_281/FF2/FF  (
            .Q (\dvi_encoder_m0/encb/cnt [2] ),
            .CE (\CLMS_78_281/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMS_78_281/ntY2 ),
            .SR (\CLMS_78_281/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encb/cnt[1]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_78_281/FF3/FF  (
            .Q (\dvi_encoder_m0/encb/cnt [1] ),
            .CE (\CLMS_78_281/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMS_78_281/ntY3 ),
            .SR (\CLMS_78_281/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encb/cnt[3]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11101110111011100100010001000100))
        \CLMS_78_281/FYA/FYS  (
            .Y (\CLMS_78_281/ntY0 ),
            .I0 (\dvi_encoder_m0/encb/N228 ),
            .I1 (\dvi_encoder_m0/encb/N245 [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encb/nb5 [3] ));
	// LUT = (I0 & I4) | (~I0 & I1) ;
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encb/cnt[0]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11101110111011100100010001000100))
        \CLMS_78_281/FYB/FYSC  (
            .Y (\CLMS_78_281/ntY1 ),
            .I0 (\dvi_encoder_m0/encb/N228 ),
            .I1 (\dvi_encoder_m0/encb/N245 [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encb/nb5 [0] ));
	// LUT = (I0 & I4) | (~I0 & I1) ;
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encb/cnt[2]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11101110111011100010001000100010))
        \CLMS_78_281/FYC/FYS  (
            .Y (\CLMS_78_281/ntY2 ),
            .I0 (\dvi_encoder_m0/encb/N245 [2] ),
            .I1 (\dvi_encoder_m0/encb/N228 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encb/nb5 [2] ));
	// LUT = (I1 & I4) | (I0 & ~I1) ;
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encb/cnt[1]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11101110111011100010001000100010))
        \CLMS_78_281/FYD/FYSC  (
            .Y (\CLMS_78_281/ntY3 ),
            .I0 (\dvi_encoder_m0/encb/N245 [1] ),
            .I1 (\dvi_encoder_m0/encb/N228 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encb/nb5 [1] ));
	// LUT = (I1 & I4) | (I0 & ~I1) ;
	// ../source/dvi_tx/encode.v:151

    V_INV \CLMS_78_281/LRSPOLMUX/V_INV  (
            .Z (\CLMS_78_281/ntRS_P ),
            .I (nt_rst_n));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMS_78_281/RSMUX/V_BUF  (
            .Z (\CLMS_78_281/ntRSCO ),
            .I (\CLMS_78_281/ntRS_P ));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMS_86_77/CEMUX/V_BUF  (
            .Z (_N149),
            .I (\u_aq_axi_master/N460 ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/wr_state_0/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_77/FF0/FF  (
            .Q (\u_aq_axi_master/wr_state_0 ),
            .CE (_N149),
            .CK (ntclkbufg_1),
            .D (wr_burst_finish),
            .SR (_N76));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/wr_state_2/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_77/FF1/FF  (
            .Q (\u_aq_axi_master/_N7 ),
            .CE (_N149),
            .CK (ntclkbufg_1),
            .D (\u_aq_axi_master/_N6 ),
            .SR (_N76));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/wr_state_3/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_77/FF2/FF  (
            .Q (\u_aq_axi_master/wr_state_3 ),
            .CE (_N149),
            .CK (ntclkbufg_1),
            .D (\u_aq_axi_master/_N7 ),
            .SR (_N76));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/N137_2/gateop_perm/FYA/FYS */ #(
            .INIT(32'b11111111111111111000100010001000))
        \CLMS_86_77/FYA/FYS  (
            .Y (\u_aq_axi_master/_N2534 ),
            .I0 (\u_aq_axi_master/wr_state_3 ),
            .I1 (s00_axi_awready),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\CLMS_86_81/ntY2 ));
	// LUT = (I4) | (I0 & I1) ;

    V_INV \CLMS_86_77/LRSPOLMUX/V_INV  (
            .Z (\CLMS_86_77/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMS_86_77/RSMUX/V_BUF  (
            .Z (_N76),
            .I (\CLMS_86_77/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMS_86_81/CEMUX/V_BUF  (
            .Z (\CLMS_86_81/ntCECO ),
            .I (_N149));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/wr_state_1/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_81/FF0/FF  (
            .Q (\u_aq_axi_master/_N6 ),
            .CE (\CLMS_86_81/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_86_81/ntY0 ),
            .SR (_N75));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/wr_state_6/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_81/FF1/FF  (
            .Q (wr_burst_finish),
            .CE (\CLMS_86_81/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_86_81/ntY1 ),
            .SR (_N75));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/wr_state_5/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_81/FF2/FF  (
            .Q (\u_aq_axi_master/wr_state_5 ),
            .CE (\CLMS_86_81/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_86_81/ntY2 ),
            .SR (_N75));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/wr_state_4/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_81/FF3/FF  (
            .Q (\u_aq_axi_master/wr_state_4 ),
            .CE (\CLMS_86_81/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_86_81/ntY3 ),
            .SR (_N75));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/wr_state_1/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b10110011101000001010000010100000))
        \CLMS_86_81/FYA/FYS  (
            .Y (\CLMS_86_81/ntY0 ),
            .I0 (wr_burst_req),
            .I1 (\u_aq_axi_master/reg_w_last ),
            .I2 (\u_aq_axi_master/wr_state_0 ),
            .I3 (\u_aq_axi_master/wr_state_5 ),
            .I4 (s00_axi_bready));
	// LUT = (~I1 & I3 & I4) | (I0 & I2) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/wr_state_6/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100000000000000000000000000))
        \CLMS_86_81/FYB/FYSC  (
            .Y (\CLMS_86_81/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_aq_axi_master/reg_w_last ),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/wr_state_5 ),
            .I4 (s00_axi_bready));
	// LUT = (I1 & I3 & I4) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/wr_state_5/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b10000000100000000000000000000000))
        \CLMS_86_81/FYC/FYS  (
            .Y (\CLMS_86_81/ntY2 ),
            .I0 (\u_aq_axi_master/_N3399 ),
            .I1 (\u_aq_axi_master/_N3398 ),
            .I2 (\u_aq_axi_master/wr_state_4 ),
            .I3 (1'b0),
            .I4 (s00_axi_wready));
	// LUT = (I0 & I1 & I2 & I4) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/wr_state_4/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMS_86_81/FYD/FYSC  (
            .Y (\CLMS_86_81/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (s00_axi_awready),
            .I4 (\u_aq_axi_master/wr_state_3 ));
	// LUT = (I3 & I4) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMS_86_81/RSMUX/V_BUF  (
            .Z (_N75),
            .I (_N76));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMS_86_85/CEMUX/V_BUF  (
            .Z (\CLMS_86_85/ntCECO ),
            .I (\frame_read_write_m0/frame_fifo_write_m0/N166 ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[8]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_85/FF0/FF  (
            .Q (wr_burst_addr[8]),
            .CE (\CLMS_86_85/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_86_85/ntY0 ),
            .SR (\CLMS_86_85/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[9]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_85/FF1/FF  (
            .Q (wr_burst_addr[9]),
            .CE (\CLMS_86_85/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_86_85/ntY1 ),
            .SR (\CLMS_86_85/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[12]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_85/FF2/FF  (
            .Q (wr_burst_addr[12]),
            .CE (\CLMS_86_85/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_86_85/ntY2 ),
            .SR (\CLMS_86_85/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[8]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00101010000000000000000000000000))
        \CLMS_86_85/FYA/FYS  (
            .Y (\CLMS_86_85/ntY0 ),
            .I0 (wr_burst_finish),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I2 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/N81 [8] ),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ));
	// LUT = (I0 & ~I2 & I3 & I4) | (I0 & ~I1 & I3 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[9]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00100000101000000000000000000000))
        \CLMS_86_85/FYB/FYSC  (
            .Y (\CLMS_86_85/ntY1 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I2 (wr_burst_finish),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/N81 [9] ));
	// LUT = (I0 & I2 & ~I3 & I4) | (I0 & ~I1 & I2 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[12]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b01001100000000000000000000000000))
        \CLMS_86_85/FYC/FYS  (
            .Y (\CLMS_86_85/ntY2 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ),
            .I1 (wr_burst_finish),
            .I2 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/N81 [12] ));
	// LUT = (I1 & ~I2 & I3 & I4) | (~I0 & I1 & I3 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_BUF \CLMS_86_85/RSMUX/V_BUF  (
            .Z (\CLMS_86_85/ntRSCO ),
            .I (_N75));
	// ../source/sources_1/frame_fifo_write.v:106

    V_BUF \CLMS_86_97/CEMUX/V_BUF  (
            .Z (\CLMS_86_97/ntCECO ),
            .I (\cmos_write_req_gen_m0/N6 ));
	// ../source/sources_1/cmos_write_req_gen.v:71

    V_FFASYN /* cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_97/FF0/FF  (
            .Q (write_addr_index[1]),
            .CE (\CLMS_86_97/ntCECO ),
            .CK (video_clk),
            .D (\CLMS_86_97/ntY0 ),
            .SR (\CLMS_86_97/ntRSCO ));
	// ../source/sources_1/cmos_write_req_gen.v:63

    V_FFASYN /* cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_97/FF1/FF  (
            .Q (write_addr_index[0]),
            .CE (\CLMS_86_97/ntCECO ),
            .CK (video_clk),
            .D (\CLMS_86_97/ntY1 ),
            .SR (\CLMS_86_97/ntRSCO ));
	// ../source/sources_1/cmos_write_req_gen.v:63

    V_FFASYN /* cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_97/FF2/FF  (
            .Q (read_addr_index[1]),
            .CE (\CLMS_86_97/ntCECO ),
            .CK (video_clk),
            .D (write_addr_index[1]),
            .SR (\CLMS_86_97/ntRSCO ));
	// ../source/sources_1/cmos_write_req_gen.v:71

    V_FFASYN /* cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_97/FF3/FF  (
            .Q (read_addr_index[0]),
            .CE (\CLMS_86_97/ntCECO ),
            .CK (video_clk),
            .D (write_addr_index[0]),
            .SR (\CLMS_86_97/ntRSCO ));
	// ../source/sources_1/cmos_write_req_gen.v:71

    V_LUT5 /* cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b01010101010101011010101010101010))
        \CLMS_86_97/FYA/FYS  (
            .Y (\CLMS_86_97/ntY0 ),
            .I0 (write_addr_index[0]),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (write_addr_index[1]));
	// LUT = (I0 & ~I4) | (~I0 & I4) ;
	// ../source/sources_1/cmos_write_req_gen.v:63

    V_LUT5 /* cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMS_86_97/FYB/FYSC  (
            .Y (\CLMS_86_97/ntY1 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (write_addr_index[0]));
	// LUT = (~I4) ;
	// ../source/sources_1/cmos_write_req_gen.v:63

    V_INV \CLMS_86_97/LRSPOLMUX/V_INV  (
            .Z (\CLMS_86_97/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/cmos_write_req_gen.v:71

    V_BUF \CLMS_86_97/RSMUX/V_BUF  (
            .Z (\CLMS_86_97/ntRSCO ),
            .I (\CLMS_86_97/ntRS_P ));
	// ../source/sources_1/cmos_write_req_gen.v:71

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/N166_2/gateop_perm/FYA/FYS */ #(
            .INIT(32'b11111111100010001000100010001000))
        \CLMS_86_101/FYA/FYS  (
            .Y (\frame_read_write_m0/frame_fifo_write_m0/N166 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/write_req_d2 ),
            .I2 (1'b0),
            .I3 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ),
            .I4 (wr_burst_finish));
	// LUT = (I3 & I4) | (I0 & I1) ;

    V_BUF \CLMS_86_121/CEMUX/V_BUF  (
            .Z (\CLMS_86_121/ntCECO ),
            .I (\frame_read_write_m0/frame_fifo_read_m0/N193 ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[14]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_121/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/read_cnt [14] ),
            .CE (\CLMS_86_121/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_86_121/ntY0 ),
            .SR (_N72));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5 /* frame_read_write_m0/frame_fifo_read_m0/read_cnt[14]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMS_86_121/FYA/FYS  (
            .Y (\CLMS_86_121/ntY0 ),
            .I0 (rd_burst_finish),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/N90 [14] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_read_m0/state_4 ));
	// LUT = (I0 & I1 & I4) ;
	// ../source/sources_1/frame_fifo_read.v:108

    V_INV \CLMS_86_121/LRSPOLMUX/V_INV  (
            .Z (\CLMS_86_121/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMS_86_121/RSMUX/V_BUF  (
            .Z (_N72),
            .I (\CLMS_86_121/ntRS_P ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMS_86_125/CEMUX/V_BUF  (
            .Z (_N131),
            .I (\frame_read_write_m0/frame_fifo_read_m0/N211 ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[1]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_125/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [0] ),
            .CE (_N131),
            .CK (ntclkbufg_1),
            .D (\CLMS_86_125/ntY0 ),
            .SR (_N71));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[1]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_125/FF1/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [1] ),
            .CE (_N131),
            .CK (ntclkbufg_1),
            .D (\CLMS_86_125/ntY1 ),
            .SR (_N71));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[3]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_125/FF2/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [2] ),
            .CE (_N131),
            .CK (ntclkbufg_1),
            .D (\CLMS_86_125/ntY2 ),
            .SR (_N71));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[3]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_125/FF3/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [3] ),
            .CE (_N131),
            .CK (ntclkbufg_1),
            .D (\CLMS_86_125/ntY3 ),
            .SR (_N71));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[1]/opit_0_inv_A2Q21/FYA/V_FYS */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_125/FYA/V_FYS  (
            .COUT (\CLMS_86_125/ntCYA ),
            .S (\CLMS_86_125/ntY0 ),
            .CIN (1'b0),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [0] ),
            .I1 (\CLMA_70_129/ntY3 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N199),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[1]/opit_0_inv_A2Q21/FYB/V_FYSC */ #(
            .INIT(32'b00010010000100100010000000100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_125/FYB/V_FYSC  (
            .COUT (\CLMS_86_125/ntCYB ),
            .S (\CLMS_86_125/ntY1 ),
            .CIN (\CLMS_86_125/ntCYA ),
            .I0 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [0] ),
            .I1 (\CLMA_70_129/ntY3 ),
            .I2 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [1] ),
            .I3 (1'b0),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[3]/opit_0_inv_A2Q21/FYC/V_FYS */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_125/FYC/V_FYS  (
            .COUT (\CLMS_86_125/ntCYC ),
            .S (\CLMS_86_125/ntY2 ),
            .CIN (\CLMS_86_125/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [2] ),
            .I2 (1'b0),
            .I3 (\CLMA_70_129/ntY3 ),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[3]/opit_0_inv_A2Q21/FYD/V_FYSC */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_125/FYD/V_FYSC  (
            .COUT (\frame_read_write_m0/frame_fifo_read_m0/_N720 ),
            .S (\CLMS_86_125/ntY3 ),
            .CIN (\CLMS_86_125/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [3] ),
            .I2 (1'b0),
            .I3 (\CLMA_70_129/ntY3 ),
            .I4 (_N177),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMS_86_125/RSMUX/V_BUF  (
            .Z (_N71),
            .I (_N72));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMS_86_129/CEMUX/V_BUF  (
            .Z (_N130),
            .I (_N131));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_129/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [4] ),
            .CE (_N130),
            .CK (ntclkbufg_1),
            .D (\CLMS_86_129/ntY0 ),
            .SR (_N70));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_129/FF1/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [5] ),
            .CE (_N130),
            .CK (ntclkbufg_1),
            .D (\CLMS_86_129/ntY1 ),
            .SR (_N70));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[7]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_129/FF2/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [6] ),
            .CE (_N130),
            .CK (ntclkbufg_1),
            .D (\CLMS_86_129/ntY2 ),
            .SR (_N70));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[7]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_129/FF3/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [7] ),
            .CE (_N130),
            .CK (ntclkbufg_1),
            .D (\CLMS_86_129/ntY3 ),
            .SR (_N70));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/FYA/V_FYS */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_129/FYA/V_FYS  (
            .COUT (\CLMS_86_129/ntCYA ),
            .S (\CLMS_86_129/ntY0 ),
            .CIN (\frame_read_write_m0/frame_fifo_read_m0/_N720 ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [4] ),
            .I2 (1'b0),
            .I3 (\CLMA_70_129/ntY3 ),
            .I4 (_N178),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/FYB/V_FYSC */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_129/FYB/V_FYSC  (
            .COUT (\CLMS_86_129/ntCYB ),
            .S (\CLMS_86_129/ntY1 ),
            .CIN (\CLMS_86_129/ntCYA ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [5] ),
            .I2 (1'b0),
            .I3 (\CLMA_70_129/ntY3 ),
            .I4 (_N178),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[7]/opit_0_inv_A2Q21/FYC/V_FYS */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_129/FYC/V_FYS  (
            .COUT (\CLMS_86_129/ntCYC ),
            .S (\CLMS_86_129/ntY2 ),
            .CIN (\CLMS_86_129/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [6] ),
            .I2 (1'b0),
            .I3 (\CLMA_70_129/ntY3 ),
            .I4 (_N178),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[7]/opit_0_inv_A2Q21/FYD/V_FYSC */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_129/FYD/V_FYSC  (
            .COUT (\frame_read_write_m0/frame_fifo_read_m0/_N724 ),
            .S (\CLMS_86_129/ntY3 ),
            .CIN (\CLMS_86_129/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [7] ),
            .I2 (1'b0),
            .I3 (\CLMA_70_129/ntY3 ),
            .I4 (_N178),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMS_86_129/RSMUX/V_BUF  (
            .Z (_N70),
            .I (_N71));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMS_86_133/CEMUX/V_BUF  (
            .Z (_N129),
            .I (_N130));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[9]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_133/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [8] ),
            .CE (_N129),
            .CK (ntclkbufg_1),
            .D (\CLMS_86_133/ntY0 ),
            .SR (_N69));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[9]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_133/FF1/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [9] ),
            .CE (_N129),
            .CK (ntclkbufg_1),
            .D (\CLMS_86_133/ntY1 ),
            .SR (_N69));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[11]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_133/FF2/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [10] ),
            .CE (_N129),
            .CK (ntclkbufg_1),
            .D (\CLMS_86_133/ntY2 ),
            .SR (_N69));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[11]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_133/FF3/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [11] ),
            .CE (_N129),
            .CK (ntclkbufg_1),
            .D (\CLMS_86_133/ntY3 ),
            .SR (_N69));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[9]/opit_0_inv_A2Q21/FYA/V_FYS */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_133/FYA/V_FYS  (
            .COUT (\CLMS_86_133/ntCYA ),
            .S (\CLMS_86_133/ntY0 ),
            .CIN (\frame_read_write_m0/frame_fifo_read_m0/_N724 ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [8] ),
            .I2 (1'b0),
            .I3 (\CLMA_70_129/ntY3 ),
            .I4 (_N178),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[9]/opit_0_inv_A2Q21/FYB/V_FYSC */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_133/FYB/V_FYSC  (
            .COUT (\CLMS_86_133/ntCYB ),
            .S (\CLMS_86_133/ntY1 ),
            .CIN (\CLMS_86_133/ntCYA ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [9] ),
            .I2 (1'b0),
            .I3 (\CLMA_70_129/ntY3 ),
            .I4 (_N178),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[11]/opit_0_inv_A2Q21/FYC/V_FYS */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_133/FYC/V_FYS  (
            .COUT (\CLMS_86_133/ntCYC ),
            .S (\CLMS_86_133/ntY2 ),
            .CIN (\CLMS_86_133/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [10] ),
            .I2 (1'b0),
            .I3 (\CLMA_70_129/ntY3 ),
            .I4 (_N178),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[11]/opit_0_inv_A2Q21/FYD/V_FYSC */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_133/FYD/V_FYSC  (
            .COUT (\frame_read_write_m0/frame_fifo_read_m0/_N728 ),
            .S (\CLMS_86_133/ntY3 ),
            .CIN (\CLMS_86_133/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [11] ),
            .I2 (1'b0),
            .I3 (\CLMA_70_129/ntY3 ),
            .I4 (_N178),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMS_86_133/RSMUX/V_BUF  (
            .Z (_N69),
            .I (_N70));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMS_86_137/CEMUX/V_BUF  (
            .Z (\CLMS_86_137/ntCECO ),
            .I (_N129));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[13]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_137/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [12] ),
            .CE (\CLMS_86_137/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_86_137/ntY0 ),
            .SR (\CLMS_86_137/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[13]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_137/FF1/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [13] ),
            .CE (\CLMS_86_137/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_86_137/ntY1 ),
            .SR (\CLMS_86_137/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[15]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_137/FF2/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [14] ),
            .CE (\CLMS_86_137/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_86_137/ntY2 ),
            .SR (\CLMS_86_137/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_FFASYN /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[15]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_137/FF3/FF  (
            .Q (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [15] ),
            .CE (\CLMS_86_137/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_86_137/ntY3 ),
            .SR (\CLMS_86_137/ntRSCO ));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[13]/opit_0_inv_A2Q21/FYA/V_FYS */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_137/FYA/V_FYS  (
            .COUT (\CLMS_86_137/ntCYA ),
            .S (\CLMS_86_137/ntY0 ),
            .CIN (\frame_read_write_m0/frame_fifo_read_m0/_N728 ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [12] ),
            .I2 (1'b0),
            .I3 (\CLMA_70_129/ntY3 ),
            .I4 (_N178),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[13]/opit_0_inv_A2Q21/FYB/V_FYSC */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_137/FYB/V_FYSC  (
            .COUT (\CLMS_86_137/ntCYB ),
            .S (\CLMS_86_137/ntY1 ),
            .CIN (\CLMS_86_137/ntCYA ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [13] ),
            .I2 (1'b0),
            .I3 (\CLMA_70_129/ntY3 ),
            .I4 (_N178),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[15]/opit_0_inv_A2Q21/FYC/V_FYS */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_137/FYC/V_FYS  (
            .COUT (\CLMS_86_137/ntCYC ),
            .S (\CLMS_86_137/ntY2 ),
            .CIN (\CLMS_86_137/ntCYB ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [14] ),
            .I2 (1'b0),
            .I3 (\CLMA_70_129/ntY3 ),
            .I4 (_N178),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:108

    V_LUT5CARRY /* frame_read_write_m0/frame_fifo_read_m0/wait_cnt[15]/opit_0_inv_A2Q21/FYD/V_FYSC */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_137/FYD/V_FYSC  (
            .COUT (),
            .S (\CLMS_86_137/ntY3 ),
            .CIN (\CLMS_86_137/ntCYC ),
            .I0 (1'b0),
            .I1 (\frame_read_write_m0/frame_fifo_read_m0/wait_cnt [15] ),
            .I2 (1'b0),
            .I3 (\CLMA_70_129/ntY3 ),
            .I4 (_N178),
            .ID (1'b0));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMS_86_137/RSMUX/V_BUF  (
            .Z (\CLMS_86_137/ntRSCO ),
            .I (_N69));
	// ../source/sources_1/frame_fifo_read.v:108

    V_BUF \CLMS_86_233/CEMUX/V_BUF  (
            .Z (\CLMS_86_233/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/color_bar.v:262

    V_FFASYN /* video_timing_data_m0/color_bar_m0/vs_reg/opit_0_inv_MUX4TO1Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_233/FF0/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/vs_reg ),
            .CE (\CLMS_86_233/ntCECO ),
            .CK (video_clk),
            .D (\CLMS_86_233/ntY0 ),
            .SR (\CLMS_86_233/ntRSCO ));
	// ../source/sources_1/color_bar.v:262

    V_FFASYN /* video_timing_data_m0/color_bar_m0/vs_reg_d0/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_233/FF1/FF  (
            .Q (\video_timing_data_m0/video_vs ),
            .CE (\CLMS_86_233/ntCECO ),
            .CK (video_clk),
            .D (\video_timing_data_m0/color_bar_m0/vs_reg ),
            .SR (\CLMS_86_233/ntRSCO ));
	// ../source/sources_1/color_bar.v:189

    V_LUT5M /* video_timing_data_m0/color_bar_m0/vs_reg/opit_0_inv_MUX4TO1Q/FYA/V_FYS */ #(
            .INIT(32'b11110000111110001111000001011010))
        \CLMS_86_233/FYA/V_FYS  (
            .Z (\CLMS_86_233/ntY0 ),
            .I0 (\video_timing_data_m0/color_bar_m0/_N2613 ),
            .I1 (\video_timing_data_m0/color_bar_m0/_N3305 ),
            .I2 (\video_timing_data_m0/color_bar_m0/vs_reg ),
            .I3 (\video_timing_data_m0/color_bar_m0/v_cnt [4] ),
            .I4 (\video_timing_data_m0/color_bar_m0/v_cnt [2] ),
            .ID (\video_timing_data_m0/color_bar_m0/_N2621 ));
	// ../source/sources_1/color_bar.v:262

    V_LUT5 /* video_timing_data_m0/color_bar_m0/N238_18/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b00000000100000000000000000000000))
        \CLMS_86_233/FYB/FYSC  (
            .Y (\video_timing_data_m0/color_bar_m0/_N3372 ),
            .I0 (\video_timing_data_m0/color_bar_m0/_N2576 ),
            .I1 (\video_timing_data_m0/color_bar_m0/v_cnt [3] ),
            .I2 (\video_timing_data_m0/color_bar_m0/v_cnt [2] ),
            .I3 (\video_timing_data_m0/color_bar_m0/v_cnt [4] ),
            .I4 (\video_timing_data_m0/color_bar_m0/v_cnt [0] ));
	// LUT = (I0 & I1 & I2 & ~I3 & I4) ;

    V_LUT5 /* video_timing_data_m0/color_bar_m0/N103_8/gateop_perm/FYC/FYS */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMS_86_233/FYC/FYS  (
            .Y (\video_timing_data_m0/color_bar_m0/_N2613 ),
            .I0 (\video_timing_data_m0/color_bar_m0/N232 ),
            .I1 (\video_timing_data_m0/color_bar_m0/_N3337 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\video_timing_data_m0/color_bar_m0/_N2576 ));
	// LUT = (I0 & I1 & I4) ;

    V_LUT5 /* video_timing_data_m0/color_bar_m0/N238_10/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b10000000000000000000000000000000))
        \CLMS_86_233/FYD/FYSC  (
            .Y (\video_timing_data_m0/color_bar_m0/_N2621 ),
            .I0 (\video_timing_data_m0/color_bar_m0/v_cnt [0] ),
            .I1 (\video_timing_data_m0/color_bar_m0/_N3337 ),
            .I2 (\video_timing_data_m0/color_bar_m0/v_cnt [3] ),
            .I3 (\video_timing_data_m0/color_bar_m0/_N2576 ),
            .I4 (\video_timing_data_m0/color_bar_m0/N232 ));
	// LUT = (I0 & I1 & I2 & I3 & I4) ;

    V_INV \CLMS_86_233/LRSPOLMUX/V_INV  (
            .Z (\CLMS_86_233/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/color_bar.v:262

    V_BUF \CLMS_86_233/RSMUX/V_BUF  (
            .Z (\CLMS_86_233/ntRSCO ),
            .I (\CLMS_86_233/ntRS_P ));
	// ../source/sources_1/color_bar.v:262

    V_LUT5 /* video_timing_data_m0/color_bar_m0/N103_6/gateop_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000000000000000010001))
        \CLMS_86_237/FYA/FYS  (
            .Y (\video_timing_data_m0/color_bar_m0/_N3337 ),
            .I0 (\video_timing_data_m0/color_bar_m0/v_cnt [6] ),
            .I1 (\video_timing_data_m0/color_bar_m0/v_cnt [7] ),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/color_bar_m0/v_cnt [9] ),
            .I4 (\video_timing_data_m0/color_bar_m0/v_cnt [5] ));
	// LUT = (~I0 & ~I1 & ~I3 & ~I4) ;

    V_LUT5 /* video_timing_data_m0/color_bar_m0/N238_19/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b10000000000000000000000000000000))
        \CLMS_86_237/FYB/FYSC  (
            .Y (\video_timing_data_m0/color_bar_m0/N238 ),
            .I0 (\video_timing_data_m0/color_bar_m0/v_cnt [6] ),
            .I1 (\video_timing_data_m0/color_bar_m0/v_cnt [7] ),
            .I2 (\video_timing_data_m0/color_bar_m0/v_cnt [5] ),
            .I3 (\video_timing_data_m0/color_bar_m0/v_cnt [9] ),
            .I4 (\video_timing_data_m0/color_bar_m0/_N3372 ));
	// LUT = (I0 & I1 & I2 & I3 & I4) ;

    V_BUF \CLMS_86_241/CEMUX/V_BUF  (
            .Z (\CLMS_86_241/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/color_bar.v:274

    V_FFASYN /* video_timing_data_m0/color_bar_m0/v_active/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_241/FF0/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/v_active ),
            .CE (\CLMS_86_241/ntCECO ),
            .CK (video_clk),
            .D (\CLMS_86_241/ntY0 ),
            .SR (\CLMS_86_241/ntRSCO ));
	// ../source/sources_1/color_bar.v:274

    V_FFASYN /* video_timing_data_m0/color_bar_m0/video_active_d0/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_86_241/FF1/FF  (
            .Q (read_en),
            .CE (\CLMS_86_241/ntCECO ),
            .CK (video_clk),
            .D (\CLMS_86_241/ntY1 ),
            .SR (\CLMS_86_241/ntRSCO ));
	// ../source/sources_1/color_bar.v:189

    V_LUT5 /* video_timing_data_m0/color_bar_m0/v_active/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11111111111111110100010011001100))
        \CLMS_86_241/FYA/FYS  (
            .Y (\CLMS_86_241/ntY0 ),
            .I0 (\video_timing_data_m0/color_bar_m0/N232 ),
            .I1 (\video_timing_data_m0/color_bar_m0/v_active ),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/color_bar_m0/N238 ),
            .I4 (\video_timing_data_m0/color_bar_m0/N103 ));
	// LUT = (I4) | (I1 & ~I3) | (~I0 & I1) ;
	// ../source/sources_1/color_bar.v:274

    V_LUT5 /* video_timing_data_m0/color_bar_m0/video_active_d0/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_86_241/FYB/FYSC  (
            .Y (\CLMS_86_241/ntY1 ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/color_bar_m0/h_active ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\video_timing_data_m0/color_bar_m0/v_active ));
	// LUT = (I1 & I4) ;
	// ../source/sources_1/color_bar.v:189

    V_LUT5 /* video_timing_data_m0/color_bar_m0/N80_7/gateop_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000000000000100000001))
        \CLMS_86_241/FYC/FYS  (
            .Y (\video_timing_data_m0/color_bar_m0/_N2576 ),
            .I0 (\video_timing_data_m0/color_bar_m0/v_cnt [8] ),
            .I1 (\video_timing_data_m0/color_bar_m0/v_cnt [11] ),
            .I2 (\video_timing_data_m0/color_bar_m0/v_cnt [10] ),
            .I3 (1'b0),
            .I4 (\video_timing_data_m0/color_bar_m0/v_cnt [1] ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I4) ;

    V_INV \CLMS_86_241/LRSPOLMUX/V_INV  (
            .Z (\CLMS_86_241/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/color_bar.v:274

    V_BUF \CLMS_86_241/RSMUX/V_BUF  (
            .Z (\CLMS_86_241/ntRSCO ),
            .I (\CLMS_86_241/ntRS_P ));
	// ../source/sources_1/color_bar.v:274

    V_LUT5CARRY /* dvi_encoder_m0/encb/N243_5.fsub_1/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_277/FYA/V_FYS  (
            .COUT (\CLMS_86_277/ntCYA ),
            .S (\dvi_encoder_m0/encb/nb5 [0] ),
            .CIN (1'b0),
            .I0 (\dvi_encoder_m0/encb/nb7 [0] ),
            .I1 (\dvi_encoder_m0/encb/nb6 [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N195),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encb/N243_5.fsub_1/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b00101101110100101101111100001101), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_277/FYB/V_FYSC  (
            .COUT (\CLMS_86_277/ntCYB ),
            .S (\dvi_encoder_m0/encb/nb5 [1] ),
            .CIN (\CLMS_86_277/ntCYA ),
            .I0 (\dvi_encoder_m0/encb/nb7 [0] ),
            .I1 (\dvi_encoder_m0/encb/nb6 [0] ),
            .I2 (\dvi_encoder_m0/encb/nb7 [1] ),
            .I3 (\dvi_encoder_m0/encb/nb6 [1] ),
            .I4 (_N171),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encb/N243_5.fsub_3/gateop_A2/FYC/V_FYS */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_277/FYC/V_FYS  (
            .COUT (\CLMS_86_277/ntCYC ),
            .S (\dvi_encoder_m0/encb/nb5 [2] ),
            .CIN (\CLMS_86_277/ntCYB ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encb/nb7 [2] ),
            .I2 (\dvi_encoder_m0/encb/nb6 [2] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encb/nb6 [2] ),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encb/N243_5.fsub_3/gateop_A2/FYD/V_FYSC */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_277/FYD/V_FYSC  (
            .COUT (\dvi_encoder_m0/encb/dvi_encoder_m0/encb/N243_5.co [4] ),
            .S (\dvi_encoder_m0/encb/nb5 [3] ),
            .CIN (\CLMS_86_277/ntCYC ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encb/nb7 [3] ),
            .I2 (\dvi_encoder_m0/encb/nb6 [3] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encb/nb6 [3] ),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encb/N243_5.fsub_5/gateop_perm/FYA/V_FYS */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_281/FYA/V_FYS  (
            .COUT (),
            .S (\dvi_encoder_m0/encb/nb5 [4] ),
            .CIN (\dvi_encoder_m0/encb/dvi_encoder_m0/encb/N243_5.co [4] ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encb/nb6 [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encb/nb6 [4] ),
            .ID (1'b0));

    V_LUT5 /* dvi_encoder_m0/encb/N172_4/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000000001000100010001))
        \CLMS_86_281/FYB/FYSC  (
            .Y (\dvi_encoder_m0/encb/_N3311 ),
            .I0 (\dvi_encoder_m0/encb/cnt [2] ),
            .I1 (\dvi_encoder_m0/encb/nb1 [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encb/cnt [1] ));
	// LUT = (~I0 & ~I1 & ~I4) ;

    V_LUT5M /* dvi_encoder_m0/encb/N245_3[4]/gateop/FYC/V_FYS */ #(
            .INIT(32'b10001101000011111000110100001111))
        \CLMS_86_281/FYC/V_FYS  (
            .Z (\dvi_encoder_m0/encb/nb1 [4] ),
            .I0 (_N3),
            .I1 (\dvi_encoder_m0/encb/N125 [4] ),
            .I2 (\dvi_encoder_m0/encb/_N682 ),
            .I3 (\dvi_encoder_m0/encb/de_reg ),
            .I4 (\dvi_encoder_m0/encb/cnt [4] ),
            .ID (_N2));

    V_LUT5CARRY /* dvi_encoder_m0/encr/N243_8_1/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_297/FYA/V_FYS  (
            .COUT (\CLMS_86_297/ntCYA ),
            .S (\dvi_encoder_m0/encr/nb6 [0] ),
            .CIN (1'b0),
            .I0 (\dvi_encoder_m0/encr/nb3 [0] ),
            .I1 (\dvi_encoder_m0/encr/nb1 [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N198),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encr/N243_8_1/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b10000111011110001111100010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_297/FYB/V_FYSC  (
            .COUT (\CLMS_86_297/ntCYB ),
            .S (\dvi_encoder_m0/encr/nb6 [1] ),
            .CIN (\CLMS_86_297/ntCYA ),
            .I0 (\dvi_encoder_m0/encr/nb3 [0] ),
            .I1 (\dvi_encoder_m0/encr/nb1 [0] ),
            .I2 (\dvi_encoder_m0/encr/nb9 [1] ),
            .I3 (\dvi_encoder_m0/encr/cnt [1] ),
            .I4 (_N174),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encr/N243_8_3/gateop_A2/FYC/V_FYS */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_297/FYC/V_FYS  (
            .COUT (\CLMS_86_297/ntCYC ),
            .S (\dvi_encoder_m0/encr/nb6 [2] ),
            .CIN (\CLMS_86_297/ntCYB ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encr/nb9 [2] ),
            .I2 (\dvi_encoder_m0/encr/cnt [2] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encr/cnt [2] ),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encr/N243_8_3/gateop_A2/FYD/V_FYSC */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_297/FYD/V_FYSC  (
            .COUT (\dvi_encoder_m0/encr/_N1257 ),
            .S (\dvi_encoder_m0/encr/nb6 [3] ),
            .CIN (\CLMS_86_297/ntCYC ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encr/nb9 [3] ),
            .I2 (\dvi_encoder_m0/encr/cnt [3] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encr/cnt [3] ),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encr/N243_8_5/gateop_perm/FYA/V_FYS */ #(
            .INIT(32'b01010101101010101111111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_86_301/FYA/V_FYS  (
            .COUT (),
            .S (\dvi_encoder_m0/encr/nb6 [4] ),
            .CIN (\dvi_encoder_m0/encr/_N1257 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encr/cnt [4] ),
            .I4 (\dvi_encoder_m0/encr/cnt [4] ),
            .ID (1'b0));

    V_BUF \CLMS_94_77/CEMUX/V_BUF  (
            .Z (\CLMS_94_77/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_w_last/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_77/FF0/FF  (
            .Q (\u_aq_axi_master/reg_w_last ),
            .CE (\CLMS_94_77/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_94_77/ntY0 ),
            .SR (_N93));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_w_last/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b10101110101011100000010000000100))
        \CLMS_94_77/FYA/FYS  (
            .Y (\CLMS_94_77/ntY0 ),
            .I0 (\u_aq_axi_master/_N7 ),
            .I1 (\u_aq_axi_master/reg_w_last ),
            .I2 (\u_aq_axi_master/wr_state_0 ),
            .I3 (1'b0),
            .I4 (\u_aq_axi_master/N347 ));
	// LUT = (I0 & I4) | (~I0 & I1 & ~I2) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_INV \CLMS_94_77/LRSPOLMUX/V_INV  (
            .Z (\CLMS_94_77/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMS_94_77/RSMUX/V_BUF  (
            .Z (_N93),
            .I (\CLMS_94_77/ntRS_P ));
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMS_94_81/CEMUX/V_BUF  (
            .Z (\CLMS_94_81/ntCECO ),
            .I (\u_aq_axi_master/N500 ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_w_len[4]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_81/FF0/FF  (
            .Q (s00_axi_awlen[4]),
            .CE (\CLMS_94_81/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_94_81/ntY0 ),
            .SR (\CLMS_94_81/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_w_len[5]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_81/FF1/FF  (
            .Q (s00_axi_awlen[5]),
            .CE (\CLMS_94_81/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_94_81/ntY1 ),
            .SR (\CLMS_94_81/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_w_len[7]/opit_0_inv_MUX4TO1Q/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_81/FF2/FF  (
            .Q (s00_axi_awlen[7]),
            .CE (\CLMS_94_81/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_94_81/ntY2 ),
            .SR (\CLMS_94_81/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_FFASYN /* u_aq_axi_master/reg_w_len[6]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_81/FF3/FF  (
            .Q (s00_axi_awlen[6]),
            .CE (\CLMS_94_81/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_94_81/ntY3 ),
            .SR (\CLMS_94_81/ntRSCO ));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_w_len[4]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00000000001110000000000000001000))
        \CLMS_94_81/FYA/FYS  (
            .Y (\CLMS_94_81/ntY0 ),
            .I0 (\u_aq_axi_master/N104 [4] ),
            .I1 (\u_aq_axi_master/N496 ),
            .I2 (\u_aq_axi_master/_N7 ),
            .I3 (\u_aq_axi_master/wr_state_0 ),
            .I4 (\u_aq_axi_master/N88 [6] ));
	// LUT = (~I1 & I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_w_len[5]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00000000001110000000000000001000))
        \CLMS_94_81/FYB/FYSC  (
            .Y (\CLMS_94_81/ntY1 ),
            .I0 (\u_aq_axi_master/N104 [5] ),
            .I1 (\u_aq_axi_master/N496 ),
            .I2 (\u_aq_axi_master/_N7 ),
            .I3 (\u_aq_axi_master/wr_state_0 ),
            .I4 (\u_aq_axi_master/N88 [6] ));
	// LUT = (~I1 & I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5M /* u_aq_axi_master/reg_w_len[7]/opit_0_inv_MUX4TO1Q/FYC/V_FYS */ #(
            .INIT(32'b00000011000000010000100000001000))
        \CLMS_94_81/FYC/V_FYS  (
            .Z (\CLMS_94_81/ntY2 ),
            .I0 (\u_aq_axi_master/N347 ),
            .I1 (\u_aq_axi_master/N496 ),
            .I2 (\u_aq_axi_master/wr_state_0 ),
            .I3 (\u_aq_axi_master/DEBUG [10] ),
            .I4 (\u_aq_axi_master/_N7 ),
            .ID (\u_aq_axi_master/N104 [7] ));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* u_aq_axi_master/reg_w_len[6]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00000011000010000000000000001000))
        \CLMS_94_81/FYD/FYSC  (
            .Y (\CLMS_94_81/ntY3 ),
            .I0 (\u_aq_axi_master/N104 [6] ),
            .I1 (\u_aq_axi_master/N496 ),
            .I2 (\u_aq_axi_master/wr_state_0 ),
            .I3 (\u_aq_axi_master/_N7 ),
            .I4 (\u_aq_axi_master/N88 [6] ));
	// LUT = (~I1 & ~I2 & I3 & I4) | (I0 & I1 & ~I2 & ~I3) ;
	// ../source/sources_1/aq_axi_master.v:170

    V_BUF \CLMS_94_81/RSMUX/V_BUF  (
            .Z (\CLMS_94_81/ntRSCO ),
            .I (_N93));
	// ../source/sources_1/aq_axi_master.v:170

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/N177/gateop_perm/FYA/FYS */ #(
            .INIT(32'b11111111111111111000100010001000))
        \CLMS_94_85/FYA/FYS  (
            .Y (\frame_read_write_m0/frame_fifo_write_m0/N177 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ),
            .I1 (wr_burst_finish),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/state_1 ));
	// LUT = (I4) | (I0 & I1) ;
	// ../source/sources_1/frame_fifo_write.v:120

    V_BUF \CLMS_94_237/CEMUX/V_BUF  (
            .Z (\CLMS_94_237/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/color_bar.v:205

    V_FFASYN /* video_timing_data_m0/color_bar_m0/h_cnt[1]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_237/FF0/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/h_cnt [0] ),
            .CE (\CLMS_94_237/ntCECO ),
            .CK (video_clk),
            .D (\CLMS_94_237/ntY0 ),
            .SR (_N100));
	// ../source/sources_1/color_bar.v:205

    V_FFASYN /* video_timing_data_m0/color_bar_m0/h_cnt[1]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_237/FF1/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/h_cnt [1] ),
            .CE (\CLMS_94_237/ntCECO ),
            .CK (video_clk),
            .D (\CLMS_94_237/ntY1 ),
            .SR (_N100));
	// ../source/sources_1/color_bar.v:205

    V_FFASYN /* video_timing_data_m0/color_bar_m0/h_cnt[3]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_237/FF2/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/h_cnt [2] ),
            .CE (\CLMS_94_237/ntCECO ),
            .CK (video_clk),
            .D (\CLMS_94_237/ntY2 ),
            .SR (_N100));
	// ../source/sources_1/color_bar.v:205

    V_FFASYN /* video_timing_data_m0/color_bar_m0/h_cnt[3]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_237/FF3/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/h_cnt [3] ),
            .CE (\CLMS_94_237/ntCECO ),
            .CK (video_clk),
            .D (\CLMS_94_237/ntY3 ),
            .SR (_N100));
	// ../source/sources_1/color_bar.v:205

    V_LUT5CARRY /* video_timing_data_m0/color_bar_m0/h_cnt[1]/opit_0_inv_A2Q21/FYA/V_FYS */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_94_237/FYA/V_FYS  (
            .COUT (\CLMS_94_237/ntCYA ),
            .S (\CLMS_94_237/ntY0 ),
            .CIN (1'b0),
            .I0 (\video_timing_data_m0/color_bar_m0/h_cnt [0] ),
            .I1 (\video_timing_data_m0/color_bar_m0/N226 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N213),
            .ID (1'b0));
	// ../source/sources_1/color_bar.v:205

    V_LUT5CARRY /* video_timing_data_m0/color_bar_m0/h_cnt[1]/opit_0_inv_A2Q21/FYB/V_FYSC */ #(
            .INIT(32'b00010010000100100010000000100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_94_237/FYB/V_FYSC  (
            .COUT (\CLMS_94_237/ntCYB ),
            .S (\CLMS_94_237/ntY1 ),
            .CIN (\CLMS_94_237/ntCYA ),
            .I0 (\video_timing_data_m0/color_bar_m0/h_cnt [0] ),
            .I1 (\video_timing_data_m0/color_bar_m0/N226 ),
            .I2 (\video_timing_data_m0/color_bar_m0/h_cnt [1] ),
            .I3 (1'b0),
            .I4 (_N194),
            .ID (1'b0));
	// ../source/sources_1/color_bar.v:205

    V_LUT5CARRY /* video_timing_data_m0/color_bar_m0/h_cnt[3]/opit_0_inv_A2Q21/FYC/V_FYS */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_94_237/FYC/V_FYS  (
            .COUT (\CLMS_94_237/ntCYC ),
            .S (\CLMS_94_237/ntY2 ),
            .CIN (\CLMS_94_237/ntCYB ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/color_bar_m0/h_cnt [2] ),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/color_bar_m0/N226 ),
            .I4 (_N194),
            .ID (1'b0));
	// ../source/sources_1/color_bar.v:205

    V_LUT5CARRY /* video_timing_data_m0/color_bar_m0/h_cnt[3]/opit_0_inv_A2Q21/FYD/V_FYSC */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_94_237/FYD/V_FYSC  (
            .COUT (\video_timing_data_m0/color_bar_m0/_N1162 ),
            .S (\CLMS_94_237/ntY3 ),
            .CIN (\CLMS_94_237/ntCYC ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/color_bar_m0/h_cnt [3] ),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/color_bar_m0/N226 ),
            .I4 (_N194),
            .ID (1'b0));
	// ../source/sources_1/color_bar.v:205

    V_INV \CLMS_94_237/LRSPOLMUX/V_INV  (
            .Z (\CLMS_94_237/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/color_bar.v:205

    V_BUF \CLMS_94_237/RSMUX/V_BUF  (
            .Z (_N100),
            .I (\CLMS_94_237/ntRS_P ));
	// ../source/sources_1/color_bar.v:205

    V_BUF \CLMS_94_241/CEMUX/V_BUF  (
            .Z (\CLMS_94_241/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/color_bar.v:205

    V_FFASYN /* video_timing_data_m0/color_bar_m0/h_cnt[5]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_241/FF0/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/h_cnt [4] ),
            .CE (\CLMS_94_241/ntCECO ),
            .CK (video_clk),
            .D (\CLMS_94_241/ntY0 ),
            .SR (_N99));
	// ../source/sources_1/color_bar.v:205

    V_FFASYN /* video_timing_data_m0/color_bar_m0/h_cnt[5]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_241/FF1/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/h_cnt [5] ),
            .CE (\CLMS_94_241/ntCECO ),
            .CK (video_clk),
            .D (\CLMS_94_241/ntY1 ),
            .SR (_N99));
	// ../source/sources_1/color_bar.v:205

    V_FFASYN /* video_timing_data_m0/color_bar_m0/h_cnt[7]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_241/FF2/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/h_cnt [6] ),
            .CE (\CLMS_94_241/ntCECO ),
            .CK (video_clk),
            .D (\CLMS_94_241/ntY2 ),
            .SR (_N99));
	// ../source/sources_1/color_bar.v:205

    V_FFASYN /* video_timing_data_m0/color_bar_m0/h_cnt[7]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_241/FF3/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/h_cnt [7] ),
            .CE (\CLMS_94_241/ntCECO ),
            .CK (video_clk),
            .D (\CLMS_94_241/ntY3 ),
            .SR (_N99));
	// ../source/sources_1/color_bar.v:205

    V_LUT5CARRY /* video_timing_data_m0/color_bar_m0/h_cnt[5]/opit_0_inv_A2Q21/FYA/V_FYS */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_94_241/FYA/V_FYS  (
            .COUT (\CLMS_94_241/ntCYA ),
            .S (\CLMS_94_241/ntY0 ),
            .CIN (\video_timing_data_m0/color_bar_m0/_N1162 ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/color_bar_m0/h_cnt [4] ),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/color_bar_m0/N226 ),
            .I4 (_N194),
            .ID (1'b0));
	// ../source/sources_1/color_bar.v:205

    V_LUT5CARRY /* video_timing_data_m0/color_bar_m0/h_cnt[5]/opit_0_inv_A2Q21/FYB/V_FYSC */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_94_241/FYB/V_FYSC  (
            .COUT (\CLMS_94_241/ntCYB ),
            .S (\CLMS_94_241/ntY1 ),
            .CIN (\CLMS_94_241/ntCYA ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/color_bar_m0/h_cnt [5] ),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/color_bar_m0/N226 ),
            .I4 (_N194),
            .ID (1'b0));
	// ../source/sources_1/color_bar.v:205

    V_LUT5CARRY /* video_timing_data_m0/color_bar_m0/h_cnt[7]/opit_0_inv_A2Q21/FYC/V_FYS */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_94_241/FYC/V_FYS  (
            .COUT (\CLMS_94_241/ntCYC ),
            .S (\CLMS_94_241/ntY2 ),
            .CIN (\CLMS_94_241/ntCYB ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/color_bar_m0/h_cnt [6] ),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/color_bar_m0/N226 ),
            .I4 (_N194),
            .ID (1'b0));
	// ../source/sources_1/color_bar.v:205

    V_LUT5CARRY /* video_timing_data_m0/color_bar_m0/h_cnt[7]/opit_0_inv_A2Q21/FYD/V_FYSC */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_94_241/FYD/V_FYSC  (
            .COUT (\video_timing_data_m0/color_bar_m0/_N1166 ),
            .S (\CLMS_94_241/ntY3 ),
            .CIN (\CLMS_94_241/ntCYC ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/color_bar_m0/h_cnt [7] ),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/color_bar_m0/N226 ),
            .I4 (_N194),
            .ID (1'b0));
	// ../source/sources_1/color_bar.v:205

    V_BUF \CLMS_94_241/RSMUX/V_BUF  (
            .Z (_N99),
            .I (_N100));
	// ../source/sources_1/color_bar.v:205

    V_BUF \CLMS_94_245/CEMUX/V_BUF  (
            .Z (\CLMS_94_245/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/color_bar.v:205

    V_FFASYN /* video_timing_data_m0/color_bar_m0/h_cnt[9]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_245/FF0/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/h_cnt [8] ),
            .CE (\CLMS_94_245/ntCECO ),
            .CK (video_clk),
            .D (\CLMS_94_245/ntY0 ),
            .SR (\CLMS_94_245/ntRSCO ));
	// ../source/sources_1/color_bar.v:205

    V_FFASYN /* video_timing_data_m0/color_bar_m0/h_cnt[9]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_245/FF1/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/h_cnt [9] ),
            .CE (\CLMS_94_245/ntCECO ),
            .CK (video_clk),
            .D (\CLMS_94_245/ntY1 ),
            .SR (\CLMS_94_245/ntRSCO ));
	// ../source/sources_1/color_bar.v:205

    V_FFASYN /* video_timing_data_m0/color_bar_m0/h_cnt[11]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_245/FF2/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/h_cnt [10] ),
            .CE (\CLMS_94_245/ntCECO ),
            .CK (video_clk),
            .D (\CLMS_94_245/ntY2 ),
            .SR (\CLMS_94_245/ntRSCO ));
	// ../source/sources_1/color_bar.v:205

    V_FFASYN /* video_timing_data_m0/color_bar_m0/h_cnt[11]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_245/FF3/FF  (
            .Q (\video_timing_data_m0/color_bar_m0/h_cnt [11] ),
            .CE (\CLMS_94_245/ntCECO ),
            .CK (video_clk),
            .D (\CLMS_94_245/ntY3 ),
            .SR (\CLMS_94_245/ntRSCO ));
	// ../source/sources_1/color_bar.v:205

    V_LUT5CARRY /* video_timing_data_m0/color_bar_m0/h_cnt[9]/opit_0_inv_A2Q21/FYA/V_FYS */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_94_245/FYA/V_FYS  (
            .COUT (\CLMS_94_245/ntCYA ),
            .S (\CLMS_94_245/ntY0 ),
            .CIN (\video_timing_data_m0/color_bar_m0/_N1166 ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/color_bar_m0/h_cnt [8] ),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/color_bar_m0/N226 ),
            .I4 (_N194),
            .ID (1'b0));
	// ../source/sources_1/color_bar.v:205

    V_LUT5CARRY /* video_timing_data_m0/color_bar_m0/h_cnt[9]/opit_0_inv_A2Q21/FYB/V_FYSC */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_94_245/FYB/V_FYSC  (
            .COUT (\CLMS_94_245/ntCYB ),
            .S (\CLMS_94_245/ntY1 ),
            .CIN (\CLMS_94_245/ntCYA ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/color_bar_m0/h_cnt [9] ),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/color_bar_m0/N226 ),
            .I4 (_N194),
            .ID (1'b0));
	// ../source/sources_1/color_bar.v:205

    V_LUT5CARRY /* video_timing_data_m0/color_bar_m0/h_cnt[11]/opit_0_inv_A2Q21/FYC/V_FYS */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_94_245/FYC/V_FYS  (
            .COUT (\CLMS_94_245/ntCYC ),
            .S (\CLMS_94_245/ntY2 ),
            .CIN (\CLMS_94_245/ntCYB ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/color_bar_m0/h_cnt [10] ),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/color_bar_m0/N226 ),
            .I4 (_N194),
            .ID (1'b0));
	// ../source/sources_1/color_bar.v:205

    V_LUT5CARRY /* video_timing_data_m0/color_bar_m0/h_cnt[11]/opit_0_inv_A2Q21/FYD/V_FYSC */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_94_245/FYD/V_FYSC  (
            .COUT (),
            .S (\CLMS_94_245/ntY3 ),
            .CIN (\CLMS_94_245/ntCYC ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/color_bar_m0/h_cnt [11] ),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/color_bar_m0/N226 ),
            .I4 (_N194),
            .ID (1'b0));
	// ../source/sources_1/color_bar.v:205

    V_BUF \CLMS_94_245/RSMUX/V_BUF  (
            .Z (\CLMS_94_245/ntRSCO ),
            .I (_N99));
	// ../source/sources_1/color_bar.v:205

    V_BUF \CLMS_94_249/CEMUX/V_BUF  (
            .Z (\CLMS_94_249/ntCECO ),
            .I (nt_rst_n));
	// ../source/sources_1/video_timing_data.v:63

    V_FFSYN /* video_timing_data_m0/video_hs_d1/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_249/FF0/FF  (
            .Q (hdmi_hs),
            .CE (\CLMS_94_249/ntCECO ),
            .CK (video_clk),
            .D (\video_timing_data_m0/video_hs_d0 ),
            .SR (\CLMS_94_249/ntRSCO ));
	// ../source/sources_1/video_timing_data.v:63

    V_LUT5 /* video_timing_data_m0/color_bar_m0/N241_16/gateop_perm/FYA/FYS */ #(
            .INIT(32'b00000000010000000000000000000000))
        \CLMS_94_249/FYA/FYS  (
            .Y (\video_timing_data_m0/color_bar_m0/_N3299 ),
            .I0 (\video_timing_data_m0/color_bar_m0/h_cnt [6] ),
            .I1 (\video_timing_data_m0/color_bar_m0/h_cnt [7] ),
            .I2 (\video_timing_data_m0/color_bar_m0/h_cnt [2] ),
            .I3 (\video_timing_data_m0/color_bar_m0/h_cnt [5] ),
            .I4 (\video_timing_data_m0/color_bar_m0/_N2586 ));
	// LUT = (~I0 & I1 & I2 & ~I3 & I4) ;

    V_LUT5 /* video_timing_data_m0/color_bar_m0/N226_9/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b01000000010000000000000000000000))
        \CLMS_94_249/FYB/FYSC  (
            .Y (\video_timing_data_m0/color_bar_m0/_N3294 ),
            .I0 (\video_timing_data_m0/color_bar_m0/h_cnt [2] ),
            .I1 (\video_timing_data_m0/color_bar_m0/h_cnt [10] ),
            .I2 (\video_timing_data_m0/color_bar_m0/h_cnt [9] ),
            .I3 (1'b0),
            .I4 (\video_timing_data_m0/color_bar_m0/_N2598 ));
	// LUT = (~I0 & I1 & I2 & I4) ;

    V_LUT5 /* video_timing_data_m0/color_bar_m0/N241_2/gateop_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000000000000011111111))
        \CLMS_94_249/FYC/FYS  (
            .Y (\video_timing_data_m0/color_bar_m0/_N2586 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\video_timing_data_m0/color_bar_m0/h_cnt [10] ),
            .I4 (\video_timing_data_m0/color_bar_m0/h_cnt [9] ));
	// LUT = (~I3 & ~I4) ;

    V_LUT5 /* video_timing_data_m0/color_bar_m0/N232_4/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000001000100010001000))
        \CLMS_94_249/FYD/FYSC  (
            .Y (\video_timing_data_m0/color_bar_m0/_N2598 ),
            .I0 (\video_timing_data_m0/color_bar_m0/h_cnt [6] ),
            .I1 (\video_timing_data_m0/color_bar_m0/h_cnt [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\video_timing_data_m0/color_bar_m0/h_cnt [7] ));
	// LUT = (I0 & I1 & ~I4) ;

    V_BUF \CLMS_94_249/RSMUX/V_BUF  (
            .Z (\CLMS_94_249/ntRSCO ),
            .I (1'b0));
	// ../source/sources_1/video_timing_data.v:63

    V_BUF \CLMS_94_261/CEMUX/V_BUF  (
            .Z (\CLMS_94_261/ntCECO ),
            .I (1'b1));
	// ../source/sources_1/video_timing_data.v:83

    V_FFASYN /* video_timing_data_m0/vout_data_r[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_261/FF0/FF  (
            .Q (vout_data[0]),
            .CE (\CLMS_94_261/ntCECO ),
            .CK (video_clk),
            .D (\CLMS_94_261/ntY0 ),
            .SR (\CLMS_94_261/ntRSCO ));
	// ../source/sources_1/video_timing_data.v:83

    V_FFASYN /* video_timing_data_m0/vout_data_r[5]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_261/FF1/FF  (
            .Q (vout_data[5]),
            .CE (\CLMS_94_261/ntCECO ),
            .CK (video_clk),
            .D (\CLMS_94_261/ntY1 ),
            .SR (\CLMS_94_261/ntRSCO ));
	// ../source/sources_1/video_timing_data.v:83

    V_FFASYN /* video_timing_data_m0/vout_data_r[3]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_261/FF2/FF  (
            .Q (vout_data[3]),
            .CE (\CLMS_94_261/ntCECO ),
            .CK (video_clk),
            .D (\CLMS_94_261/ntY2 ),
            .SR (\CLMS_94_261/ntRSCO ));
	// ../source/sources_1/video_timing_data.v:83

    V_FFASYN /* video_timing_data_m0/vout_data_r[2]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_261/FF3/FF  (
            .Q (vout_data[2]),
            .CE (\CLMS_94_261/ntCECO ),
            .CK (video_clk),
            .D (\CLMS_94_261/ntY3 ),
            .SR (\CLMS_94_261/ntRSCO ));
	// ../source/sources_1/video_timing_data.v:83

    V_LUT5 /* video_timing_data_m0/vout_data_r[0]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_94_261/FYA/FYS  (
            .Y (\CLMS_94_261/ntY0 ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/video_de_d0 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (read_data[8]));
	// LUT = (I1 & I4) ;
	// ../source/sources_1/video_timing_data.v:83

    V_LUT5 /* video_timing_data_m0/vout_data_r[5]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_94_261/FYB/FYSC  (
            .Y (\CLMS_94_261/ntY1 ),
            .I0 (1'b0),
            .I1 (\video_timing_data_m0/video_de_d0 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (read_data[13]));
	// LUT = (I1 & I4) ;
	// ../source/sources_1/video_timing_data.v:83

    V_LUT5 /* video_timing_data_m0/vout_data_r[3]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_94_261/FYC/FYS  (
            .Y (\CLMS_94_261/ntY2 ),
            .I0 (\video_timing_data_m0/video_de_d0 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (read_data[11]));
	// LUT = (I0 & I4) ;
	// ../source/sources_1/video_timing_data.v:83

    V_LUT5 /* video_timing_data_m0/vout_data_r[2]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_94_261/FYD/FYSC  (
            .Y (\CLMS_94_261/ntY3 ),
            .I0 (\video_timing_data_m0/video_de_d0 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (read_data[10]));
	// LUT = (I0 & I4) ;
	// ../source/sources_1/video_timing_data.v:83

    V_INV \CLMS_94_261/LRSPOLMUX/V_INV  (
            .Z (\CLMS_94_261/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/video_timing_data.v:83

    V_BUF \CLMS_94_261/RSMUX/V_BUF  (
            .Z (\CLMS_94_261/ntRSCO ),
            .I (\CLMS_94_261/ntRS_P ));
	// ../source/sources_1/video_timing_data.v:83

    V_BUF \CLMS_94_265/CEMUX/V_BUF  (
            .Z (\CLMS_94_265/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encb/q_m_reg[8]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_265/FF0/FF  (
            .Q (\dvi_encoder_m0/encb/q_m_reg [8] ),
            .CE (\CLMS_94_265/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMS_94_265/ntY0 ),
            .SR (\CLMS_94_265/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encb/de_reg/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_265/FF1/FF  (
            .Q (\dvi_encoder_m0/encb/de_reg ),
            .CE (\CLMS_94_265/ntCECO ),
            .CK (video_clk_out),
            .D (\dvi_encoder_m0/encb/de_q ),
            .SR (\CLMS_94_265/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encb/de_q/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_265/FF2/FF  (
            .Q (\dvi_encoder_m0/encb/de_q ),
            .CE (\CLMS_94_265/ntCECO ),
            .CK (video_clk_out),
            .D (hdmi_de),
            .SR (\CLMS_94_265/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encb/din_q[0]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_265/FF3/FF  (
            .Q (\dvi_encoder_m0/encb/din_q [0] ),
            .CE (\CLMS_94_265/ntCECO ),
            .CK (video_clk_out),
            .D (vout_data[0]),
            .SR (\CLMS_94_265/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_LUT5 /* dvi_encoder_m0/encb/q_m_reg[8]/opit_0_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00000000010101010000000001110101))
        \CLMS_94_265/FYA/FYS  (
            .Y (\CLMS_94_265/ntY0 ),
            .I0 (\dvi_encoder_m0/encb/n1d [2] ),
            .I1 (\dvi_encoder_m0/encb/n1d [1] ),
            .I2 (\dvi_encoder_m0/encb/din_q [0] ),
            .I3 (\dvi_encoder_m0/encb/n1d [3] ),
            .I4 (\dvi_encoder_m0/encb/n1d [0] ));
	// LUT = (~I1 & I2 & ~I3 & ~I4) | (~I0 & ~I3) ;
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* dvi_encoder_m0/encb/N365_sum0_3/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b10011001100110010110011001100110))
        \CLMS_94_265/FYB/FYSC  (
            .Y (\dvi_encoder_m0/encb/N365 [0] ),
            .I0 (vout_data[3]),
            .I1 (vout_data[2]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (vout_data[0]));
	// LUT = (I0 & ~I1 & ~I4) | (~I0 & I1 & ~I4) | (~I0 & ~I1 & I4) | (I0 & I1 & I4) ;

    V_LUT5 /* dvi_encoder_m0/encb/N368_maj0_3/gateop_perm/FYC/FYS */ #(
            .INIT(32'b11101110111011101000100010001000))
        \CLMS_94_265/FYC/FYS  (
            .Y (\dvi_encoder_m0/encb/N368 [1] ),
            .I0 (vout_data[4]),
            .I1 (vout_data[1]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (vout_data[5]));
	// LUT = (I1 & I4) | (I0 & I4) | (I0 & I1) ;

    V_LUT5 /* dvi_encoder_m0/encb/N365_maj0_3/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b11101110111011101000100010001000))
        \CLMS_94_265/FYD/FYSC  (
            .Y (\dvi_encoder_m0/encb/N365 [1] ),
            .I0 (vout_data[3]),
            .I1 (vout_data[2]),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (vout_data[0]));
	// LUT = (I1 & I4) | (I0 & I4) | (I0 & I1) ;

    V_BUF \CLMS_94_265/RSMUX/V_BUF  (
            .Z (\CLMS_94_265/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:65

    V_BUF \CLMS_94_273/CEMUX/V_BUF  (
            .Z (\CLMS_94_273/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encb/c0_reg/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_94_273/FF0/FF  (
            .Q (\dvi_encoder_m0/encb/N157 [0] ),
            .CE (\CLMS_94_273/ntCECO ),
            .CK (video_clk_out),
            .D (\dvi_encoder_m0/encb/c0_q ),
            .SR (\CLMS_94_273/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_LUT5CARRY /* dvi_encoder_m0/encb/N94.eq_0/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_94_273/FYA/V_FYS  (
            .COUT (\CLMS_94_273/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (\dvi_encoder_m0/encb/nb7 [0] ),
            .I1 (\dvi_encoder_m0/encb/nb7 [0] ),
            .I2 (\dvi_encoder_m0/encb/n1q_m [1] ),
            .I3 (\dvi_encoder_m0/encb/n0q_m [1] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:121

    V_LUT5CARRY /* dvi_encoder_m0/encb/N94.eq_0/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_94_273/FYB/V_FYSC  (
            .COUT (_N1),
            .S (),
            .CIN (\CLMS_94_273/ntCYA ),
            .I0 (\dvi_encoder_m0/encb/n1q_m [2] ),
            .I1 (\dvi_encoder_m0/encb/n0q_m [2] ),
            .I2 (\dvi_encoder_m0/encb/n1q_m [3] ),
            .I3 (\dvi_encoder_m0/encb/n0q_m [3] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:121

    V_LUT5 /* dvi_encoder_m0/encb/N243_7[1]/gateop_perm/FYC/FYS */ #(
            .INIT(32'b11001100101010101100110011001100))
        \CLMS_94_273/FYC/FYS  (
            .Y (\dvi_encoder_m0/encb/nb9 [1] ),
            .I0 (\dvi_encoder_m0/encb/n0q_m [1] ),
            .I1 (\dvi_encoder_m0/encb/n1q_m [1] ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encb/q_m_reg [8] ),
            .I4 (\dvi_encoder_m0/encb/N228 ));
	// LUT = (I1 & ~I4) | (I0 & ~I3 & I4) | (I1 & I3) ;

    V_BUF \CLMS_94_273/RSMUX/V_BUF  (
            .Z (\CLMS_94_273/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* dvi_encoder_m0/encb/N243_7[3]/gateop_perm/FYA/FYS */ #(
            .INIT(32'b10101010111011101010101000100010))
        \CLMS_94_277/FYA/FYS  (
            .Y (\dvi_encoder_m0/encb/nb9 [3] ),
            .I0 (\dvi_encoder_m0/encb/n1q_m [3] ),
            .I1 (\dvi_encoder_m0/encb/N228 ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encb/q_m_reg [8] ),
            .I4 (\dvi_encoder_m0/encb/n0q_m [3] ));
	// LUT = (I1 & ~I3 & I4) | (I0 & I3) | (I0 & ~I1) ;

    V_LUT5 /* dvi_encoder_m0/encb/N243_7[2]/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b11100100111001001111000011110000))
        \CLMS_94_277/FYB/FYSC  (
            .Y (\dvi_encoder_m0/encb/nb9 [2] ),
            .I0 (\dvi_encoder_m0/encb/q_m_reg [8] ),
            .I1 (\dvi_encoder_m0/encb/n0q_m [2] ),
            .I2 (\dvi_encoder_m0/encb/n1q_m [2] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encb/N228 ));
	// LUT = (I2 & ~I4) | (~I0 & I1 & I4) | (I0 & I2) ;

    V_LUT5 /* dvi_encoder_m0/encb/N243_4[3]/gateop_perm/FYC/FYS */ #(
            .INIT(32'b11001100110011001110111001000100))
        \CLMS_94_277/FYC/FYS  (
            .Y (\dvi_encoder_m0/encb/nb7 [3] ),
            .I0 (\dvi_encoder_m0/encb/N228 ),
            .I1 (\dvi_encoder_m0/encb/n0q_m [3] ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encb/n1q_m [3] ),
            .I4 (\dvi_encoder_m0/encb/q_m_reg [8] ));
	// LUT = (I0 & I3 & ~I4) | (I1 & I4) | (~I0 & I1) ;

    V_LUT5 /* dvi_encoder_m0/encb/N243_4[1]/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b10101010110011001010101010101010))
        \CLMS_94_277/FYD/FYSC  (
            .Y (\dvi_encoder_m0/encb/nb7 [1] ),
            .I0 (\dvi_encoder_m0/encb/n0q_m [1] ),
            .I1 (\dvi_encoder_m0/encb/n1q_m [1] ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encb/q_m_reg [8] ),
            .I4 (\dvi_encoder_m0/encb/N228 ));
	// LUT = (I0 & ~I4) | (I1 & ~I3 & I4) | (I0 & I3) ;

    V_LUT5CARRY /* dvi_encoder_m0/encb/N245_8.fsub_2/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_94_281/FYA/V_FYS  (
            .COUT (\CLMS_94_281/ntCYA ),
            .S (\dvi_encoder_m0/encb/nb2 [1] ),
            .CIN (1'b0),
            .I0 (\dvi_encoder_m0/encb/nb4 [1] ),
            .I1 (\dvi_encoder_m0/encb/nb3 [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N195),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encb/N245_8.fsub_2/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b00101101110100101101111100001101), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_94_281/FYB/V_FYSC  (
            .COUT (\CLMS_94_281/ntCYB ),
            .S (\dvi_encoder_m0/encb/nb2 [2] ),
            .CIN (\CLMS_94_281/ntCYA ),
            .I0 (\dvi_encoder_m0/encb/nb4 [1] ),
            .I1 (\dvi_encoder_m0/encb/nb3 [1] ),
            .I2 (\dvi_encoder_m0/encb/nb4 [2] ),
            .I3 (\dvi_encoder_m0/encb/nb3 [2] ),
            .I4 (_N171),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encb/N245_8.fsub_4/gateop_A2/FYC/V_FYS */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_94_281/FYC/V_FYS  (
            .COUT (\CLMS_94_281/ntCYC ),
            .S (\dvi_encoder_m0/encb/nb2 [3] ),
            .CIN (\CLMS_94_281/ntCYB ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encb/nb4 [3] ),
            .I2 (\dvi_encoder_m0/encb/nb3 [3] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encb/nb3 [3] ),
            .ID (1'b0));

    V_LUT5CARRY /* dvi_encoder_m0/encb/N245_8.fsub_4/gateop_A2/FYD/V_FYSC */ #(
            .INIT(32'b01010101010101011111111111111111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_94_281/FYD/V_FYSC  (
            .COUT (),
            .S (\dvi_encoder_m0/encb/nb2 [4] ),
            .CIN (\CLMS_94_281/ntCYC ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (_N171),
            .ID (1'b0));

    V_LUT5 /* dvi_encoder_m0/encr/N243_4[3]/gateop_perm/FYA/FYS */ #(
            .INIT(32'b11101110010001001111111100000000))
        \CLMS_94_293/FYA/FYS  (
            .Y (\dvi_encoder_m0/encr/nb7 [3] ),
            .I0 (\dvi_encoder_m0/encr/q_m_reg [8] ),
            .I1 (\dvi_encoder_m0/encr/n1q_m [3] ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encr/n0q_m [3] ),
            .I4 (\dvi_encoder_m0/encr/N228 ));
	// LUT = (I3 & ~I4) | (~I0 & I1 & I4) | (I0 & I3) ;

    V_LUT5 /* dvi_encoder_m0/encr/N243_7[3]/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b11101110010001001111111100000000))
        \CLMS_94_293/FYB/FYSC  (
            .Y (\dvi_encoder_m0/encr/nb9 [3] ),
            .I0 (\dvi_encoder_m0/encr/q_m_reg [8] ),
            .I1 (\dvi_encoder_m0/encr/n0q_m [3] ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encr/n1q_m [3] ),
            .I4 (\dvi_encoder_m0/encr/N228 ));
	// LUT = (I3 & ~I4) | (~I0 & I1 & I4) | (I0 & I3) ;

    V_LUT5 /* dvi_encoder_m0/encr/N243_7[2]/gateop_perm/FYA/FYS */ #(
            .INIT(32'b11101110010001001111111100000000))
        \CLMS_94_297/FYA/FYS  (
            .Y (\dvi_encoder_m0/encr/nb9 [2] ),
            .I0 (\dvi_encoder_m0/encr/q_m_reg [8] ),
            .I1 (\dvi_encoder_m0/encr/n0q_m [2] ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encr/n1q_m [2] ),
            .I4 (\dvi_encoder_m0/encr/N228 ));
	// LUT = (I3 & ~I4) | (~I0 & I1 & I4) | (I0 & I3) ;

    V_LUT5 /* dvi_encoder_m0/encr/N243_4[2]/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b11001100101010101100110011001100))
        \CLMS_94_297/FYB/FYSC  (
            .Y (\dvi_encoder_m0/encr/nb7 [2] ),
            .I0 (\dvi_encoder_m0/encr/n1q_m [2] ),
            .I1 (\dvi_encoder_m0/encr/n0q_m [2] ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encr/q_m_reg [8] ),
            .I4 (\dvi_encoder_m0/encr/N228 ));
	// LUT = (I1 & ~I4) | (I0 & ~I3 & I4) | (I1 & I3) ;

    V_LUT5 /* dvi_encoder_m0/encr/N172_5/gateop_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000000000000000000001))
        \CLMS_94_297/FYC/FYS  (
            .Y (\dvi_encoder_m0/encr/N172 ),
            .I0 (\dvi_encoder_m0/encr/cnt [2] ),
            .I1 (\dvi_encoder_m0/encr/nb1 [0] ),
            .I2 (\dvi_encoder_m0/encr/cnt [1] ),
            .I3 (\dvi_encoder_m0/encr/cnt [3] ),
            .I4 (\dvi_encoder_m0/encr/cnt [4] ));
	// LUT = (~I0 & ~I1 & ~I2 & ~I3 & ~I4) ;

    V_LUT5 /* dvi_encoder_m0/encr/N135_sum3_4/gateop_perm/FYA/FYS */ #(
            .INIT(32'b00001111000011110000111100011110))
        \CLMS_94_317/FYA/FYS  (
            .Y (\dvi_encoder_m0/encr/_N689 ),
            .I0 (\dvi_encoder_m0/encr/cnt [2] ),
            .I1 (\dvi_encoder_m0/encr/q_m_reg [8] ),
            .I2 (\dvi_encoder_m0/encr/cnt [4] ),
            .I3 (\dvi_encoder_m0/encr/cnt [1] ),
            .I4 (\dvi_encoder_m0/encr/cnt [3] ));
	// LUT = (~I0 & ~I1 & I2 & ~I3 & ~I4) | (~I2 & I4) | (~I2 & I3) | (I1 & ~I2) | (I0 & ~I2) ;

    V_LUT5 /* dvi_encoder_m0/encr/N245_3[2]/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b11110011111000101100000011010001))
        \CLMS_94_317/FYB/FYSC  (
            .Y (\dvi_encoder_m0/encr/nb1 [2] ),
            .I0 (\dvi_encoder_m0/encr/q_m_reg [8] ),
            .I1 (\dvi_encoder_m0/encr/N229 ),
            .I2 (\dvi_encoder_m0/encr/N125 [2] ),
            .I3 (\dvi_encoder_m0/encr/cnt [1] ),
            .I4 (\dvi_encoder_m0/encr/cnt [2] ));
	// LUT = (~I0 & ~I1 & ~I3 & ~I4) | (~I1 & I3 & I4) | (I0 & ~I1 & I4) | (I1 & I2) ;

    V_LUT5M /* dvi_encoder_m0/encr/N245_3[4]/gateop/FYC/V_FYS */ #(
            .INIT(32'b10001101000011111000110100001111))
        \CLMS_94_317/FYC/V_FYS  (
            .Z (\dvi_encoder_m0/encr/nb1 [4] ),
            .I0 (_N9),
            .I1 (\dvi_encoder_m0/encr/N125 [4] ),
            .I2 (\dvi_encoder_m0/encr/_N689 ),
            .I3 (\dvi_encoder_m0/encb/de_reg ),
            .I4 (\dvi_encoder_m0/encr/cnt [4] ),
            .ID (_N8));

    V_LUT5M /* dvi_encoder_m0/encr/N245_3[3]/gateop/FYD/V_FYSC */ #(
            .INIT(32'b10101010101010101100110011001001))
        \CLMS_94_317/FYD/V_FYSC  (
            .Z (\dvi_encoder_m0/encr/nb1 [3] ),
            .I0 (\dvi_encoder_m0/encr/N125 [3] ),
            .I1 (\dvi_encoder_m0/encr/cnt [3] ),
            .I2 (\dvi_encoder_m0/encr/cnt [2] ),
            .I3 (\dvi_encoder_m0/encr/q_m_reg [8] ),
            .I4 (\dvi_encoder_m0/encr/N229 ),
            .ID (\dvi_encoder_m0/encr/cnt [1] ));

    V_LUT5 /* u_aq_axi_master/N347_15/gateop_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000000000000000010001))
        \CLMS_102_85/FYA/FYS  (
            .Y (\u_aq_axi_master/_N3413 ),
            .I0 (\u_aq_axi_master/DEBUG [23] ),
            .I1 (\u_aq_axi_master/DEBUG [24] ),
            .I2 (1'b0),
            .I3 (\u_aq_axi_master/DEBUG [22] ),
            .I4 (\u_aq_axi_master/DEBUG [21] ));
	// LUT = (~I0 & ~I1 & ~I3 & ~I4) ;

    V_BUF \CLMS_102_93/CEMUX/V_BUF  (
            .Z (\CLMS_102_93/ntCECO ),
            .I (\frame_read_write_m0/frame_fifo_write_m0/N177 ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[18]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_102_93/FF0/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [18] ),
            .CE (\CLMS_102_93/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_102_93/ntY0 ),
            .SR (\CLMS_102_93/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[17]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_102_93/FF1/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [17] ),
            .CE (\CLMS_102_93/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_102_93/ntY1 ),
            .SR (\CLMS_102_93/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[16]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_102_93/FF2/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [16] ),
            .CE (\CLMS_102_93/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_102_93/ntY2 ),
            .SR (\CLMS_102_93/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_FFASYN /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[15]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_102_93/FF3/FF  (
            .Q (\frame_read_write_m0/frame_fifo_write_m0/write_cnt [15] ),
            .CE (\CLMS_102_93/ntCECO ),
            .CK (ntclkbufg_1),
            .D (\CLMS_102_93/ntY3 ),
            .SR (\CLMS_102_93/ntRSCO ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[18]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b10100000101000000000000000000000))
        \CLMS_102_93/FYA/FYS  (
            .Y (\CLMS_102_93/ntY0 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ),
            .I1 (1'b0),
            .I2 (wr_burst_finish),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/N78 [18] ));
	// LUT = (I0 & I2 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[17]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMS_102_93/FYB/FYSC  (
            .Y (\CLMS_102_93/ntY1 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/N78 [17] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (wr_burst_finish));
	// LUT = (I0 & I1 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[16]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMS_102_93/FYC/FYS  (
            .Y (\CLMS_102_93/ntY2 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/N78 [16] ),
            .I1 (wr_burst_finish),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ));
	// LUT = (I0 & I1 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* frame_read_write_m0/frame_fifo_write_m0/write_cnt[15]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMS_102_93/FYD/FYSC  (
            .Y (\CLMS_102_93/ntY3 ),
            .I0 (\frame_read_write_m0/frame_fifo_write_m0/state_3 ),
            .I1 (\frame_read_write_m0/frame_fifo_write_m0/N78 [15] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (wr_burst_finish));
	// LUT = (I0 & I1 & I4) ;
	// ../source/sources_1/frame_fifo_write.v:106

    V_INV \CLMS_102_93/LRSPOLMUX/V_INV  (
            .Z (\CLMS_102_93/ntRS_P ),
            .I (nt_rst_n));
	// ../source/sources_1/frame_fifo_write.v:106

    V_BUF \CLMS_102_93/RSMUX/V_BUF  (
            .Z (\CLMS_102_93/ntRSCO ),
            .I (\CLMS_102_93/ntRS_P ));
	// ../source/sources_1/frame_fifo_write.v:106

    V_LUT5 /* dvi_encoder_m0/encb/N351_sum0_3/gateop_perm/FYA/FYS */ #(
            .INIT(32'b10011001100110010110011001100110))
        \CLMS_102_269/FYA/FYS  (
            .Y (\dvi_encoder_m0/encb/N351 [0] ),
            .I0 (\dvi_encoder_m0/encb/din_q [0] ),
            .I1 (\dvi_encoder_m0/encb/din_q [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encb/decision1 ));
	// LUT = (I0 & ~I1 & ~I4) | (~I0 & I1 & ~I4) | (~I0 & ~I1 & I4) | (I0 & I1 & I4) ;

    V_BUF \CLMS_102_273/CEMUX/V_BUF  (
            .Z (\CLMS_102_273/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encb/q_m_reg[7]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_102_273/FF0/FF  (
            .Q (\dvi_encoder_m0/encb/q_m_reg [7] ),
            .CE (\CLMS_102_273/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMS_102_273/ntY0 ),
            .SR (\CLMS_102_273/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encb/din_q[3]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_102_273/FF1/FF  (
            .Q (\dvi_encoder_m0/encb/din_q [3] ),
            .CE (\CLMS_102_273/ntCECO ),
            .CK (video_clk_out),
            .D (vout_data[3]),
            .SR (\CLMS_102_273/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_LUT5 /* dvi_encoder_m0/encb/q_m_reg[7]/opit_0_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMS_102_273/FYA/FYS  (
            .Y (\CLMS_102_273/ntY0 ),
            .I0 (\dvi_encoder_m0/encb/din_q [6] ),
            .I1 (\dvi_encoder_m0/encb/din_q [7] ),
            .I2 (\dvi_encoder_m0/encb/din_q [5] ),
            .I3 (\dvi_encoder_m0/encb/q_m [4] ),
            .I4 (\dvi_encoder_m0/encb/decision1 ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* dvi_encoder_m0/encb/N354_maj0_3/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b10111101110110110010010001000010))
        \CLMS_102_273/FYB/FYSC  (
            .Y (\dvi_encoder_m0/encb/N354 [1] ),
            .I0 (\dvi_encoder_m0/encb/decision1 ),
            .I1 (\dvi_encoder_m0/encb/din_q [5] ),
            .I2 (\dvi_encoder_m0/encb/din_q [0] ),
            .I3 (\dvi_encoder_m0/encb/din_q [1] ),
            .I4 (\dvi_encoder_m0/encb/q_m [4] ));
	// LUT = (~I0 & ~I1 & I4) | (I0 & I1 & I4) | (I0 & ~I1 & ~I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (~I0 & I1 & ~I2 & I3) | (I0 & ~I1 & I2 & I3) ;

    V_LUT5 /* dvi_encoder_m0/encb/N74_1_maj0_3/gateop_perm/FYC/FYS */ #(
            .INIT(32'b11110110011011110000011001100000))
        \CLMS_102_273/FYC/FYS  (
            .Y (\dvi_encoder_m0/encb/_N465 ),
            .I0 (\dvi_encoder_m0/encb/N354 [0] ),
            .I1 (\dvi_encoder_m0/encb/N351 [0] ),
            .I2 (\dvi_encoder_m0/encb/decision1 ),
            .I3 (\dvi_encoder_m0/encb/din_q [7] ),
            .I4 (\dvi_encoder_m0/encb/q_m [6] ));
	// LUT = (~I2 & ~I3 & I4) | (I2 & I3 & I4) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) ;

    V_LUT5 /* dvi_encoder_m0/encb/N354_sum0_3/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b11000011001111001100001100111100))
        \CLMS_102_273/FYD/FYSC  (
            .Y (\dvi_encoder_m0/encb/N354 [0] ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encb/din_q [5] ),
            .I2 (\dvi_encoder_m0/encb/din_q [0] ),
            .I3 (\dvi_encoder_m0/encb/din_q [1] ),
            .I4 (1'b0));
	// LUT = (I1 & ~I2 & ~I3) | (~I1 & I2 & ~I3) | (~I1 & ~I2 & I3) | (I1 & I2 & I3) ;

    V_BUF \CLMS_102_273/RSMUX/V_BUF  (
            .Z (\CLMS_102_273/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:135

    V_BUF \CLMS_102_285/CEMUX/V_BUF  (
            .Z (\CLMS_102_285/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[4]/opit_0_L5Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_102_285/FF0/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [4] ),
            .CE (\CLMS_102_285/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMS_102_285/ntY0 ),
            .SR (\CLMS_102_285/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[4]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_102_285/FF2/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [4] ),
            .CE (\CLMS_102_285/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMS_102_285/ntY2 ),
            .SR (\CLMS_102_285/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[4]/opit_0_L5Q/FYA/FYS */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_102_285/FYA/FYS  (
            .Y (\CLMS_102_285/ntY0 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/blue [9] ));
	// LUT = (I0 & I4) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[4]/opit_0_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_102_285/FYC/FYS  (
            .Y (\CLMS_102_285/ntY2 ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/blue [8] ));
	// LUT = (I1 & I4) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMS_102_285/RSMUX/V_BUF  (
            .Z (\CLMS_102_285/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMS_102_289/CEMUX/V_BUF  (
            .Z (\CLMS_102_289/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_102_289/FF0/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [3] ),
            .CE (\CLMS_102_289/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMS_102_289/ntY0 ),
            .SR (\CLMS_102_289/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11111010111110100101000001010000))
        \CLMS_102_289/FYA/FYS  (
            .Y (\CLMS_102_289/ntY0 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I1 (1'b0),
            .I2 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [4] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/blue [7] ));
	// LUT = (I0 & I4) | (~I0 & I2) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMS_102_289/RSMUX/V_BUF  (
            .Z (\CLMS_102_289/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5CARRY /* dvi_encoder_m0/encr/N97.lt_0/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b00100000111100100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_102_301/FYA/V_FYS  (
            .COUT (\CLMS_102_301/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (\dvi_encoder_m0/encr/nb3 [0] ),
            .I1 (\dvi_encoder_m0/encr/nb3 [0] ),
            .I2 (\dvi_encoder_m0/encr/n1q_m [1] ),
            .I3 (\dvi_encoder_m0/encr/n0q_m [1] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:125

    V_LUT5CARRY /* dvi_encoder_m0/encr/N97.lt_0/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b00100000111100101001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_102_301/FYB/V_FYSC  (
            .COUT (_N8),
            .S (),
            .CIN (\CLMS_102_301/ntCYA ),
            .I0 (\dvi_encoder_m0/encr/n1q_m [2] ),
            .I1 (\dvi_encoder_m0/encr/n0q_m [2] ),
            .I2 (\dvi_encoder_m0/encr/n1q_m [3] ),
            .I3 (\dvi_encoder_m0/encr/n0q_m [3] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:125

    V_LUT5 /* dvi_encoder_m0/encr/N101/gateop_perm/FYA/FYS */ #(
            .INIT(32'b11111010111110100000101000001010))
        \CLMS_102_317/FYA/FYS  (
            .Y (\dvi_encoder_m0/encr/decision3 ),
            .I0 (_N8),
            .I1 (1'b0),
            .I2 (\dvi_encoder_m0/encr/cnt [4] ),
            .I3 (1'b0),
            .I4 (_N9));
	// LUT = (I2 & I4) | (I0 & ~I2) ;
	// ../source/dvi_tx/encode.v:125

    V_BUF \CLMS_102_321/CEMUX/V_BUF  (
            .Z (\CLMS_102_321/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encr/dout[9]/opit_0_inv_MUX4TO1Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_102_321/FF0/FF  (
            .Q (\dvi_encoder_m0/green [9] ),
            .CE (\CLMS_102_321/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMS_102_321/ntY0 ),
            .SR (_N59));
	// ../source/dvi_tx/encode.v:151

    V_LUT5M /* dvi_encoder_m0/encr/dout[9]/opit_0_inv_MUX4TO1Q/FYA/V_FYS */ #(
            .INIT(32'b00100011111011110010001111101111))
        \CLMS_102_321/FYA/V_FYS  (
            .Z (\CLMS_102_321/ntY0 ),
            .I0 (_N9),
            .I1 (\dvi_encoder_m0/encr/N228 ),
            .I2 (\dvi_encoder_m0/encb/de_reg ),
            .I3 (\dvi_encoder_m0/encr/q_m_reg [8] ),
            .I4 (\dvi_encoder_m0/encr/cnt [4] ),
            .ID (_N8));
	// ../source/dvi_tx/encode.v:151

    V_INV \CLMS_102_321/LRSPOLMUX/V_INV  (
            .Z (\CLMS_102_321/ntRS_P ),
            .I (nt_rst_n));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMS_102_321/RSMUX/V_BUF  (
            .Z (_N59),
            .I (\CLMS_102_321/ntRS_P ));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMS_102_325/CEMUX/V_BUF  (
            .Z (\CLMS_102_325/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encg/dout[9]/opit_0_inv_MUX4TO1Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_102_325/FF0/FF  (
            .Q (\dvi_encoder_m0/red [9] ),
            .CE (\CLMS_102_325/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMS_102_325/ntY0 ),
            .SR (\CLMS_102_325/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5M /* dvi_encoder_m0/encg/dout[9]/opit_0_inv_MUX4TO1Q/FYA/V_FYS */ #(
            .INIT(32'b00100011111011110010001111101111))
        \CLMS_102_325/FYA/V_FYS  (
            .Z (\CLMS_102_325/ntY0 ),
            .I0 (_N6),
            .I1 (\dvi_encoder_m0/encg/N228 ),
            .I2 (\dvi_encoder_m0/encb/de_reg ),
            .I3 (\dvi_encoder_m0/encg/q_m_reg [8] ),
            .I4 (\dvi_encoder_m0/encg/cnt [4] ),
            .ID (_N5));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMS_102_325/RSMUX/V_BUF  (
            .Z (\CLMS_102_325/ntRSCO ),
            .I (_N59));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMS_114_281/CEMUX/V_BUF  (
            .Z (\CLMS_114_281/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encg/q_m_reg[5]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_114_281/FF0/FF  (
            .Q (\dvi_encoder_m0/encg/q_m_reg [5] ),
            .CE (\CLMS_114_281/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMS_114_281/ntY0 ),
            .SR (\CLMS_114_281/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encg/q_m_reg[6]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_114_281/FF1/FF  (
            .Q (\dvi_encoder_m0/encg/q_m_reg [6] ),
            .CE (\CLMS_114_281/ntCECO ),
            .CK (video_clk_out),
            .D (\dvi_encoder_m0/encg/q_m [6] ),
            .SR (\CLMS_114_281/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encg/q_m_reg[7]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_114_281/FF2/FF  (
            .Q (\dvi_encoder_m0/encg/q_m_reg [7] ),
            .CE (\CLMS_114_281/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMS_114_281/ntY2 ),
            .SR (\CLMS_114_281/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encg/din_q[4]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_114_281/FF3/FF  (
            .Q (\dvi_encoder_m0/encg/din_q [4] ),
            .CE (\CLMS_114_281/ntCECO ),
            .CK (video_clk_out),
            .D (vout_data[20]),
            .SR (\CLMS_114_281/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_LUT5 /* dvi_encoder_m0/encg/q_m_reg[5]/opit_0_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100001100110011001111001100))
        \CLMS_114_281/FYA/FYS  (
            .Y (\CLMS_114_281/ntY0 ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encg/din_q [5] ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encg/decision1 ),
            .I4 (\dvi_encoder_m0/encg/q_m [4] ));
	// LUT = (I1 & ~I3 & ~I4) | (~I1 & I3 & ~I4) | (~I1 & ~I3 & I4) | (I1 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* dvi_encoder_m0/encg/q_m_reg[6]/opit_0_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b10011001100110010110011001100110))
        \CLMS_114_281/FYB/FYSC  (
            .Y (\dvi_encoder_m0/encg/q_m [6] ),
            .I0 (\dvi_encoder_m0/encg/q_m [4] ),
            .I1 (\dvi_encoder_m0/encg/din_q [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encg/din_q [6] ));
	// LUT = (I0 & ~I1 & ~I4) | (~I0 & I1 & ~I4) | (~I0 & ~I1 & I4) | (I0 & I1 & I4) ;
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* dvi_encoder_m0/encg/q_m_reg[7]/opit_0_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMS_114_281/FYC/FYS  (
            .Y (\CLMS_114_281/ntY2 ),
            .I0 (\dvi_encoder_m0/encg/din_q [6] ),
            .I1 (\dvi_encoder_m0/encg/din_q [7] ),
            .I2 (\dvi_encoder_m0/encg/din_q [5] ),
            .I3 (\dvi_encoder_m0/encg/decision1 ),
            .I4 (\dvi_encoder_m0/encg/q_m [4] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:135

    V_BUF \CLMS_114_281/RSMUX/V_BUF  (
            .Z (\CLMS_114_281/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:65

    V_LUT5 /* dvi_encoder_m0/encg/N351_maj0_3/gateop_perm/FYA/FYS */ #(
            .INIT(32'b11010111001010001110101100010100))
        \CLMS_114_285/FYA/FYS  (
            .Y (\dvi_encoder_m0/encg/N351 [1] ),
            .I0 (\dvi_encoder_m0/encg/decision1 ),
            .I1 (\dvi_encoder_m0/encg/din_q [2] ),
            .I2 (\dvi_encoder_m0/encg/din_q [1] ),
            .I3 (\dvi_encoder_m0/encg/din_q [0] ),
            .I4 (\dvi_encoder_m0/encg/din_q [3] ));
	// LUT = (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I3 & ~I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I3 & I4) | (~I1 & ~I2 & I3) | (I1 & I2 & I3) ;

    V_LUT5CARRY /* dvi_encoder_m0/encg/N99.lt_0/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b00100000111100100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_114_293/FYA/V_FYS  (
            .COUT (\CLMS_114_293/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (\dvi_encoder_m0/encg/nb9 [0] ),
            .I1 (\dvi_encoder_m0/encg/nb9 [0] ),
            .I2 (\dvi_encoder_m0/encg/n0q_m [1] ),
            .I3 (\dvi_encoder_m0/encg/n1q_m [1] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:125

    V_LUT5CARRY /* dvi_encoder_m0/encg/N99.lt_0/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b00100000111100101001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_114_293/FYB/V_FYSC  (
            .COUT (_N6),
            .S (),
            .CIN (\CLMS_114_293/ntCYA ),
            .I0 (\dvi_encoder_m0/encg/n0q_m [2] ),
            .I1 (\dvi_encoder_m0/encg/n1q_m [2] ),
            .I2 (\dvi_encoder_m0/encg/n0q_m [3] ),
            .I3 (\dvi_encoder_m0/encg/n1q_m [3] ),
            .I4 (1'b0),
            .ID (1'b0));
	// ../source/dvi_tx/encode.v:125

    V_BUF \CLMS_114_313/CEMUX/V_BUF  (
            .Z (\CLMS_114_313/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encg/cnt[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_114_313/FF0/FF  (
            .Q (\dvi_encoder_m0/encg/nb1 [0] ),
            .CE (\CLMS_114_313/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMS_114_313/ntY0 ),
            .SR (\CLMS_114_313/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encg/cnt[2]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_114_313/FF1/FF  (
            .Q (\dvi_encoder_m0/encg/cnt [2] ),
            .CE (\CLMS_114_313/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMS_114_313/ntY1 ),
            .SR (\CLMS_114_313/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encg/cnt[1]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_114_313/FF2/FF  (
            .Q (\dvi_encoder_m0/encg/cnt [1] ),
            .CE (\CLMS_114_313/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMS_114_313/ntY2 ),
            .SR (\CLMS_114_313/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_114_313/FF3/FF  (
            .Q (\dvi_encoder_m0/encg/cnt [3] ),
            .CE (\CLMS_114_313/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMS_114_313/ntY3 ),
            .SR (\CLMS_114_313/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encg/cnt[0]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11111100111111000011000000110000))
        \CLMS_114_313/FYA/FYS  (
            .Y (\CLMS_114_313/ntY0 ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encg/N228 ),
            .I2 (\dvi_encoder_m0/encg/N245 [0] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encg/nb5 [0] ));
	// LUT = (I1 & I4) | (~I1 & I2) ;
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encg/cnt[2]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100101010101100110010101010))
        \CLMS_114_313/FYB/FYSC  (
            .Y (\CLMS_114_313/ntY1 ),
            .I0 (\dvi_encoder_m0/encg/N245 [2] ),
            .I1 (\dvi_encoder_m0/encg/nb5 [2] ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encg/N228 ),
            .I4 (1'b0));
	// LUT = (I0 & ~I3) | (I1 & I3) ;
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encg/cnt[1]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11111100111111000000110000001100))
        \CLMS_114_313/FYC/FYS  (
            .Y (\CLMS_114_313/ntY2 ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encg/N245 [1] ),
            .I2 (\dvi_encoder_m0/encg/N228 ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encg/nb5 [1] ));
	// LUT = (I2 & I4) | (I1 & ~I2) ;
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11001100111111111100110000000000))
        \CLMS_114_313/FYD/FYSC  (
            .Y (\CLMS_114_313/ntY3 ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encg/nb5 [3] ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encg/N228 ),
            .I4 (\dvi_encoder_m0/encg/N245 [3] ));
	// LUT = (~I3 & I4) | (I1 & I3) ;
	// ../source/dvi_tx/encode.v:151

    V_INV \CLMS_114_313/LRSPOLMUX/V_INV  (
            .Z (\CLMS_114_313/ntRS_P ),
            .I (nt_rst_n));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMS_114_313/RSMUX/V_BUF  (
            .Z (\CLMS_114_313/ntRSCO ),
            .I (\CLMS_114_313/ntRS_P ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encg/N229/gateop_perm/FYA/FYS */ #(
            .INIT(32'b10001000110011001000100000000000))
        \CLMS_114_325/FYA/FYS  (
            .Y (\dvi_encoder_m0/encg/N229 ),
            .I0 (_N6),
            .I1 (\dvi_encoder_m0/encb/de_reg ),
            .I2 (1'b0),
            .I3 (\dvi_encoder_m0/encg/cnt [4] ),
            .I4 (_N5));
	// LUT = (I1 & ~I3 & I4) | (I0 & I1 & I3) ;
	// ../source/dvi_tx/encode.v:46

    V_BUF \CLMS_114_329/CEMUX/V_BUF  (
            .Z (\CLMS_114_329/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_114_329/FF0/FF  (
            .Q (\dvi_encoder_m0/red [7] ),
            .CE (\CLMS_114_329/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMS_114_329/ntY0 ),
            .SR (\CLMS_114_329/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100001100110110000001100000))
        \CLMS_114_329/FYA/FYS  (
            .Y (\CLMS_114_329/ntY0 ),
            .I0 (\dvi_encoder_m0/encg/decision3 ),
            .I1 (\dvi_encoder_m0/encg/q_m_reg [7] ),
            .I2 (\dvi_encoder_m0/encb/de_reg ),
            .I3 (\dvi_encoder_m0/encg/q_m_reg [8] ),
            .I4 (\dvi_encoder_m0/encg/N228 ));
	// LUT = (I0 & ~I1 & I2 & ~I4) | (~I0 & I1 & I2 & ~I4) | (~I1 & ~I3 & I4) | (I1 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:151

    V_INV \CLMS_114_329/LRSPOLMUX/V_INV  (
            .Z (\CLMS_114_329/ntRS_P ),
            .I (nt_rst_n));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMS_114_329/RSMUX/V_BUF  (
            .Z (\CLMS_114_329/ntRSCO ),
            .I (\CLMS_114_329/ntRS_P ));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMS_126_281/CEMUX/V_BUF  (
            .Z (\CLMS_126_281/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_126_281/FF0/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [1] ),
            .CE (\CLMS_126_281/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMS_126_281/ntY0 ),
            .SR (\CLMS_126_281/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11101110111011100100010001000100))
        \CLMS_126_281/FYA/FYS  (
            .Y (\CLMS_126_281/ntY0 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [2] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/blue [2] ));
	// LUT = (I0 & I4) | (~I0 & I1) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMS_126_281/RSMUX/V_BUF  (
            .Z (\CLMS_126_281/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMS_126_285/CEMUX/V_BUF  (
            .Z (\CLMS_126_285/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encr/din_q[0]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_126_285/FF0/FF  (
            .Q (\dvi_encoder_m0/encr/din_q [0] ),
            .CE (\CLMS_126_285/ntCECO ),
            .CK (video_clk_out),
            .D (vout_data[8]),
            .SR (\CLMS_126_285/ntRSCO ));
	// ../source/dvi_tx/encode.v:65

    V_FFSYN /* dvi_encoder_m0/encr/q_m_reg[8]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_126_285/FF1/FF  (
            .Q (\dvi_encoder_m0/encr/q_m_reg [8] ),
            .CE (\CLMS_126_285/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMS_126_285/ntY1 ),
            .SR (\CLMS_126_285/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* dvi_encoder_m0/encr/q_m_reg[8]/opit_0_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00010001000100010001001100010001))
        \CLMS_126_285/FYB/FYSC  (
            .Y (\CLMS_126_285/ntY1 ),
            .I0 (\dvi_encoder_m0/encr/n1d [2] ),
            .I1 (\dvi_encoder_m0/encr/n1d [3] ),
            .I2 (\dvi_encoder_m0/encr/n1d [1] ),
            .I3 (\dvi_encoder_m0/encr/din_q [0] ),
            .I4 (\dvi_encoder_m0/encr/n1d [0] ));
	// LUT = (~I1 & ~I2 & I3 & ~I4) | (~I0 & ~I1) ;
	// ../source/dvi_tx/encode.v:135

    V_BUF \CLMS_126_285/RSMUX/V_BUF  (
            .Z (\CLMS_126_285/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:65

    V_BUF \CLMS_126_289/CEMUX/V_BUF  (
            .Z (\CLMS_126_289/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_126_289/FF0/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [1] ),
            .CE (\CLMS_126_289/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMS_126_289/ntY0 ),
            .SR (\CLMS_126_289/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_126_289/FF1/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [2] ),
            .CE (\CLMS_126_289/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMS_126_289/ntY1 ),
            .SR (\CLMS_126_289/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[3]/opit_0_L5Q/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_126_289/FF2/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [3] ),
            .CE (\CLMS_126_289/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMS_126_289/ntY2 ),
            .SR (\CLMS_126_289/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[4]/opit_0_L5Q/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_126_289/FF3/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [4] ),
            .CE (\CLMS_126_289/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMS_126_289/ntY3 ),
            .SR (\CLMS_126_289/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q/FYA/FYS */ #(
            .INIT(32'b11101110111011100010001000100010))
        \CLMS_126_289/FYA/FYS  (
            .Y (\CLMS_126_289/ntY0 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [2] ),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/red [3] ));
	// LUT = (I1 & I4) | (I0 & ~I1) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q/FYB/FYSC */ #(
            .INIT(32'b11101110111011100010001000100010))
        \CLMS_126_289/FYB/FYSC  (
            .Y (\CLMS_126_289/ntY1 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [3] ),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/red [4] ));
	// LUT = (I1 & I4) | (I0 & ~I1) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[3]/opit_0_L5Q/FYC/FYS */ #(
            .INIT(32'b11101110111011100010001000100010))
        \CLMS_126_289/FYC/FYS  (
            .Y (\CLMS_126_289/ntY2 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [4] ),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/red [6] ));
	// LUT = (I1 & I4) | (I0 & ~I1) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[4]/opit_0_L5Q/FYD/FYSC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_126_289/FYD/FYSC  (
            .Y (\CLMS_126_289/ntY3 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/red [8] ));
	// LUT = (I0 & I4) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMS_126_289/RSMUX/V_BUF  (
            .Z (\CLMS_126_289/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMS_126_293/CEMUX/V_BUF  (
            .Z (\CLMS_126_293/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/opit_0_L5Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_126_293/FF0/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [1] ),
            .CE (\CLMS_126_293/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMS_126_293/ntY0 ),
            .SR (\CLMS_126_293/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/opit_0_L5Q/FYA/FYS */ #(
            .INIT(32'b11101110111011100010001000100010))
        \CLMS_126_293/FYA/FYS  (
            .Y (\CLMS_126_293/ntY0 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [2] ),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/red [2] ));
	// LUT = (I1 & I4) | (I0 & ~I1) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMS_126_293/RSMUX/V_BUF  (
            .Z (\CLMS_126_293/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMS_126_297/CEMUX/V_BUF  (
            .Z (\CLMS_126_297/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encr/q_m_reg[3]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_126_297/FF0/FF  (
            .Q (\dvi_encoder_m0/encr/q_m_reg [3] ),
            .CE (\CLMS_126_297/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMS_126_297/ntY0 ),
            .SR (\CLMS_126_297/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encr/q_m_reg[2]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_126_297/FF1/FF  (
            .Q (\dvi_encoder_m0/encr/q_m_reg [2] ),
            .CE (\CLMS_126_297/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMS_126_297/ntY1 ),
            .SR (\CLMS_126_297/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encr/q_m_reg[0]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_126_297/FF2/FF  (
            .Q (\dvi_encoder_m0/encr/q_m_reg [0] ),
            .CE (\CLMS_126_297/ntCECO ),
            .CK (video_clk_out),
            .D (\dvi_encoder_m0/encr/din_q [0] ),
            .SR (\CLMS_126_297/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_FFSYN /* dvi_encoder_m0/encg/q_m_reg[0]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_126_297/FF3/FF  (
            .Q (\dvi_encoder_m0/encg/q_m_reg [0] ),
            .CE (\CLMS_126_297/ntCECO ),
            .CK (video_clk_out),
            .D (\dvi_encoder_m0/encg/din_q [0] ),
            .SR (\CLMS_126_297/ntRSCO ));
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* dvi_encoder_m0/encr/q_m_reg[3]/opit_0_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b10010110011010010110100110010110))
        \CLMS_126_297/FYA/FYS  (
            .Y (\CLMS_126_297/ntY0 ),
            .I0 (\dvi_encoder_m0/encr/din_q [3] ),
            .I1 (\dvi_encoder_m0/encr/din_q [0] ),
            .I2 (\dvi_encoder_m0/encr/din_q [1] ),
            .I3 (\dvi_encoder_m0/encr/decision1 ),
            .I4 (\dvi_encoder_m0/encr/din_q [2] ));
	// LUT = (I0 & ~I1 & ~I2 & ~I3 & ~I4) | (~I0 & I1 & ~I2 & ~I3 & ~I4) | (~I0 & ~I1 & I2 & ~I3 & ~I4) | (I0 & I1 & I2 & ~I3 & ~I4) | (~I0 & ~I1 & ~I2 & I3 & ~I4) | (I0 & I1 & ~I2 & I3 & ~I4) | (I0 & ~I1 & I2 & I3 & ~I4) | (~I0 & I1 & I2 & I3 & ~I4) | (~I0 & ~I1 & ~I2 & ~I3 & I4) | (I0 & I1 & ~I2 & ~I3 & I4) | (I0 & ~I1 & I2 & ~I3 & I4) | (~I0 & I1 & I2 & ~I3 & I4) | (I0 & ~I1 & ~I2 & I3 & I4) | (~I0 & I1 & ~I2 & I3 & I4) | (~I0 & ~I1 & I2 & I3 & I4) | (I0 & I1 & I2 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:135

    V_LUT5 /* dvi_encoder_m0/encr/q_m_reg[2]/opit_0_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11000011110000110011110000111100))
        \CLMS_126_297/FYB/FYSC  (
            .Y (\CLMS_126_297/ntY1 ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/encr/din_q [1] ),
            .I2 (\dvi_encoder_m0/encr/din_q [2] ),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/encr/din_q [0] ));
	// LUT = (I1 & ~I2 & ~I4) | (~I1 & I2 & ~I4) | (~I1 & ~I2 & I4) | (I1 & I2 & I4) ;
	// ../source/dvi_tx/encode.v:135

    V_BUF \CLMS_126_297/RSMUX/V_BUF  (
            .Z (\CLMS_126_297/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/encode.v:135

    V_BUF \CLMS_126_305/CEMUX/V_BUF  (
            .Z (\CLMS_126_305/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_126_305/FF0/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [1] ),
            .CE (\CLMS_126_305/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMS_126_305/ntY0 ),
            .SR (\CLMS_126_305/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_126_305/FF1/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .CE (\CLMS_126_305/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMS_126_305/ntY1 ),
            .SR (\CLMS_126_305/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_126_305/FF2/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0] ),
            .CE (\CLMS_126_305/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMS_126_305/ntY2 ),
            .SR (\CLMS_126_305/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00110011001100111100110011001100))
        \CLMS_126_305/FYA/FYS  (
            .Y (\CLMS_126_305/ntY0 ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0] ));
	// LUT = (I1 & ~I4) | (~I1 & I4) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_126_305/FYB/FYSC  (
            .Y (\CLMS_126_305/ntY1 ),
            .I0 (1'b0),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0] ));
	// LUT = (I1 & I4) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMS_126_305/FYC/FYS  (
            .Y (\CLMS_126_305/ntY2 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0] ));
	// LUT = (~I4) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMS_126_305/RSMUX/V_BUF  (
            .Z (\CLMS_126_305/ntRSCO ),
            .I (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMS_126_317/CEMUX/V_BUF  (
            .Z (\CLMS_126_317/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encr/dout[5]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_126_317/FF0/FF  (
            .Q (\dvi_encoder_m0/green [5] ),
            .CE (\CLMS_126_317/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMS_126_317/ntY0 ),
            .SR (\CLMS_126_317/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_FFASYN /* dvi_encoder_m0/encr/dout[7]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_126_317/FF1/FF  (
            .Q (\dvi_encoder_m0/green [7] ),
            .CE (\CLMS_126_317/ntCECO ),
            .CK (video_clk_out),
            .D (\CLMS_126_317/ntY1 ),
            .SR (\CLMS_126_317/ntRSCO ));
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encr/dout[5]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11000110001101101100000000110000))
        \CLMS_126_317/FYA/FYS  (
            .Y (\CLMS_126_317/ntY0 ),
            .I0 (\dvi_encoder_m0/encr/decision3 ),
            .I1 (\dvi_encoder_m0/encr/q_m_reg [5] ),
            .I2 (\dvi_encoder_m0/encr/N228 ),
            .I3 (\dvi_encoder_m0/encr/q_m_reg [8] ),
            .I4 (\dvi_encoder_m0/encb/de_reg ));
	// LUT = (I0 & ~I1 & ~I2 & I4) | (~I0 & I1 & ~I2 & I4) | (~I1 & I2 & ~I3) | (I1 & I2 & I3) ;
	// ../source/dvi_tx/encode.v:151

    V_LUT5 /* dvi_encoder_m0/encr/dout[7]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b10101010010101010110000001100000))
        \CLMS_126_317/FYB/FYSC  (
            .Y (\CLMS_126_317/ntY1 ),
            .I0 (\dvi_encoder_m0/encr/q_m_reg [7] ),
            .I1 (\dvi_encoder_m0/encr/decision3 ),
            .I2 (\dvi_encoder_m0/encb/de_reg ),
            .I3 (\dvi_encoder_m0/encr/q_m_reg [8] ),
            .I4 (\dvi_encoder_m0/encr/N228 ));
	// LUT = (I0 & ~I1 & I2 & ~I4) | (~I0 & I1 & I2 & ~I4) | (~I0 & ~I3 & I4) | (I0 & I3 & I4) ;
	// ../source/dvi_tx/encode.v:151

    V_INV \CLMS_126_317/LRSPOLMUX/V_INV  (
            .Z (\CLMS_126_317/ntRS_P ),
            .I (nt_rst_n));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMS_126_317/RSMUX/V_BUF  (
            .Z (\CLMS_126_317/ntRSCO ),
            .I (\CLMS_126_317/ntRS_P ));
	// ../source/dvi_tx/encode.v:151

    V_BUF \CLMS_142_301/CEMUX/V_BUF  (
            .Z (\CLMS_142_301/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_142_301/FF1/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [1] ),
            .CE (\CLMS_142_301/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMS_142_301/ntY1 ),
            .SR (\CLMS_142_301/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/N86/gateop_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMS_142_301/FYA/FYS  (
            .Y (\dvi_encoder_m0/serdes_4b_10to1_m0/N86 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [0] ));
	// LUT = (~I4) ;

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMS_142_301/FYB/FYSC  (
            .Y (\CLMS_142_301/ntY1 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [2] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ));
	// LUT = (I0 & ~I4) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMS_142_301/RSMUX/V_BUF  (
            .Z (\CLMS_142_301/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/N87/gateop_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMS_142_321/FYA/FYS  (
            .Y (\dvi_encoder_m0/serdes_4b_10to1_m0/N87 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [0] ));
	// LUT = (~I4) ;

    V_BUF \CLMS_142_341/CEMUX/V_BUF  (
            .Z (\CLMS_142_341/ntCECO ),
            .I (1'b1));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_FFSYN /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"))
        \CLMS_142_341/FF0/FF  (
            .Q (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [0] ),
            .CE (\CLMS_142_341/ntCECO ),
            .CK (video_clk5x_out),
            .D (\CLMS_142_341/ntY0 ),
            .SR (\CLMS_142_341/ntRSCO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11101110111011100100010001000100))
        \CLMS_142_341/FYA/FYS  (
            .Y (\CLMS_142_341/ntY0 ),
            .I0 (\dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4] ),
            .I1 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/red [1] ));
	// LUT = (I0 & I4) | (~I0 & I1) ;
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_BUF \CLMS_142_341/RSMUX/V_BUF  (
            .Z (\CLMS_142_341/ntRSCO ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:48

    V_LUT5 /* dvi_encoder_m0/serdes_4b_10to1_m0/N68/gateop_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMS_142_349/FYA/FYS  (
            .Y (\dvi_encoder_m0/serdes_4b_10to1_m0/N68 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [0] ));
	// LUT = (~I4) ;

    V_DLL /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll/V_DLL */ #(
            .GRS_EN("FALSE"), 
            .FAST_LOCK("TRUE"), 
            .DELAY_STEP_OFFSET(0))
        \DLL_7_59/V_DLL  (
            .DELAY_STEP ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [0] }),
            .LOCK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_lock ),
            .CLKIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01 ),
            .PWD (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dll_freeze ),
            .RST (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_rst_dll ),
            .UPDATE_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_update_n ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1108

    V_DLL /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/I_GTP_DLL_copy/gopdll/V_DLL */ #(
            .GRS_EN("TRUE"), 
            .FAST_LOCK("TRUE"), 
            .DELAY_STEP_OFFSET(0))
        \DLL_7_183/V_DLL  (
            .DELAY_STEP ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [0] }),
            .LOCK (),
            .CLKIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_02 ),
            .PWD (_N189),
            .RST (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_rst_dll ),
            .UPDATE_N (_N189));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1123

    V_DDC_E1 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/V_DDC_E1 */ #(
            .GRS_EN("TRUE"), 
            .DDC_MODE("HALF_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("TRUE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("TRUE"), 
            .W_MOVE_EN("TRUE"), 
            .R_EXTEND("FALSE"), 
            .GATE_SEL("TRUE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        \DQSL_6_24/V_DDC_E1  (
            .DQS_DRIFT ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dqs_drift_l [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dqs_drift_l [0] }),
            .IFIFO_RADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0] }),
            .IFIFO_WADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [0] }),
            .DELAY_STEP0 ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_l [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_l [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_l [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_l [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_l [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_l [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_l [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_l [0] }),
            .DELAY_STEP1 ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [0] }),
            .DQS_GATE_CTRL ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl_tf2 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl_tf2 [0] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dqs_gate_ctrl_l [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dqs_gate_ctrl_l [0] }),
            .READ_CLK_CTRL ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_clk_ctrl_l [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_clk_ctrl_l [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_clk_ctrl_l [0] }),
            .DGTS (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dgts_l ),
            .DQSI_DELAY (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_90_0 ),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_gate_to_loop_0 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_clk_r ),
            .RDELAY_OB (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdel_ov_l ),
            .READ_VALID (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_valid_l ),
            .WCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_0 ),
            .WCLK_DELAY (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw290_0 ),
            .WDELAY_OB (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ov_l ),
            .CLKA (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01 ),
            .CLKA_GATE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_gatei_l ),
            .CLKB (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_clk_regional [0] ),
            .DQSI (\IOL_7_22/ntDI ),
            .GATE_IN (\IOL_7_5/ntDI ),
            .RST (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst [0] ),
            .RST_TRAINING_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst_training_n [0] ),
            .R_DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdqs_step_l [2] ),
            .R_LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdqs_step_l [0] ),
            .R_MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdqs_step_l [1] ),
            .W_DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ctrl_l [2] ),
            .W_LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ctrl_l [0] ),
            .W_MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ctrl_l [1] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1136

    V_DDC_E1 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/V_DDC_E1 */ #(
            .GRS_EN("TRUE"), 
            .DDC_MODE("HALF_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("FALSE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("FALSE"), 
            .W_MOVE_EN("FALSE"), 
            .R_EXTEND("FALSE"), 
            .GATE_SEL("FALSE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        \DQSL_6_52/V_DDC_E1  (
            .DQS_DRIFT (),
            .IFIFO_RADDR (),
            .IFIFO_WADDR (),
            .DELAY_STEP0 ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [0] }),
            .DELAY_STEP1 ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [0] }),
            .DQS_GATE_CTRL ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [0] }),
            .READ_CLK_CTRL ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [0] }),
            .DGTS (),
            .DQSI_DELAY (),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_01 ),
            .RDELAY_OB (),
            .READ_VALID (),
            .WCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_01 ),
            .WCLK_DELAY (),
            .WDELAY_OB (),
            .CLKA (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01 ),
            .CLKA_GATE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_gatei [0] ),
            .CLKB (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_clk_regional [1] ),
            .DQSI (1'b0),
            .GATE_IN (1'b0),
            .RST (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst [1] ),
            .RST_TRAINING_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst_training_n [1] ),
            .R_DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [2] ),
            .R_LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [0] ),
            .R_MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [1] ),
            .W_DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [2] ),
            .W_LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [0] ),
            .W_MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [1] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1173

    V_DDC_E1 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/V_DDC_E1 */ #(
            .GRS_EN("TRUE"), 
            .DDC_MODE("HALF_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("TRUE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("TRUE"), 
            .W_MOVE_EN("TRUE"), 
            .R_EXTEND("FALSE"), 
            .GATE_SEL("TRUE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        \DQSL_6_96/V_DDC_E1  (
            .DQS_DRIFT ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dqs_drift_h [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dqs_drift_h [0] }),
            .IFIFO_RADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [0] }),
            .IFIFO_WADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [0] }),
            .DELAY_STEP0 ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_h [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_h [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_h [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_h [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_h [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_h [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_h [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_h [0] }),
            .DELAY_STEP1 ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [0] }),
            .DQS_GATE_CTRL ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl_tf2 [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl_tf2 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dqs_gate_ctrl_h [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dqs_gate_ctrl_h [0] }),
            .READ_CLK_CTRL ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_clk_ctrl_h [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_clk_ctrl_h [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_clk_ctrl_h [0] }),
            .DGTS (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dgts_h ),
            .DQSI_DELAY (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_90_1 ),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_gate_to_loop_1 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_clk_r ),
            .RDELAY_OB (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdel_ov_h ),
            .READ_VALID (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_valid_h ),
            .WCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_1 ),
            .WCLK_DELAY (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw290_1 ),
            .WDELAY_OB (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ov_h ),
            .CLKA (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01 ),
            .CLKA_GATE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_gatei_h ),
            .CLKB (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_clk_regional [2] ),
            .DQSI (\IOL_7_102/ntDI ),
            .GATE_IN (\IOL_7_117/ntDI ),
            .RST (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst [2] ),
            .RST_TRAINING_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst_training_n [2] ),
            .R_DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdqs_step_h [2] ),
            .R_LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdqs_step_h [0] ),
            .R_MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdqs_step_h [1] ),
            .W_DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ctrl_h [2] ),
            .W_LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ctrl_h [0] ),
            .W_MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ctrl_h [1] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1213

    V_DDC_E1 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/V_DDC_E1 */ #(
            .GRS_EN("TRUE"), 
            .DDC_MODE("HALF_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("FALSE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("FALSE"), 
            .W_MOVE_EN("FALSE"), 
            .R_EXTEND("FALSE"), 
            .GATE_SEL("FALSE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        \DQSL_6_148/V_DDC_E1  (
            .DQS_DRIFT (),
            .IFIFO_RADDR (),
            .IFIFO_WADDR (),
            .DELAY_STEP0 ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [15] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [14] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [13] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [12] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [11] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [10] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [9] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [8] }),
            .DELAY_STEP1 ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [0] }),
            .DQS_GATE_CTRL ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [4] }),
            .READ_CLK_CTRL ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [3] }),
            .DGTS (),
            .DQSI_DELAY (),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_03 ),
            .RDELAY_OB (),
            .READ_VALID (),
            .WCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_03 ),
            .WCLK_DELAY (),
            .WDELAY_OB (),
            .CLKA (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_02 ),
            .CLKA_GATE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_gatei [1] ),
            .CLKB (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_clk_regional [3] ),
            .DQSI (1'b0),
            .GATE_IN (1'b0),
            .RST (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst [3] ),
            .RST_TRAINING_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst_training_n [3] ),
            .R_DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [5] ),
            .R_LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [3] ),
            .R_MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [4] ),
            .W_DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [5] ),
            .W_LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [3] ),
            .W_MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [4] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1250

    V_DDC_E1 /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/V_DDC_E1 */ #(
            .GRS_EN("TRUE"), 
            .DDC_MODE("HALF_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("FALSE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("FALSE"), 
            .W_MOVE_EN("FALSE"), 
            .R_EXTEND("FALSE"), 
            .GATE_SEL("FALSE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        \DQSL_6_176/V_DDC_E1  (
            .DQS_DRIFT (),
            .IFIFO_RADDR (),
            .IFIFO_WADDR (),
            .DELAY_STEP0 ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [23] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [22] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [21] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [20] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [19] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [18] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [17] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [16] }),
            .DELAY_STEP1 ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [0] }),
            .DQS_GATE_CTRL ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [11] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [10] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [9] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [8] }),
            .READ_CLK_CTRL ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [8] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [6] }),
            .DGTS (),
            .DQSI_DELAY (),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_04 ),
            .RDELAY_OB (),
            .READ_VALID (),
            .WCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_04 ),
            .WCLK_DELAY (),
            .WDELAY_OB (),
            .CLKA (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_02 ),
            .CLKA_GATE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_gatei [2] ),
            .CLKB (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_clk_regional [4] ),
            .DQSI (1'b0),
            .GATE_IN (1'b0),
            .RST (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst [4] ),
            .RST_TRAINING_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst_training_n [4] ),
            .R_DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [8] ),
            .R_LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [6] ),
            .R_MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [7] ),
            .W_DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [8] ),
            .W_LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [6] ),
            .W_MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [7] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1287

    V_DRM18K /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/V_DRM18K */ #(
            .GRS_EN("FALSE"), 
            .CSA_MASK(3'b000), 
            .CSB_MASK(3'b000), 
            .DATA_WIDTH_A(8), 
            .DATA_WIDTH_B(16), 
            .DOA_REG(0), 
            .DOB_REG(0), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("SYNC"), 
            .RAM_MODE("TRUE_DUAL_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .WRITE_COLLISION_ARBITER("NULL"), 
            .SIM_DEVICE("PGL22G"), 
            .INIT_00(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_01(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_02(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_03(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_04(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_05(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_06(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_07(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_08(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_09(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_20(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_21(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_22(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_23(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_24(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_25(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_26(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_27(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_28(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_29(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_30(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_31(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_32(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_33(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_34(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_35(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_36(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_37(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_38(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_39(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(0), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(9), 
            .RAM_ADDR_WIDTH(11), 
            .INIT_FORMAT("BIN"))
        \DRM_62_40/V_DRM18K  (
            .DOA (),
            .DOB ({\DRM_62_40/V_DRM18K_DOB[17]_floating , s00_axi_wdata[63], s00_axi_wdata[62], s00_axi_wdata[61], s00_axi_wdata[60], s00_axi_wdata[59], s00_axi_wdata[58], s00_axi_wdata[57], s00_axi_wdata[56], \DRM_62_40/V_DRM18K_DOB[8]_floating , s00_axi_wdata[31], s00_axi_wdata[30], s00_axi_wdata[29], s00_axi_wdata[28], s00_axi_wdata[27], s00_axi_wdata[26], s00_axi_wdata[25], s00_axi_wdata[24]}),
            .ADDRA ({\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [10] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [9] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [8] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [7] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [6] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [5] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [4] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [3] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [2] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [1] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0] , _N186, _N186, _N186}),
            .ADDRB ({\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [9] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [8] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [7] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [6] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [5] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [4] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [3] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [2] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [1] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [0] , _N186, _N186, _N206, _N206}),
            .CSA ({_N186, _N186, _N186}),
            .CSB ({_N186, _N186, _N186}),
            .DIA ({_N186, _N186, _N186, _N186, _N186, _N186, _N186, _N186, _N186, _N186, write_data[31], write_data[30], write_data[29], write_data[28], write_data[27], write_data[26], write_data[25], write_data[24]}),
            .DIB ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .WWCONF (),
            .ADDRA_HOLD (_N186),
            .ADDRB_HOLD (_N186),
            .CEA (_N206),
            .CEB (wr_burst_data_req),
            .CLKA (video_clk),
            .CLKB (ntclkbufg_1),
            .ORCEA (_N186),
            .ORCEB (_N186),
            .RSTA (\frame_read_write_m0/write_fifo_aclr ),
            .RSTB (\frame_read_write_m0/write_fifo_aclr ),
            .WEA (nt_in_hdmi_de),
            .WEB (_N186));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v:845

    V_DRM18K /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/V_DRM18K */ #(
            .GRS_EN("FALSE"), 
            .CSA_MASK(3'b000), 
            .CSB_MASK(3'b000), 
            .DATA_WIDTH_A(8), 
            .DATA_WIDTH_B(16), 
            .DOA_REG(0), 
            .DOB_REG(0), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("SYNC"), 
            .RAM_MODE("TRUE_DUAL_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .WRITE_COLLISION_ARBITER("NULL"), 
            .SIM_DEVICE("PGL22G"), 
            .INIT_00(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_01(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_02(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_03(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_04(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_05(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_06(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_07(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_08(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_09(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_20(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_21(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_22(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_23(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_24(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_25(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_26(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_27(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_28(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_29(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_30(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_31(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_32(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_33(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_34(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_35(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_36(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_37(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_38(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_39(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(0), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(9), 
            .RAM_ADDR_WIDTH(11), 
            .INIT_FORMAT("BIN"))
        \DRM_62_64/V_DRM18K  (
            .DOA (),
            .DOB ({\DRM_62_64/V_DRM18K_DOB[17]_floating , s00_axi_wdata[55], s00_axi_wdata[54], s00_axi_wdata[53], s00_axi_wdata[52], s00_axi_wdata[51], s00_axi_wdata[50], s00_axi_wdata[49], s00_axi_wdata[48], \DRM_62_64/V_DRM18K_DOB[8]_floating , s00_axi_wdata[23], s00_axi_wdata[22], s00_axi_wdata[21], s00_axi_wdata[20], s00_axi_wdata[19], s00_axi_wdata[18], s00_axi_wdata[17], s00_axi_wdata[16]}),
            .ADDRA ({\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [10] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [9] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [8] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [7] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [6] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [5] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [4] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [3] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [2] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [1] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0] , _N184, _N184, _N184}),
            .ADDRB ({\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [9] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [8] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [7] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [6] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [5] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [4] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [3] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [2] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [1] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [0] , _N184, _N184, _N207, _N207}),
            .CSA ({_N184, _N184, _N184}),
            .CSB ({_N184, _N184, _N184}),
            .DIA ({_N184, _N184, _N184, _N184, _N184, _N184, _N184, _N184, _N184, _N184, write_data[23], write_data[22], write_data[21], write_data[20], write_data[19], write_data[18], write_data[17], write_data[16]}),
            .DIB ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .WWCONF (),
            .ADDRA_HOLD (_N184),
            .ADDRB_HOLD (_N184),
            .CEA (_N207),
            .CEB (wr_burst_data_req),
            .CLKA (video_clk),
            .CLKB (ntclkbufg_1),
            .ORCEA (_N184),
            .ORCEB (_N184),
            .RSTA (\frame_read_write_m0/write_fifo_aclr ),
            .RSTB (\frame_read_write_m0/write_fifo_aclr ),
            .WEA (nt_in_hdmi_de),
            .WEB (_N184));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v:845

    V_DRM18K /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/V_DRM18K */ #(
            .GRS_EN("FALSE"), 
            .CSA_MASK(3'b000), 
            .CSB_MASK(3'b000), 
            .DATA_WIDTH_A(8), 
            .DATA_WIDTH_B(16), 
            .DOA_REG(0), 
            .DOB_REG(0), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("SYNC"), 
            .RAM_MODE("TRUE_DUAL_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .WRITE_COLLISION_ARBITER("NULL"), 
            .SIM_DEVICE("PGL22G"), 
            .INIT_00(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_01(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_02(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_03(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_04(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_05(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_06(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_07(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_08(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_09(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_20(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_21(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_22(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_23(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_24(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_25(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_26(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_27(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_28(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_29(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_30(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_31(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_32(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_33(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_34(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_35(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_36(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_37(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_38(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_39(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(0), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(9), 
            .RAM_ADDR_WIDTH(11), 
            .INIT_FORMAT("BIN"))
        \DRM_62_84/V_DRM18K  (
            .DOA (),
            .DOB ({\DRM_62_84/V_DRM18K_DOB[17]_floating , s00_axi_wdata[39], s00_axi_wdata[38], s00_axi_wdata[37], s00_axi_wdata[36], s00_axi_wdata[35], s00_axi_wdata[34], s00_axi_wdata[33], s00_axi_wdata[32], \DRM_62_84/V_DRM18K_DOB[8]_floating , s00_axi_wdata[7], s00_axi_wdata[6], s00_axi_wdata[5], s00_axi_wdata[4], s00_axi_wdata[3], s00_axi_wdata[2], s00_axi_wdata[1], s00_axi_wdata[0]}),
            .ADDRA ({\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [10] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [9] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [8] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [7] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [6] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [5] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [4] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [3] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [2] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [1] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0] , _N184, _N184, _N184}),
            .ADDRB ({\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [9] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [8] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [7] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [6] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [5] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [4] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [3] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [2] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [1] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [0] , _N184, _N184, _N207, _N207}),
            .CSA ({_N184, _N184, _N184}),
            .CSB ({_N184, _N184, _N184}),
            .DIA ({_N184, _N184, _N184, _N184, _N184, _N184, _N184, _N184, _N184, _N184, write_data[7], write_data[6], write_data[5], write_data[4], write_data[3], write_data[2], write_data[1], write_data[0]}),
            .DIB ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .WWCONF (),
            .ADDRA_HOLD (_N184),
            .ADDRB_HOLD (_N184),
            .CEA (_N207),
            .CEB (wr_burst_data_req),
            .CLKA (video_clk),
            .CLKB (ntclkbufg_1),
            .ORCEA (_N184),
            .ORCEB (_N184),
            .RSTA (\frame_read_write_m0/write_fifo_aclr ),
            .RSTB (\frame_read_write_m0/write_fifo_aclr ),
            .WEA (nt_in_hdmi_de),
            .WEB (_N184));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v:845

    V_DRM18K /* frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/V_DRM18K */ #(
            .GRS_EN("FALSE"), 
            .CSA_MASK(3'b000), 
            .CSB_MASK(3'b000), 
            .DATA_WIDTH_A(8), 
            .DATA_WIDTH_B(16), 
            .DOA_REG(0), 
            .DOB_REG(0), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("SYNC"), 
            .RAM_MODE("TRUE_DUAL_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .WRITE_COLLISION_ARBITER("NULL"), 
            .SIM_DEVICE("PGL22G"), 
            .INIT_00(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_01(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_02(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_03(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_04(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_05(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_06(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_07(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_08(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_09(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_20(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_21(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_22(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_23(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_24(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_25(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_26(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_27(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_28(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_29(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_30(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_31(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_32(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_33(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_34(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_35(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_36(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_37(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_38(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_39(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(0), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(9), 
            .RAM_ADDR_WIDTH(11), 
            .INIT_FORMAT("BIN"))
        \DRM_62_104/V_DRM18K  (
            .DOA (),
            .DOB ({\DRM_62_104/V_DRM18K_DOB[17]_floating , s00_axi_wdata[47], s00_axi_wdata[46], s00_axi_wdata[45], s00_axi_wdata[44], s00_axi_wdata[43], s00_axi_wdata[42], s00_axi_wdata[41], s00_axi_wdata[40], \DRM_62_104/V_DRM18K_DOB[8]_floating , s00_axi_wdata[15], s00_axi_wdata[14], s00_axi_wdata[13], s00_axi_wdata[12], s00_axi_wdata[11], s00_axi_wdata[10], s00_axi_wdata[9], s00_axi_wdata[8]}),
            .ADDRA ({\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [10] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [9] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [8] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [7] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [6] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [5] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [4] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [3] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [2] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [1] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0] , _N179, _N179, _N179}),
            .ADDRB ({\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [9] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [8] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [7] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [6] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [5] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [4] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [3] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [2] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [1] , \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [0] , _N179, _N179, _N200, _N200}),
            .CSA ({_N179, _N179, _N179}),
            .CSB ({_N179, _N179, _N179}),
            .DIA ({_N179, _N179, _N179, _N179, _N179, _N179, _N179, _N179, _N179, _N179, write_data[15], write_data[14], write_data[13], write_data[12], write_data[11], write_data[10], write_data[9], write_data[8]}),
            .DIB ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .WWCONF (),
            .ADDRA_HOLD (_N179),
            .ADDRB_HOLD (_N179),
            .CEA (_N200),
            .CEB (wr_burst_data_req),
            .CLKA (video_clk),
            .CLKB (ntclkbufg_1),
            .ORCEA (_N179),
            .ORCEB (_N179),
            .RSTA (\frame_read_write_m0/write_fifo_aclr ),
            .RSTB (\frame_read_write_m0/write_fifo_aclr ),
            .WEA (nt_in_hdmi_de),
            .WEB (_N179));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v:845

    V_DRM18K /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/V_DRM18K */ #(
            .GRS_EN("FALSE"), 
            .CSA_MASK(3'b000), 
            .CSB_MASK(3'b000), 
            .DATA_WIDTH_A(16), 
            .DATA_WIDTH_B(8), 
            .DOA_REG(0), 
            .DOB_REG(0), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("SYNC"), 
            .RAM_MODE("TRUE_DUAL_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .WRITE_COLLISION_ARBITER("NULL"), 
            .SIM_DEVICE("PGL22G"), 
            .INIT_00(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_01(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_02(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_03(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_04(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_05(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_06(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_07(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_08(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_09(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_20(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_21(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_22(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_23(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_24(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_25(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_26(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_27(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_28(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_29(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_30(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_31(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_32(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_33(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_34(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_35(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_36(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_37(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_38(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_39(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(0), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(9), 
            .RAM_ADDR_WIDTH(11), 
            .INIT_FORMAT("BIN"))
        \DRM_62_124/V_DRM18K  (
            .DOA (),
            .DOB ({\DRM_62_124/V_DRM18K_DOB[17]_floating , \DRM_62_124/V_DRM18K_DOB[16]_floating , \DRM_62_124/V_DRM18K_DOB[15]_floating , \DRM_62_124/V_DRM18K_DOB[14]_floating , \DRM_62_124/V_DRM18K_DOB[13]_floating , \DRM_62_124/V_DRM18K_DOB[12]_floating , \DRM_62_124/V_DRM18K_DOB[11]_floating , \DRM_62_124/V_DRM18K_DOB[10]_floating , \DRM_62_124/V_DRM18K_DOB[9]_floating , \DRM_62_124/V_DRM18K_DOB[8]_floating , read_data[15], read_data[14], read_data[13], read_data[12], read_data[11], read_data[10], read_data[9], read_data[8]}),
            .ADDRA ({\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [9] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [8] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [7] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [6] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [5] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [4] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [3] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [2] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [1] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [0] , _N179, _N179, _N200, _N200}),
            .ADDRB ({\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [10] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [9] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [8] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [7] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [6] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [5] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [4] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [3] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [2] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [1] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [0] , _N179, _N179, _N179}),
            .CSA ({_N179, _N179, _N179}),
            .CSB ({_N179, _N179, _N179}),
            .DIA ({_N179, rd_burst_data[47], rd_burst_data[46], rd_burst_data[45], rd_burst_data[44], rd_burst_data[43], rd_burst_data[42], rd_burst_data[41], rd_burst_data[40], _N179, rd_burst_data[15], rd_burst_data[14], rd_burst_data[13], rd_burst_data[12], rd_burst_data[11], rd_burst_data[10], rd_burst_data[9], rd_burst_data[8]}),
            .DIB ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .WWCONF (),
            .ADDRA_HOLD (_N179),
            .ADDRB_HOLD (_N179),
            .CEA (_N200),
            .CEB (read_en),
            .CLKA (ntclkbufg_1),
            .CLKB (video_clk),
            .ORCEA (_N179),
            .ORCEB (_N179),
            .RSTA (\frame_read_write_m0/read_fifo_aclr ),
            .RSTB (\frame_read_write_m0/read_fifo_aclr ),
            .WEA (s00_axi_rvalid),
            .WEB (_N179));
	// ../ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v:845

    V_DRM18K /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/V_DRM18K */ #(
            .GRS_EN("FALSE"), 
            .CSA_MASK(3'b000), 
            .CSB_MASK(3'b000), 
            .DATA_WIDTH_A(16), 
            .DATA_WIDTH_B(8), 
            .DOA_REG(0), 
            .DOB_REG(0), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("SYNC"), 
            .RAM_MODE("TRUE_DUAL_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .WRITE_COLLISION_ARBITER("NULL"), 
            .SIM_DEVICE("PGL22G"), 
            .INIT_00(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_01(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_02(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_03(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_04(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_05(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_06(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_07(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_08(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_09(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_20(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_21(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_22(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_23(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_24(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_25(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_26(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_27(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_28(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_29(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_30(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_31(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_32(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_33(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_34(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_35(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_36(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_37(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_38(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_39(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(0), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(9), 
            .RAM_ADDR_WIDTH(11), 
            .INIT_FORMAT("BIN"))
        \DRM_62_144/V_DRM18K  (
            .DOA (),
            .DOB ({\DRM_62_144/V_DRM18K_DOB[17]_floating , \DRM_62_144/V_DRM18K_DOB[16]_floating , \DRM_62_144/V_DRM18K_DOB[15]_floating , \DRM_62_144/V_DRM18K_DOB[14]_floating , \DRM_62_144/V_DRM18K_DOB[13]_floating , \DRM_62_144/V_DRM18K_DOB[12]_floating , \DRM_62_144/V_DRM18K_DOB[11]_floating , \DRM_62_144/V_DRM18K_DOB[10]_floating , \DRM_62_144/V_DRM18K_DOB[9]_floating , \DRM_62_144/V_DRM18K_DOB[8]_floating , read_data[31], read_data[30], read_data[29], read_data[28], read_data[27], read_data[26], read_data[25], read_data[24]}),
            .ADDRA ({\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [9] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [8] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [7] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [6] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [5] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [4] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [3] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [2] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [1] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [0] , _N183, _N183, _N204, _N204}),
            .ADDRB ({\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [10] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [9] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [8] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [7] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [6] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [5] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [4] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [3] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [2] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [1] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [0] , _N183, _N183, _N183}),
            .CSA ({_N183, _N183, _N183}),
            .CSB ({_N183, _N183, _N183}),
            .DIA ({_N183, rd_burst_data[63], rd_burst_data[62], rd_burst_data[61], rd_burst_data[60], rd_burst_data[59], rd_burst_data[58], rd_burst_data[57], rd_burst_data[56], _N183, rd_burst_data[31], rd_burst_data[30], rd_burst_data[29], rd_burst_data[28], rd_burst_data[27], rd_burst_data[26], rd_burst_data[25], rd_burst_data[24]}),
            .DIB ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .WWCONF (),
            .ADDRA_HOLD (_N183),
            .ADDRB_HOLD (_N183),
            .CEA (_N204),
            .CEB (read_en),
            .CLKA (ntclkbufg_1),
            .CLKB (video_clk),
            .ORCEA (_N183),
            .ORCEB (_N183),
            .RSTA (\frame_read_write_m0/read_fifo_aclr ),
            .RSTB (\frame_read_write_m0/read_fifo_aclr ),
            .WEA (s00_axi_rvalid),
            .WEB (_N183));
	// ../ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v:845

    V_DRM18K /* frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/V_DRM18K */ #(
            .GRS_EN("FALSE"), 
            .CSA_MASK(3'b000), 
            .CSB_MASK(3'b000), 
            .DATA_WIDTH_A(16), 
            .DATA_WIDTH_B(8), 
            .DOA_REG(0), 
            .DOB_REG(0), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("SYNC"), 
            .RAM_MODE("TRUE_DUAL_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .WRITE_COLLISION_ARBITER("NULL"), 
            .SIM_DEVICE("PGL22G"), 
            .INIT_00(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_01(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_02(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_03(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_04(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_05(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_06(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_07(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_08(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_09(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_20(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_21(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_22(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_23(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_24(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_25(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_26(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_27(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_28(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_29(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_30(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_31(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_32(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_33(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_34(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_35(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_36(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_37(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_38(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_39(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(0), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(9), 
            .RAM_ADDR_WIDTH(11), 
            .INIT_FORMAT("BIN"))
        \DRM_62_164/V_DRM18K  (
            .DOA (),
            .DOB ({\DRM_62_164/V_DRM18K_DOB[17]_floating , \DRM_62_164/V_DRM18K_DOB[16]_floating , \DRM_62_164/V_DRM18K_DOB[15]_floating , \DRM_62_164/V_DRM18K_DOB[14]_floating , \DRM_62_164/V_DRM18K_DOB[13]_floating , \DRM_62_164/V_DRM18K_DOB[12]_floating , \DRM_62_164/V_DRM18K_DOB[11]_floating , \DRM_62_164/V_DRM18K_DOB[10]_floating , \DRM_62_164/V_DRM18K_DOB[9]_floating , \DRM_62_164/V_DRM18K_DOB[8]_floating , read_data[23], read_data[22], read_data[21], read_data[20], read_data[19], read_data[18], read_data[17], read_data[16]}),
            .ADDRA ({\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [9] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [8] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [7] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [6] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [5] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [4] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [3] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [2] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [1] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [0] , _N185, _N185, _N205, _N205}),
            .ADDRB ({\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [10] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [9] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [8] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [7] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [6] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [5] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [4] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [3] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [2] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [1] , \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [0] , _N185, _N185, _N185}),
            .CSA ({_N185, _N185, _N185}),
            .CSB ({_N185, _N185, _N185}),
            .DIA ({_N185, rd_burst_data[55], rd_burst_data[54], rd_burst_data[53], rd_burst_data[52], rd_burst_data[51], rd_burst_data[50], rd_burst_data[49], rd_burst_data[48], _N185, rd_burst_data[23], rd_burst_data[22], rd_burst_data[21], rd_burst_data[20], rd_burst_data[19], rd_burst_data[18], rd_burst_data[17], rd_burst_data[16]}),
            .DIB ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .WWCONF (),
            .ADDRA_HOLD (_N185),
            .ADDRB_HOLD (_N185),
            .CEA (_N205),
            .CEB (read_en),
            .CLKA (ntclkbufg_1),
            .CLKB (video_clk),
            .ORCEA (_N185),
            .ORCEB (_N185),
            .RSTA (\frame_read_write_m0/read_fifo_aclr ),
            .RSTB (\frame_read_write_m0/read_fifo_aclr ),
            .WEA (s00_axi_rvalid),
            .WEB (_N185));
	// ../ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v:845

    V_GRS GRS_INST (
            .GRS_N (1'b1));

    V_DDRC \HMEMC_16_1/V_DDRC  (
            .BID_0 (),
            .BID_1 (),
            .BID_2 (),
            .BRESP_0 (),
            .BRESP_1 (),
            .BRESP_2 (),
            .DFI_ADDRESS ({\HMEMC_16_1/nt_DFI_ADDRESS [31] , \HMEMC_16_1/nt_DFI_ADDRESS [30] , \HMEMC_16_1/nt_DFI_ADDRESS [29] , \HMEMC_16_1/nt_DFI_ADDRESS [28] , \HMEMC_16_1/nt_DFI_ADDRESS [27] , \HMEMC_16_1/nt_DFI_ADDRESS [26] , \HMEMC_16_1/nt_DFI_ADDRESS [25] , \HMEMC_16_1/nt_DFI_ADDRESS [24] , \HMEMC_16_1/nt_DFI_ADDRESS [23] , \HMEMC_16_1/nt_DFI_ADDRESS [22] , \HMEMC_16_1/nt_DFI_ADDRESS [21] , \HMEMC_16_1/nt_DFI_ADDRESS [20] , \HMEMC_16_1/nt_DFI_ADDRESS [19] , \HMEMC_16_1/nt_DFI_ADDRESS [18] , \HMEMC_16_1/nt_DFI_ADDRESS [17] , \HMEMC_16_1/nt_DFI_ADDRESS [16] , \HMEMC_16_1/nt_DFI_ADDRESS [15] , \HMEMC_16_1/nt_DFI_ADDRESS [14] , \HMEMC_16_1/nt_DFI_ADDRESS [13] , \HMEMC_16_1/nt_DFI_ADDRESS [12] , \HMEMC_16_1/nt_DFI_ADDRESS [11] , \HMEMC_16_1/nt_DFI_ADDRESS [10] , \HMEMC_16_1/nt_DFI_ADDRESS [9] , \HMEMC_16_1/nt_DFI_ADDRESS [8] , \HMEMC_16_1/nt_DFI_ADDRESS [7] , \HMEMC_16_1/nt_DFI_ADDRESS [6] , \HMEMC_16_1/nt_DFI_ADDRESS [5] , \HMEMC_16_1/nt_DFI_ADDRESS [4] , \HMEMC_16_1/nt_DFI_ADDRESS [3] , \HMEMC_16_1/nt_DFI_ADDRESS [2] , \HMEMC_16_1/nt_DFI_ADDRESS [1] , \HMEMC_16_1/nt_DFI_ADDRESS [0] }),
            .DFI_BANK ({\HMEMC_16_1/nt_DFI_BANK [5] , \HMEMC_16_1/nt_DFI_BANK [4] , \HMEMC_16_1/nt_DFI_BANK [3] , \HMEMC_16_1/nt_DFI_BANK [2] , \HMEMC_16_1/nt_DFI_BANK [1] , \HMEMC_16_1/nt_DFI_BANK [0] }),
            .DFI_CAS_N ({\HMEMC_16_1/nt_DFI_CAS_N [1] , \HMEMC_16_1/nt_DFI_CAS_N [0] }),
            .DFI_CKE ({\HMEMC_16_1/nt_DFI_CKE [1] , \HMEMC_16_1/nt_DFI_CKE [0] }),
            .DFI_CS ({\HMEMC_16_1/nt_DFI_CS [1] , \HMEMC_16_1/nt_DFI_CS [0] }),
            .DFI_FREQUENCY ({\HMEMC_16_1/nt_DFI_FREQUENCY [4] , \HMEMC_16_1/nt_DFI_FREQUENCY [3] , \HMEMC_16_1/nt_DFI_FREQUENCY [2] , \HMEMC_16_1/nt_DFI_FREQUENCY [1] , \HMEMC_16_1/nt_DFI_FREQUENCY [0] }),
            .DFI_LP_WAKEUP ({\HMEMC_16_1/nt_DFI_LP_WAKEUP [3] , \HMEMC_16_1/nt_DFI_LP_WAKEUP [2] , \HMEMC_16_1/nt_DFI_LP_WAKEUP [1] , \HMEMC_16_1/nt_DFI_LP_WAKEUP [0] }),
            .DFI_ODT ({\HMEMC_16_1/nt_DFI_ODT [1] , \HMEMC_16_1/nt_DFI_ODT [0] }),
            .DFI_RAS_N ({\HMEMC_16_1/nt_DFI_RAS_N [1] , \HMEMC_16_1/nt_DFI_RAS_N [0] }),
            .DFI_RDDATA_EN ({\HMEMC_16_1/nt_DFI_RDDATA_EN [3] , \HMEMC_16_1/nt_DFI_RDDATA_EN [2] , \HMEMC_16_1/nt_DFI_RDDATA_EN [1] , \HMEMC_16_1/nt_DFI_RDDATA_EN [0] }),
            .DFI_RESET_N ({\HMEMC_16_1/nt_DFI_RESET_N [1] , \HMEMC_16_1/nt_DFI_RESET_N [0] }),
            .DFI_WE_N ({\HMEMC_16_1/nt_DFI_WE_N [1] , \HMEMC_16_1/nt_DFI_WE_N [0] }),
            .DFI_WRDATA ({\HMEMC_16_1/nt_DFI_WRDATA [63] , \HMEMC_16_1/nt_DFI_WRDATA [62] , \HMEMC_16_1/nt_DFI_WRDATA [61] , \HMEMC_16_1/nt_DFI_WRDATA [60] , \HMEMC_16_1/nt_DFI_WRDATA [59] , \HMEMC_16_1/nt_DFI_WRDATA [58] , \HMEMC_16_1/nt_DFI_WRDATA [57] , \HMEMC_16_1/nt_DFI_WRDATA [56] , \HMEMC_16_1/nt_DFI_WRDATA [55] , \HMEMC_16_1/nt_DFI_WRDATA [54] , \HMEMC_16_1/nt_DFI_WRDATA [53] , \HMEMC_16_1/nt_DFI_WRDATA [52] , \HMEMC_16_1/nt_DFI_WRDATA [51] , \HMEMC_16_1/nt_DFI_WRDATA [50] , \HMEMC_16_1/nt_DFI_WRDATA [49] , \HMEMC_16_1/nt_DFI_WRDATA [48] , \HMEMC_16_1/nt_DFI_WRDATA [47] , \HMEMC_16_1/nt_DFI_WRDATA [46] , \HMEMC_16_1/nt_DFI_WRDATA [45] , \HMEMC_16_1/nt_DFI_WRDATA [44] , \HMEMC_16_1/nt_DFI_WRDATA [43] , \HMEMC_16_1/nt_DFI_WRDATA [42] , \HMEMC_16_1/nt_DFI_WRDATA [41] , \HMEMC_16_1/nt_DFI_WRDATA [40] , \HMEMC_16_1/nt_DFI_WRDATA [39] , \HMEMC_16_1/nt_DFI_WRDATA [38] , \HMEMC_16_1/nt_DFI_WRDATA [37] , \HMEMC_16_1/nt_DFI_WRDATA [36] , \HMEMC_16_1/nt_DFI_WRDATA [35] , \HMEMC_16_1/nt_DFI_WRDATA [34] , \HMEMC_16_1/nt_DFI_WRDATA [33] , \HMEMC_16_1/nt_DFI_WRDATA [32] , \HMEMC_16_1/nt_DFI_WRDATA [31] , \HMEMC_16_1/nt_DFI_WRDATA [30] , \HMEMC_16_1/nt_DFI_WRDATA [29] , \HMEMC_16_1/nt_DFI_WRDATA [28] , \HMEMC_16_1/nt_DFI_WRDATA [27] , \HMEMC_16_1/nt_DFI_WRDATA [26] , \HMEMC_16_1/nt_DFI_WRDATA [25] , \HMEMC_16_1/nt_DFI_WRDATA [24] , \HMEMC_16_1/nt_DFI_WRDATA [23] , \HMEMC_16_1/nt_DFI_WRDATA [22] , \HMEMC_16_1/nt_DFI_WRDATA [21] , \HMEMC_16_1/nt_DFI_WRDATA [20] , \HMEMC_16_1/nt_DFI_WRDATA [19] , \HMEMC_16_1/nt_DFI_WRDATA [18] , \HMEMC_16_1/nt_DFI_WRDATA [17] , \HMEMC_16_1/nt_DFI_WRDATA [16] , \HMEMC_16_1/nt_DFI_WRDATA [15] , \HMEMC_16_1/nt_DFI_WRDATA [14] , \HMEMC_16_1/nt_DFI_WRDATA [13] , \HMEMC_16_1/nt_DFI_WRDATA [12] , \HMEMC_16_1/nt_DFI_WRDATA [11] , \HMEMC_16_1/nt_DFI_WRDATA [10] , \HMEMC_16_1/nt_DFI_WRDATA [9] , \HMEMC_16_1/nt_DFI_WRDATA [8] , \HMEMC_16_1/nt_DFI_WRDATA [7] , \HMEMC_16_1/nt_DFI_WRDATA [6] , \HMEMC_16_1/nt_DFI_WRDATA [5] , \HMEMC_16_1/nt_DFI_WRDATA [4] , \HMEMC_16_1/nt_DFI_WRDATA [3] , \HMEMC_16_1/nt_DFI_WRDATA [2] , \HMEMC_16_1/nt_DFI_WRDATA [1] , \HMEMC_16_1/nt_DFI_WRDATA [0] }),
            .DFI_WRDATA_EN ({\HMEMC_16_1/nt_DFI_WRDATA_EN [3] , \HMEMC_16_1/nt_DFI_WRDATA_EN [2] , \HMEMC_16_1/nt_DFI_WRDATA_EN [1] , \HMEMC_16_1/nt_DFI_WRDATA_EN [0] }),
            .DFI_WRDATA_MASK ({\HMEMC_16_1/nt_DFI_WRDATA_MASK [7] , \HMEMC_16_1/nt_DFI_WRDATA_MASK [6] , \HMEMC_16_1/nt_DFI_WRDATA_MASK [5] , \HMEMC_16_1/nt_DFI_WRDATA_MASK [4] , \HMEMC_16_1/nt_DFI_WRDATA_MASK [3] , \HMEMC_16_1/nt_DFI_WRDATA_MASK [2] , \HMEMC_16_1/nt_DFI_WRDATA_MASK [1] , \HMEMC_16_1/nt_DFI_WRDATA_MASK [0] }),
            .HPR_CREDIT_CNT (),
            .LPR_CREDIT_CNT (),
            .PERF_BANK (),
            .PRDATA ({\HMEMC_16_1/V_DDRC_PRDATA[31]_floating , \HMEMC_16_1/V_DDRC_PRDATA[30]_floating , \HMEMC_16_1/V_DDRC_PRDATA[29]_floating , \HMEMC_16_1/V_DDRC_PRDATA[28]_floating , \HMEMC_16_1/V_DDRC_PRDATA[27]_floating , \HMEMC_16_1/V_DDRC_PRDATA[26]_floating , \HMEMC_16_1/V_DDRC_PRDATA[25]_floating , \HMEMC_16_1/V_DDRC_PRDATA[24]_floating , \HMEMC_16_1/V_DDRC_PRDATA[23]_floating , \HMEMC_16_1/V_DDRC_PRDATA[22]_floating , \HMEMC_16_1/V_DDRC_PRDATA[21]_floating , \HMEMC_16_1/V_DDRC_PRDATA[20]_floating , \HMEMC_16_1/V_DDRC_PRDATA[19]_floating , \HMEMC_16_1/V_DDRC_PRDATA[18]_floating , \HMEMC_16_1/V_DDRC_PRDATA[17]_floating , \HMEMC_16_1/V_DDRC_PRDATA[16]_floating , \HMEMC_16_1/V_DDRC_PRDATA[15]_floating , \HMEMC_16_1/V_DDRC_PRDATA[14]_floating , \HMEMC_16_1/V_DDRC_PRDATA[13]_floating , \HMEMC_16_1/V_DDRC_PRDATA[12]_floating , \HMEMC_16_1/V_DDRC_PRDATA[11]_floating , \HMEMC_16_1/V_DDRC_PRDATA[10]_floating , \HMEMC_16_1/V_DDRC_PRDATA[9]_floating , \HMEMC_16_1/V_DDRC_PRDATA[8]_floating , \HMEMC_16_1/V_DDRC_PRDATA[7]_floating , \HMEMC_16_1/V_DDRC_PRDATA[6]_floating , \HMEMC_16_1/V_DDRC_PRDATA[5]_floating , \HMEMC_16_1/V_DDRC_PRDATA[4]_floating , \HMEMC_16_1/V_DDRC_PRDATA[3]_floating , \HMEMC_16_1/V_DDRC_PRDATA[2]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/prdata [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/prdata [0] }),
            .RAQ_WCOUNT_0 (),
            .RAQ_WCOUNT_1 (),
            .RAQ_WCOUNT_2 (),
            .RDATA_0 (),
            .RDATA_1 ({rd_burst_data[63], rd_burst_data[62], rd_burst_data[61], rd_burst_data[60], rd_burst_data[59], rd_burst_data[58], rd_burst_data[57], rd_burst_data[56], rd_burst_data[55], rd_burst_data[54], rd_burst_data[53], rd_burst_data[52], rd_burst_data[51], rd_burst_data[50], rd_burst_data[49], rd_burst_data[48], rd_burst_data[47], rd_burst_data[46], rd_burst_data[45], rd_burst_data[44], rd_burst_data[43], rd_burst_data[42], rd_burst_data[41], rd_burst_data[40], \HMEMC_16_1/V_DDRC_RDATA_1[39]_floating , \HMEMC_16_1/V_DDRC_RDATA_1[38]_floating , \HMEMC_16_1/V_DDRC_RDATA_1[37]_floating , \HMEMC_16_1/V_DDRC_RDATA_1[36]_floating , \HMEMC_16_1/V_DDRC_RDATA_1[35]_floating , \HMEMC_16_1/V_DDRC_RDATA_1[34]_floating , \HMEMC_16_1/V_DDRC_RDATA_1[33]_floating , \HMEMC_16_1/V_DDRC_RDATA_1[32]_floating , rd_burst_data[31], rd_burst_data[30], rd_burst_data[29], rd_burst_data[28], rd_burst_data[27], rd_burst_data[26], rd_burst_data[25], rd_burst_data[24], rd_burst_data[23], rd_burst_data[22], rd_burst_data[21], rd_burst_data[20], rd_burst_data[19], rd_burst_data[18], rd_burst_data[17], rd_burst_data[16], rd_burst_data[15], rd_burst_data[14], rd_burst_data[13], rd_burst_data[12], rd_burst_data[11], rd_burst_data[10], rd_burst_data[9], rd_burst_data[8], \HMEMC_16_1/V_DDRC_RDATA_1[7]_floating , \HMEMC_16_1/V_DDRC_RDATA_1[6]_floating , \HMEMC_16_1/V_DDRC_RDATA_1[5]_floating , \HMEMC_16_1/V_DDRC_RDATA_1[4]_floating , \HMEMC_16_1/V_DDRC_RDATA_1[3]_floating , \HMEMC_16_1/V_DDRC_RDATA_1[2]_floating , \HMEMC_16_1/V_DDRC_RDATA_1[1]_floating , \HMEMC_16_1/V_DDRC_RDATA_1[0]_floating }),
            .RDATA_2 (),
            .RID_0 (),
            .RID_1 (),
            .RID_2 (),
            .RRESP_0 (),
            .RRESP_1 (),
            .RRESP_2 (),
            .STAT_DDRC_REG_SELFREF_TYPE (),
            .WAQ_WCOUNT_0 (),
            .WAQ_WCOUNT_1 (),
            .WAQ_WCOUNT_2 (),
            .WR_CREDIT_CNT (),
            .ARADDR_0 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .ARADDR_1 ({s00_axi_araddr[31], s00_axi_araddr[30], s00_axi_araddr[29], s00_axi_araddr[28], s00_axi_araddr[27], s00_axi_araddr[26], s00_axi_araddr[25], s00_axi_araddr[24], s00_axi_araddr[23], s00_axi_araddr[22], s00_axi_araddr[21], s00_axi_araddr[20], s00_axi_araddr[19], s00_axi_araddr[18], s00_axi_araddr[17], s00_axi_araddr[16], s00_axi_araddr[15], s00_axi_araddr[14], s00_axi_araddr[13], s00_axi_araddr[12], s00_axi_araddr[11], s00_axi_araddr[10], s00_axi_araddr[9], s00_axi_araddr[8], s00_axi_araddr[7], s00_axi_araddr[6], s00_axi_araddr[5], s00_axi_araddr[4], s00_axi_araddr[3], \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .ARADDR_2 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .ARBURST_0 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .ARBURST_1 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , _N212}),
            .ARBURST_2 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .ARID_0 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .ARID_1 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , _N192, \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .ARID_2 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .ARLEN_0 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .ARLEN_1 (s00_axi_arlen),
            .ARLEN_2 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .ARQOS_0 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .ARQOS_1 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .ARQOS_2 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .ARSIZE_0 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .ARSIZE_1 ({_N192, _N212, _N212}),
            .ARSIZE_2 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .AWADDR_0 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .AWADDR_1 ({s00_axi_awaddr[31], s00_axi_awaddr[30], s00_axi_awaddr[29], s00_axi_awaddr[28], s00_axi_awaddr[27], s00_axi_awaddr[26], s00_axi_awaddr[25], s00_axi_awaddr[24], s00_axi_awaddr[23], s00_axi_awaddr[22], s00_axi_awaddr[21], s00_axi_awaddr[20], s00_axi_awaddr[19], s00_axi_awaddr[18], s00_axi_awaddr[17], s00_axi_awaddr[16], s00_axi_awaddr[15], s00_axi_awaddr[14], s00_axi_awaddr[13], s00_axi_awaddr[12], s00_axi_awaddr[11], s00_axi_awaddr[10], s00_axi_awaddr[9], s00_axi_awaddr[8], s00_axi_awaddr[7], s00_axi_awaddr[6], s00_axi_awaddr[5], s00_axi_awaddr[4], s00_axi_awaddr[3], \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .AWADDR_2 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , _N192, \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , _N192, \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , _N192, \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .AWBURST_0 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .AWBURST_1 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , _N212}),
            .AWBURST_2 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .AWID_0 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .AWID_1 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .AWID_2 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , _N192, \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .AWLEN_0 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .AWLEN_1 (s00_axi_awlen),
            .AWLEN_2 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .AWQOS_0 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .AWQOS_1 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .AWQOS_2 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .AWSIZE_0 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .AWSIZE_1 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , _N212, _N212}),
            .AWSIZE_2 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .DFI_PHYUPD_TYPE ({\HMEMC_16_1/nt_DFI_PHYUPD_TYPE [1] , \HMEMC_16_1/nt_DFI_PHYUPD_TYPE [0] }),
            .DFI_RDDATA ({\HMEMC_16_1/nt_DFI_RDDATA [63] , \HMEMC_16_1/nt_DFI_RDDATA [62] , \HMEMC_16_1/nt_DFI_RDDATA [61] , \HMEMC_16_1/nt_DFI_RDDATA [60] , \HMEMC_16_1/nt_DFI_RDDATA [59] , \HMEMC_16_1/nt_DFI_RDDATA [58] , \HMEMC_16_1/nt_DFI_RDDATA [57] , \HMEMC_16_1/nt_DFI_RDDATA [56] , \HMEMC_16_1/nt_DFI_RDDATA [55] , \HMEMC_16_1/nt_DFI_RDDATA [54] , \HMEMC_16_1/nt_DFI_RDDATA [53] , \HMEMC_16_1/nt_DFI_RDDATA [52] , \HMEMC_16_1/nt_DFI_RDDATA [51] , \HMEMC_16_1/nt_DFI_RDDATA [50] , \HMEMC_16_1/nt_DFI_RDDATA [49] , \HMEMC_16_1/nt_DFI_RDDATA [48] , \HMEMC_16_1/nt_DFI_RDDATA [47] , \HMEMC_16_1/nt_DFI_RDDATA [46] , \HMEMC_16_1/nt_DFI_RDDATA [45] , \HMEMC_16_1/nt_DFI_RDDATA [44] , \HMEMC_16_1/nt_DFI_RDDATA [43] , \HMEMC_16_1/nt_DFI_RDDATA [42] , \HMEMC_16_1/nt_DFI_RDDATA [41] , \HMEMC_16_1/nt_DFI_RDDATA [40] , \HMEMC_16_1/nt_DFI_RDDATA [39] , \HMEMC_16_1/nt_DFI_RDDATA [38] , \HMEMC_16_1/nt_DFI_RDDATA [37] , \HMEMC_16_1/nt_DFI_RDDATA [36] , \HMEMC_16_1/nt_DFI_RDDATA [35] , \HMEMC_16_1/nt_DFI_RDDATA [34] , \HMEMC_16_1/nt_DFI_RDDATA [33] , \HMEMC_16_1/nt_DFI_RDDATA [32] , \HMEMC_16_1/nt_DFI_RDDATA [31] , \HMEMC_16_1/nt_DFI_RDDATA [30] , \HMEMC_16_1/nt_DFI_RDDATA [29] , \HMEMC_16_1/nt_DFI_RDDATA [28] , \HMEMC_16_1/nt_DFI_RDDATA [27] , \HMEMC_16_1/nt_DFI_RDDATA [26] , \HMEMC_16_1/nt_DFI_RDDATA [25] , \HMEMC_16_1/nt_DFI_RDDATA [24] , \HMEMC_16_1/nt_DFI_RDDATA [23] , \HMEMC_16_1/nt_DFI_RDDATA [22] , \HMEMC_16_1/nt_DFI_RDDATA [21] , \HMEMC_16_1/nt_DFI_RDDATA [20] , \HMEMC_16_1/nt_DFI_RDDATA [19] , \HMEMC_16_1/nt_DFI_RDDATA [18] , \HMEMC_16_1/nt_DFI_RDDATA [17] , \HMEMC_16_1/nt_DFI_RDDATA [16] , \HMEMC_16_1/nt_DFI_RDDATA [15] , \HMEMC_16_1/nt_DFI_RDDATA [14] , \HMEMC_16_1/nt_DFI_RDDATA [13] , \HMEMC_16_1/nt_DFI_RDDATA [12] , \HMEMC_16_1/nt_DFI_RDDATA [11] , \HMEMC_16_1/nt_DFI_RDDATA [10] , \HMEMC_16_1/nt_DFI_RDDATA [9] , \HMEMC_16_1/nt_DFI_RDDATA [8] , \HMEMC_16_1/nt_DFI_RDDATA [7] , \HMEMC_16_1/nt_DFI_RDDATA [6] , \HMEMC_16_1/nt_DFI_RDDATA [5] , \HMEMC_16_1/nt_DFI_RDDATA [4] , \HMEMC_16_1/nt_DFI_RDDATA [3] , \HMEMC_16_1/nt_DFI_RDDATA [2] , \HMEMC_16_1/nt_DFI_RDDATA [1] , \HMEMC_16_1/nt_DFI_RDDATA [0] }),
            .DFI_RDDATA_VALID ({\HMEMC_16_1/nt_DFI_RDDATA_VALID [3] , \HMEMC_16_1/nt_DFI_RDDATA_VALID [2] , \HMEMC_16_1/nt_DFI_RDDATA_VALID [1] , \HMEMC_16_1/nt_DFI_RDDATA_VALID [0] }),
            .PADDR ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \u_ipsl_hmic_h_top/ddrc_paddr [10] , \u_ipsl_hmic_h_top/ddrc_paddr [9] , \u_ipsl_hmic_h_top/ddrc_paddr [8] , \u_ipsl_hmic_h_top/ddrc_paddr [7] , \u_ipsl_hmic_h_top/ddrc_paddr [6] , \u_ipsl_hmic_h_top/ddrc_paddr [5] , \u_ipsl_hmic_h_top/ddrc_paddr [4] , \u_ipsl_hmic_h_top/ddrc_paddr [3] , \u_ipsl_hmic_h_top/ddrc_paddr [2] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .PA_RMASK ({1'b0, 1'b0, 1'b0}),
            .PA_WMASK ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .PWDATA ({\HMEMC_16_1/ntSRB_IOL2_TX_DATA [1] , \HMEMC_16_1/ntSRB_IOL2_TX_DATA [3] , \HMEMC_16_1/ntSRB_IOL2_TX_DATA [2] , \HMEMC_16_1/ntSRB_IOL2_TX_DATA [5] , \HMEMC_16_1/ntSRB_IOL2_TX_DATA [4] , \HMEMC_16_1/ntSRB_IOL2_TX_DATA [6] , \HMEMC_16_1/ntSRB_IOL2_TX_DATA [7] , \u_ipsl_hmic_h_top/ddrc_pwdata [24] , \u_ipsl_hmic_h_top/ddrc_pwdata [23] , \u_ipsl_hmic_h_top/ddrc_pwdata [22] , \HMEMC_16_1/ntSRB_IOL3_TS_CTRL [3] , \u_ipsl_hmic_h_top/ddrc_pwdata [20] , \HMEMC_16_1/ntSRB_IOL3_TS_CTRL [2] , \HMEMC_16_1/ntSRB_IOL3_TS_CTRL [1] , \u_ipsl_hmic_h_top/ddrc_pwdata [17] , \HMEMC_16_1/ntSRB_IOL3_TS_CTRL [0] , \u_ipsl_hmic_h_top/ddrc_pwdata [15] , \u_ipsl_hmic_h_top/ddrc_pwdata [14] , \HMEMC_16_1/ntSRB_IOL3_TX_DATA [0] , \HMEMC_16_1/ntSRB_IOL3_TX_DATA [1] , \HMEMC_16_1/ntSRB_IOL3_TX_DATA [3] , \HMEMC_16_1/ntSRB_IOL3_TX_DATA [2] , \HMEMC_16_1/ntSRB_IOL3_TX_DATA [5] , \HMEMC_16_1/ntSRB_IOL3_TX_DATA [4] , \HMEMC_16_1/ntSRB_IOL3_TX_DATA [6] , \HMEMC_16_1/ntSRB_IOL3_TX_DATA [7] , \u_ipsl_hmic_h_top/ddrc_pwdata [5] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [3] , \u_ipsl_hmic_h_top/ddrc_pwdata [3] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [2] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [1] , \u_ipsl_hmic_h_top/ddrc_pwdata [0] }),
            .WDATA_0 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .WDATA_1 ({s00_axi_wdata[63], _N214, s00_axi_wdata[61], s00_axi_wdata[60], s00_axi_wdata[59], s00_axi_wdata[58], s00_axi_wdata[57], s00_axi_wdata[56], s00_axi_wdata[55], s00_axi_wdata[54], s00_axi_wdata[53], s00_axi_wdata[52], s00_axi_wdata[51], s00_axi_wdata[50], s00_axi_wdata[49], s00_axi_wdata[48], s00_axi_wdata[47], s00_axi_wdata[46], s00_axi_wdata[45], s00_axi_wdata[44], s00_axi_wdata[43], s00_axi_wdata[42], s00_axi_wdata[41], s00_axi_wdata[40], s00_axi_wdata[39], s00_axi_wdata[38], s00_axi_wdata[37], s00_axi_wdata[36], s00_axi_wdata[35], s00_axi_wdata[34], s00_axi_wdata[33], s00_axi_wdata[32], s00_axi_wdata[31], s00_axi_wdata[30], s00_axi_wdata[29], s00_axi_wdata[28], s00_axi_wdata[27], s00_axi_wdata[26], s00_axi_wdata[25], s00_axi_wdata[24], s00_axi_wdata[23], s00_axi_wdata[22], s00_axi_wdata[21], s00_axi_wdata[20], s00_axi_wdata[19], s00_axi_wdata[18], s00_axi_wdata[17], s00_axi_wdata[16], s00_axi_wdata[15], s00_axi_wdata[14], s00_axi_wdata[13], s00_axi_wdata[12], s00_axi_wdata[11], s00_axi_wdata[10], s00_axi_wdata[9], s00_axi_wdata[8], s00_axi_wdata[7], s00_axi_wdata[6], s00_axi_wdata[5], s00_axi_wdata[4], s00_axi_wdata[3], s00_axi_wdata[2], s00_axi_wdata[1], s00_axi_wdata[0]}),
            .WDATA_2 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .WSTRB_0 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .WSTRB_1 ({\u_aq_axi_master/reg_wvalid , \u_aq_axi_master/reg_wvalid , \u_aq_axi_master/reg_wvalid , \u_aq_axi_master/reg_wvalid , \u_aq_axi_master/reg_wvalid , \u_aq_axi_master/reg_wvalid , \u_aq_axi_master/reg_wvalid , \u_aq_axi_master/reg_wvalid }),
            .WSTRB_2 ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .ARPOISON_INTR_0 (),
            .ARPOISON_INTR_1 (),
            .ARPOISON_INTR_2 (),
            .ARREADY_0 (),
            .ARREADY_1 (s00_axi_arready),
            .ARREADY_2 (),
            .AWPOISON_INTR_0 (),
            .AWPOISON_INTR_1 (),
            .AWPOISON_INTR_2 (),
            .AWREADY_0 (),
            .AWREADY_1 (s00_axi_awready),
            .AWREADY_2 (),
            .BVALID_0 (),
            .BVALID_1 (s00_axi_bready),
            .BVALID_2 (),
            .CACTIVE_0 (),
            .CACTIVE_1 (),
            .CACTIVE_2 (),
            .CACTIVE_DDRC (),
            .CSYSACK_0 (),
            .CSYSACK_1 (),
            .CSYSACK_2 (),
            .CSYSACK_DDRC (),
            .DFI_CTRLUPD_REQ (\HMEMC_16_1/nt_DFI_CTRLUPD_REQ ),
            .DFI_DRAM_CLK_DISABLE (\HMEMC_16_1/nt_DFI_DRAM_CLK_DISABLE ),
            .DFI_INIT_START (\HMEMC_16_1/nt_DFI_INIT_START ),
            .DFI_LP_REQ (\HMEMC_16_1/nt_DFI_LP_REQ ),
            .DFI_PHYUPD_ACK (\HMEMC_16_1/nt_DFI_PHYUPD_ACK ),
            .DIAG_SCAN_OUT (),
            .FAIL_H (),
            .PERF_DFI_RD_DATA_CYCLES (),
            .PERF_DFI_WR_DATA_CYCLES (),
            .PERF_HIF_HI_PRI_RD (),
            .PERF_HIF_RD (),
            .PERF_HIF_RD_OR_WR (),
            .PERF_HIF_RMW (),
            .PERF_HIF_WR (),
            .PERF_HPR_REQ_WITH_NOCREDIT (),
            .PERF_HPR_XACT_WHEN_CRITICAL (),
            .PERF_LPR_REQ_WITH_NOCREDIT (),
            .PERF_LPR_XACT_WHEN_CRITICAL (),
            .PERF_OP_IS_ACTIVATE (),
            .PERF_OP_IS_ENTER_DEEPPOWERDOWN (),
            .PERF_OP_IS_ENTER_POWERDOWN (),
            .PERF_OP_IS_ENTER_SELFREF (),
            .PERF_OP_IS_LOAD_MODE (),
            .PERF_OP_IS_PRECHARGE (),
            .PERF_OP_IS_RD (),
            .PERF_OP_IS_RD_ACTIVATE (),
            .PERF_OP_IS_RD_OR_WR (),
            .PERF_OP_IS_REFRESH (),
            .PERF_OP_IS_WR (),
            .PERF_OP_IS_ZQCL (),
            .PERF_OP_IS_ZQCS (),
            .PERF_PRECHARGE_FOR_OTHER (),
            .PERF_PRECHARGE_FOR_RDWR (),
            .PERF_RAW_HAZARD (),
            .PERF_RDWR_TRANSITIONS (),
            .PERF_SELFREF_MODE (),
            .PERF_WAR_HAZARD (),
            .PERF_WAW_HAZARD (),
            .PERF_WRITE_COMBINE (),
            .PERF_WR_XACT_WHEN_CRITICAL (),
            .PREADY (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/pready ),
            .PSLVERR (),
            .RAQ_POP_0 (),
            .RAQ_POP_1 (),
            .RAQ_POP_2 (),
            .RAQ_PUSH_0 (),
            .RAQ_PUSH_1 (),
            .RAQ_PUSH_2 (),
            .RAQ_SPLIT_0 (),
            .RAQ_SPLIT_1 (),
            .RAQ_SPLIT_2 (),
            .RESTART_H (),
            .RLAST_0 (),
            .RLAST_1 (s00_axi_rlast),
            .RLAST_2 (),
            .RVALID_0 (),
            .RVALID_1 (s00_axi_rvalid),
            .RVALID_2 (),
            .TST_DONE (),
            .WAQ_POP_0 (),
            .WAQ_POP_1 (),
            .WAQ_POP_2 (),
            .WAQ_PUSH_0 (),
            .WAQ_PUSH_1 (),
            .WAQ_PUSH_2 (),
            .WAQ_SPLIT_0 (),
            .WAQ_SPLIT_1 (),
            .WAQ_SPLIT_2 (),
            .WREADY_0 (),
            .WREADY_1 (s00_axi_wready),
            .WREADY_2 (),
            .ACLK_0 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .ACLK_1 (ntclkbufg_1),
            .ACLK_2 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .ARESET_0 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/ddrc_axi_reset2 ),
            .ARESET_1 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/ddrc_axi_reset1 ),
            .ARESET_2 (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/ddrc_axi_reset2 ),
            .ARLOCK_0 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .ARLOCK_1 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .ARLOCK_2 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .ARPOISON_0 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .ARPOISON_1 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .ARPOISON_2 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .ARURGENT_0 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .ARURGENT_1 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .ARURGENT_2 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .ARVALID_0 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .ARVALID_1 (s00_axi_arvalid),
            .ARVALID_2 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .AWLOCK_0 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .AWLOCK_1 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .AWLOCK_2 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .AWPOISON_0 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .AWPOISON_1 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .AWPOISON_2 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .AWURGENT_0 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .AWURGENT_1 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .AWURGENT_2 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .AWVALID_0 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .AWVALID_1 (s00_axi_awvalid),
            .AWVALID_2 (_N192),
            .BIST_CLK (1'b0),
            .BREADY_0 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .BREADY_1 (s00_axi_bready),
            .BREADY_2 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .CORE_DDRC_CORE_CLK (\HMEMC_16_1/_N1 ),
            .CORE_DDRC_RST (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/ddrc_axi_reset1 ),
            .CSYSREQ_0 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .CSYSREQ_1 (_N212),
            .CSYSREQ_2 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .CSYSREQ_DDRC (1'b0),
            .DEBUGZ (1'b0),
            .DFI_CTRLUPD_ACK (\HMEMC_16_1/nt_DFI_CTRLUPD_ACK ),
            .DFI_INIT_COMPLETE (\HMEMC_16_1/nt_DFI_INIT_COMPLETE ),
            .DFI_LP_ACK (\HMEMC_16_1/nt_DFI_LP_ACK ),
            .DFI_PHYUPD_REQ (\HMEMC_16_1/nt_DFI_PHYUPD_REQ ),
            .DIAG_CLK (1'b0),
            .HOLD_L (1'b0),
            .PCLK (ntclkbufg_0),
            .PENABLE (\HMEMC_16_1/ntSRB_IOL2_TS_CTRL [0] ),
            .PRESET (\HMEMC_16_1/_N143 ),
            .PSEL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/ddrc_psel ),
            .PWRITE (\HMEMC_16_1/ntSRB_IOL2_TX_DATA [0] ),
            .RREADY_0 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .RREADY_1 (s00_axi_rvalid),
            .RREADY_2 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .RST_L (1'b0),
            .SCANMODE_N (1'b0),
            .SCAN_EN (1'b0),
            .SCAN_RESET (1'b0),
            .SRB_CORE_CLK (1'b0),
            .TEST_H (1'b0),
            .WLAST_0 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .WLAST_1 (s00_axi_wlast),
            .WLAST_2 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .WVALID_0 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .WVALID_1 (\u_aq_axi_master/reg_wvalid ),
            .WVALID_2 (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:949

    V_DDRPHY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/V_DDRPHY */ #(
            .TEST_PATTERN2(32'b01111111011111110111111101111111), 
            .TEST_PATTERN3(32'b01010000101111000101000010111100), 
            .T200US(40000), 
            .MR0_DDR3(16'b0001010100100000), 
            .MR1_DDR3(16'b0000000000010100), 
            .MR2_DDR3(16'b0000000000000000), 
            .MR3_DDR3(16'b0000000000000000), 
            .MR_DDR2(16'b0000101101010011), 
            .EMR1_DDR2(16'b0000000000011100), 
            .EMR2_DDR2(16'b0000000000000000), 
            .EMR3_DDR2(16'b0000000000000000), 
            .MR_LPDDR(16'b0000000000110011), 
            .EMR_LPDDR(16'b0000000000000000), 
            .TMRD(2), 
            .TMOD(6), 
            .TZQINIT(256), 
            .TXPR(2), 
            .TRP(3), 
            .TRFC(32), 
            .WL_EN("TRUE"), 
            .DDR_TYPE("DDR3"), 
            .DATA_WIDTH("16BIT"), 
            .DQS_GATE_MODE(2'b01), 
            .WRDATA_PATH_ADJ("FALSE"), 
            .CTRL_PATH_ADJ("FALSE"), 
            .WL_MAX_STEP(8'b11111111), 
            .WL_MAX_CHECK(5'b11111), 
            .MAN_WRLVL_DQS_L("FALSE"), 
            .MAN_WRLVL_DQS_H("FALSE"), 
            .WL_CTRL_L(3'b001), 
            .WL_CTRL_H(3'b001), 
            .INIT_READ_CLK_CTRL(2'b11), 
            .INIT_READ_CLK_CTRL_H(2'b11), 
            .INIT_SLIP_STEP(4'b0111), 
            .INIT_SLIP_STEP_H(4'b0111), 
            .FORCE_READ_CLK_CTRL_L("FALSE"), 
            .FORCE_READ_CLK_CTRL_H("FALSE"), 
            .STOP_WITH_ERROR("FALSE"), 
            .DQGT_DEBUG(1'b0), 
            .WRITE_DEBUG(1'b0), 
            .RDEL_ADJ_MAX_RANG(5'b11111), 
            .MIN_DQSI_WIN(4'b0110), 
            .INIT_SAMP_POSITION(8'b00000000), 
            .INIT_SAMP_POSITION_H(8'b00000000), 
            .FORCE_SAMP_POSITION_L("FALSE"), 
            .FORCE_SAMP_POSITION_H("FALSE"), 
            .RDEL_RD_CNT(19'b0000000000001000000), 
            .T400NS(80), 
            .T_LPDDR(9'b000000000), 
            .REF_CNT(8'b00110100), 
            .APB_VLD("FALSE"), 
            .TEST_PATTERN1(128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111), 
            .TRAIN_RST_TYPE("TRUE"), 
            .TXS(8'b00100010), 
            .WL_SETTING(1'b0), 
            .WCLK_DEL_SEL(1'b0), 
            .INIT_WRLVL_STEP_L(8'b00000000), 
            .INIT_WRLVL_STEP_H(8'b00000000))
        \HMEMC_16_1/V_DDRPHY  (
            .DDRPHY_ADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [63] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [62] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [61] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [60] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [59] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [58] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [57] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [56] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [55] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [54] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [53] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [52] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [51] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [50] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [49] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [48] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [47] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [46] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [45] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [44] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [43] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [42] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [41] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [40] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [39] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [38] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [37] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [36] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [35] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [34] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [33] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [32] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [31] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [30] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [29] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [28] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [27] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [26] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [25] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [24] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [23] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [22] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [21] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [20] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [19] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [18] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [17] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [16] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [15] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [14] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [13] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [12] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [11] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [10] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [9] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [8] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [0] }),
            .DDRPHY_BA ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [11] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [10] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [9] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [8] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [0] }),
            .DDRPHY_CAS_N ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cas_n [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cas_n [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cas_n [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cas_n [0] }),
            .DDRPHY_CA_EN ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [55] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [54] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [53] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [52] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [51] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [50] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [49] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [48] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [47] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [46] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [45] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [44] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [43] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [42] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [41] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [40] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [39] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [38] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [37] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [36] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [35] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [34] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [33] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [32] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [31] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [30] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [29] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [28] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [27] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [26] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [25] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [24] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [23] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [22] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [21] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [20] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [19] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [18] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [17] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [16] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [15] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [14] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [13] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [12] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [11] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [10] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [9] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [8] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [0] }),
            .DDRPHY_CK ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ck [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ck [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ck [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ck [0] }),
            .DDRPHY_CKE ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cke [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cke [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cke [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cke [0] }),
            .DDRPHY_CS_N ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cs_n [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cs_n [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cs_n [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cs_n [0] }),
            .DDRPHY_DBG (),
            .DDRPHY_DM_H ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_1 [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_1 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_1 [0] }),
            .DDRPHY_DM_L ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_0 [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_0 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_0 [0] }),
            .DDRPHY_DQS_GATE_CTRL_H ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dqs_gate_ctrl_h [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dqs_gate_ctrl_h [0] }),
            .DDRPHY_DQS_GATE_CTRL_L ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dqs_gate_ctrl_l [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dqs_gate_ctrl_l [0] }),
            .DDRPHY_ODT ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_odt [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_odt [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_odt [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_odt [0] }),
            .DDRPHY_RAS_N ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ras_n [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ras_n [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ras_n [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ras_n [0] }),
            .DDRPHY_RDQS_STEP_H ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdqs_step_h [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdqs_step_h [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdqs_step_h [0] }),
            .DDRPHY_RDQS_STEP_L ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdqs_step_l [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdqs_step_l [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdqs_step_l [0] }),
            .DDRPHY_READ_CLK_CTRL_H ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_clk_ctrl_h [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_clk_ctrl_h [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_clk_ctrl_h [0] }),
            .DDRPHY_READ_CLK_CTRL_L ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_clk_ctrl_l [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_clk_ctrl_l [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_clk_ctrl_l [0] }),
            .DDRPHY_WDATA_H ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [31] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [30] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [29] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [28] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [27] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [26] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [25] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [24] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [23] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [22] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [21] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [20] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [19] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [18] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [17] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [16] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [15] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [14] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [13] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [12] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [11] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [10] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [9] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [8] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [0] }),
            .DDRPHY_WDATA_L ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [31] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [30] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [29] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [28] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [27] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [26] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [25] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [24] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [23] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [22] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [21] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [20] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [19] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [18] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [17] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [16] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [15] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [14] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [13] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [12] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [11] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [10] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [9] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [8] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [0] }),
            .DDRPHY_WDQS_EN_H ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_en_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_en_1 [0] }),
            .DDRPHY_WDQS_EN_L ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_en_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_en_0 [0] }),
            .DDRPHY_WDQS_H ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_1 [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_1 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_1 [0] }),
            .DDRPHY_WDQS_L ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_0 [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_0 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_0 [0] }),
            .DDRPHY_WEN_H ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [15] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [14] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [13] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [12] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [11] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [10] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [9] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [8] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [0] }),
            .DDRPHY_WEN_L ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [15] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [14] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [13] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [12] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [11] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [10] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [9] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [8] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [0] }),
            .DDRPHY_WE_N ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_we_n [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_we_n [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_we_n [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_we_n [0] }),
            .DDRPHY_WL_CTRL_H ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ctrl_h [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ctrl_h [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ctrl_h [0] }),
            .DDRPHY_WL_CTRL_L ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ctrl_l [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ctrl_l [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ctrl_l [0] }),
            .DDRPHY_WL_STEP_H ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_h [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_h [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_h [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_h [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_h [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_h [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_h [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_h [0] }),
            .DDRPHY_WL_STEP_L ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_l [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_l [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_l [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_l [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_l [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_l [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_l [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_l [0] }),
            .DFI_ERROR_INFO (),
            .DFI_PHYUPD_TYPE ({\HMEMC_16_1/nt_DFI_PHYUPD_TYPE [1] , \HMEMC_16_1/nt_DFI_PHYUPD_TYPE [0] }),
            .DFI_RDDATA ({\HMEMC_16_1/nt_DFI_RDDATA [63] , \HMEMC_16_1/nt_DFI_RDDATA [62] , \HMEMC_16_1/nt_DFI_RDDATA [61] , \HMEMC_16_1/nt_DFI_RDDATA [60] , \HMEMC_16_1/nt_DFI_RDDATA [59] , \HMEMC_16_1/nt_DFI_RDDATA [58] , \HMEMC_16_1/nt_DFI_RDDATA [57] , \HMEMC_16_1/nt_DFI_RDDATA [56] , \HMEMC_16_1/nt_DFI_RDDATA [55] , \HMEMC_16_1/nt_DFI_RDDATA [54] , \HMEMC_16_1/nt_DFI_RDDATA [53] , \HMEMC_16_1/nt_DFI_RDDATA [52] , \HMEMC_16_1/nt_DFI_RDDATA [51] , \HMEMC_16_1/nt_DFI_RDDATA [50] , \HMEMC_16_1/nt_DFI_RDDATA [49] , \HMEMC_16_1/nt_DFI_RDDATA [48] , \HMEMC_16_1/nt_DFI_RDDATA [47] , \HMEMC_16_1/nt_DFI_RDDATA [46] , \HMEMC_16_1/nt_DFI_RDDATA [45] , \HMEMC_16_1/nt_DFI_RDDATA [44] , \HMEMC_16_1/nt_DFI_RDDATA [43] , \HMEMC_16_1/nt_DFI_RDDATA [42] , \HMEMC_16_1/nt_DFI_RDDATA [41] , \HMEMC_16_1/nt_DFI_RDDATA [40] , \HMEMC_16_1/nt_DFI_RDDATA [39] , \HMEMC_16_1/nt_DFI_RDDATA [38] , \HMEMC_16_1/nt_DFI_RDDATA [37] , \HMEMC_16_1/nt_DFI_RDDATA [36] , \HMEMC_16_1/nt_DFI_RDDATA [35] , \HMEMC_16_1/nt_DFI_RDDATA [34] , \HMEMC_16_1/nt_DFI_RDDATA [33] , \HMEMC_16_1/nt_DFI_RDDATA [32] , \HMEMC_16_1/nt_DFI_RDDATA [31] , \HMEMC_16_1/nt_DFI_RDDATA [30] , \HMEMC_16_1/nt_DFI_RDDATA [29] , \HMEMC_16_1/nt_DFI_RDDATA [28] , \HMEMC_16_1/nt_DFI_RDDATA [27] , \HMEMC_16_1/nt_DFI_RDDATA [26] , \HMEMC_16_1/nt_DFI_RDDATA [25] , \HMEMC_16_1/nt_DFI_RDDATA [24] , \HMEMC_16_1/nt_DFI_RDDATA [23] , \HMEMC_16_1/nt_DFI_RDDATA [22] , \HMEMC_16_1/nt_DFI_RDDATA [21] , \HMEMC_16_1/nt_DFI_RDDATA [20] , \HMEMC_16_1/nt_DFI_RDDATA [19] , \HMEMC_16_1/nt_DFI_RDDATA [18] , \HMEMC_16_1/nt_DFI_RDDATA [17] , \HMEMC_16_1/nt_DFI_RDDATA [16] , \HMEMC_16_1/nt_DFI_RDDATA [15] , \HMEMC_16_1/nt_DFI_RDDATA [14] , \HMEMC_16_1/nt_DFI_RDDATA [13] , \HMEMC_16_1/nt_DFI_RDDATA [12] , \HMEMC_16_1/nt_DFI_RDDATA [11] , \HMEMC_16_1/nt_DFI_RDDATA [10] , \HMEMC_16_1/nt_DFI_RDDATA [9] , \HMEMC_16_1/nt_DFI_RDDATA [8] , \HMEMC_16_1/nt_DFI_RDDATA [7] , \HMEMC_16_1/nt_DFI_RDDATA [6] , \HMEMC_16_1/nt_DFI_RDDATA [5] , \HMEMC_16_1/nt_DFI_RDDATA [4] , \HMEMC_16_1/nt_DFI_RDDATA [3] , \HMEMC_16_1/nt_DFI_RDDATA [2] , \HMEMC_16_1/nt_DFI_RDDATA [1] , \HMEMC_16_1/nt_DFI_RDDATA [0] }),
            .DFI_RDDATA_VALID ({\HMEMC_16_1/nt_DFI_RDDATA_VALID [3] , \HMEMC_16_1/nt_DFI_RDDATA_VALID [2] , \HMEMC_16_1/nt_DFI_RDDATA_VALID [1] , \HMEMC_16_1/nt_DFI_RDDATA_VALID [0] }),
            .DQS_CLK_REGIONAL ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_clk_regional [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_clk_regional [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_clk_regional [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_clk_regional [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_clk_regional [0] }),
            .DQS_DQS_GATE_CTRL ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [11] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [10] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [9] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [8] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [0] }),
            .DQS_DQS_GATE_CTRL_TF2 ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl_tf2 [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl_tf2 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl_tf2 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl_tf2 [0] }),
            .DQS_GATEI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_gatei [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_gatei [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_gatei [0] }),
            .DQS_RDEL_CTRL ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [8] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [0] }),
            .DQS_READ_CLK_CTRL ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [8] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [0] }),
            .DQS_RST ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst [0] }),
            .DQS_RST_TRAINING_N ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst_training_n [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst_training_n [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst_training_n [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst_training_n [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst_training_n [0] }),
            .DQS_WL_CTRL ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [8] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [0] }),
            .DQS_WL_STEP ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [23] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [22] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [21] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [20] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [19] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [18] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [17] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [16] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [15] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [14] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [13] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [12] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [11] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [10] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [9] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [8] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [0] }),
            .IOL_CE (),
            .IOL_CLK_SYS ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [59] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [58] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [57] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [56] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [55] , \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[54]_floating , \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[53]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [52] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [51] , \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[50]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [49] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [48] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [47] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [46] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [45] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [44] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [43] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [42] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [41] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [40] , \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[39]_floating , \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[38]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [37] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [36] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [35] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [34] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [33] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [32] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [31] , \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[30]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [29] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [28] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [27] , \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[26]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [25] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [24] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [23] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [22] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [21] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [20] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [19] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [18] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [17] , \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[16]_floating , \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[15]_floating , \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[14]_floating , \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[13]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [12] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [11] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [10] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [9] , \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[8]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [2] , \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[1]_floating , \HMEMC_16_1/V_DDRPHY_IOL_CLK_SYS[0]_floating }),
            .IOL_IODLY_CTRL ({\HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[179]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[178]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[177]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[176]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[175]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[174]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[173]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[172]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[171]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[170]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[169]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[168]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[167]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[166]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[165]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[164]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[163]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[162]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[161]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[160]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[159]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[158]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[157]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[156]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[155]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[154]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[153]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[152]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[151]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[150]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[149]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[148]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[147]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[146]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[145]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[144]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[143]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[142]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[141]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[140]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[139]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[138]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[137]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[136]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[135]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[134]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[133]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[132]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[131]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[130]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[129]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[128]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[127]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[126]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[125]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[124]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[123]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[122]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[121]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[120]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[119]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[118]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[117]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[116]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[115]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[114]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[113]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[112]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[111]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [110] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [109] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [108] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [107] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [106] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [105] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [104] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [103] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [102] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [101] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [100] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [99] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [98] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [97] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [96] , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[95]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[94]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[93]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[92]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[91]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[90]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [89] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [88] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [87] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [86] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [85] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [84] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [83] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [82] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [81] , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[80]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[79]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[78]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[77]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[76]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[75]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[74]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[73]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[72]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[71]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[70]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[69]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[68]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[67]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[66]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[65]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[64]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[63]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[62]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[61]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[60]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[59]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[58]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[57]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[56]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[55]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[54]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[53]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[52]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[51]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[50]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[49]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[48]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[47]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[46]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[45]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[44]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[43]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[42]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[41]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[40]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[39]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [38] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [37] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [36] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [35] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [34] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [33] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [32] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [31] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [30] , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[29]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[28]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[27]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[26]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[25]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[24]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [23] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [22] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [21] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [20] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [19] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [18] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [17] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [16] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [15] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [14] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [13] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [12] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [11] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [10] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [9] , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[8]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[7]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[6]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[5]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[4]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[3]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[2]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[1]_floating , \HMEMC_16_1/V_DDRPHY_IOL_IODLY_CTRL[0]_floating }),
            .IOL_LRS ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [59] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [58] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [57] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [56] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [55] , \HMEMC_16_1/V_DDRPHY_IOL_LRS[54]_floating , \HMEMC_16_1/V_DDRPHY_IOL_LRS[53]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [52] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [51] , \HMEMC_16_1/V_DDRPHY_IOL_LRS[50]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [49] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [48] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [47] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [46] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [45] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [44] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [43] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [42] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [41] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [40] , \HMEMC_16_1/V_DDRPHY_IOL_LRS[39]_floating , \HMEMC_16_1/V_DDRPHY_IOL_LRS[38]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [37] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [36] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [35] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [34] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [33] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [32] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [31] , \HMEMC_16_1/V_DDRPHY_IOL_LRS[30]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [29] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [28] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [27] , \HMEMC_16_1/V_DDRPHY_IOL_LRS[26]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [25] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [24] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [23] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [22] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [21] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [20] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [19] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [18] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [17] , \HMEMC_16_1/V_DDRPHY_IOL_LRS[16]_floating , \HMEMC_16_1/V_DDRPHY_IOL_LRS[15]_floating , \HMEMC_16_1/V_DDRPHY_IOL_LRS[14]_floating , \HMEMC_16_1/V_DDRPHY_IOL_LRS[13]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [12] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [11] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [10] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [9] , \HMEMC_16_1/V_DDRPHY_IOL_LRS[8]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [2] , \HMEMC_16_1/V_DDRPHY_IOL_LRS[1]_floating , \HMEMC_16_1/V_DDRPHY_IOL_LRS[0]_floating }),
            .IOL_MIPI_SW_DYN_I (),
            .IOL_TS_CTRL_TF2 (),
            .IOL_TS_CTRL_TF3 (),
            .IOL_TS_CTRL_TF4 (),
            .IOL_TX_DATA_TF4 ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [183] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[182]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[181]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[180]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [179] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[178]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[177]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[176]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [175] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[174]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[173]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[172]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [171] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[170]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[169]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[168]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [167] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[166]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[165]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[164]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [163] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[162]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[161]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[160]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [159] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[158]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[157]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[156]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [155] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[154]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[153]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[152]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [151] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[150]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[149]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[148]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [147] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[146]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[145]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[144]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [143] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[142]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[141]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[140]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [139] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[138]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[137]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[136]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [135] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[134]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[133]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[132]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [131] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[130]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[129]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[128]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [127] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[126]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[125]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[124]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [123] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[122]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[121]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[120]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [119] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[118]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[117]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[116]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [115] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[114]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[113]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[112]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [111] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[110]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[109]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[108]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [107] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[106]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[105]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[104]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [103] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[102]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[101]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[100]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [99] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[98]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[97]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[96]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [95] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[94]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[93]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[92]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [91] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[90]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[89]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[88]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [87] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[86]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[85]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[84]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [83] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[82]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[81]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[80]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [79] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[78]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[77]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[76]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [75] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[74]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[73]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[72]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [71] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[70]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[69]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[68]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [67] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[66]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[65]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[64]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [63] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[62]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[61]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[60]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [59] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[58]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[57]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[56]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [55] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[54]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[53]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[52]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [51] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[50]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[49]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[48]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [47] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[46]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[45]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[44]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [43] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[42]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[41]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[40]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [39] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[38]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[37]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[36]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [35] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[34]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[33]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[32]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [31] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[30]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[29]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[28]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [27] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[26]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[25]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[24]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [23] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[22]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[21]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[20]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [19] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[18]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[17]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[16]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [15] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[14]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[13]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[12]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [11] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[10]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[9]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[8]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [7] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[6]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[5]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[4]_floating , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [3] , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[2]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[1]_floating , \HMEMC_16_1/V_DDRPHY_IOL_TX_DATA_TF4[0]_floating }),
            .IOL_TX_DATA_TF7 (),
            .IOL_TX_DATA_TF8 (),
            .PRDATA (),
            .DDRPHY_DLL_STEP ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [0] }),
            .DDRPHY_DQ_H ({\IOL_7_113/IFF/_N1 , \IOL_7_110/IFF/_N1 , \IOL_7_109/IFF/_N1 , \IOL_7_106/IFF/_N1 , \IOL_7_105/IFF/_N1 , \IOL_7_90/IFF/_N1 , \IOL_7_89/IFF/_N1 , \IOL_7_86/IFF/_N1 }),
            .DDRPHY_DQ_L ({\IOL_7_37/IFF/_N1 , \IOL_7_34/IFF/_N1 , \IOL_7_33/IFF/_N1 , \IOL_7_18/IFF/_N1 , \IOL_7_17/IFF/_N1 , \IOL_7_14/IFF/_N1 , \IOL_7_13/IFF/_N1 , \IOL_7_10/IFF/_N1 }),
            .DDRPHY_RDATA_H ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N469 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N469 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N469 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N469 [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N457 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N457 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N457 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N457 [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N445 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N445 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N445 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N445 [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N433 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N433 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N433 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N433 [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N421 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N421 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N421 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N421 [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N405 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N405 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N405 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N405 [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N393 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N393 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N393 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N393 [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N381 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N381 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N381 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N381 [4] }),
            .DDRPHY_RDATA_L ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N327 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N327 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N327 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N327 [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N315 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N315 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N315 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N315 [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N303 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N303 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N303 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N303 [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N287 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N287 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N287 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N287 [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N275 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N275 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N275 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N275 [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N263 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N263 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N263 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N263 [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N251 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N251 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N251 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N251 [4] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N239 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N239 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N239 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N239 [4] }),
            .DDRPHY_UPDATE_COMP_VAL_H ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0] }),
            .DDRPHY_UPDATE_COMP_VAL_L ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0] }),
            .DDRPHY_UPDATE_TYPE ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0] }),
            .DFI_ADDRESS ({\HMEMC_16_1/nt_DFI_ADDRESS [31] , \HMEMC_16_1/nt_DFI_ADDRESS [30] , \HMEMC_16_1/nt_DFI_ADDRESS [29] , \HMEMC_16_1/nt_DFI_ADDRESS [28] , \HMEMC_16_1/nt_DFI_ADDRESS [27] , \HMEMC_16_1/nt_DFI_ADDRESS [26] , \HMEMC_16_1/nt_DFI_ADDRESS [25] , \HMEMC_16_1/nt_DFI_ADDRESS [24] , \HMEMC_16_1/nt_DFI_ADDRESS [23] , \HMEMC_16_1/nt_DFI_ADDRESS [22] , \HMEMC_16_1/nt_DFI_ADDRESS [21] , \HMEMC_16_1/nt_DFI_ADDRESS [20] , \HMEMC_16_1/nt_DFI_ADDRESS [19] , \HMEMC_16_1/nt_DFI_ADDRESS [18] , \HMEMC_16_1/nt_DFI_ADDRESS [17] , \HMEMC_16_1/nt_DFI_ADDRESS [16] , \HMEMC_16_1/nt_DFI_ADDRESS [15] , \HMEMC_16_1/nt_DFI_ADDRESS [14] , \HMEMC_16_1/nt_DFI_ADDRESS [13] , \HMEMC_16_1/nt_DFI_ADDRESS [12] , \HMEMC_16_1/nt_DFI_ADDRESS [11] , \HMEMC_16_1/nt_DFI_ADDRESS [10] , \HMEMC_16_1/nt_DFI_ADDRESS [9] , \HMEMC_16_1/nt_DFI_ADDRESS [8] , \HMEMC_16_1/nt_DFI_ADDRESS [7] , \HMEMC_16_1/nt_DFI_ADDRESS [6] , \HMEMC_16_1/nt_DFI_ADDRESS [5] , \HMEMC_16_1/nt_DFI_ADDRESS [4] , \HMEMC_16_1/nt_DFI_ADDRESS [3] , \HMEMC_16_1/nt_DFI_ADDRESS [2] , \HMEMC_16_1/nt_DFI_ADDRESS [1] , \HMEMC_16_1/nt_DFI_ADDRESS [0] }),
            .DFI_BANK ({\HMEMC_16_1/nt_DFI_BANK [5] , \HMEMC_16_1/nt_DFI_BANK [4] , \HMEMC_16_1/nt_DFI_BANK [3] , \HMEMC_16_1/nt_DFI_BANK [2] , \HMEMC_16_1/nt_DFI_BANK [1] , \HMEMC_16_1/nt_DFI_BANK [0] }),
            .DFI_CAS_N ({\HMEMC_16_1/nt_DFI_CAS_N [1] , \HMEMC_16_1/nt_DFI_CAS_N [0] }),
            .DFI_CKE ({\HMEMC_16_1/nt_DFI_CKE [1] , \HMEMC_16_1/nt_DFI_CKE [0] }),
            .DFI_CS ({\HMEMC_16_1/nt_DFI_CS [1] , \HMEMC_16_1/nt_DFI_CS [0] }),
            .DFI_FREQUENCY ({\HMEMC_16_1/nt_DFI_FREQUENCY [4] , \HMEMC_16_1/nt_DFI_FREQUENCY [3] , \HMEMC_16_1/nt_DFI_FREQUENCY [2] , \HMEMC_16_1/nt_DFI_FREQUENCY [1] , \HMEMC_16_1/nt_DFI_FREQUENCY [0] }),
            .DFI_LP_WAKEUP ({\HMEMC_16_1/nt_DFI_LP_WAKEUP [3] , \HMEMC_16_1/nt_DFI_LP_WAKEUP [2] , \HMEMC_16_1/nt_DFI_LP_WAKEUP [1] , \HMEMC_16_1/nt_DFI_LP_WAKEUP [0] }),
            .DFI_ODT ({\HMEMC_16_1/nt_DFI_ODT [1] , \HMEMC_16_1/nt_DFI_ODT [0] }),
            .DFI_RAS_N ({\HMEMC_16_1/nt_DFI_RAS_N [1] , \HMEMC_16_1/nt_DFI_RAS_N [0] }),
            .DFI_RDDATA_EN ({\HMEMC_16_1/nt_DFI_RDDATA_EN [3] , \HMEMC_16_1/nt_DFI_RDDATA_EN [2] , \HMEMC_16_1/nt_DFI_RDDATA_EN [1] , \HMEMC_16_1/nt_DFI_RDDATA_EN [0] }),
            .DFI_RESET_N ({\HMEMC_16_1/nt_DFI_RESET_N [1] , \HMEMC_16_1/nt_DFI_RESET_N [0] }),
            .DFI_WE_N ({\HMEMC_16_1/nt_DFI_WE_N [1] , \HMEMC_16_1/nt_DFI_WE_N [0] }),
            .DFI_WRDATA ({\HMEMC_16_1/nt_DFI_WRDATA [63] , \HMEMC_16_1/nt_DFI_WRDATA [62] , \HMEMC_16_1/nt_DFI_WRDATA [61] , \HMEMC_16_1/nt_DFI_WRDATA [60] , \HMEMC_16_1/nt_DFI_WRDATA [59] , \HMEMC_16_1/nt_DFI_WRDATA [58] , \HMEMC_16_1/nt_DFI_WRDATA [57] , \HMEMC_16_1/nt_DFI_WRDATA [56] , \HMEMC_16_1/nt_DFI_WRDATA [55] , \HMEMC_16_1/nt_DFI_WRDATA [54] , \HMEMC_16_1/nt_DFI_WRDATA [53] , \HMEMC_16_1/nt_DFI_WRDATA [52] , \HMEMC_16_1/nt_DFI_WRDATA [51] , \HMEMC_16_1/nt_DFI_WRDATA [50] , \HMEMC_16_1/nt_DFI_WRDATA [49] , \HMEMC_16_1/nt_DFI_WRDATA [48] , \HMEMC_16_1/nt_DFI_WRDATA [47] , \HMEMC_16_1/nt_DFI_WRDATA [46] , \HMEMC_16_1/nt_DFI_WRDATA [45] , \HMEMC_16_1/nt_DFI_WRDATA [44] , \HMEMC_16_1/nt_DFI_WRDATA [43] , \HMEMC_16_1/nt_DFI_WRDATA [42] , \HMEMC_16_1/nt_DFI_WRDATA [41] , \HMEMC_16_1/nt_DFI_WRDATA [40] , \HMEMC_16_1/nt_DFI_WRDATA [39] , \HMEMC_16_1/nt_DFI_WRDATA [38] , \HMEMC_16_1/nt_DFI_WRDATA [37] , \HMEMC_16_1/nt_DFI_WRDATA [36] , \HMEMC_16_1/nt_DFI_WRDATA [35] , \HMEMC_16_1/nt_DFI_WRDATA [34] , \HMEMC_16_1/nt_DFI_WRDATA [33] , \HMEMC_16_1/nt_DFI_WRDATA [32] , \HMEMC_16_1/nt_DFI_WRDATA [31] , \HMEMC_16_1/nt_DFI_WRDATA [30] , \HMEMC_16_1/nt_DFI_WRDATA [29] , \HMEMC_16_1/nt_DFI_WRDATA [28] , \HMEMC_16_1/nt_DFI_WRDATA [27] , \HMEMC_16_1/nt_DFI_WRDATA [26] , \HMEMC_16_1/nt_DFI_WRDATA [25] , \HMEMC_16_1/nt_DFI_WRDATA [24] , \HMEMC_16_1/nt_DFI_WRDATA [23] , \HMEMC_16_1/nt_DFI_WRDATA [22] , \HMEMC_16_1/nt_DFI_WRDATA [21] , \HMEMC_16_1/nt_DFI_WRDATA [20] , \HMEMC_16_1/nt_DFI_WRDATA [19] , \HMEMC_16_1/nt_DFI_WRDATA [18] , \HMEMC_16_1/nt_DFI_WRDATA [17] , \HMEMC_16_1/nt_DFI_WRDATA [16] , \HMEMC_16_1/nt_DFI_WRDATA [15] , \HMEMC_16_1/nt_DFI_WRDATA [14] , \HMEMC_16_1/nt_DFI_WRDATA [13] , \HMEMC_16_1/nt_DFI_WRDATA [12] , \HMEMC_16_1/nt_DFI_WRDATA [11] , \HMEMC_16_1/nt_DFI_WRDATA [10] , \HMEMC_16_1/nt_DFI_WRDATA [9] , \HMEMC_16_1/nt_DFI_WRDATA [8] , \HMEMC_16_1/nt_DFI_WRDATA [7] , \HMEMC_16_1/nt_DFI_WRDATA [6] , \HMEMC_16_1/nt_DFI_WRDATA [5] , \HMEMC_16_1/nt_DFI_WRDATA [4] , \HMEMC_16_1/nt_DFI_WRDATA [3] , \HMEMC_16_1/nt_DFI_WRDATA [2] , \HMEMC_16_1/nt_DFI_WRDATA [1] , \HMEMC_16_1/nt_DFI_WRDATA [0] }),
            .DFI_WRDATA_EN ({\HMEMC_16_1/nt_DFI_WRDATA_EN [3] , \HMEMC_16_1/nt_DFI_WRDATA_EN [2] , \HMEMC_16_1/nt_DFI_WRDATA_EN [1] , \HMEMC_16_1/nt_DFI_WRDATA_EN [0] }),
            .DFI_WRDATA_MASK ({\HMEMC_16_1/nt_DFI_WRDATA_MASK [7] , \HMEMC_16_1/nt_DFI_WRDATA_MASK [6] , \HMEMC_16_1/nt_DFI_WRDATA_MASK [5] , \HMEMC_16_1/nt_DFI_WRDATA_MASK [4] , \HMEMC_16_1/nt_DFI_WRDATA_MASK [3] , \HMEMC_16_1/nt_DFI_WRDATA_MASK [2] , \HMEMC_16_1/nt_DFI_WRDATA_MASK [1] , \HMEMC_16_1/nt_DFI_WRDATA_MASK [0] }),
            .PADDR ({\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \u_ipsl_hmic_h_top/ddrc_paddr [10] , \u_ipsl_hmic_h_top/ddrc_paddr [9] , \u_ipsl_hmic_h_top/ddrc_paddr [8] , \u_ipsl_hmic_h_top/ddrc_paddr [7] , \u_ipsl_hmic_h_top/ddrc_paddr [6] , \u_ipsl_hmic_h_top/ddrc_paddr [5] , \u_ipsl_hmic_h_top/ddrc_paddr [4] , \u_ipsl_hmic_h_top/ddrc_paddr [3] , \u_ipsl_hmic_h_top/ddrc_paddr [2] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] }),
            .PWDATA ({\HMEMC_16_1/ntSRB_IOL2_TX_DATA [1] , \HMEMC_16_1/ntSRB_IOL2_TX_DATA [3] , \HMEMC_16_1/ntSRB_IOL2_TX_DATA [2] , \HMEMC_16_1/ntSRB_IOL2_TX_DATA [5] , \HMEMC_16_1/ntSRB_IOL2_TX_DATA [4] , \HMEMC_16_1/ntSRB_IOL2_TX_DATA [6] , \HMEMC_16_1/ntSRB_IOL2_TX_DATA [7] , \u_ipsl_hmic_h_top/ddrc_pwdata [24] , \u_ipsl_hmic_h_top/ddrc_pwdata [23] , \u_ipsl_hmic_h_top/ddrc_pwdata [22] , \HMEMC_16_1/ntSRB_IOL3_TS_CTRL [3] , \u_ipsl_hmic_h_top/ddrc_pwdata [20] , \HMEMC_16_1/ntSRB_IOL3_TS_CTRL [2] , \HMEMC_16_1/ntSRB_IOL3_TS_CTRL [1] , \u_ipsl_hmic_h_top/ddrc_pwdata [17] , \HMEMC_16_1/ntSRB_IOL3_TS_CTRL [0] , \u_ipsl_hmic_h_top/ddrc_pwdata [15] , \u_ipsl_hmic_h_top/ddrc_pwdata [14] , \HMEMC_16_1/ntSRB_IOL3_TX_DATA [0] , \HMEMC_16_1/ntSRB_IOL3_TX_DATA [1] , \HMEMC_16_1/ntSRB_IOL3_TX_DATA [3] , \HMEMC_16_1/ntSRB_IOL3_TX_DATA [2] , \HMEMC_16_1/ntSRB_IOL3_TX_DATA [5] , \HMEMC_16_1/ntSRB_IOL3_TX_DATA [4] , \HMEMC_16_1/ntSRB_IOL3_TX_DATA [6] , \HMEMC_16_1/ntSRB_IOL3_TX_DATA [7] , \u_ipsl_hmic_h_top/ddrc_pwdata [5] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [3] , \u_ipsl_hmic_h_top/ddrc_pwdata [3] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [2] , \HMEMC_16_1/ntSRB_IOL4_TS_CTRL [1] , \u_ipsl_hmic_h_top/ddrc_pwdata [0] }),
            .DDRPHY_GATEI_H (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_gatei_h ),
            .DDRPHY_GATEI_L (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_gatei_l ),
            .DDRPHY_MEM_RST (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_reset_n ),
            .DDRPHY_RST_REQ (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req ),
            .DDRPHY_UPDATE_DONE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done ),
            .DFI_CTRLUPD_ACK (\HMEMC_16_1/nt_DFI_CTRLUPD_ACK ),
            .DFI_ERROR (),
            .DFI_INIT_COMPLETE (\HMEMC_16_1/nt_DFI_INIT_COMPLETE ),
            .DFI_LP_ACK (\HMEMC_16_1/nt_DFI_LP_ACK ),
            .DFI_PHYUPD_REQ (\HMEMC_16_1/nt_DFI_PHYUPD_REQ ),
            .DLL_CLK_INPUT (),
            .DLL_FREEZE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dll_freeze ),
            .DLL_UPDATE_REQ (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req ),
            .MEM_RST_EN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_mem_rst_en ),
            .PREADY (),
            .RST_DLL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_rst_dll ),
            .UPDATE_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_update_n ),
            .DDRPHY_CLKIN (\HMEMC_16_1/_N1 ),
            .DDRPHY_DGTS_H (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dgts_h ),
            .DDRPHY_DGTS_L (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dgts_l ),
            .DDRPHY_RDEL_OV_H (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdel_ov_h ),
            .DDRPHY_RDEL_OV_L (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdel_ov_l ),
            .DDRPHY_READ_VALID_H (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_valid_h ),
            .DDRPHY_READ_VALID_L (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_valid_l ),
            .DDRPHY_RST (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst ),
            .DDRPHY_RST_ACK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack ),
            .DDRPHY_UPDATE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start ),
            .DDRPHY_UPDATE_COMP_DIR_H (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h ),
            .DDRPHY_UPDATE_COMP_DIR_L (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l ),
            .DDRPHY_WL_OV_H (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ov_h ),
            .DDRPHY_WL_OV_L (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ov_l ),
            .DFI_CTRLUPD_REQ (\HMEMC_16_1/nt_DFI_CTRLUPD_REQ ),
            .DFI_DRAM_CLK_DISABLE (\HMEMC_16_1/nt_DFI_DRAM_CLK_DISABLE ),
            .DFI_INIT_START (\HMEMC_16_1/nt_DFI_INIT_START ),
            .DFI_LP_REQ (\HMEMC_16_1/nt_DFI_LP_REQ ),
            .DFI_PHYUPD_ACK (\HMEMC_16_1/nt_DFI_PHYUPD_ACK ),
            .DLL_UPDATE_ACK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_ack ),
            .DLL_UPDATE_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_n ),
            .MODE_SEL_DBG (1'b0),
            .PCLK (ntclkbufg_0),
            .PENABLE (\HMEMC_16_1/ntSRB_IOL2_TS_CTRL [0] ),
            .PRESET (\HMEMC_16_1/_N143 ),
            .PSEL (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .PWRITE (\HMEMC_16_1/ntSRB_IOL2_TX_DATA [0] ),
            .SRB_DLL_FREEZE (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ),
            .SRB_DQS_RST (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rstn ),
            .SRB_DQS_RST_TRAINING (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training ),
            .SRB_IOL_RST (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_iol_rst ),
            .SRB_RST_DLL (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_rst_dll ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:949

    V_OBUF /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_01_dut/opit_0/obuf */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_0_6/obuf  (
            .O (pad_loop_out),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_01_dut/ntO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2205

    V_IBUF /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_03_dut/opit_0/ibuf */ #(
            .IOSTANDARD("SSTL15_I"), 
            .TERM_DDR("ON"))
        \IOBD_0_10/ibuf  (
            .O (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_03_dut/ntI ),
            .I (pad_dq_ch0[0]));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2216

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_03_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_0_10/obuft  (
            .O (pad_dq_ch0[0]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_03_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_03_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2216

    V_IBUF /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/opit_0/ibuf */ #(
            .IOSTANDARD("SSTL15_I"), 
            .TERM_DDR("ON"))
        \IOBD_0_14/ibuf  (
            .O (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntI ),
            .I (pad_dq_ch0[2]));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2230

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_0_14/obuft  (
            .O (pad_dq_ch0[2]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2230

    V_IBUF /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_07_dut/opit_0/ibuf */ #(
            .IOSTANDARD("SSTL15_I"), 
            .TERM_DDR("ON"))
        \IOBD_0_18/ibuf  (
            .O (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_07_dut/ntI ),
            .I (pad_dq_ch0[4]));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2244

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_07_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_0_18/obuft  (
            .O (pad_dq_ch0[4]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_07_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_07_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2244

    V_IBUFDS /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_0/ibufds */ #(
            .IOSTANDARD("SSTL15D_I"), 
            .TERM_DIFF("ON"))
        \IOBD_0_22/ibufds  (
            .O (\IOL_7_22/ntDI ),
            .I (pad_dqs_ch0[0]),
            .IB (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/ntDIFFIN ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2261

    V_OBUFTDS /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_0/obufds */ #(
            .IOSTANDARD("SSTL15D_I"))
        \IOBD_0_22/obufds  (
            .O (pad_dqs_ch0[0]),
            .OB (),
            .I (iolotcmp_in_0),
            .T (iolotcmp_ts_0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2261

    V_IBUF /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_11_dut/opit_0/ibuf */ #(
            .IOSTANDARD("SSTL15_I"), 
            .TERM_DDR("ON"))
        \IOBD_0_34/ibuf  (
            .O (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_11_dut/ntI ),
            .I (pad_dq_ch0[6]));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2279

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_11_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_0_34/obuft  (
            .O (pad_dq_ch0[6]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_11_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_11_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2279

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15D_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_0_46/obuft  (
            .O (pad_ddr_clk_w),
            .I (\IOL_7_46/ntDO ),
            .T (\IOL_7_46/ntTO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2295

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_0_50/obuft  (
            .O (pad_wen_ch0),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2310

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_0_74/obuft  (
            .O (pad_ba_ch0[1]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2324

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_0_78/obuft  (
            .O (pad_casn_ch0),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2338

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_0_82/obuft  (
            .O (pad_csn_ch0),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2352

    V_IBUF /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_27_dut/opit_0/ibuf */ #(
            .IOSTANDARD("SSTL15_I"), 
            .TERM_DDR("ON"))
        \IOBD_0_86/ibuf  (
            .O (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_27_dut/ntI ),
            .I (pad_dq_ch0[8]));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2359

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_27_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_0_86/obuft  (
            .O (pad_dq_ch0[8]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_27_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_27_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2359

    V_IBUF /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_29_dut/opit_0/ibuf */ #(
            .IOSTANDARD("SSTL15_I"), 
            .TERM_DDR("ON"))
        \IOBD_0_90/ibuf  (
            .O (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_29_dut/ntI ),
            .I (pad_dq_ch0[10]));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2375

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_29_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_0_90/obuft  (
            .O (pad_dq_ch0[10]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_29_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_29_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2375

    V_IBUFDS /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_0/ibufds */ #(
            .IOSTANDARD("SSTL15D_I"), 
            .TERM_DIFF("ON"))
        \IOBD_0_102/ibufds  (
            .O (\IOL_7_102/ntDI ),
            .I (pad_dqs_ch0[1]),
            .IB (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/ntDIFFIN ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2392

    V_OBUFTDS /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_0/obufds */ #(
            .IOSTANDARD("SSTL15D_I"))
        \IOBD_0_102/obufds  (
            .O (pad_dqs_ch0[1]),
            .OB (),
            .I (iolotcmp_in_1),
            .T (iolotcmp_ts_1));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2392

    V_IBUF /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_33_dut/opit_0/ibuf */ #(
            .IOSTANDARD("SSTL15_I"), 
            .TERM_DDR("ON"))
        \IOBD_0_106/ibuf  (
            .O (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_33_dut/ntI ),
            .I (pad_dq_ch0[12]));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2411

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_33_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_0_106/obuft  (
            .O (pad_dq_ch0[12]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_33_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_33_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2411

    V_IBUF /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_35_dut/opit_0/ibuf */ #(
            .IOSTANDARD("SSTL15_I"), 
            .TERM_DDR("ON"))
        \IOBD_0_110/ibuf  (
            .O (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_35_dut/ntI ),
            .I (pad_dq_ch0[14]));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2427

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_35_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_0_110/obuft  (
            .O (pad_dq_ch0[14]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_35_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_35_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2427

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_0_114/obuft  (
            .O (pad_dm_rdqs_ch0[1]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2443

    V_OBUF /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_39_dut/opit_0/obuf */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_0_118/obuf  (
            .O (pad_loop_out_h),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_39_dut/ntO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2456

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_0_130/obuft  (
            .O (pad_addr_ch0[1]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2469

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_0_134/obuft  (
            .O (pad_addr_ch0[3]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2483

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_0_138/obuft  (
            .O (pad_addr_ch0[5]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2497

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_0_142/obuft  (
            .O (pad_addr_ch0[7]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2511

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_0_146/obuft  (
            .O (pad_addr_ch0[8]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2525

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_0_158/obuft  (
            .O (pad_addr_ch0[9]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2539

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_0_166/obuft  (
            .O (pad_addr_ch0[11]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2553

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_0_170/obuft  (
            .O (pad_addr_ch0[13]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2567

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_0_174/obuft  (
            .O (pad_addr_ch0[15]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2581

    V_IBUF /* sys_clk_ibuf/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBD_0_298/ibuf  (
            .O (\sys_clk_ibuf/ntD ),
            .I (sys_clk));
	// ../source/sources_1/top.v:31

    V_IBUF /* in_hdmi_b_ibuf[0]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBD_152_10/ibuf  (
            .O (\in_hdmi_b_ibuf[0]/ntD ),
            .I (in_hdmi_b[0]));
	// ../source/sources_1/top.v:40

    V_IBUF /* in_hdmi_vs_ibuf/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBD_152_14/ibuf  (
            .O (\in_hdmi_vs_ibuf/ntD ),
            .I (in_hdmi_vs));
	// ../source/sources_1/top.v:36

    V_IBUF /* in_hdmi_b_ibuf[1]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBD_152_18/ibuf  (
            .O (\in_hdmi_b_ibuf[1]/ntD ),
            .I (in_hdmi_b[1]));
	// ../source/sources_1/top.v:40

    V_IBUF /* in_hdmi_b_ibuf[5]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBD_152_22/ibuf  (
            .O (\in_hdmi_b_ibuf[5]/ntD ),
            .I (in_hdmi_b[5]));
	// ../source/sources_1/top.v:40

    V_IBUF /* in_hdmi_b_ibuf[3]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBD_152_42/ibuf  (
            .O (\in_hdmi_b_ibuf[3]/ntD ),
            .I (in_hdmi_b[3]));
	// ../source/sources_1/top.v:40

    V_IBUF /* in_hdmi_r_ibuf[4]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBD_152_50/ibuf  (
            .O (\in_hdmi_r_ibuf[4]/ntD ),
            .I (in_hdmi_r[4]));
	// ../source/sources_1/top.v:38

    V_IBUF /* in_hdmi_g_ibuf[0]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBD_152_74/ibuf  (
            .O (\in_hdmi_g_ibuf[0]/ntD ),
            .I (in_hdmi_g[0]));
	// ../source/sources_1/top.v:39

    V_IBUF /* in_hdmi_g_ibuf[1]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBD_152_78/ibuf  (
            .O (\in_hdmi_g_ibuf[1]/ntD ),
            .I (in_hdmi_g[1]));
	// ../source/sources_1/top.v:39

    V_IBUF /* in_hdmi_b_ibuf[7]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBD_152_82/ibuf  (
            .O (\in_hdmi_b_ibuf[7]/ntD ),
            .I (in_hdmi_b[7]));
	// ../source/sources_1/top.v:40

    V_IBUF /* rst_n_ibuf/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBD_152_106/ibuf  (
            .O (\rst_n_ibuf/ntD ),
            .I (rst_n));
	// ../source/sources_1/top.v:32

    V_OBUF /* ddr_init_done_obuf/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_152_118/obuf  (
            .O (ddr_init_done),
            .I (\ddr_init_done_obuf/ntO ));
	// ../source/sources_1/top.v:51

    V_IBUF /* in_hdmi_g_ibuf[5]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBD_152_130/ibuf  (
            .O (\in_hdmi_g_ibuf[5]/ntD ),
            .I (in_hdmi_g[5]));
	// ../source/sources_1/top.v:39

    V_IBUF /* in_hdmi_r_ibuf[3]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBD_152_134/ibuf  (
            .O (\in_hdmi_r_ibuf[3]/ntD ),
            .I (in_hdmi_r[3]));
	// ../source/sources_1/top.v:38

    V_IBUF /* in_hdmi_g_ibuf[6]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBD_152_138/ibuf  (
            .O (\in_hdmi_g_ibuf[6]/ntD ),
            .I (in_hdmi_g[6]));
	// ../source/sources_1/top.v:39

    V_IBUF /* in_hdmi_g_ibuf[2]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBD_152_146/ibuf  (
            .O (\in_hdmi_g_ibuf[2]/ntD ),
            .I (in_hdmi_g[2]));
	// ../source/sources_1/top.v:39

    V_OBUF /* pll_lock_obuf/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_152_158/obuf  (
            .O (pll_lock),
            .I (\pll_lock_obuf/ntO ));
	// ../source/sources_1/top.v:50

    V_IBUF /* in_hdmi_r_ibuf[2]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBD_152_162/ibuf  (
            .O (\in_hdmi_r_ibuf[2]/ntD ),
            .I (in_hdmi_r[2]));
	// ../source/sources_1/top.v:38

    V_IBUF /* in_hdmi_g_ibuf[7]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBD_152_166/ibuf  (
            .O (\in_hdmi_g_ibuf[7]/ntD ),
            .I (in_hdmi_g[7]));
	// ../source/sources_1/top.v:39

    V_OBUF /* ddrphy_rst_done_obuf/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_152_170/obuf  (
            .O (ddrphy_rst_done),
            .I (\ddrphy_rst_done_obuf/ntO ));
	// ../source/sources_1/top.v:52

    V_OBUFT /* dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_0/obuft */ #(
            .IOSTANDARD("LVTTL33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_152_298/obuft  (
            .O (tmds_clk_p),
            .I (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/ntO ),
            .T (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/ntT ));
	// ../source/dvi_tx/serdes_4b_10to1.v:94

    V_OBUFT /* dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/opit_0/obuft */ #(
            .IOSTANDARD("LVTTL33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_152_322/obuft  (
            .O (tmds_data_p[0]),
            .I (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/ntO ),
            .T (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/ntT ));
	// ../source/dvi_tx/serdes_4b_10to1.v:211

    V_OBUFT /* dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/opit_0/obuft */ #(
            .IOSTANDARD("LVTTL33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_152_338/obuft  (
            .O (tmds_data_p[1]),
            .I (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/ntO ),
            .T (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/ntT ));
	// ../source/dvi_tx/serdes_4b_10to1.v:187

    V_OBUFT /* dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_0/obuft */ #(
            .IOSTANDARD("LVTTL33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_152_350/obuft  (
            .O (tmds_data_p[2]),
            .I (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/ntO ),
            .T (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/ntT ));
	// ../source/dvi_tx/serdes_4b_10to1.v:133

    V_IBUF /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_00_dut/opit_0/ibuf */ #(
            .IOSTANDARD("SSTL15_I"), 
            .TERM_DDR("ON"))
        \IOBS_0_5/ibuf  (
            .O (\IOL_7_5/ntDI ),
            .I (pad_loop_in));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2200

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_0_9/obuft  (
            .O (pad_dm_rdqs_ch0[0]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2210

    V_IBUF /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/opit_0/ibuf */ #(
            .IOSTANDARD("SSTL15_I"), 
            .TERM_DDR("ON"))
        \IOBS_0_13/ibuf  (
            .O (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntI ),
            .I (pad_dq_ch0[1]));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2223

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_0_13/obuft  (
            .O (pad_dq_ch0[1]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2223

    V_IBUF /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_06_dut/opit_0/ibuf */ #(
            .IOSTANDARD("SSTL15_I"), 
            .TERM_DDR("ON"))
        \IOBS_0_17/ibuf  (
            .O (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_06_dut/ntI ),
            .I (pad_dq_ch0[3]));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2237

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_06_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_0_17/obuft  (
            .O (pad_dq_ch0[3]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_06_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_06_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2237

    V_BUF \IOBS_0_21/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/ntDIFFIN ),
            .I (pad_dqsn_ch0[0]));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2261

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_1/obuft */ #(
            .IOSTANDARD("SSTL15D_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_0_21/obuft  (
            .O (pad_dqsn_ch0[0]),
            .I (iolotcmp_out_0),
            .T (iolotcmp_tsout_0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2261

    V_IBUF /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_10_dut/opit_0/ibuf */ #(
            .IOSTANDARD("SSTL15_I"), 
            .TERM_DDR("ON"))
        \IOBS_0_33/ibuf  (
            .O (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_10_dut/ntI ),
            .I (pad_dq_ch0[5]));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2271

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_10_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_0_33/obuft  (
            .O (pad_dq_ch0[5]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_10_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_10_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2271

    V_IBUF /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/opit_0/ibuf */ #(
            .IOSTANDARD("SSTL15_I"), 
            .TERM_DDR("ON"))
        \IOBS_0_37/ibuf  (
            .O (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntI ),
            .I (pad_dq_ch0[7]));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2287

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_0_37/obuft  (
            .O (pad_dq_ch0[7]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2287

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_1/obuft */ #(
            .IOSTANDARD("SSTL15D_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_0_45/obuft  (
            .O (pad_ddr_clkn_w),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/ntO1 ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/ntT1 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2295

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_0_49/obuft  (
            .O (pad_odt_ch0),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2303

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_0_73/obuft  (
            .O (pad_ba_ch0[0]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2317

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_0_77/obuft  (
            .O (pad_ba_ch0[2]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2331

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_0_81/obuft  (
            .O (pad_rasn_ch0),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2345

    V_IBUF /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_28_dut/opit_0/ibuf */ #(
            .IOSTANDARD("SSTL15_I"), 
            .TERM_DDR("ON"))
        \IOBS_0_89/ibuf  (
            .O (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_28_dut/ntI ),
            .I (pad_dq_ch0[9]));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2367

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_28_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_0_89/obuft  (
            .O (pad_dq_ch0[9]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_28_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_28_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2367

    V_BUF \IOBS_0_101/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/ntDIFFIN ),
            .I (pad_dqsn_ch0[1]));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2392

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_1/obuft */ #(
            .IOSTANDARD("SSTL15D_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_0_101/obuft  (
            .O (pad_dqsn_ch0[1]),
            .I (iolotcmp_out_1),
            .T (iolotcmp_tsout_1));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2392

    V_IBUF /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_32_dut/opit_0/ibuf */ #(
            .IOSTANDARD("SSTL15_I"), 
            .TERM_DDR("ON"))
        \IOBS_0_105/ibuf  (
            .O (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_32_dut/ntI ),
            .I (pad_dq_ch0[11]));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2403

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_32_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_0_105/obuft  (
            .O (pad_dq_ch0[11]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_32_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_32_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2403

    V_IBUF /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_34_dut/opit_0/ibuf */ #(
            .IOSTANDARD("SSTL15_I"), 
            .TERM_DDR("ON"))
        \IOBS_0_109/ibuf  (
            .O (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_34_dut/ntI ),
            .I (pad_dq_ch0[13]));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2419

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_34_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_0_109/obuft  (
            .O (pad_dq_ch0[13]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_34_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_34_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2419

    V_IBUF /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_36_dut/opit_0/ibuf */ #(
            .IOSTANDARD("SSTL15_I"), 
            .TERM_DDR("ON"))
        \IOBS_0_113/ibuf  (
            .O (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_36_dut/ntI ),
            .I (pad_dq_ch0[15]));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2435

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_36_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_0_113/obuft  (
            .O (pad_dq_ch0[15]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_36_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_36_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2435

    V_IBUF /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_38_dut/opit_0/ibuf */ #(
            .IOSTANDARD("SSTL15_I"), 
            .TERM_DDR("ON"))
        \IOBS_0_117/ibuf  (
            .O (\IOL_7_117/ntDI ),
            .I (pad_loop_in_h));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2450

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_0_129/obuft  (
            .O (pad_addr_ch0[0]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2462

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_0_133/obuft  (
            .O (pad_addr_ch0[2]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2476

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_0_137/obuft  (
            .O (pad_addr_ch0[4]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2490

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_0_141/obuft  (
            .O (pad_addr_ch0[6]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2504

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_0_145/obuft  (
            .O (pad_cke_ch0),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2518

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_50_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_0_157/obuft  (
            .O (pad_rstn_ch0),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_50_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_50_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2532

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_0_161/obuft  (
            .O (pad_addr_ch0[10]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2546

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_0_169/obuft  (
            .O (pad_addr_ch0[12]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2560

    V_OBUFT /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_0/obuft */ #(
            .IOSTANDARD("SSTL15_I"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_0_173/obuft  (
            .O (pad_addr_ch0[14]),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/ntO ),
            .T (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/ntT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2574

    V_IBUF /* in_hdmi_r_ibuf[6]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBS_152_5/ibuf  (
            .O (\in_hdmi_r_ibuf[6]/ntD ),
            .I (in_hdmi_r[6]));
	// ../source/sources_1/top.v:38

    V_IBUF /* in_hdmi_de_ibuf/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBS_152_9/ibuf  (
            .O (\in_hdmi_de_ibuf/ntD ),
            .I (in_hdmi_de));
	// ../source/sources_1/top.v:37

    V_IBUF /* in_hdmi_b_ibuf[2]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBS_152_17/ibuf  (
            .O (\in_hdmi_b_ibuf[2]/ntD ),
            .I (in_hdmi_b[2]));
	// ../source/sources_1/top.v:40

    V_IBUF /* in_hdmi_b_ibuf[6]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBS_152_21/ibuf  (
            .O (\in_hdmi_b_ibuf[6]/ntD ),
            .I (in_hdmi_b[6]));
	// ../source/sources_1/top.v:40

    V_IBUF /* in_hdmi_b_ibuf[4]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBS_152_41/ibuf  (
            .O (\in_hdmi_b_ibuf[4]/ntD ),
            .I (in_hdmi_b[4]));
	// ../source/sources_1/top.v:40

    V_IBUF /* in_hdmi_r_ibuf[5]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBS_152_45/ibuf  (
            .O (\in_hdmi_r_ibuf[5]/ntD ),
            .I (in_hdmi_r[5]));
	// ../source/sources_1/top.v:38

    V_IBUF /* in_hdmi_r_ibuf[7]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBS_152_49/ibuf  (
            .O (\in_hdmi_r_ibuf[7]/ntD ),
            .I (in_hdmi_r[7]));
	// ../source/sources_1/top.v:38

    V_IBUF /* in_video_clk_ibuf/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBS_152_73/ibuf  (
            .O (\in_video_clk_ibuf/ntD ),
            .I (in_video_clk));
	// ../source/sources_1/top.v:35

    V_IBUF /* in_hdmi_g_ibuf[4]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBS_152_129/ibuf  (
            .O (\in_hdmi_g_ibuf[4]/ntD ),
            .I (in_hdmi_g[4]));
	// ../source/sources_1/top.v:39

    V_IBUF /* in_hdmi_r_ibuf[1]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBS_152_133/ibuf  (
            .O (\in_hdmi_r_ibuf[1]/ntD ),
            .I (in_hdmi_r[1]));
	// ../source/sources_1/top.v:38

    V_IBUF /* in_hdmi_g_ibuf[3]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBS_152_145/ibuf  (
            .O (\in_hdmi_g_ibuf[3]/ntD ),
            .I (in_hdmi_g[3]));
	// ../source/sources_1/top.v:39

    V_IBUF /* in_hdmi_r_ibuf[0]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBS_152_165/ibuf  (
            .O (\in_hdmi_r_ibuf[0]/ntD ),
            .I (in_hdmi_r[0]));
	// ../source/sources_1/top.v:38

    V_OBUFT /* dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_0/obuft */ #(
            .IOSTANDARD("LVTTL33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_152_297/obuft  (
            .O (tmds_clk_n),
            .I (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/ntO ),
            .T (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/ntT ));
	// ../source/dvi_tx/serdes_4b_10to1.v:298

    V_OBUFT /* dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_0/obuft */ #(
            .IOSTANDARD("LVTTL33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_152_321/obuft  (
            .O (tmds_data_n[0]),
            .I (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/ntO ),
            .T (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/ntT ));
	// ../source/dvi_tx/serdes_4b_10to1.v:369

    V_OBUFT /* dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_0/obuft */ #(
            .IOSTANDARD("LVTTL33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_152_337/obuft  (
            .O (tmds_data_n[1]),
            .I (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/ntO ),
            .T (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/ntT ));
	// ../source/dvi_tx/serdes_4b_10to1.v:345

    V_OBUFT /* dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/obuft */ #(
            .IOSTANDARD("LVTTL33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_152_349/obuft  (
            .O (tmds_data_n[2]),
            .I (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO ),
            .T (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntT ));
	// ../source/dvi_tx/serdes_4b_10to1.v:321

    V_IOCLKDIV /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/V_IOCLKDIV */ #(
            .GRS_EN("TRUE"), 
            .DIV_FACTOR("2"))
        \IOCKDIV_6_64/V_IOCLKDIV  (
            .CLKDIVOUT (\HMEMC_16_1/_N1 ),
            .CLKIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01 ),
            .RST_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rstn ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1100

    V_IOCLKBUF /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/V_IOCLKBUF */ #(
            .GATE_EN("FALSE"))
        \IOCKGATE_6_56/V_IOCLKBUF  (
            .CLKOUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01 ),
            .CLKIN (clkout0_wl_0),
            .DI (_N190));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1084

    V_IOCLKBUF /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf02_dut/gopclkgate/V_IOCLKBUF */ #(
            .GATE_EN("FALSE"))
        \IOCKGATE_6_181/V_IOCLKBUF  (
            .CLKOUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_02 ),
            .CLKIN (clkout0_wl_0),
            .DI (_N189));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1092

    V_MUX2 \IOL_7_6/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_6/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_6/MIPI_OUT/_N1 ),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2205

    V_BUF \IOL_7_6/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_6/MIPI_OUT/_N1 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_gate_to_loop_0 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2205

    V_BUF \IOL_7_6/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_01_dut/ntO ),
            .I (\IOL_7_6/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2205

    V_INV \IOL_7_9/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_9/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [2] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2210

    V_MUX2 \IOL_7_9/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_9/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_9/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_9/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2210

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_9/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [3] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_0 [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_0 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_0 [0] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [0] }),
            .DO (\IOL_7_9/ntTX_DO ),
            .TO (\IOL_7_9/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw290_0 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [2] ),
            .RST (\IOL_7_9/OFF/_N2 ),
            .SERCLK (\IOL_7_9/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2210

    V_BUF \IOL_7_9/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_9/MIPI_OUT/_N1 ),
            .I (\IOL_7_9/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2210

    V_BUF \IOL_7_9/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/ntO ),
            .I (\IOL_7_9/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2210

    V_BUF \IOL_7_9/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_9/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_clk_r ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2210

    V_BUF \IOL_7_9/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/ntT ),
            .I (\IOL_7_9/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2210

    V_IODELAY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DELAY/V_IODELAY */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(4))
        \IOL_7_10/DELAY/V_IODELAY  (
            .DELAY_OB (),
            .DO (\IOL_7_10/ntDOUT ),
            .DI (\IOL_7_10/ntDIN ),
            .DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [9] ),
            .LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [11] ),
            .MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [10] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1354

    V_ISERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IDDR/V_ISERDES */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_10/IDDR/V_ISERDES  (
            .DO ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N239 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N239 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N239 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N239 [4] , \IOL_7_10/IDDR/V_ISERDES_DO[3]_floating , \IOL_7_10/IDDR/V_ISERDES_DO[2]_floating , \IOL_7_10/IDDR/V_ISERDES_DO[1]_floating , \IOL_7_10/IDDR/V_ISERDES_DO[0]_floating }),
            .RADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0] }),
            .WADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [0] }),
            .DESCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01 ),
            .DI (\IOL_7_10/IFF/_N1 ),
            .ICLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_90_0 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [3] ),
            .RST (\IOL_7_10/IFF/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1354

    V_BUF \IOL_7_10/IN_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_10/IFF/_N1 ),
            .I (\IOL_7_10/ntDOUT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1354

    V_BUF \IOL_7_10/IN_OUT_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_10/ntDIN ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_03_dut/ntI ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1354

    V_INV \IOL_7_10/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_10/IFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [3] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1354

    V_MUX2 \IOL_7_10/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_10/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_10/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_10/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1354

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b1), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_10/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [7] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [0] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [0] }),
            .DO (\IOL_7_10/ntTX_DO ),
            .TO (\IOL_7_10/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw290_0 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [3] ),
            .RST (\IOL_7_10/IFF/_N2 ),
            .SERCLK (\IOL_7_10/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1354

    V_BUF \IOL_7_10/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_10/MIPI_OUT/_N1 ),
            .I (\IOL_7_10/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1354

    V_BUF \IOL_7_10/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_03_dut/ntO ),
            .I (\IOL_7_10/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1354

    V_BUF \IOL_7_10/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_10/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_clk_r ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1354

    V_BUF \IOL_7_10/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_03_dut/ntT ),
            .I (\IOL_7_10/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1354

    V_IODELAY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/DELAY/V_IODELAY */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(4))
        \IOL_7_13/DELAY/V_IODELAY  (
            .DELAY_OB (),
            .DO (\IOL_7_13/ntDOUT ),
            .DI (\IOL_7_13/ntDIN ),
            .DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [12] ),
            .LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [14] ),
            .MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [13] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1386

    V_ISERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/IDDR/V_ISERDES */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_13/IDDR/V_ISERDES  (
            .DO ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N251 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N251 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N251 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N251 [4] , \IOL_7_13/IDDR/V_ISERDES_DO[3]_floating , \IOL_7_13/IDDR/V_ISERDES_DO[2]_floating , \IOL_7_13/IDDR/V_ISERDES_DO[1]_floating , \IOL_7_13/IDDR/V_ISERDES_DO[0]_floating }),
            .RADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0] }),
            .WADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [0] }),
            .DESCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01 ),
            .DI (\IOL_7_13/IFF/_N1 ),
            .ICLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_90_0 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [4] ),
            .RST (\IOL_7_13/IFF/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1386

    V_BUF \IOL_7_13/IN_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_13/IFF/_N1 ),
            .I (\IOL_7_13/ntDOUT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1386

    V_BUF \IOL_7_13/IN_OUT_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_13/ntDIN ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntI ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1386

    V_INV \IOL_7_13/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_13/IFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [4] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1386

    V_MUX2 \IOL_7_13/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_13/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_13/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_13/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1386

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b1), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_13/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [11] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [4] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [2] }),
            .DO (\IOL_7_13/ntTX_DO ),
            .TO (\IOL_7_13/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw290_0 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [4] ),
            .RST (\IOL_7_13/IFF/_N2 ),
            .SERCLK (\IOL_7_13/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1386

    V_BUF \IOL_7_13/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_13/MIPI_OUT/_N1 ),
            .I (\IOL_7_13/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1386

    V_BUF \IOL_7_13/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntO ),
            .I (\IOL_7_13/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1386

    V_BUF \IOL_7_13/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_13/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_clk_r ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1386

    V_BUF \IOL_7_13/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntT ),
            .I (\IOL_7_13/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1386

    V_IODELAY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/DELAY/V_IODELAY */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(4))
        \IOL_7_14/DELAY/V_IODELAY  (
            .DELAY_OB (),
            .DO (\IOL_7_14/ntDOUT ),
            .DI (\IOL_7_14/ntDIN ),
            .DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [15] ),
            .LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [17] ),
            .MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [16] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1417

    V_ISERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/IDDR/V_ISERDES */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_14/IDDR/V_ISERDES  (
            .DO ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N263 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N263 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N263 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N263 [4] , \IOL_7_14/IDDR/V_ISERDES_DO[3]_floating , \IOL_7_14/IDDR/V_ISERDES_DO[2]_floating , \IOL_7_14/IDDR/V_ISERDES_DO[1]_floating , \IOL_7_14/IDDR/V_ISERDES_DO[0]_floating }),
            .RADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0] }),
            .WADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [0] }),
            .DESCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01 ),
            .DI (\IOL_7_14/IFF/_N1 ),
            .ICLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_90_0 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [5] ),
            .RST (\IOL_7_14/IFF/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1417

    V_BUF \IOL_7_14/IN_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_14/IFF/_N1 ),
            .I (\IOL_7_14/ntDOUT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1417

    V_BUF \IOL_7_14/IN_OUT_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_14/ntDIN ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntI ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1417

    V_INV \IOL_7_14/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_14/IFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [5] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1417

    V_MUX2 \IOL_7_14/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_14/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_14/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_14/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1417

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b1), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_14/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [15] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [11] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [10] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [9] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [8] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [4] }),
            .DO (\IOL_7_14/ntTX_DO ),
            .TO (\IOL_7_14/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw290_0 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [5] ),
            .RST (\IOL_7_14/IFF/_N2 ),
            .SERCLK (\IOL_7_14/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1417

    V_BUF \IOL_7_14/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_14/MIPI_OUT/_N1 ),
            .I (\IOL_7_14/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1417

    V_BUF \IOL_7_14/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntO ),
            .I (\IOL_7_14/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1417

    V_BUF \IOL_7_14/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_14/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_clk_r ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1417

    V_BUF \IOL_7_14/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntT ),
            .I (\IOL_7_14/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1417

    V_IODELAY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO/DELAY/V_IODELAY */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(4))
        \IOL_7_17/DELAY/V_IODELAY  (
            .DELAY_OB (),
            .DO (\IOL_7_17/ntDOUT ),
            .DI (\IOL_7_17/ntDIN ),
            .DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [18] ),
            .LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [20] ),
            .MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [19] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1449

    V_ISERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO/IDDR/V_ISERDES */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_17/IDDR/V_ISERDES  (
            .DO ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N275 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N275 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N275 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N275 [4] , \IOL_7_17/IDDR/V_ISERDES_DO[3]_floating , \IOL_7_17/IDDR/V_ISERDES_DO[2]_floating , \IOL_7_17/IDDR/V_ISERDES_DO[1]_floating , \IOL_7_17/IDDR/V_ISERDES_DO[0]_floating }),
            .RADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0] }),
            .WADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [0] }),
            .DESCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01 ),
            .DI (\IOL_7_17/IFF/_N1 ),
            .ICLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_90_0 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [6] ),
            .RST (\IOL_7_17/IFF/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1449

    V_BUF \IOL_7_17/IN_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_17/IFF/_N1 ),
            .I (\IOL_7_17/ntDOUT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1449

    V_BUF \IOL_7_17/IN_OUT_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_17/ntDIN ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_06_dut/ntI ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1449

    V_INV \IOL_7_17/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_17/IFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [6] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1449

    V_MUX2 \IOL_7_17/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_17/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_17/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_17/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1449

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b1), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_17/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [19] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [15] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [14] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [13] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [12] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [6] }),
            .DO (\IOL_7_17/ntTX_DO ),
            .TO (\IOL_7_17/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw290_0 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [6] ),
            .RST (\IOL_7_17/IFF/_N2 ),
            .SERCLK (\IOL_7_17/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1449

    V_BUF \IOL_7_17/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_17/MIPI_OUT/_N1 ),
            .I (\IOL_7_17/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1449

    V_BUF \IOL_7_17/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_06_dut/ntO ),
            .I (\IOL_7_17/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1449

    V_BUF \IOL_7_17/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_17/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_clk_r ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1449

    V_BUF \IOL_7_17/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_06_dut/ntT ),
            .I (\IOL_7_17/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1449

    V_IODELAY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO/DELAY/V_IODELAY */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(4))
        \IOL_7_18/DELAY/V_IODELAY  (
            .DELAY_OB (),
            .DO (\IOL_7_18/ntDOUT ),
            .DI (\IOL_7_18/ntDIN ),
            .DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [21] ),
            .LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [23] ),
            .MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [22] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1480

    V_ISERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO/IDDR/V_ISERDES */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_18/IDDR/V_ISERDES  (
            .DO ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N287 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N287 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N287 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N287 [4] , \IOL_7_18/IDDR/V_ISERDES_DO[3]_floating , \IOL_7_18/IDDR/V_ISERDES_DO[2]_floating , \IOL_7_18/IDDR/V_ISERDES_DO[1]_floating , \IOL_7_18/IDDR/V_ISERDES_DO[0]_floating }),
            .RADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0] }),
            .WADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [0] }),
            .DESCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01 ),
            .DI (\IOL_7_18/IFF/_N1 ),
            .ICLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_90_0 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [7] ),
            .RST (\IOL_7_18/IFF/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1480

    V_BUF \IOL_7_18/IN_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_18/IFF/_N1 ),
            .I (\IOL_7_18/ntDOUT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1480

    V_BUF \IOL_7_18/IN_OUT_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_18/ntDIN ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_07_dut/ntI ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1480

    V_INV \IOL_7_18/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_18/IFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [7] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1480

    V_MUX2 \IOL_7_18/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_18/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_18/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_18/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1480

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b1), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_18/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [23] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [19] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [18] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [17] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [16] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [9] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [8] }),
            .DO (\IOL_7_18/ntTX_DO ),
            .TO (\IOL_7_18/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw290_0 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [7] ),
            .RST (\IOL_7_18/IFF/_N2 ),
            .SERCLK (\IOL_7_18/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1480

    V_BUF \IOL_7_18/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_18/MIPI_OUT/_N1 ),
            .I (\IOL_7_18/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1480

    V_BUF \IOL_7_18/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_07_dut/ntO ),
            .I (\IOL_7_18/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1480

    V_BUF \IOL_7_18/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_18/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_clk_r ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1480

    V_BUF \IOL_7_18/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_07_dut/ntT ),
            .I (\IOL_7_18/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1480

    V_INV \IOL_7_21/DO_IN_REVERSE/V_INV  (
            .Z (iolotcmp_out_0),
            .I (iolotcmp_in_0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2261

    V_BUF \IOL_7_21/ntTO  (
            .Z (iolotcmp_tsout_0),
            .I (iolotcmp_ts_0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2261

    V_INV \IOL_7_22/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_22/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [9] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2261

    V_MUX2 \IOL_7_22/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_22/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_22/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_22/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2261

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b1), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_22/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [27] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_0 [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_0 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_0 [0] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_en_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_en_0 [0] }),
            .DO (\IOL_7_22/ntTX_DO ),
            .TO (\IOL_7_22/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_0 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [9] ),
            .RST (\IOL_7_22/OFF/_N2 ),
            .SERCLK (\IOL_7_22/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2261

    V_BUF \IOL_7_22/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_22/MIPI_OUT/_N1 ),
            .I (\IOL_7_22/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2261

    V_BUF \IOL_7_22/OUT_DELSEL_MUX/V_BUF  (
            .Z (iolotcmp_in_0),
            .I (\IOL_7_22/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2261

    V_BUF \IOL_7_22/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_22/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_clk_r ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2261

    V_BUF \IOL_7_22/TO_OUT_MUX/V_BUF  (
            .Z (iolotcmp_ts_0),
            .I (\IOL_7_22/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2261

    V_IODELAY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO/DELAY/V_IODELAY */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(4))
        \IOL_7_33/DELAY/V_IODELAY  (
            .DELAY_OB (),
            .DO (\IOL_7_33/ntDOUT ),
            .DI (\IOL_7_33/ntDIN ),
            .DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [30] ),
            .LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [32] ),
            .MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [31] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1525

    V_ISERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO/IDDR/V_ISERDES */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_33/IDDR/V_ISERDES  (
            .DO ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N303 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N303 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N303 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N303 [4] , \IOL_7_33/IDDR/V_ISERDES_DO[3]_floating , \IOL_7_33/IDDR/V_ISERDES_DO[2]_floating , \IOL_7_33/IDDR/V_ISERDES_DO[1]_floating , \IOL_7_33/IDDR/V_ISERDES_DO[0]_floating }),
            .RADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0] }),
            .WADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [0] }),
            .DESCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01 ),
            .DI (\IOL_7_33/IFF/_N1 ),
            .ICLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_90_0 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [10] ),
            .RST (\IOL_7_33/IFF/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1525

    V_BUF \IOL_7_33/IN_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_33/IFF/_N1 ),
            .I (\IOL_7_33/ntDOUT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1525

    V_BUF \IOL_7_33/IN_OUT_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_33/ntDIN ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_10_dut/ntI ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1525

    V_INV \IOL_7_33/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_33/IFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [10] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1525

    V_MUX2 \IOL_7_33/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_33/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_33/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_33/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1525

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b1), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_33/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [31] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [23] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [22] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [21] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [20] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [11] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [10] }),
            .DO (\IOL_7_33/ntTX_DO ),
            .TO (\IOL_7_33/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw290_0 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [10] ),
            .RST (\IOL_7_33/IFF/_N2 ),
            .SERCLK (\IOL_7_33/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1525

    V_BUF \IOL_7_33/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_33/MIPI_OUT/_N1 ),
            .I (\IOL_7_33/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1525

    V_BUF \IOL_7_33/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_10_dut/ntO ),
            .I (\IOL_7_33/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1525

    V_BUF \IOL_7_33/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_33/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_clk_r ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1525

    V_BUF \IOL_7_33/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_10_dut/ntT ),
            .I (\IOL_7_33/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1525

    V_IODELAY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO/DELAY/V_IODELAY */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(4))
        \IOL_7_34/DELAY/V_IODELAY  (
            .DELAY_OB (),
            .DO (\IOL_7_34/ntDOUT ),
            .DI (\IOL_7_34/ntDIN ),
            .DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [33] ),
            .LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [35] ),
            .MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [34] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1556

    V_ISERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO/IDDR/V_ISERDES */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_34/IDDR/V_ISERDES  (
            .DO ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N315 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N315 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N315 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N315 [4] , \IOL_7_34/IDDR/V_ISERDES_DO[3]_floating , \IOL_7_34/IDDR/V_ISERDES_DO[2]_floating , \IOL_7_34/IDDR/V_ISERDES_DO[1]_floating , \IOL_7_34/IDDR/V_ISERDES_DO[0]_floating }),
            .RADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0] }),
            .WADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [0] }),
            .DESCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01 ),
            .DI (\IOL_7_34/IFF/_N1 ),
            .ICLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_90_0 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [11] ),
            .RST (\IOL_7_34/IFF/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1556

    V_BUF \IOL_7_34/IN_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_34/IFF/_N1 ),
            .I (\IOL_7_34/ntDOUT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1556

    V_BUF \IOL_7_34/IN_OUT_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_34/ntDIN ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_11_dut/ntI ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1556

    V_INV \IOL_7_34/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_34/IFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [11] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1556

    V_MUX2 \IOL_7_34/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_34/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_34/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_34/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1556

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b1), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_34/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [35] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [27] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [26] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [25] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [24] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [13] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [12] }),
            .DO (\IOL_7_34/ntTX_DO ),
            .TO (\IOL_7_34/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw290_0 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [11] ),
            .RST (\IOL_7_34/IFF/_N2 ),
            .SERCLK (\IOL_7_34/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1556

    V_BUF \IOL_7_34/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_34/MIPI_OUT/_N1 ),
            .I (\IOL_7_34/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1556

    V_BUF \IOL_7_34/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_11_dut/ntO ),
            .I (\IOL_7_34/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1556

    V_BUF \IOL_7_34/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_34/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_clk_r ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1556

    V_BUF \IOL_7_34/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_11_dut/ntT ),
            .I (\IOL_7_34/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1556

    V_IODELAY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/DELAY/V_IODELAY */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(4))
        \IOL_7_37/DELAY/V_IODELAY  (
            .DELAY_OB (),
            .DO (\IOL_7_37/ntDOUT ),
            .DI (\IOL_7_37/ntDIN ),
            .DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [36] ),
            .LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [38] ),
            .MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [37] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1588

    V_ISERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/IDDR/V_ISERDES */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_37/IDDR/V_ISERDES  (
            .DO ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N327 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N327 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N327 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N327 [4] , \IOL_7_37/IDDR/V_ISERDES_DO[3]_floating , \IOL_7_37/IDDR/V_ISERDES_DO[2]_floating , \IOL_7_37/IDDR/V_ISERDES_DO[1]_floating , \IOL_7_37/IDDR/V_ISERDES_DO[0]_floating }),
            .RADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0] }),
            .WADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [0] }),
            .DESCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01 ),
            .DI (\IOL_7_37/IFF/_N1 ),
            .ICLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_90_0 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [12] ),
            .RST (\IOL_7_37/IFF/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1588

    V_BUF \IOL_7_37/IN_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_37/IFF/_N1 ),
            .I (\IOL_7_37/ntDOUT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1588

    V_BUF \IOL_7_37/IN_OUT_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_37/ntDIN ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntI ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1588

    V_INV \IOL_7_37/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_37/IFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [12] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1588

    V_MUX2 \IOL_7_37/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_37/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_37/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_37/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1588

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b1), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_37/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [39] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [31] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [30] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [29] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [28] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [15] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [14] }),
            .DO (\IOL_7_37/ntTX_DO ),
            .TO (\IOL_7_37/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw290_0 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [12] ),
            .RST (\IOL_7_37/IFF/_N2 ),
            .SERCLK (\IOL_7_37/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1588

    V_BUF \IOL_7_37/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_37/MIPI_OUT/_N1 ),
            .I (\IOL_7_37/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1588

    V_BUF \IOL_7_37/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntO ),
            .I (\IOL_7_37/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1588

    V_BUF \IOL_7_37/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_37/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_clk_r ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1588

    V_BUF \IOL_7_37/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntT ),
            .I (\IOL_7_37/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1588

    V_INV \IOL_7_45/DO_IN_REVERSE/V_INV  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/ntO1 ),
            .I (\IOL_7_46/ntDO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2295

    V_BUF \IOL_7_45/ntTO  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/ntT1 ),
            .I (\IOL_7_46/ntTO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2295

    V_INV \IOL_7_46/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_46/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [17] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2295

    V_MUX2 \IOL_7_46/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_46/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_46/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_46/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2295

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_46/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [43] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ck [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ck [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ck [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ck [0] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [2] }),
            .DO (\IOL_7_46/ntTX_DO ),
            .TO (\IOL_7_46/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_01 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [17] ),
            .RST (\IOL_7_46/OFF/_N2 ),
            .SERCLK (\IOL_7_46/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2295

    V_BUF \IOL_7_46/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_46/MIPI_OUT/_N1 ),
            .I (\IOL_7_46/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2295

    V_BUF \IOL_7_46/OUT_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_46/ntDO ),
            .I (\IOL_7_46/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2295

    V_BUF \IOL_7_46/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_46/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_01 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2295

    V_BUF \IOL_7_46/TO_OUT_MUX/V_BUF  (
            .Z (\IOL_7_46/ntTO ),
            .I (\IOL_7_46/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2295

    V_INV \IOL_7_49/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_49/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [18] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2303

    V_MUX2 \IOL_7_49/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_49/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_49/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_49/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2303

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_49/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [47] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_odt [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_odt [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_odt [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_odt [0] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [4] }),
            .DO (\IOL_7_49/ntTX_DO ),
            .TO (\IOL_7_49/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_01 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [18] ),
            .RST (\IOL_7_49/OFF/_N2 ),
            .SERCLK (\IOL_7_49/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2303

    V_BUF \IOL_7_49/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_49/MIPI_OUT/_N1 ),
            .I (\IOL_7_49/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2303

    V_BUF \IOL_7_49/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/ntO ),
            .I (\IOL_7_49/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2303

    V_BUF \IOL_7_49/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_49/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_01 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2303

    V_BUF \IOL_7_49/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/ntT ),
            .I (\IOL_7_49/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2303

    V_INV \IOL_7_50/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_50/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [19] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2310

    V_MUX2 \IOL_7_50/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_50/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_50/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_50/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2310

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_50/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [51] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_we_n [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_we_n [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_we_n [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_we_n [0] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [6] }),
            .DO (\IOL_7_50/ntTX_DO ),
            .TO (\IOL_7_50/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_01 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [19] ),
            .RST (\IOL_7_50/OFF/_N2 ),
            .SERCLK (\IOL_7_50/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2310

    V_BUF \IOL_7_50/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_50/MIPI_OUT/_N1 ),
            .I (\IOL_7_50/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2310

    V_BUF \IOL_7_50/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/ntO ),
            .I (\IOL_7_50/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2310

    V_BUF \IOL_7_50/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_50/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_01 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2310

    V_BUF \IOL_7_50/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/ntT ),
            .I (\IOL_7_50/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2310

    V_INV \IOL_7_73/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_73/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [20] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2317

    V_MUX2 \IOL_7_73/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_73/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_73/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_73/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2317

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_73/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [55] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [0] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [9] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [8] }),
            .DO (\IOL_7_73/ntTX_DO ),
            .TO (\IOL_7_73/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_01 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [20] ),
            .RST (\IOL_7_73/OFF/_N2 ),
            .SERCLK (\IOL_7_73/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2317

    V_BUF \IOL_7_73/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_73/MIPI_OUT/_N1 ),
            .I (\IOL_7_73/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2317

    V_BUF \IOL_7_73/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/ntO ),
            .I (\IOL_7_73/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2317

    V_BUF \IOL_7_73/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_73/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_01 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2317

    V_BUF \IOL_7_73/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/ntT ),
            .I (\IOL_7_73/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2317

    V_INV \IOL_7_74/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_74/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [21] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2324

    V_MUX2 \IOL_7_74/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_74/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_74/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_74/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2324

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_74/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [59] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [4] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [11] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [10] }),
            .DO (\IOL_7_74/ntTX_DO ),
            .TO (\IOL_7_74/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_01 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [21] ),
            .RST (\IOL_7_74/OFF/_N2 ),
            .SERCLK (\IOL_7_74/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2324

    V_BUF \IOL_7_74/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_74/MIPI_OUT/_N1 ),
            .I (\IOL_7_74/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2324

    V_BUF \IOL_7_74/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/ntO ),
            .I (\IOL_7_74/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2324

    V_BUF \IOL_7_74/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_74/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_01 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2324

    V_BUF \IOL_7_74/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/ntT ),
            .I (\IOL_7_74/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2324

    V_INV \IOL_7_77/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_77/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [22] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2331

    V_MUX2 \IOL_7_77/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_77/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_77/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_77/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2331

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_77/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [63] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [11] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [10] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [9] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [8] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [13] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [12] }),
            .DO (\IOL_7_77/ntTX_DO ),
            .TO (\IOL_7_77/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_01 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [22] ),
            .RST (\IOL_7_77/OFF/_N2 ),
            .SERCLK (\IOL_7_77/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2331

    V_BUF \IOL_7_77/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_77/MIPI_OUT/_N1 ),
            .I (\IOL_7_77/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2331

    V_BUF \IOL_7_77/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/ntO ),
            .I (\IOL_7_77/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2331

    V_BUF \IOL_7_77/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_77/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_01 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2331

    V_BUF \IOL_7_77/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/ntT ),
            .I (\IOL_7_77/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2331

    V_INV \IOL_7_78/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_78/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [23] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2338

    V_MUX2 \IOL_7_78/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_78/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_78/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_78/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2338

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_78/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [67] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cas_n [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cas_n [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cas_n [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cas_n [0] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [15] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [14] }),
            .DO (\IOL_7_78/ntTX_DO ),
            .TO (\IOL_7_78/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_01 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [23] ),
            .RST (\IOL_7_78/OFF/_N2 ),
            .SERCLK (\IOL_7_78/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2338

    V_BUF \IOL_7_78/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_78/MIPI_OUT/_N1 ),
            .I (\IOL_7_78/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2338

    V_BUF \IOL_7_78/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/ntO ),
            .I (\IOL_7_78/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2338

    V_BUF \IOL_7_78/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_78/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_01 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2338

    V_BUF \IOL_7_78/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/ntT ),
            .I (\IOL_7_78/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2338

    V_INV \IOL_7_81/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_81/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [24] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2345

    V_MUX2 \IOL_7_81/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_81/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_81/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_81/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2345

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_81/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [71] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ras_n [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ras_n [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ras_n [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ras_n [0] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [17] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [16] }),
            .DO (\IOL_7_81/ntTX_DO ),
            .TO (\IOL_7_81/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_01 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [24] ),
            .RST (\IOL_7_81/OFF/_N2 ),
            .SERCLK (\IOL_7_81/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2345

    V_BUF \IOL_7_81/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_81/MIPI_OUT/_N1 ),
            .I (\IOL_7_81/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2345

    V_BUF \IOL_7_81/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/ntO ),
            .I (\IOL_7_81/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2345

    V_BUF \IOL_7_81/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_81/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_01 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2345

    V_BUF \IOL_7_81/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/ntT ),
            .I (\IOL_7_81/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2345

    V_INV \IOL_7_82/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_82/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [25] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2352

    V_MUX2 \IOL_7_82/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_82/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_82/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_82/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2352

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_82/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [75] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cs_n [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cs_n [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cs_n [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cs_n [0] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [19] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [18] }),
            .DO (\IOL_7_82/ntTX_DO ),
            .TO (\IOL_7_82/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_01 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [25] ),
            .RST (\IOL_7_82/OFF/_N2 ),
            .SERCLK (\IOL_7_82/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2352

    V_BUF \IOL_7_82/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_82/MIPI_OUT/_N1 ),
            .I (\IOL_7_82/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2352

    V_BUF \IOL_7_82/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/ntO ),
            .I (\IOL_7_82/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2352

    V_BUF \IOL_7_82/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_82/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_01 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2352

    V_BUF \IOL_7_82/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/ntT ),
            .I (\IOL_7_82/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2352

    V_IODELAY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO/DELAY/V_IODELAY */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(4))
        \IOL_7_86/DELAY/V_IODELAY  (
            .DELAY_OB (),
            .DO (\IOL_7_86/ntDOUT ),
            .DI (\IOL_7_86/ntDIN ),
            .DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [81] ),
            .LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [83] ),
            .MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [82] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1724

    V_ISERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO/IDDR/V_ISERDES */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_86/IDDR/V_ISERDES  (
            .DO ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N381 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N381 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N381 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N381 [4] , \IOL_7_86/IDDR/V_ISERDES_DO[3]_floating , \IOL_7_86/IDDR/V_ISERDES_DO[2]_floating , \IOL_7_86/IDDR/V_ISERDES_DO[1]_floating , \IOL_7_86/IDDR/V_ISERDES_DO[0]_floating }),
            .RADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [0] }),
            .WADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [0] }),
            .DESCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01 ),
            .DI (\IOL_7_86/IFF/_N1 ),
            .ICLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_90_1 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [27] ),
            .RST (\IOL_7_86/IFF/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1724

    V_BUF \IOL_7_86/IN_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_86/IFF/_N1 ),
            .I (\IOL_7_86/ntDOUT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1724

    V_BUF \IOL_7_86/IN_OUT_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_86/ntDIN ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_27_dut/ntI ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1724

    V_INV \IOL_7_86/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_86/IFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [27] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1724

    V_MUX2 \IOL_7_86/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_86/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_86/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_86/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1724

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b1), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_86/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [79] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [0] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [0] }),
            .DO (\IOL_7_86/ntTX_DO ),
            .TO (\IOL_7_86/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw290_1 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [27] ),
            .RST (\IOL_7_86/IFF/_N2 ),
            .SERCLK (\IOL_7_86/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1724

    V_BUF \IOL_7_86/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_86/MIPI_OUT/_N1 ),
            .I (\IOL_7_86/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1724

    V_BUF \IOL_7_86/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_27_dut/ntO ),
            .I (\IOL_7_86/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1724

    V_BUF \IOL_7_86/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_86/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_clk_r ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1724

    V_BUF \IOL_7_86/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_27_dut/ntT ),
            .I (\IOL_7_86/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1724

    V_IODELAY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO/DELAY/V_IODELAY */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(4))
        \IOL_7_89/DELAY/V_IODELAY  (
            .DELAY_OB (),
            .DO (\IOL_7_89/ntDOUT ),
            .DI (\IOL_7_89/ntDIN ),
            .DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [84] ),
            .LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [86] ),
            .MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [85] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1756

    V_ISERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO/IDDR/V_ISERDES */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_89/IDDR/V_ISERDES  (
            .DO ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N393 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N393 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N393 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N393 [4] , \IOL_7_89/IDDR/V_ISERDES_DO[3]_floating , \IOL_7_89/IDDR/V_ISERDES_DO[2]_floating , \IOL_7_89/IDDR/V_ISERDES_DO[1]_floating , \IOL_7_89/IDDR/V_ISERDES_DO[0]_floating }),
            .RADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [0] }),
            .WADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [0] }),
            .DESCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01 ),
            .DI (\IOL_7_89/IFF/_N1 ),
            .ICLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_90_1 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [28] ),
            .RST (\IOL_7_89/IFF/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1756

    V_BUF \IOL_7_89/IN_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_89/IFF/_N1 ),
            .I (\IOL_7_89/ntDOUT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1756

    V_BUF \IOL_7_89/IN_OUT_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_89/ntDIN ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_28_dut/ntI ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1756

    V_INV \IOL_7_89/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_89/IFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [28] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1756

    V_MUX2 \IOL_7_89/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_89/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_89/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_89/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1756

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b1), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_89/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [83] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [4] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [2] }),
            .DO (\IOL_7_89/ntTX_DO ),
            .TO (\IOL_7_89/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw290_1 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [28] ),
            .RST (\IOL_7_89/IFF/_N2 ),
            .SERCLK (\IOL_7_89/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1756

    V_BUF \IOL_7_89/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_89/MIPI_OUT/_N1 ),
            .I (\IOL_7_89/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1756

    V_BUF \IOL_7_89/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_28_dut/ntO ),
            .I (\IOL_7_89/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1756

    V_BUF \IOL_7_89/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_89/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_clk_r ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1756

    V_BUF \IOL_7_89/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_28_dut/ntT ),
            .I (\IOL_7_89/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1756

    V_IODELAY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO/DELAY/V_IODELAY */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(4))
        \IOL_7_90/DELAY/V_IODELAY  (
            .DELAY_OB (),
            .DO (\IOL_7_90/ntDOUT ),
            .DI (\IOL_7_90/ntDIN ),
            .DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [87] ),
            .LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [89] ),
            .MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [88] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1787

    V_ISERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO/IDDR/V_ISERDES */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_90/IDDR/V_ISERDES  (
            .DO ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N405 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N405 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N405 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N405 [4] , \IOL_7_90/IDDR/V_ISERDES_DO[3]_floating , \IOL_7_90/IDDR/V_ISERDES_DO[2]_floating , \IOL_7_90/IDDR/V_ISERDES_DO[1]_floating , \IOL_7_90/IDDR/V_ISERDES_DO[0]_floating }),
            .RADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [0] }),
            .WADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [0] }),
            .DESCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01 ),
            .DI (\IOL_7_90/IFF/_N1 ),
            .ICLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_90_1 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [29] ),
            .RST (\IOL_7_90/IFF/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1787

    V_BUF \IOL_7_90/IN_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_90/IFF/_N1 ),
            .I (\IOL_7_90/ntDOUT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1787

    V_BUF \IOL_7_90/IN_OUT_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_90/ntDIN ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_29_dut/ntI ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1787

    V_INV \IOL_7_90/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_90/IFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [29] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1787

    V_MUX2 \IOL_7_90/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_90/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_90/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_90/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1787

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b1), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_90/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [87] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [11] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [10] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [9] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [8] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [4] }),
            .DO (\IOL_7_90/ntTX_DO ),
            .TO (\IOL_7_90/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw290_1 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [29] ),
            .RST (\IOL_7_90/IFF/_N2 ),
            .SERCLK (\IOL_7_90/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1787

    V_BUF \IOL_7_90/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_90/MIPI_OUT/_N1 ),
            .I (\IOL_7_90/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1787

    V_BUF \IOL_7_90/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_29_dut/ntO ),
            .I (\IOL_7_90/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1787

    V_BUF \IOL_7_90/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_90/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_clk_r ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1787

    V_BUF \IOL_7_90/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_29_dut/ntT ),
            .I (\IOL_7_90/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1787

    V_INV \IOL_7_101/DO_IN_REVERSE/V_INV  (
            .Z (iolotcmp_out_1),
            .I (iolotcmp_in_1));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2392

    V_BUF \IOL_7_101/ntTO  (
            .Z (iolotcmp_tsout_1),
            .I (iolotcmp_ts_1));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2392

    V_INV \IOL_7_102/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_102/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [31] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2392

    V_MUX2 \IOL_7_102/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_102/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_102/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_102/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2392

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b1), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_102/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [91] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_1 [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_1 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_1 [0] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_en_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_en_1 [0] }),
            .DO (\IOL_7_102/ntTX_DO ),
            .TO (\IOL_7_102/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_1 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [31] ),
            .RST (\IOL_7_102/OFF/_N2 ),
            .SERCLK (\IOL_7_102/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2392

    V_BUF \IOL_7_102/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_102/MIPI_OUT/_N1 ),
            .I (\IOL_7_102/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2392

    V_BUF \IOL_7_102/OUT_DELSEL_MUX/V_BUF  (
            .Z (iolotcmp_in_1),
            .I (\IOL_7_102/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2392

    V_BUF \IOL_7_102/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_102/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_clk_r ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2392

    V_BUF \IOL_7_102/TO_OUT_MUX/V_BUF  (
            .Z (iolotcmp_ts_1),
            .I (\IOL_7_102/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2392

    V_IODELAY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO/DELAY/V_IODELAY */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(4))
        \IOL_7_105/DELAY/V_IODELAY  (
            .DELAY_OB (),
            .DO (\IOL_7_105/ntDOUT ),
            .DI (\IOL_7_105/ntDIN ),
            .DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [96] ),
            .LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [98] ),
            .MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [97] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1832

    V_ISERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO/IDDR/V_ISERDES */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_105/IDDR/V_ISERDES  (
            .DO ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N421 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N421 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N421 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N421 [4] , \IOL_7_105/IDDR/V_ISERDES_DO[3]_floating , \IOL_7_105/IDDR/V_ISERDES_DO[2]_floating , \IOL_7_105/IDDR/V_ISERDES_DO[1]_floating , \IOL_7_105/IDDR/V_ISERDES_DO[0]_floating }),
            .RADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [0] }),
            .WADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [0] }),
            .DESCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01 ),
            .DI (\IOL_7_105/IFF/_N1 ),
            .ICLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_90_1 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [32] ),
            .RST (\IOL_7_105/IFF/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1832

    V_BUF \IOL_7_105/IN_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_105/IFF/_N1 ),
            .I (\IOL_7_105/ntDOUT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1832

    V_BUF \IOL_7_105/IN_OUT_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_105/ntDIN ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_32_dut/ntI ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1832

    V_INV \IOL_7_105/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_105/IFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [32] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1832

    V_MUX2 \IOL_7_105/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_105/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_105/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_105/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1832

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b1), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_105/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [95] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [15] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [14] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [13] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [12] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [6] }),
            .DO (\IOL_7_105/ntTX_DO ),
            .TO (\IOL_7_105/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw290_1 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [32] ),
            .RST (\IOL_7_105/IFF/_N2 ),
            .SERCLK (\IOL_7_105/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1832

    V_BUF \IOL_7_105/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_105/MIPI_OUT/_N1 ),
            .I (\IOL_7_105/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1832

    V_BUF \IOL_7_105/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_32_dut/ntO ),
            .I (\IOL_7_105/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1832

    V_BUF \IOL_7_105/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_105/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_clk_r ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1832

    V_BUF \IOL_7_105/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_32_dut/ntT ),
            .I (\IOL_7_105/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1832

    V_IODELAY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO/DELAY/V_IODELAY */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(4))
        \IOL_7_106/DELAY/V_IODELAY  (
            .DELAY_OB (),
            .DO (\IOL_7_106/ntDOUT ),
            .DI (\IOL_7_106/ntDIN ),
            .DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [99] ),
            .LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [101] ),
            .MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [100] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1863

    V_ISERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO/IDDR/V_ISERDES */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_106/IDDR/V_ISERDES  (
            .DO ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N433 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N433 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N433 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N433 [4] , \IOL_7_106/IDDR/V_ISERDES_DO[3]_floating , \IOL_7_106/IDDR/V_ISERDES_DO[2]_floating , \IOL_7_106/IDDR/V_ISERDES_DO[1]_floating , \IOL_7_106/IDDR/V_ISERDES_DO[0]_floating }),
            .RADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [0] }),
            .WADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [0] }),
            .DESCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01 ),
            .DI (\IOL_7_106/IFF/_N1 ),
            .ICLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_90_1 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [33] ),
            .RST (\IOL_7_106/IFF/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1863

    V_BUF \IOL_7_106/IN_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_106/IFF/_N1 ),
            .I (\IOL_7_106/ntDOUT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1863

    V_BUF \IOL_7_106/IN_OUT_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_106/ntDIN ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_33_dut/ntI ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1863

    V_INV \IOL_7_106/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_106/IFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [33] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1863

    V_MUX2 \IOL_7_106/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_106/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_106/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_106/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1863

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b1), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_106/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [99] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [19] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [18] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [17] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [16] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [9] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [8] }),
            .DO (\IOL_7_106/ntTX_DO ),
            .TO (\IOL_7_106/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw290_1 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [33] ),
            .RST (\IOL_7_106/IFF/_N2 ),
            .SERCLK (\IOL_7_106/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1863

    V_BUF \IOL_7_106/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_106/MIPI_OUT/_N1 ),
            .I (\IOL_7_106/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1863

    V_BUF \IOL_7_106/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_33_dut/ntO ),
            .I (\IOL_7_106/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1863

    V_BUF \IOL_7_106/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_106/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_clk_r ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1863

    V_BUF \IOL_7_106/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_33_dut/ntT ),
            .I (\IOL_7_106/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1863

    V_IODELAY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO/DELAY/V_IODELAY */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(4))
        \IOL_7_109/DELAY/V_IODELAY  (
            .DELAY_OB (),
            .DO (\IOL_7_109/ntDOUT ),
            .DI (\IOL_7_109/ntDIN ),
            .DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [102] ),
            .LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [104] ),
            .MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [103] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1895

    V_ISERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO/IDDR/V_ISERDES */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_109/IDDR/V_ISERDES  (
            .DO ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N445 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N445 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N445 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N445 [4] , \IOL_7_109/IDDR/V_ISERDES_DO[3]_floating , \IOL_7_109/IDDR/V_ISERDES_DO[2]_floating , \IOL_7_109/IDDR/V_ISERDES_DO[1]_floating , \IOL_7_109/IDDR/V_ISERDES_DO[0]_floating }),
            .RADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [0] }),
            .WADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [0] }),
            .DESCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01 ),
            .DI (\IOL_7_109/IFF/_N1 ),
            .ICLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_90_1 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [34] ),
            .RST (\IOL_7_109/IFF/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1895

    V_BUF \IOL_7_109/IN_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_109/IFF/_N1 ),
            .I (\IOL_7_109/ntDOUT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1895

    V_BUF \IOL_7_109/IN_OUT_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_109/ntDIN ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_34_dut/ntI ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1895

    V_INV \IOL_7_109/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_109/IFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [34] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1895

    V_MUX2 \IOL_7_109/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_109/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_109/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_109/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1895

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b1), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_109/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [103] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [23] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [22] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [21] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [20] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [11] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [10] }),
            .DO (\IOL_7_109/ntTX_DO ),
            .TO (\IOL_7_109/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw290_1 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [34] ),
            .RST (\IOL_7_109/IFF/_N2 ),
            .SERCLK (\IOL_7_109/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1895

    V_BUF \IOL_7_109/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_109/MIPI_OUT/_N1 ),
            .I (\IOL_7_109/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1895

    V_BUF \IOL_7_109/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_34_dut/ntO ),
            .I (\IOL_7_109/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1895

    V_BUF \IOL_7_109/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_109/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_clk_r ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1895

    V_BUF \IOL_7_109/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_34_dut/ntT ),
            .I (\IOL_7_109/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1895

    V_IODELAY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO/DELAY/V_IODELAY */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(4))
        \IOL_7_110/DELAY/V_IODELAY  (
            .DELAY_OB (),
            .DO (\IOL_7_110/ntDOUT ),
            .DI (\IOL_7_110/ntDIN ),
            .DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [105] ),
            .LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [107] ),
            .MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [106] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1926

    V_ISERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO/IDDR/V_ISERDES */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_110/IDDR/V_ISERDES  (
            .DO ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N457 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N457 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N457 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N457 [4] , \IOL_7_110/IDDR/V_ISERDES_DO[3]_floating , \IOL_7_110/IDDR/V_ISERDES_DO[2]_floating , \IOL_7_110/IDDR/V_ISERDES_DO[1]_floating , \IOL_7_110/IDDR/V_ISERDES_DO[0]_floating }),
            .RADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [0] }),
            .WADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [0] }),
            .DESCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01 ),
            .DI (\IOL_7_110/IFF/_N1 ),
            .ICLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_90_1 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [35] ),
            .RST (\IOL_7_110/IFF/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1926

    V_BUF \IOL_7_110/IN_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_110/IFF/_N1 ),
            .I (\IOL_7_110/ntDOUT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1926

    V_BUF \IOL_7_110/IN_OUT_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_110/ntDIN ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_35_dut/ntI ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1926

    V_INV \IOL_7_110/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_110/IFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [35] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1926

    V_MUX2 \IOL_7_110/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_110/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_110/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_110/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1926

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b1), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_110/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [107] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [27] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [26] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [25] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [24] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [13] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [12] }),
            .DO (\IOL_7_110/ntTX_DO ),
            .TO (\IOL_7_110/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw290_1 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [35] ),
            .RST (\IOL_7_110/IFF/_N2 ),
            .SERCLK (\IOL_7_110/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1926

    V_BUF \IOL_7_110/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_110/MIPI_OUT/_N1 ),
            .I (\IOL_7_110/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1926

    V_BUF \IOL_7_110/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_35_dut/ntO ),
            .I (\IOL_7_110/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1926

    V_BUF \IOL_7_110/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_110/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_clk_r ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1926

    V_BUF \IOL_7_110/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_35_dut/ntT ),
            .I (\IOL_7_110/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1926

    V_IODELAY /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO/DELAY/V_IODELAY */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(4))
        \IOL_7_113/DELAY/V_IODELAY  (
            .DELAY_OB (),
            .DO (\IOL_7_113/ntDOUT ),
            .DI (\IOL_7_113/ntDIN ),
            .DIRECTION (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [108] ),
            .LOAD_N (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [110] ),
            .MOVE (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [109] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1958

    V_ISERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO/IDDR/V_ISERDES */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_113/IDDR/V_ISERDES  (
            .DO ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N469 [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N469 [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N469 [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N469 [4] , \IOL_7_113/IDDR/V_ISERDES_DO[3]_floating , \IOL_7_113/IDDR/V_ISERDES_DO[2]_floating , \IOL_7_113/IDDR/V_ISERDES_DO[1]_floating , \IOL_7_113/IDDR/V_ISERDES_DO[0]_floating }),
            .RADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [0] }),
            .WADDR ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [0] }),
            .DESCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01 ),
            .DI (\IOL_7_113/IFF/_N1 ),
            .ICLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_90_1 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [36] ),
            .RST (\IOL_7_113/IFF/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1958

    V_BUF \IOL_7_113/IN_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_113/IFF/_N1 ),
            .I (\IOL_7_113/ntDOUT ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1958

    V_BUF \IOL_7_113/IN_OUT_DELSEL_MUX/V_BUF  (
            .Z (\IOL_7_113/ntDIN ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_36_dut/ntI ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1958

    V_INV \IOL_7_113/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_113/IFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [36] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1958

    V_MUX2 \IOL_7_113/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_113/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_113/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_113/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1958

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b1), 
            .GRS_EN("FALSE"), 
            .LRS_EN("TRUE"))
        \IOL_7_113/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [111] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [31] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [30] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [29] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [28] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [15] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [14] }),
            .DO (\IOL_7_113/ntTX_DO ),
            .TO (\IOL_7_113/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw290_1 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [36] ),
            .RST (\IOL_7_113/IFF/_N2 ),
            .SERCLK (\IOL_7_113/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1958

    V_BUF \IOL_7_113/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_113/MIPI_OUT/_N1 ),
            .I (\IOL_7_113/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1958

    V_BUF \IOL_7_113/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_36_dut/ntO ),
            .I (\IOL_7_113/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1958

    V_BUF \IOL_7_113/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_113/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_clk_r ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1958

    V_BUF \IOL_7_113/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_36_dut/ntT ),
            .I (\IOL_7_113/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:1958

    V_INV \IOL_7_114/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_114/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [37] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2443

    V_MUX2 \IOL_7_114/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_114/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_114/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_114/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2443

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_114/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [115] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_1 [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_1 [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_1 [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_1 [0] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [21] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [20] }),
            .DO (\IOL_7_114/ntTX_DO ),
            .TO (\IOL_7_114/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw290_1 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [37] ),
            .RST (\IOL_7_114/OFF/_N2 ),
            .SERCLK (\IOL_7_114/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2443

    V_BUF \IOL_7_114/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_114/MIPI_OUT/_N1 ),
            .I (\IOL_7_114/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2443

    V_BUF \IOL_7_114/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/ntO ),
            .I (\IOL_7_114/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2443

    V_BUF \IOL_7_114/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_114/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_clk_r ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2443

    V_BUF \IOL_7_114/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/ntT ),
            .I (\IOL_7_114/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2443

    V_MUX2 \IOL_7_118/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_118/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_118/MIPI_OUT/_N1 ),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2456

    V_BUF \IOL_7_118/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_118/MIPI_OUT/_N1 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_gate_to_loop_1 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2456

    V_BUF \IOL_7_118/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_39_dut/ntO ),
            .I (\IOL_7_118/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2456

    V_INV \IOL_7_129/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_129/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [40] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2462

    V_MUX2 \IOL_7_129/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_129/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_129/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_129/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2462

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_129/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [119] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [0] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [23] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [22] }),
            .DO (\IOL_7_129/ntTX_DO ),
            .TO (\IOL_7_129/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_03 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [40] ),
            .RST (\IOL_7_129/OFF/_N2 ),
            .SERCLK (\IOL_7_129/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2462

    V_BUF \IOL_7_129/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_129/MIPI_OUT/_N1 ),
            .I (\IOL_7_129/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2462

    V_BUF \IOL_7_129/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/ntO ),
            .I (\IOL_7_129/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2462

    V_BUF \IOL_7_129/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_129/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_03 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2462

    V_BUF \IOL_7_129/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/ntT ),
            .I (\IOL_7_129/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2462

    V_INV \IOL_7_130/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_130/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [41] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2469

    V_MUX2 \IOL_7_130/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_130/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_130/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_130/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2469

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_130/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [123] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [7] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [6] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [5] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [4] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [25] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [24] }),
            .DO (\IOL_7_130/ntTX_DO ),
            .TO (\IOL_7_130/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_03 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [41] ),
            .RST (\IOL_7_130/OFF/_N2 ),
            .SERCLK (\IOL_7_130/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2469

    V_BUF \IOL_7_130/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_130/MIPI_OUT/_N1 ),
            .I (\IOL_7_130/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2469

    V_BUF \IOL_7_130/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/ntO ),
            .I (\IOL_7_130/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2469

    V_BUF \IOL_7_130/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_130/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_03 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2469

    V_BUF \IOL_7_130/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/ntT ),
            .I (\IOL_7_130/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2469

    V_INV \IOL_7_133/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_133/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [42] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2476

    V_MUX2 \IOL_7_133/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_133/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_133/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_133/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2476

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_133/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [127] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [11] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [10] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [9] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [8] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [27] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [26] }),
            .DO (\IOL_7_133/ntTX_DO ),
            .TO (\IOL_7_133/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_03 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [42] ),
            .RST (\IOL_7_133/OFF/_N2 ),
            .SERCLK (\IOL_7_133/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2476

    V_BUF \IOL_7_133/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_133/MIPI_OUT/_N1 ),
            .I (\IOL_7_133/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2476

    V_BUF \IOL_7_133/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/ntO ),
            .I (\IOL_7_133/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2476

    V_BUF \IOL_7_133/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_133/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_03 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2476

    V_BUF \IOL_7_133/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/ntT ),
            .I (\IOL_7_133/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2476

    V_INV \IOL_7_134/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_134/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [43] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2483

    V_MUX2 \IOL_7_134/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_134/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_134/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_134/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2483

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_134/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [131] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [15] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [14] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [13] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [12] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [29] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [28] }),
            .DO (\IOL_7_134/ntTX_DO ),
            .TO (\IOL_7_134/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_03 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [43] ),
            .RST (\IOL_7_134/OFF/_N2 ),
            .SERCLK (\IOL_7_134/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2483

    V_BUF \IOL_7_134/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_134/MIPI_OUT/_N1 ),
            .I (\IOL_7_134/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2483

    V_BUF \IOL_7_134/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/ntO ),
            .I (\IOL_7_134/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2483

    V_BUF \IOL_7_134/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_134/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_03 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2483

    V_BUF \IOL_7_134/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/ntT ),
            .I (\IOL_7_134/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2483

    V_INV \IOL_7_137/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_137/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [44] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2490

    V_MUX2 \IOL_7_137/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_137/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_137/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_137/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2490

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_137/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [135] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [19] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [18] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [17] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [16] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [31] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [30] }),
            .DO (\IOL_7_137/ntTX_DO ),
            .TO (\IOL_7_137/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_03 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [44] ),
            .RST (\IOL_7_137/OFF/_N2 ),
            .SERCLK (\IOL_7_137/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2490

    V_BUF \IOL_7_137/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_137/MIPI_OUT/_N1 ),
            .I (\IOL_7_137/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2490

    V_BUF \IOL_7_137/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/ntO ),
            .I (\IOL_7_137/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2490

    V_BUF \IOL_7_137/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_137/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_03 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2490

    V_BUF \IOL_7_137/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/ntT ),
            .I (\IOL_7_137/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2490

    V_INV \IOL_7_138/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_138/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [45] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2497

    V_MUX2 \IOL_7_138/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_138/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_138/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_138/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2497

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_138/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [139] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [23] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [22] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [21] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [20] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [33] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [32] }),
            .DO (\IOL_7_138/ntTX_DO ),
            .TO (\IOL_7_138/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_03 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [45] ),
            .RST (\IOL_7_138/OFF/_N2 ),
            .SERCLK (\IOL_7_138/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2497

    V_BUF \IOL_7_138/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_138/MIPI_OUT/_N1 ),
            .I (\IOL_7_138/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2497

    V_BUF \IOL_7_138/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/ntO ),
            .I (\IOL_7_138/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2497

    V_BUF \IOL_7_138/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_138/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_03 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2497

    V_BUF \IOL_7_138/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/ntT ),
            .I (\IOL_7_138/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2497

    V_INV \IOL_7_141/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_141/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [46] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2504

    V_MUX2 \IOL_7_141/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_141/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_141/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_141/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2504

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_141/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [143] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [27] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [26] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [25] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [24] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [35] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [34] }),
            .DO (\IOL_7_141/ntTX_DO ),
            .TO (\IOL_7_141/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_03 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [46] ),
            .RST (\IOL_7_141/OFF/_N2 ),
            .SERCLK (\IOL_7_141/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2504

    V_BUF \IOL_7_141/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_141/MIPI_OUT/_N1 ),
            .I (\IOL_7_141/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2504

    V_BUF \IOL_7_141/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/ntO ),
            .I (\IOL_7_141/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2504

    V_BUF \IOL_7_141/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_141/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_03 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2504

    V_BUF \IOL_7_141/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/ntT ),
            .I (\IOL_7_141/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2504

    V_INV \IOL_7_142/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_142/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [47] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2511

    V_MUX2 \IOL_7_142/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_142/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_142/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_142/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2511

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_142/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [147] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [31] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [30] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [29] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [28] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [37] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [36] }),
            .DO (\IOL_7_142/ntTX_DO ),
            .TO (\IOL_7_142/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_03 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [47] ),
            .RST (\IOL_7_142/OFF/_N2 ),
            .SERCLK (\IOL_7_142/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2511

    V_BUF \IOL_7_142/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_142/MIPI_OUT/_N1 ),
            .I (\IOL_7_142/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2511

    V_BUF \IOL_7_142/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/ntO ),
            .I (\IOL_7_142/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2511

    V_BUF \IOL_7_142/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_142/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_03 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2511

    V_BUF \IOL_7_142/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/ntT ),
            .I (\IOL_7_142/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2511

    V_INV \IOL_7_145/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_145/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [48] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2518

    V_MUX2 \IOL_7_145/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_145/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_145/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_145/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2518

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_145/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [151] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cke [3] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cke [2] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cke [1] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cke [0] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [39] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [38] }),
            .DO (\IOL_7_145/ntTX_DO ),
            .TO (\IOL_7_145/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_03 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [48] ),
            .RST (\IOL_7_145/OFF/_N2 ),
            .SERCLK (\IOL_7_145/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2518

    V_BUF \IOL_7_145/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_145/MIPI_OUT/_N1 ),
            .I (\IOL_7_145/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2518

    V_BUF \IOL_7_145/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/ntO ),
            .I (\IOL_7_145/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2518

    V_BUF \IOL_7_145/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_145/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_03 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2518

    V_BUF \IOL_7_145/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/ntT ),
            .I (\IOL_7_145/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2518

    V_INV \IOL_7_146/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_146/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [49] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2525

    V_MUX2 \IOL_7_146/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_146/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_146/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_146/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2525

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_146/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [155] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [35] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [34] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [33] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [32] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [41] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [40] }),
            .DO (\IOL_7_146/ntTX_DO ),
            .TO (\IOL_7_146/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_03 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [49] ),
            .RST (\IOL_7_146/OFF/_N2 ),
            .SERCLK (\IOL_7_146/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2525

    V_BUF \IOL_7_146/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_146/MIPI_OUT/_N1 ),
            .I (\IOL_7_146/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2525

    V_BUF \IOL_7_146/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/ntO ),
            .I (\IOL_7_146/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2525

    V_BUF \IOL_7_146/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_146/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_03 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2525

    V_BUF \IOL_7_146/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/ntT ),
            .I (\IOL_7_146/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2525

    V_MUX2 \IOL_7_157/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_157/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_157/MIPI_OUT/_N1 ),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2532

    V_BUF \IOL_7_157/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_157/MIPI_OUT/_N1 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_reset_n ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2532

    V_BUF \IOL_7_157/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_50_dut/ntO ),
            .I (\IOL_7_157/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2532

    V_BUF \IOL_7_157/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_50_dut/ntT ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_mem_rst_en ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2532

    V_INV \IOL_7_158/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_158/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [51] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2539

    V_MUX2 \IOL_7_158/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_158/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_158/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_158/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2539

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_158/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [159] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [39] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [38] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [37] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [36] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [43] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [42] }),
            .DO (\IOL_7_158/ntTX_DO ),
            .TO (\IOL_7_158/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_03 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [51] ),
            .RST (\IOL_7_158/OFF/_N2 ),
            .SERCLK (\IOL_7_158/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2539

    V_BUF \IOL_7_158/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_158/MIPI_OUT/_N1 ),
            .I (\IOL_7_158/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2539

    V_BUF \IOL_7_158/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/ntO ),
            .I (\IOL_7_158/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2539

    V_BUF \IOL_7_158/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_158/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_03 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2539

    V_BUF \IOL_7_158/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/ntT ),
            .I (\IOL_7_158/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2539

    V_INV \IOL_7_161/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_161/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [52] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2546

    V_MUX2 \IOL_7_161/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_161/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_161/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_161/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2546

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_161/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [163] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [43] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [42] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [41] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [40] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [45] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [44] }),
            .DO (\IOL_7_161/ntTX_DO ),
            .TO (\IOL_7_161/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_03 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [52] ),
            .RST (\IOL_7_161/OFF/_N2 ),
            .SERCLK (\IOL_7_161/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2546

    V_BUF \IOL_7_161/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_161/MIPI_OUT/_N1 ),
            .I (\IOL_7_161/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2546

    V_BUF \IOL_7_161/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/ntO ),
            .I (\IOL_7_161/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2546

    V_BUF \IOL_7_161/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_161/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_03 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2546

    V_BUF \IOL_7_161/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/ntT ),
            .I (\IOL_7_161/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2546

    V_INV \IOL_7_166/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_166/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [55] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2553

    V_MUX2 \IOL_7_166/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_166/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_166/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_166/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2553

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_166/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [167] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [47] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [46] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [45] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [44] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [47] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [46] }),
            .DO (\IOL_7_166/ntTX_DO ),
            .TO (\IOL_7_166/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_04 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [55] ),
            .RST (\IOL_7_166/OFF/_N2 ),
            .SERCLK (\IOL_7_166/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2553

    V_BUF \IOL_7_166/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_166/MIPI_OUT/_N1 ),
            .I (\IOL_7_166/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2553

    V_BUF \IOL_7_166/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/ntO ),
            .I (\IOL_7_166/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2553

    V_BUF \IOL_7_166/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_166/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_04 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2553

    V_BUF \IOL_7_166/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/ntT ),
            .I (\IOL_7_166/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2553

    V_INV \IOL_7_169/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_169/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [56] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2560

    V_MUX2 \IOL_7_169/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_169/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_169/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_169/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2560

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_169/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [171] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [51] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [50] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [49] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [48] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [49] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [48] }),
            .DO (\IOL_7_169/ntTX_DO ),
            .TO (\IOL_7_169/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_04 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [56] ),
            .RST (\IOL_7_169/OFF/_N2 ),
            .SERCLK (\IOL_7_169/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2560

    V_BUF \IOL_7_169/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_169/MIPI_OUT/_N1 ),
            .I (\IOL_7_169/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2560

    V_BUF \IOL_7_169/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/ntO ),
            .I (\IOL_7_169/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2560

    V_BUF \IOL_7_169/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_169/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_04 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2560

    V_BUF \IOL_7_169/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/ntT ),
            .I (\IOL_7_169/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2560

    V_INV \IOL_7_170/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_170/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [57] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2567

    V_MUX2 \IOL_7_170/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_170/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_170/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_170/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2567

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_170/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [175] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [55] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [54] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [53] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [52] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [51] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [50] }),
            .DO (\IOL_7_170/ntTX_DO ),
            .TO (\IOL_7_170/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_04 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [57] ),
            .RST (\IOL_7_170/OFF/_N2 ),
            .SERCLK (\IOL_7_170/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2567

    V_BUF \IOL_7_170/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_170/MIPI_OUT/_N1 ),
            .I (\IOL_7_170/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2567

    V_BUF \IOL_7_170/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/ntO ),
            .I (\IOL_7_170/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2567

    V_BUF \IOL_7_170/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_170/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_04 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2567

    V_BUF \IOL_7_170/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/ntT ),
            .I (\IOL_7_170/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2567

    V_INV \IOL_7_173/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_173/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [58] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2574

    V_MUX2 \IOL_7_173/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_173/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_173/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_173/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2574

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_173/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [179] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [59] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [58] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [57] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [56] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [53] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [52] }),
            .DO (\IOL_7_173/ntTX_DO ),
            .TO (\IOL_7_173/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_04 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [58] ),
            .RST (\IOL_7_173/OFF/_N2 ),
            .SERCLK (\IOL_7_173/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2574

    V_BUF \IOL_7_173/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_173/MIPI_OUT/_N1 ),
            .I (\IOL_7_173/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2574

    V_BUF \IOL_7_173/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/ntO ),
            .I (\IOL_7_173/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2574

    V_BUF \IOL_7_173/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_173/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_04 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2574

    V_BUF \IOL_7_173/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/ntT ),
            .I (\IOL_7_173/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2574

    V_INV \IOL_7_174/LRS_POL_MUX/V_INV  (
            .Z (\IOL_7_174/OFF/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [59] ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2581

    V_MUX2 \IOL_7_174/MIPI_OUT/V_MUX2  (
            .Z (\IOL_7_174/MIPI_OUT/_N3 ),
            .I0 (\IOL_7_174/MIPI_OUT/_N1 ),
            .I1 (\IOL_7_174/ntTX_DO ),
            .SEL (1'b0));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2581

    V_OSERDES /* u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_7_174/ODDR/V_OSERDES  (
            .DI ({\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [183] , 1'b0, 1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [63] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [62] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [61] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [60] }),
            .TI ({1'b0, 1'b0, \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [55] , \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [54] }),
            .DO (\IOL_7_174/ntTX_DO ),
            .TO (\IOL_7_174/ntTS_TO ),
            .OCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_04 ),
            .RCLK (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [59] ),
            .RST (\IOL_7_174/OFF/_N2 ),
            .SERCLK (\IOL_7_174/ODDR/_N2 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2581

    V_BUF \IOL_7_174/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_7_174/MIPI_OUT/_N1 ),
            .I (\IOL_7_174/ntTX_DO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2581

    V_BUF \IOL_7_174/OUT_DELSEL_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/ntO ),
            .I (\IOL_7_174/MIPI_OUT/_N3 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2581

    V_BUF \IOL_7_174/SERCLK_MUX/V_BUF  (
            .Z (\IOL_7_174/ODDR/_N2 ),
            .I (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_04 ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2581

    V_BUF \IOL_7_174/TO_OUT_MUX/V_BUF  (
            .Z (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/ntT ),
            .I (\IOL_7_174/ntTS_TO ));
	// ../source/rtl/ipsl_hmic_h_phy_io_v1_1.v:2581

    V_BUF \IOL_7_298/ntDI  (
            .Z (_N14),
            .I (\sys_clk_ibuf/ntD ));
	// ../source/sources_1/top.v:31

    V_BUF \IOL_151_5/IN_DELSEL_MUX/V_BUF  (
            .Z (write_data[30]),
            .I (\in_hdmi_r_ibuf[6]/ntD ));
	// ../source/sources_1/top.v:38

    V_BUF \IOL_151_9/IN_DELSEL_MUX/V_BUF  (
            .Z (nt_in_hdmi_de),
            .I (\in_hdmi_de_ibuf/ntD ));
	// ../source/sources_1/top.v:37

    V_BUF \IOL_151_10/IN_DELSEL_MUX/V_BUF  (
            .Z (write_data[8]),
            .I (\in_hdmi_b_ibuf[0]/ntD ));
	// ../source/sources_1/top.v:40

    V_BUF \IOL_151_14/IN_DELSEL_MUX/V_BUF  (
            .Z (nt_in_hdmi_vs),
            .I (\in_hdmi_vs_ibuf/ntD ));
	// ../source/sources_1/top.v:36

    V_BUF \IOL_151_17/IN_DELSEL_MUX/V_BUF  (
            .Z (write_data[10]),
            .I (\in_hdmi_b_ibuf[2]/ntD ));
	// ../source/sources_1/top.v:40

    V_BUF \IOL_151_18/IN_DELSEL_MUX/V_BUF  (
            .Z (write_data[9]),
            .I (\in_hdmi_b_ibuf[1]/ntD ));
	// ../source/sources_1/top.v:40

    V_BUF \IOL_151_21/IN_DELSEL_MUX/V_BUF  (
            .Z (write_data[14]),
            .I (\in_hdmi_b_ibuf[6]/ntD ));
	// ../source/sources_1/top.v:40

    V_BUF \IOL_151_22/IN_DELSEL_MUX/V_BUF  (
            .Z (write_data[13]),
            .I (\in_hdmi_b_ibuf[5]/ntD ));
	// ../source/sources_1/top.v:40

    V_BUF \IOL_151_41/IN_DELSEL_MUX/V_BUF  (
            .Z (write_data[12]),
            .I (\in_hdmi_b_ibuf[4]/ntD ));
	// ../source/sources_1/top.v:40

    V_BUF \IOL_151_42/IN_DELSEL_MUX/V_BUF  (
            .Z (write_data[11]),
            .I (\in_hdmi_b_ibuf[3]/ntD ));
	// ../source/sources_1/top.v:40

    V_BUF \IOL_151_45/IN_DELSEL_MUX/V_BUF  (
            .Z (write_data[29]),
            .I (\in_hdmi_r_ibuf[5]/ntD ));
	// ../source/sources_1/top.v:38

    V_BUF \IOL_151_49/IN_DELSEL_MUX/V_BUF  (
            .Z (write_data[31]),
            .I (\in_hdmi_r_ibuf[7]/ntD ));
	// ../source/sources_1/top.v:38

    V_BUF \IOL_151_50/IN_DELSEL_MUX/V_BUF  (
            .Z (write_data[28]),
            .I (\in_hdmi_r_ibuf[4]/ntD ));
	// ../source/sources_1/top.v:38

    V_BUF \IOL_151_73/ntDI  (
            .Z (_N15),
            .I (\in_video_clk_ibuf/ntD ));
	// ../source/sources_1/top.v:35

    V_BUF \IOL_151_74/IN_DELSEL_MUX/V_BUF  (
            .Z (write_data[16]),
            .I (\in_hdmi_g_ibuf[0]/ntD ));
	// ../source/sources_1/top.v:39

    V_BUF \IOL_151_78/IN_DELSEL_MUX/V_BUF  (
            .Z (write_data[17]),
            .I (\in_hdmi_g_ibuf[1]/ntD ));
	// ../source/sources_1/top.v:39

    V_BUF \IOL_151_82/IN_DELSEL_MUX/V_BUF  (
            .Z (write_data[15]),
            .I (\in_hdmi_b_ibuf[7]/ntD ));
	// ../source/sources_1/top.v:40

    V_BUF \IOL_151_106/IN_DELSEL_MUX/V_BUF  (
            .Z (nt_rst_n),
            .I (\rst_n_ibuf/ntD ));
	// ../source/sources_1/top.v:32

    V_MUX2 \IOL_151_118/MIPI_OUT/V_MUX2  (
            .Z (\IOL_151_118/MIPI_OUT/_N3 ),
            .I0 (\IOL_151_118/MIPI_OUT/_N1 ),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/sources_1/top.v:51

    V_BUF \IOL_151_118/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_151_118/MIPI_OUT/_N1 ),
            .I (nt_ddr_init_done));
	// ../source/sources_1/top.v:51

    V_BUF \IOL_151_118/OUT_DELSEL_MUX/V_BUF  (
            .Z (\ddr_init_done_obuf/ntO ),
            .I (\IOL_151_118/MIPI_OUT/_N3 ));
	// ../source/sources_1/top.v:51

    V_BUF \IOL_151_129/IN_DELSEL_MUX/V_BUF  (
            .Z (write_data[20]),
            .I (\in_hdmi_g_ibuf[4]/ntD ));
	// ../source/sources_1/top.v:39

    V_BUF \IOL_151_130/IN_DELSEL_MUX/V_BUF  (
            .Z (write_data[21]),
            .I (\in_hdmi_g_ibuf[5]/ntD ));
	// ../source/sources_1/top.v:39

    V_BUF \IOL_151_133/IN_DELSEL_MUX/V_BUF  (
            .Z (write_data[25]),
            .I (\in_hdmi_r_ibuf[1]/ntD ));
	// ../source/sources_1/top.v:38

    V_BUF \IOL_151_134/IN_DELSEL_MUX/V_BUF  (
            .Z (write_data[27]),
            .I (\in_hdmi_r_ibuf[3]/ntD ));
	// ../source/sources_1/top.v:38

    V_BUF \IOL_151_138/IN_DELSEL_MUX/V_BUF  (
            .Z (write_data[22]),
            .I (\in_hdmi_g_ibuf[6]/ntD ));
	// ../source/sources_1/top.v:39

    V_BUF \IOL_151_145/IN_DELSEL_MUX/V_BUF  (
            .Z (write_data[19]),
            .I (\in_hdmi_g_ibuf[3]/ntD ));
	// ../source/sources_1/top.v:39

    V_BUF \IOL_151_146/IN_DELSEL_MUX/V_BUF  (
            .Z (write_data[18]),
            .I (\in_hdmi_g_ibuf[2]/ntD ));
	// ../source/sources_1/top.v:39

    V_MUX2 \IOL_151_158/MIPI_OUT/V_MUX2  (
            .Z (\IOL_151_158/MIPI_OUT/_N3 ),
            .I0 (\IOL_151_158/MIPI_OUT/_N1 ),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/sources_1/top.v:50

    V_BUF \IOL_151_158/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_151_158/MIPI_OUT/_N1 ),
            .I (nt_pll_lock));
	// ../source/sources_1/top.v:50

    V_BUF \IOL_151_158/OUT_DELSEL_MUX/V_BUF  (
            .Z (\pll_lock_obuf/ntO ),
            .I (\IOL_151_158/MIPI_OUT/_N3 ));
	// ../source/sources_1/top.v:50

    V_BUF \IOL_151_162/IN_DELSEL_MUX/V_BUF  (
            .Z (write_data[26]),
            .I (\in_hdmi_r_ibuf[2]/ntD ));
	// ../source/sources_1/top.v:38

    V_BUF \IOL_151_165/IN_DELSEL_MUX/V_BUF  (
            .Z (write_data[24]),
            .I (\in_hdmi_r_ibuf[0]/ntD ));
	// ../source/sources_1/top.v:38

    V_BUF \IOL_151_166/IN_DELSEL_MUX/V_BUF  (
            .Z (write_data[23]),
            .I (\in_hdmi_g_ibuf[7]/ntD ));
	// ../source/sources_1/top.v:39

    V_MUX2 \IOL_151_170/MIPI_OUT/V_MUX2  (
            .Z (\IOL_151_170/MIPI_OUT/_N3 ),
            .I0 (\IOL_151_170/MIPI_OUT/_N1 ),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/sources_1/top.v:52

    V_BUF \IOL_151_170/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_151_170/MIPI_OUT/_N1 ),
            .I (nt_ddrphy_rst_done));
	// ../source/sources_1/top.v:52

    V_BUF \IOL_151_170/OUT_DELSEL_MUX/V_BUF  (
            .Z (\ddrphy_rst_done_obuf/ntO ),
            .I (\IOL_151_170/MIPI_OUT/_N3 ));
	// ../source/sources_1/top.v:52

    V_MUX2 \IOL_151_297/MIPI_OUT/V_MUX2  (
            .Z (\IOL_151_297/MIPI_OUT/_N3 ),
            .I0 (\IOL_151_297/MIPI_OUT/_N1 ),
            .I1 (\IOL_151_297/ntTX_DO ),
            .SEL (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:298

    V_OSERDES /* dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("ODDR"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_151_297/ODDR/V_OSERDES  (
            .DI ({_N175, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, \dvi_encoder_m0/serdes_4b_10to1_m0/N59 , \dvi_encoder_m0/serdes_4b_10to1_m0/N60 }),
            .TI ({1'b0, 1'b0, 1'b0, _N175}),
            .DO (\IOL_151_297/ntTX_DO ),
            .TO (\IOL_151_297/ntTS_TO ),
            .OCLK (video_clk5x_out),
            .RCLK (video_clk5x_out),
            .RST (_N175),
            .SERCLK (\IOL_151_297/ODDR/_N2 ));
	// ../source/dvi_tx/serdes_4b_10to1.v:298

    V_BUF \IOL_151_297/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_151_297/MIPI_OUT/_N1 ),
            .I (\IOL_151_297/ntTX_DO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:298

    V_BUF \IOL_151_297/OUT_DELSEL_MUX/V_BUF  (
            .Z (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/ntO ),
            .I (\IOL_151_297/MIPI_OUT/_N3 ));
	// ../source/dvi_tx/serdes_4b_10to1.v:298

    V_BUF \IOL_151_297/SERCLK_MUX/V_BUF  (
            .Z (\IOL_151_297/ODDR/_N2 ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:298

    V_BUF \IOL_151_297/TO_OUT_MUX/V_BUF  (
            .Z (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/ntT ),
            .I (\IOL_151_297/ntTS_TO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:298

    V_MUX2 \IOL_151_298/MIPI_OUT/V_MUX2  (
            .Z (\IOL_151_298/MIPI_OUT/_N3 ),
            .I0 (\IOL_151_298/MIPI_OUT/_N1 ),
            .I1 (\IOL_151_298/ntTX_DO ),
            .SEL (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:94

    V_OSERDES /* dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("ODDR"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_151_298/ODDR/V_OSERDES  (
            .DI ({_N175, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, \dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [0] , \dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [0] }),
            .TI ({1'b0, 1'b0, 1'b0, _N175}),
            .DO (\IOL_151_298/ntTX_DO ),
            .TO (\IOL_151_298/ntTS_TO ),
            .OCLK (video_clk5x_out),
            .RCLK (video_clk5x_out),
            .RST (_N175),
            .SERCLK (\IOL_151_298/ODDR/_N2 ));
	// ../source/dvi_tx/serdes_4b_10to1.v:94

    V_BUF \IOL_151_298/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_151_298/MIPI_OUT/_N1 ),
            .I (\IOL_151_298/ntTX_DO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:94

    V_BUF \IOL_151_298/OUT_DELSEL_MUX/V_BUF  (
            .Z (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/ntO ),
            .I (\IOL_151_298/MIPI_OUT/_N3 ));
	// ../source/dvi_tx/serdes_4b_10to1.v:94

    V_BUF \IOL_151_298/SERCLK_MUX/V_BUF  (
            .Z (\IOL_151_298/ODDR/_N2 ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:94

    V_BUF \IOL_151_298/TO_OUT_MUX/V_BUF  (
            .Z (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/ntT ),
            .I (\IOL_151_298/ntTS_TO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:94

    V_MUX2 \IOL_151_321/MIPI_OUT/V_MUX2  (
            .Z (\IOL_151_321/MIPI_OUT/_N3 ),
            .I0 (\IOL_151_321/MIPI_OUT/_N1 ),
            .I1 (\IOL_151_321/ntTX_DO ),
            .SEL (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:369

    V_OSERDES /* dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("ODDR"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_151_321/ODDR/V_OSERDES  (
            .DI ({_N176, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, \dvi_encoder_m0/serdes_4b_10to1_m0/N86 , \dvi_encoder_m0/serdes_4b_10to1_m0/N87 }),
            .TI ({1'b0, 1'b0, 1'b0, _N176}),
            .DO (\IOL_151_321/ntTX_DO ),
            .TO (\IOL_151_321/ntTS_TO ),
            .OCLK (video_clk5x_out),
            .RCLK (video_clk5x_out),
            .RST (_N176),
            .SERCLK (\IOL_151_321/ODDR/_N2 ));
	// ../source/dvi_tx/serdes_4b_10to1.v:369

    V_BUF \IOL_151_321/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_151_321/MIPI_OUT/_N1 ),
            .I (\IOL_151_321/ntTX_DO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:369

    V_BUF \IOL_151_321/OUT_DELSEL_MUX/V_BUF  (
            .Z (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/ntO ),
            .I (\IOL_151_321/MIPI_OUT/_N3 ));
	// ../source/dvi_tx/serdes_4b_10to1.v:369

    V_BUF \IOL_151_321/SERCLK_MUX/V_BUF  (
            .Z (\IOL_151_321/ODDR/_N2 ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:369

    V_BUF \IOL_151_321/TO_OUT_MUX/V_BUF  (
            .Z (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/ntT ),
            .I (\IOL_151_321/ntTS_TO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:369

    V_MUX2 \IOL_151_322/MIPI_OUT/V_MUX2  (
            .Z (\IOL_151_322/MIPI_OUT/_N3 ),
            .I0 (\IOL_151_322/MIPI_OUT/_N1 ),
            .I1 (\IOL_151_322/ntTX_DO ),
            .SEL (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:211

    V_OSERDES /* dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("ODDR"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_151_322/ODDR/V_OSERDES  (
            .DI ({_N176, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, \dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [0] , \dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [0] }),
            .TI ({1'b0, 1'b0, 1'b0, _N176}),
            .DO (\IOL_151_322/ntTX_DO ),
            .TO (\IOL_151_322/ntTS_TO ),
            .OCLK (video_clk5x_out),
            .RCLK (video_clk5x_out),
            .RST (_N176),
            .SERCLK (\IOL_151_322/ODDR/_N2 ));
	// ../source/dvi_tx/serdes_4b_10to1.v:211

    V_BUF \IOL_151_322/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_151_322/MIPI_OUT/_N1 ),
            .I (\IOL_151_322/ntTX_DO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:211

    V_BUF \IOL_151_322/OUT_DELSEL_MUX/V_BUF  (
            .Z (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/ntO ),
            .I (\IOL_151_322/MIPI_OUT/_N3 ));
	// ../source/dvi_tx/serdes_4b_10to1.v:211

    V_BUF \IOL_151_322/SERCLK_MUX/V_BUF  (
            .Z (\IOL_151_322/ODDR/_N2 ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:211

    V_BUF \IOL_151_322/TO_OUT_MUX/V_BUF  (
            .Z (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/ntT ),
            .I (\IOL_151_322/ntTS_TO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:211

    V_MUX2 \IOL_151_337/MIPI_OUT/V_MUX2  (
            .Z (\IOL_151_337/MIPI_OUT/_N3 ),
            .I0 (\IOL_151_337/MIPI_OUT/_N1 ),
            .I1 (\IOL_151_337/ntTX_DO ),
            .SEL (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:345

    V_OSERDES /* dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("ODDR"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_151_337/ODDR/V_OSERDES  (
            .DI ({_N176, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, \dvi_encoder_m0/serdes_4b_10to1_m0/N77 , \dvi_encoder_m0/serdes_4b_10to1_m0/N78 }),
            .TI ({1'b0, 1'b0, 1'b0, _N176}),
            .DO (\IOL_151_337/ntTX_DO ),
            .TO (\IOL_151_337/ntTS_TO ),
            .OCLK (video_clk5x_out),
            .RCLK (video_clk5x_out),
            .RST (_N176),
            .SERCLK (\IOL_151_337/ODDR/_N2 ));
	// ../source/dvi_tx/serdes_4b_10to1.v:345

    V_BUF \IOL_151_337/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_151_337/MIPI_OUT/_N1 ),
            .I (\IOL_151_337/ntTX_DO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:345

    V_BUF \IOL_151_337/OUT_DELSEL_MUX/V_BUF  (
            .Z (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/ntO ),
            .I (\IOL_151_337/MIPI_OUT/_N3 ));
	// ../source/dvi_tx/serdes_4b_10to1.v:345

    V_BUF \IOL_151_337/SERCLK_MUX/V_BUF  (
            .Z (\IOL_151_337/ODDR/_N2 ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:345

    V_BUF \IOL_151_337/TO_OUT_MUX/V_BUF  (
            .Z (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/ntT ),
            .I (\IOL_151_337/ntTS_TO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:345

    V_MUX2 \IOL_151_338/MIPI_OUT/V_MUX2  (
            .Z (\IOL_151_338/MIPI_OUT/_N3 ),
            .I0 (\IOL_151_338/MIPI_OUT/_N1 ),
            .I1 (\IOL_151_338/ntTX_DO ),
            .SEL (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:187

    V_OSERDES /* dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("ODDR"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_151_338/ODDR/V_OSERDES  (
            .DI ({_N176, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, \dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [0] , \dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [0] }),
            .TI ({1'b0, 1'b0, 1'b0, _N176}),
            .DO (\IOL_151_338/ntTX_DO ),
            .TO (\IOL_151_338/ntTS_TO ),
            .OCLK (video_clk5x_out),
            .RCLK (video_clk5x_out),
            .RST (_N176),
            .SERCLK (\IOL_151_338/ODDR/_N2 ));
	// ../source/dvi_tx/serdes_4b_10to1.v:187

    V_BUF \IOL_151_338/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_151_338/MIPI_OUT/_N1 ),
            .I (\IOL_151_338/ntTX_DO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:187

    V_BUF \IOL_151_338/OUT_DELSEL_MUX/V_BUF  (
            .Z (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/ntO ),
            .I (\IOL_151_338/MIPI_OUT/_N3 ));
	// ../source/dvi_tx/serdes_4b_10to1.v:187

    V_BUF \IOL_151_338/SERCLK_MUX/V_BUF  (
            .Z (\IOL_151_338/ODDR/_N2 ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:187

    V_BUF \IOL_151_338/TO_OUT_MUX/V_BUF  (
            .Z (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/ntT ),
            .I (\IOL_151_338/ntTS_TO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:187

    V_MUX2 \IOL_151_349/MIPI_OUT/V_MUX2  (
            .Z (\IOL_151_349/MIPI_OUT/_N3 ),
            .I0 (\IOL_151_349/MIPI_OUT/_N1 ),
            .I1 (\IOL_151_349/ntTX_DO ),
            .SEL (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:321

    V_OSERDES /* dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("ODDR"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_151_349/ODDR/V_OSERDES  (
            .DI ({_N176, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, \dvi_encoder_m0/serdes_4b_10to1_m0/N68 , \dvi_encoder_m0/serdes_4b_10to1_m0/N69 }),
            .TI ({1'b0, 1'b0, 1'b0, _N176}),
            .DO (\IOL_151_349/ntTX_DO ),
            .TO (\IOL_151_349/ntTS_TO ),
            .OCLK (video_clk5x_out),
            .RCLK (video_clk5x_out),
            .RST (_N176),
            .SERCLK (\IOL_151_349/ODDR/_N2 ));
	// ../source/dvi_tx/serdes_4b_10to1.v:321

    V_BUF \IOL_151_349/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_151_349/MIPI_OUT/_N1 ),
            .I (\IOL_151_349/ntTX_DO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:321

    V_BUF \IOL_151_349/OUT_DELSEL_MUX/V_BUF  (
            .Z (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO ),
            .I (\IOL_151_349/MIPI_OUT/_N3 ));
	// ../source/dvi_tx/serdes_4b_10to1.v:321

    V_BUF \IOL_151_349/SERCLK_MUX/V_BUF  (
            .Z (\IOL_151_349/ODDR/_N2 ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:321

    V_BUF \IOL_151_349/TO_OUT_MUX/V_BUF  (
            .Z (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntT ),
            .I (\IOL_151_349/ntTS_TO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:321

    V_MUX2 \IOL_151_350/MIPI_OUT/V_MUX2  (
            .Z (\IOL_151_350/MIPI_OUT/_N3 ),
            .I0 (\IOL_151_350/MIPI_OUT/_N1 ),
            .I1 (\IOL_151_350/ntTX_DO ),
            .SEL (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:133

    V_OSERDES /* dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/ODDR/V_OSERDES */ #(
            .OSERDES_MODE("ODDR"), 
            .WL_EXTEND("FALSE"), 
            .TSDDR_INIT(1'b0), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \IOL_151_350/ODDR/V_OSERDES  (
            .DI ({_N176, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, \dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [0] , \dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [0] }),
            .TI ({1'b0, 1'b0, 1'b0, _N176}),
            .DO (\IOL_151_350/ntTX_DO ),
            .TO (\IOL_151_350/ntTS_TO ),
            .OCLK (video_clk5x_out),
            .RCLK (video_clk5x_out),
            .RST (_N176),
            .SERCLK (\IOL_151_350/ODDR/_N2 ));
	// ../source/dvi_tx/serdes_4b_10to1.v:133

    V_BUF \IOL_151_350/OUTPUT_DATA_MUX/V_BUF  (
            .Z (\IOL_151_350/MIPI_OUT/_N1 ),
            .I (\IOL_151_350/ntTX_DO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:133

    V_BUF \IOL_151_350/OUT_DELSEL_MUX/V_BUF  (
            .Z (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/ntO ),
            .I (\IOL_151_350/MIPI_OUT/_N3 ));
	// ../source/dvi_tx/serdes_4b_10to1.v:133

    V_BUF \IOL_151_350/SERCLK_MUX/V_BUF  (
            .Z (\IOL_151_350/ODDR/_N2 ),
            .I (1'b0));
	// ../source/dvi_tx/serdes_4b_10to1.v:133

    V_BUF \IOL_151_350/TO_OUT_MUX/V_BUF  (
            .Z (\dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/ntT ),
            .I (\IOL_151_350/ntTS_TO ));
	// ../source/dvi_tx/serdes_4b_10to1.v:133

    V_PLL_E1 /* video_pll_m0/u_pll_e1/goppll/V_PLL_E1 */ #(
            .CLKIN_FREQ(50), 
            .PFDEN_EN("FALSE"), 
            .VCOCLK_DIV2(1'b0), 
            .DYNAMIC_RATIOI_EN("FALSE"), 
            .DYNAMIC_RATIO0_EN("FALSE"), 
            .DYNAMIC_RATIO1_EN("FALSE"), 
            .DYNAMIC_RATIO2_EN("FALSE"), 
            .DYNAMIC_RATIO3_EN("FALSE"), 
            .DYNAMIC_RATIO4_EN("FALSE"), 
            .DYNAMIC_RATIOF_EN("FALSE"), 
            .STATIC_RATIOI(7), 
            .STATIC_RATIO0(3), 
            .STATIC_RATIO1(15), 
            .STATIC_RATIO2(27), 
            .STATIC_RATIO3(72), 
            .STATIC_RATIO4(16), 
            .STATIC_RATIOF(156), 
            .DYNAMIC_DUTY0_EN("FALSE"), 
            .DYNAMIC_DUTY1_EN("FALSE"), 
            .DYNAMIC_DUTY2_EN("FALSE"), 
            .DYNAMIC_DUTY3_EN("FALSE"), 
            .DYNAMIC_DUTY4_EN("FALSE"), 
            .DYNAMIC_DUTYF_EN("FALSE"), 
            .STATIC_DUTY0(3), 
            .STATIC_DUTY1(15), 
            .STATIC_DUTY2(27), 
            .STATIC_DUTY3(72), 
            .STATIC_DUTY4(16), 
            .STATIC_DUTYF(156), 
            .PHASE_ADJUST0_EN("TRUE"), 
            .PHASE_ADJUST1_EN("TRUE"), 
            .PHASE_ADJUST2_EN("TRUE"), 
            .PHASE_ADJUST3_EN("TRUE"), 
            .PHASE_ADJUST4_EN("TRUE"), 
            .DYNAMIC_PHASE0_EN("FALSE"), 
            .DYNAMIC_PHASE1_EN("FALSE"), 
            .DYNAMIC_PHASE2_EN("FALSE"), 
            .DYNAMIC_PHASE3_EN("FALSE"), 
            .DYNAMIC_PHASE4_EN("FALSE"), 
            .DYNAMIC_PHASEF_EN("FALSE"), 
            .STATIC_PHASE0(0), 
            .STATIC_PHASE1(0), 
            .STATIC_PHASE2(0), 
            .STATIC_PHASE3(0), 
            .STATIC_PHASE4(0), 
            .STATIC_PHASEF(0), 
            .STATIC_CPHASE0(2), 
            .STATIC_CPHASE1(2), 
            .STATIC_CPHASE2(2), 
            .STATIC_CPHASE3(2), 
            .STATIC_CPHASE4(2), 
            .STATIC_CPHASEF(2), 
            .CLK_CAS0_EN("FALSE"), 
            .CLK_CAS1_EN("FALSE"), 
            .CLK_CAS2_EN("FALSE"), 
            .CLK_CAS3_EN("FALSE"), 
            .CLK_CAS4_EN("FALSE"), 
            .CLKOUT5_SEL(0), 
            .CLKIN_BYPASS_EN("FALSE"), 
            .CLKOUT0_SYN_EN("FALSE"), 
            .CLKOUT0_EXT_SYN_EN("FALSE"), 
            .CLKOUT1_SYN_EN("FALSE"), 
            .CLKOUT2_SYN_EN("FALSE"), 
            .CLKOUT3_SYN_EN("FALSE"), 
            .CLKOUT4_SYN_EN("FALSE"), 
            .CLKOUT5_SYN_EN("FALSE"), 
            .INTERNAL_FB("ENABLE"), 
            .EXTERNAL_FB("DISABLE"), 
            .BANDWIDTH("OPTIMIZED"), 
            .RSTODIV_PHASE_EN("FALSE"), 
            .SIM_DEVICE("PGL22G"))
        \PLL_82_51/V_PLL_E1  (
            .CPHASE0 ({_N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193}),
            .CPHASE1 ({_N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193}),
            .CPHASE2 ({_N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193}),
            .CPHASE3 ({_N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193}),
            .CPHASE4 ({_N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193}),
            .CPHASEF ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY0 ({_N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193}),
            .DUTY1 ({_N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193}),
            .DUTY2 ({_N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193}),
            .DUTY3 ({_N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193}),
            .DUTY4 ({_N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193}),
            .DUTYF ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .PHASE0 ({_N193, _N193, _N193}),
            .PHASE1 ({_N193, _N193, _N193}),
            .PHASE2 ({_N193, _N193, _N193}),
            .PHASE3 ({_N193, _N193, _N193}),
            .PHASE4 ({_N193, _N193, _N193}),
            .PHASEF ({1'b0, 1'b0, 1'b0}),
            .RATIO0 ({_N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193}),
            .RATIO1 ({_N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193}),
            .RATIO2 ({_N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193}),
            .RATIO3 ({_N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193}),
            .RATIO4 ({_N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193}),
            .RATIOF ({_N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193}),
            .RATIOI ({_N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193, _N193}),
            .CLKOUT0 (video_clk5x_out_w),
            .CLKOUT0_EXT (),
            .CLKOUT1 (video_clk_out_w),
            .CLKOUT2 (),
            .CLKOUT3 (),
            .CLKOUT4 (),
            .CLKOUT5 (),
            .CLKSWITCH_FLAG (),
            .LOCK (),
            .CLKFB (1'b0),
            .CLKIN1 (sys_clk_g),
            .CLKIN2 (_N193),
            .CLKIN_SEL (_N193),
            .CLKIN_SEL_EN (_N193),
            .CLKOUT0_EXT_SYN (_N193),
            .CLKOUT0_SYN (_N193),
            .CLKOUT1_SYN (_N193),
            .CLKOUT2_SYN (_N193),
            .CLKOUT3_SYN (_N193),
            .CLKOUT4_SYN (_N193),
            .CLKOUT5_SYN (_N193),
            .PFDEN (_N193),
            .PLL_PWD (1'b0),
            .RST (_N193),
            .RSTODIV_PHASE (_N193));
	// ../ipcore/video_pll/video_pll.v:243

    V_PLL_E1 /* u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/V_PLL_E1 */ #(
            .CLKIN_FREQ(50), 
            .PFDEN_EN("FALSE"), 
            .VCOCLK_DIV2(1'b0), 
            .DYNAMIC_RATIOI_EN("FALSE"), 
            .DYNAMIC_RATIO0_EN("FALSE"), 
            .DYNAMIC_RATIO1_EN("FALSE"), 
            .DYNAMIC_RATIO2_EN("FALSE"), 
            .DYNAMIC_RATIO3_EN("FALSE"), 
            .DYNAMIC_RATIO4_EN("FALSE"), 
            .DYNAMIC_RATIOF_EN("FALSE"), 
            .STATIC_RATIOI(2), 
            .STATIC_RATIO0(2), 
            .STATIC_RATIO1(16), 
            .STATIC_RATIO2(8), 
            .STATIC_RATIO3(8), 
            .STATIC_RATIO4(8), 
            .STATIC_RATIOF(32), 
            .DYNAMIC_DUTY0_EN("FALSE"), 
            .DYNAMIC_DUTY1_EN("FALSE"), 
            .DYNAMIC_DUTY2_EN("FALSE"), 
            .DYNAMIC_DUTY3_EN("FALSE"), 
            .DYNAMIC_DUTY4_EN("FALSE"), 
            .DYNAMIC_DUTYF_EN("FALSE"), 
            .STATIC_DUTY0(2), 
            .STATIC_DUTY1(16), 
            .STATIC_DUTY2(8), 
            .STATIC_DUTY3(8), 
            .STATIC_DUTY4(8), 
            .STATIC_DUTYF(32), 
            .PHASE_ADJUST0_EN("TRUE"), 
            .PHASE_ADJUST1_EN("TRUE"), 
            .PHASE_ADJUST2_EN("TRUE"), 
            .PHASE_ADJUST3_EN("TRUE"), 
            .PHASE_ADJUST4_EN("TRUE"), 
            .DYNAMIC_PHASE0_EN("FALSE"), 
            .DYNAMIC_PHASE1_EN("FALSE"), 
            .DYNAMIC_PHASE2_EN("FALSE"), 
            .DYNAMIC_PHASE3_EN("FALSE"), 
            .DYNAMIC_PHASE4_EN("FALSE"), 
            .DYNAMIC_PHASEF_EN("FALSE"), 
            .STATIC_PHASE0(0), 
            .STATIC_PHASE1(0), 
            .STATIC_PHASE2(0), 
            .STATIC_PHASE3(0), 
            .STATIC_PHASE4(0), 
            .STATIC_PHASEF(0), 
            .STATIC_CPHASE0(2), 
            .STATIC_CPHASE1(2), 
            .STATIC_CPHASE2(2), 
            .STATIC_CPHASE3(2), 
            .STATIC_CPHASE4(2), 
            .STATIC_CPHASEF(2), 
            .CLK_CAS0_EN("FALSE"), 
            .CLK_CAS1_EN("FALSE"), 
            .CLK_CAS2_EN("FALSE"), 
            .CLK_CAS3_EN("FALSE"), 
            .CLK_CAS4_EN("FALSE"), 
            .CLKOUT5_SEL(0), 
            .CLKIN_BYPASS_EN("FALSE"), 
            .CLKOUT0_SYN_EN("TRUE"), 
            .CLKOUT0_EXT_SYN_EN("FALSE"), 
            .CLKOUT1_SYN_EN("FALSE"), 
            .CLKOUT2_SYN_EN("FALSE"), 
            .CLKOUT3_SYN_EN("FALSE"), 
            .CLKOUT4_SYN_EN("FALSE"), 
            .CLKOUT5_SYN_EN("FALSE"), 
            .INTERNAL_FB("ENABLE"), 
            .EXTERNAL_FB("DISABLE"), 
            .BANDWIDTH("OPTIMIZED"), 
            .RSTODIV_PHASE_EN("FALSE"), 
            .SIM_DEVICE("PGL22G"))
        \PLL_82_71/V_PLL_E1  (
            .CPHASE0 ({_N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182}),
            .CPHASE1 ({_N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182}),
            .CPHASE2 ({_N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182}),
            .CPHASE3 ({_N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182}),
            .CPHASE4 ({_N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182}),
            .CPHASEF ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY0 ({_N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182}),
            .DUTY1 ({_N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182}),
            .DUTY2 ({_N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182}),
            .DUTY3 ({_N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182}),
            .DUTY4 ({_N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182}),
            .DUTYF ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .PHASE0 ({_N182, _N182, _N182}),
            .PHASE1 ({_N182, _N182, _N182}),
            .PHASE2 ({_N182, _N182, _N182}),
            .PHASE3 ({_N182, _N182, _N182}),
            .PHASE4 ({_N182, _N182, _N182}),
            .PHASEF ({1'b0, 1'b0, 1'b0}),
            .RATIO0 ({_N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182}),
            .RATIO1 ({_N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182}),
            .RATIO2 ({_N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182}),
            .RATIO3 ({_N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182}),
            .RATIO4 ({_N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182}),
            .RATIOF ({_N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182}),
            .RATIOI ({_N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182, _N182}),
            .CLKOUT0 (clkout0_wl_0),
            .CLKOUT0_EXT (),
            .CLKOUT1 (\u_ipsl_hmic_h_top/pll_pclk ),
            .CLKOUT2 (),
            .CLKOUT3 (ui_clk),
            .CLKOUT4 (),
            .CLKOUT5 (),
            .CLKSWITCH_FLAG (),
            .LOCK (nt_pll_lock),
            .CLKFB (1'b0),
            .CLKIN1 (sys_clk_g),
            .CLKIN2 (_N182),
            .CLKIN_SEL (_N182),
            .CLKIN_SEL_EN (_N182),
            .CLKOUT0_EXT_SYN (_N182),
            .CLKOUT0_SYN (\u_ipsl_hmic_h_top/pll_phy_clk_gate ),
            .CLKOUT1_SYN (_N182),
            .CLKOUT2_SYN (_N182),
            .CLKOUT3_SYN (_N182),
            .CLKOUT4_SYN (_N182),
            .CLKOUT5_SYN (_N182),
            .PFDEN (_N182),
            .PLL_PWD (1'b0),
            .RST (N9),
            .RSTODIV_PHASE (_N182));
	// ../source/pll/pll_50_400_v1_1.v:247

    V_BUF \RCKB_7_60/V_CLKBUFR  (
            .Z (_N192),
            .I (\HMEMC_16_1/ntSRB_IOL4_TS_CTRL [0] ));

    V_BUF \RCKB_7_62/V_CLKBUFR  (
            .Z (_N214),
            .I (s00_axi_wdata[62]));

    V_USCM /* clkbufg_1/gopclkbufg/V_USCM */ #(
            .USCM_MODE("BUF_A"), 
            .SIM_DEVICE("LOGOS"))
        \USCM_74_104/V_USCM  (
            .CLKOUT (ntclkbufg_1),
            .CLK0 (ui_clk),
            .CLK1 (1'b0),
            .SEL (1'b0));
	// ../source/pll/pll_50_400_v1_1.v:247

    V_USCM /* clkbufg_0/gopclkbufg/V_USCM */ #(
            .USCM_MODE("BUF_A"), 
            .SIM_DEVICE("LOGOS"))
        \USCM_74_105/V_USCM  (
            .CLKOUT (ntclkbufg_0),
            .CLK0 (\u_ipsl_hmic_h_top/pll_pclk ),
            .CLK1 (1'b0),
            .SEL (1'b0));
	// ../source/pll/pll_50_400_v1_1.v:247

    V_USCM /* sys_clkbufg/gopclkbufg/V_USCM */ #(
            .USCM_MODE("BUF_A"), 
            .SIM_DEVICE("LOGOS"))
        \USCM_74_106/V_USCM  (
            .CLKOUT (sys_clk_g),
            .CLK0 (_N14),
            .CLK1 (1'b0),
            .SEL (1'b0));
	// ../source/sources_1/top.v:209

    V_USCM /* video_clk5x_outbufg/gopclkbufg/V_USCM */ #(
            .USCM_MODE("BUF_A"), 
            .SIM_DEVICE("LOGOS"))
        \USCM_74_107/V_USCM  (
            .CLKOUT (video_clk5x_out),
            .CLK0 (video_clk5x_out_w),
            .CLK1 (1'b0),
            .SEL (1'b0));
	// ../source/sources_1/top.v:229

    V_USCM /* video_clk_outbufg/gopclkbufg/V_USCM */ #(
            .USCM_MODE("BUF_A"), 
            .SIM_DEVICE("LOGOS"))
        \USCM_74_108/V_USCM  (
            .CLKOUT (video_clk_out),
            .CLK0 (video_clk_out_w),
            .CLK1 (1'b0),
            .SEL (1'b0));
	// ../source/sources_1/top.v:224

    V_USCM /* video_clkbufg/gopclkbufg/V_USCM */ #(
            .USCM_MODE("BUF_A"), 
            .SIM_DEVICE("LOGOS"))
        \USCM_74_109/V_USCM  (
            .CLKOUT (video_clk),
            .CLK0 (_N15),
            .CLK1 (1'b0),
            .SEL (1'b0));
	// ../source/sources_1/top.v:219


endmodule

