/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [26:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [14:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire [21:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [4:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_4z & celloutsig_1_0z[6]);
  assign celloutsig_1_19z = ~(celloutsig_1_6z & celloutsig_1_9z);
  assign celloutsig_0_4z = ~celloutsig_0_3z;
  assign celloutsig_0_11z = ~celloutsig_0_9z;
  assign celloutsig_0_20z = ~((celloutsig_0_17z[2] | celloutsig_0_8z) & celloutsig_0_16z);
  assign celloutsig_0_29z = ~((celloutsig_0_14z[1] | celloutsig_0_14z[2]) & celloutsig_0_5z[6]);
  assign celloutsig_0_13z = ~((celloutsig_0_6z | celloutsig_0_0z) & (celloutsig_0_6z | celloutsig_0_3z));
  assign celloutsig_0_33z = celloutsig_0_28z[3] | ~(celloutsig_0_29z);
  assign celloutsig_0_38z = celloutsig_0_36z | ~(celloutsig_0_10z[21]);
  assign celloutsig_0_25z = celloutsig_0_7z[2] | ~(celloutsig_0_11z);
  assign celloutsig_0_0z = in_data[48:43] == in_data[5:0];
  assign celloutsig_1_3z = in_data[121:112] == { celloutsig_1_0z[1:0], celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_2z[9:5] == celloutsig_0_1z[5:1];
  assign celloutsig_0_9z = { in_data[54:41], celloutsig_0_6z, celloutsig_0_8z } == { celloutsig_0_2z[6:1], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_19z = { celloutsig_0_10z[12:4], celloutsig_0_17z, celloutsig_0_15z } == { celloutsig_0_14z[8:6], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_0_26z = { in_data[31:11], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_16z } == { celloutsig_0_21z[6:1], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_22z };
  assign celloutsig_0_36z = celloutsig_0_10z[8:1] >= { celloutsig_0_2z[3], celloutsig_0_21z };
  assign celloutsig_1_4z = celloutsig_1_1z[4:2] >= celloutsig_1_1z[4:2];
  assign celloutsig_0_15z = { celloutsig_0_14z[9:6], celloutsig_0_6z } >= { celloutsig_0_10z[17:15], celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_1_18z = celloutsig_1_8z[1] & ~(celloutsig_1_6z);
  assign celloutsig_0_8z = celloutsig_0_1z[4] & ~(celloutsig_0_1z[2]);
  assign celloutsig_1_0z = in_data[143:136] % { 1'h1, in_data[118:112] };
  assign celloutsig_0_28z = { celloutsig_0_7z[2], celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_9z } % { 1'h1, in_data[55:53] };
  assign celloutsig_0_7z = celloutsig_0_2z[5:3] * { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_14z = { in_data[12:1], celloutsig_0_12z } * { celloutsig_0_10z[24:13], celloutsig_0_11z };
  assign celloutsig_0_40z = { celloutsig_0_5z[2], celloutsig_0_33z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_38z } | celloutsig_0_10z[8:1];
  assign celloutsig_1_8z = celloutsig_1_1z | { celloutsig_1_0z[5:3], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_17z = celloutsig_0_14z[7:5] | in_data[41:39];
  assign celloutsig_0_39z = celloutsig_0_33z & celloutsig_0_17z[0];
  assign celloutsig_0_3z = ^ { in_data[57:33], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_9z = ^ { celloutsig_1_8z[4], celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_12z = ^ { celloutsig_0_2z[13:5], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_16z = ^ { celloutsig_0_14z[9:5], celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_1z = { in_data[13:11], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >> { in_data[51:50], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_14z[5:2], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_16z } >> { in_data[36:34], celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_22z = { celloutsig_0_14z[7:6], celloutsig_0_8z, celloutsig_0_19z } >> { celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_5z = { in_data[85:79], celloutsig_0_2z } - { in_data[79:62], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_2z = { in_data[18:11], celloutsig_0_1z, celloutsig_0_0z } - { in_data[38:37], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_1z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_1z = in_data[150:146];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_10z = 27'h0000000;
    else if (!clkin_data[0]) celloutsig_0_10z = { celloutsig_0_5z[20:2], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_5z = ~((celloutsig_1_3z & celloutsig_1_4z) | (celloutsig_1_3z & celloutsig_1_1z[1]));
  assign { out_data[128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
