LU tlm bus is my design with tlm simulation
midterm syn is my synthesized version

How to run:
go to file named stratus
use command make sim V VDA to synthesize
