+define+INCA

//
// UVM Library
//
+incdir+$DVT_PREDEFINED_PROJECTS/libs/uvm-1.1b/src
$DVT_PREDEFINED_PROJECTS/libs/uvm-1.1b/src/uvm_pkg.sv

//
// Project Compilation
//

+define+LITLE_ENDIAN
+define+UART_ABV_ON

+incdir+soc_verification_lib5/sv_cb_ex_lib5/interface_uvc_lib5/ahb5/sv
+incdir+soc_verification_lib5/sv_cb_ex_lib5/interface_uvc_lib5/apb5/sv
+incdir+soc_verification_lib5/sv_cb_ex_lib5/interface_uvc_lib5/uart5/sv
+incdir+soc_verification_lib5/sv_cb_ex_lib5/interface_uvc_lib5/spi5/sv
+incdir+soc_verification_lib5/sv_cb_ex_lib5/interface_uvc_lib5/gpio5/sv
+incdir+soc_verification_lib5/sv_cb_ex_lib5/uart_ctrl5/sv
+incdir+soc_verification_lib5/sv_cb_ex_lib5/uart_ctrl5/sv/sequence_lib5
+incdir+soc_verification_lib5/sv_cb_ex_lib5/apb_subsystem5/sv
+incdir+soc_verification_lib5/sv_cb_ex_lib5/apb_subsystem5/sv/sequence_lib5
+incdir+soc_verification_lib5/sv_cb_ex_lib5/apb_subsystem5/tb/sv
+incdir+soc_verification_lib5/sv_cb_ex_lib5/apb_subsystem5/tb/tests
+incdir+designs5/socv5/rtl5/rtl_lpw5/smc5/rtl5

designs5/socv5/rtl5/rtl_lpw5/opencores5/uart165505/rtl5/uart_defines5.v
designs5/socv5/rtl5/rtl_lpw5/opencores5/spi5/rtl5/spi_defines5.v
soc_verification_lib5/sv_cb_ex_lib5/apb_subsystem5/sv/gpio_defines5.svh
soc_verification_lib5/sv_cb_ex_lib5/apb_subsystem5/sv/spi_defines5.svh
soc_verification_lib5/sv_cb_ex_lib5/uart_ctrl5/sv/uart_ctrl_defines5.svh
soc_verification_lib5/sv_cb_ex_lib5/apb_subsystem5/sv/apb_subsystem_defines5.svh
soc_verification_lib5/sv_cb_ex_lib5/interface_uvc_lib5/ahb5/sv/ahb_pkg5.sv
soc_verification_lib5/sv_cb_ex_lib5/interface_uvc_lib5/apb5/sv/apb_pkg5.sv
soc_verification_lib5/sv_cb_ex_lib5/interface_uvc_lib5/uart5/sv/uart_pkg5.sv
soc_verification_lib5/sv_cb_ex_lib5/interface_uvc_lib5/gpio5/sv/gpio_pkg5.sv
soc_verification_lib5/sv_cb_ex_lib5/interface_uvc_lib5/spi5/sv/spi_pkg5.sv
soc_verification_lib5/sv_cb_ex_lib5/uart_ctrl5/sv/uart_ctrl_pkg5.sv
soc_verification_lib5/sv_cb_ex_lib5/apb_subsystem5/sv/apb_subsystem_pkg5.sv

soc_verification_lib5/sv_cb_ex_lib5/apb_subsystem5/tb/sv/apb_subsystem_top5.sv

+dvt_env+UVM_REF_HOME=$DVT_PROJECT_LOC