
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//shuf_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017c8 <.init>:
  4017c8:	stp	x29, x30, [sp, #-16]!
  4017cc:	mov	x29, sp
  4017d0:	bl	401cb0 <ferror@plt+0x60>
  4017d4:	ldp	x29, x30, [sp], #16
  4017d8:	ret

Disassembly of section .plt:

00000000004017e0 <mbrtowc@plt-0x20>:
  4017e0:	stp	x16, x30, [sp, #-16]!
  4017e4:	adrp	x16, 419000 <ferror@plt+0x173b0>
  4017e8:	ldr	x17, [x16, #4088]
  4017ec:	add	x16, x16, #0xff8
  4017f0:	br	x17
  4017f4:	nop
  4017f8:	nop
  4017fc:	nop

0000000000401800 <mbrtowc@plt>:
  401800:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401804:	ldr	x17, [x16]
  401808:	add	x16, x16, #0x0
  40180c:	br	x17

0000000000401810 <memcpy@plt>:
  401810:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401814:	ldr	x17, [x16, #8]
  401818:	add	x16, x16, #0x8
  40181c:	br	x17

0000000000401820 <_exit@plt>:
  401820:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401824:	ldr	x17, [x16, #16]
  401828:	add	x16, x16, #0x10
  40182c:	br	x17

0000000000401830 <fwrite_unlocked@plt>:
  401830:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401834:	ldr	x17, [x16, #24]
  401838:	add	x16, x16, #0x18
  40183c:	br	x17

0000000000401840 <strtoul@plt>:
  401840:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401844:	ldr	x17, [x16, #32]
  401848:	add	x16, x16, #0x20
  40184c:	br	x17

0000000000401850 <strlen@plt>:
  401850:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401854:	ldr	x17, [x16, #40]
  401858:	add	x16, x16, #0x28
  40185c:	br	x17

0000000000401860 <exit@plt>:
  401860:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401864:	ldr	x17, [x16, #48]
  401868:	add	x16, x16, #0x30
  40186c:	br	x17

0000000000401870 <error@plt>:
  401870:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401874:	ldr	x17, [x16, #56]
  401878:	add	x16, x16, #0x38
  40187c:	br	x17

0000000000401880 <getuid@plt>:
  401880:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401884:	ldr	x17, [x16, #64]
  401888:	add	x16, x16, #0x40
  40188c:	br	x17

0000000000401890 <__cxa_atexit@plt>:
  401890:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401894:	ldr	x17, [x16, #72]
  401898:	add	x16, x16, #0x48
  40189c:	br	x17

00000000004018a0 <setvbuf@plt>:
  4018a0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  4018a4:	ldr	x17, [x16, #80]
  4018a8:	add	x16, x16, #0x50
  4018ac:	br	x17

00000000004018b0 <lseek@plt>:
  4018b0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  4018b4:	ldr	x17, [x16, #88]
  4018b8:	add	x16, x16, #0x58
  4018bc:	br	x17

00000000004018c0 <__fpending@plt>:
  4018c0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  4018c4:	ldr	x17, [x16, #96]
  4018c8:	add	x16, x16, #0x60
  4018cc:	br	x17

00000000004018d0 <stpcpy@plt>:
  4018d0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  4018d4:	ldr	x17, [x16, #104]
  4018d8:	add	x16, x16, #0x68
  4018dc:	br	x17

00000000004018e0 <fileno@plt>:
  4018e0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  4018e4:	ldr	x17, [x16, #112]
  4018e8:	add	x16, x16, #0x70
  4018ec:	br	x17

00000000004018f0 <fclose@plt>:
  4018f0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  4018f4:	ldr	x17, [x16, #120]
  4018f8:	add	x16, x16, #0x78
  4018fc:	br	x17

0000000000401900 <getpid@plt>:
  401900:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401904:	ldr	x17, [x16, #128]
  401908:	add	x16, x16, #0x80
  40190c:	br	x17

0000000000401910 <nl_langinfo@plt>:
  401910:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401914:	ldr	x17, [x16, #136]
  401918:	add	x16, x16, #0x88
  40191c:	br	x17

0000000000401920 <fopen@plt>:
  401920:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401924:	ldr	x17, [x16, #144]
  401928:	add	x16, x16, #0x90
  40192c:	br	x17

0000000000401930 <malloc@plt>:
  401930:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401934:	ldr	x17, [x16, #152]
  401938:	add	x16, x16, #0x98
  40193c:	br	x17

0000000000401940 <open@plt>:
  401940:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401944:	ldr	x17, [x16, #160]
  401948:	add	x16, x16, #0xa0
  40194c:	br	x17

0000000000401950 <getppid@plt>:
  401950:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401954:	ldr	x17, [x16, #168]
  401958:	add	x16, x16, #0xa8
  40195c:	br	x17

0000000000401960 <strncmp@plt>:
  401960:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401964:	ldr	x17, [x16, #176]
  401968:	add	x16, x16, #0xb0
  40196c:	br	x17

0000000000401970 <bindtextdomain@plt>:
  401970:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401974:	ldr	x17, [x16, #184]
  401978:	add	x16, x16, #0xb8
  40197c:	br	x17

0000000000401980 <__libc_start_main@plt>:
  401980:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401984:	ldr	x17, [x16, #192]
  401988:	add	x16, x16, #0xc0
  40198c:	br	x17

0000000000401990 <__printf_chk@plt>:
  401990:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401994:	ldr	x17, [x16, #200]
  401998:	add	x16, x16, #0xc8
  40199c:	br	x17

00000000004019a0 <memset@plt>:
  4019a0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  4019a4:	ldr	x17, [x16, #208]
  4019a8:	add	x16, x16, #0xd0
  4019ac:	br	x17

00000000004019b0 <fdopen@plt>:
  4019b0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  4019b4:	ldr	x17, [x16, #216]
  4019b8:	add	x16, x16, #0xd8
  4019bc:	br	x17

00000000004019c0 <gettimeofday@plt>:
  4019c0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  4019c4:	ldr	x17, [x16, #224]
  4019c8:	add	x16, x16, #0xe0
  4019cc:	br	x17

00000000004019d0 <__strtoul_internal@plt>:
  4019d0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  4019d4:	ldr	x17, [x16, #232]
  4019d8:	add	x16, x16, #0xe8
  4019dc:	br	x17

00000000004019e0 <calloc@plt>:
  4019e0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  4019e4:	ldr	x17, [x16, #240]
  4019e8:	add	x16, x16, #0xf0
  4019ec:	br	x17

00000000004019f0 <bcmp@plt>:
  4019f0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  4019f4:	ldr	x17, [x16, #248]
  4019f8:	add	x16, x16, #0xf8
  4019fc:	br	x17

0000000000401a00 <realloc@plt>:
  401a00:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401a04:	ldr	x17, [x16, #256]
  401a08:	add	x16, x16, #0x100
  401a0c:	br	x17

0000000000401a10 <close@plt>:
  401a10:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401a14:	ldr	x17, [x16, #264]
  401a18:	add	x16, x16, #0x108
  401a1c:	br	x17

0000000000401a20 <strrchr@plt>:
  401a20:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401a24:	ldr	x17, [x16, #272]
  401a28:	add	x16, x16, #0x110
  401a2c:	br	x17

0000000000401a30 <__gmon_start__@plt>:
  401a30:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401a34:	ldr	x17, [x16, #280]
  401a38:	add	x16, x16, #0x118
  401a3c:	br	x17

0000000000401a40 <abort@plt>:
  401a40:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401a44:	ldr	x17, [x16, #288]
  401a48:	add	x16, x16, #0x120
  401a4c:	br	x17

0000000000401a50 <posix_fadvise@plt>:
  401a50:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401a54:	ldr	x17, [x16, #296]
  401a58:	add	x16, x16, #0x128
  401a5c:	br	x17

0000000000401a60 <mbsinit@plt>:
  401a60:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401a64:	ldr	x17, [x16, #304]
  401a68:	add	x16, x16, #0x130
  401a6c:	br	x17

0000000000401a70 <fread_unlocked@plt>:
  401a70:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401a74:	ldr	x17, [x16, #312]
  401a78:	add	x16, x16, #0x138
  401a7c:	br	x17

0000000000401a80 <textdomain@plt>:
  401a80:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401a84:	ldr	x17, [x16, #320]
  401a88:	add	x16, x16, #0x140
  401a8c:	br	x17

0000000000401a90 <getopt_long@plt>:
  401a90:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401a94:	ldr	x17, [x16, #328]
  401a98:	add	x16, x16, #0x148
  401a9c:	br	x17

0000000000401aa0 <__fprintf_chk@plt>:
  401aa0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401aa4:	ldr	x17, [x16, #336]
  401aa8:	add	x16, x16, #0x150
  401aac:	br	x17

0000000000401ab0 <strcmp@plt>:
  401ab0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401ab4:	ldr	x17, [x16, #344]
  401ab8:	add	x16, x16, #0x158
  401abc:	br	x17

0000000000401ac0 <__ctype_b_loc@plt>:
  401ac0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401ac4:	ldr	x17, [x16, #352]
  401ac8:	add	x16, x16, #0x160
  401acc:	br	x17

0000000000401ad0 <fseeko@plt>:
  401ad0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401ad4:	ldr	x17, [x16, #360]
  401ad8:	add	x16, x16, #0x168
  401adc:	br	x17

0000000000401ae0 <fread@plt>:
  401ae0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401ae4:	ldr	x17, [x16, #368]
  401ae8:	add	x16, x16, #0x170
  401aec:	br	x17

0000000000401af0 <free@plt>:
  401af0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401af4:	ldr	x17, [x16, #376]
  401af8:	add	x16, x16, #0x178
  401afc:	br	x17

0000000000401b00 <__ctype_get_mb_cur_max@plt>:
  401b00:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401b04:	ldr	x17, [x16, #384]
  401b08:	add	x16, x16, #0x180
  401b0c:	br	x17

0000000000401b10 <getgid@plt>:
  401b10:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401b14:	ldr	x17, [x16, #392]
  401b18:	add	x16, x16, #0x188
  401b1c:	br	x17

0000000000401b20 <freopen@plt>:
  401b20:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401b24:	ldr	x17, [x16, #400]
  401b28:	add	x16, x16, #0x190
  401b2c:	br	x17

0000000000401b30 <strchr@plt>:
  401b30:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401b34:	ldr	x17, [x16, #408]
  401b38:	add	x16, x16, #0x198
  401b3c:	br	x17

0000000000401b40 <fwrite@plt>:
  401b40:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401b44:	ldr	x17, [x16, #416]
  401b48:	add	x16, x16, #0x1a0
  401b4c:	br	x17

0000000000401b50 <fcntl@plt>:
  401b50:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401b54:	ldr	x17, [x16, #424]
  401b58:	add	x16, x16, #0x1a8
  401b5c:	br	x17

0000000000401b60 <ftello@plt>:
  401b60:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401b64:	ldr	x17, [x16, #432]
  401b68:	add	x16, x16, #0x1b0
  401b6c:	br	x17

0000000000401b70 <fflush@plt>:
  401b70:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401b74:	ldr	x17, [x16, #440]
  401b78:	add	x16, x16, #0x1b8
  401b7c:	br	x17

0000000000401b80 <__explicit_bzero_chk@plt>:
  401b80:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401b84:	ldr	x17, [x16, #448]
  401b88:	add	x16, x16, #0x1c0
  401b8c:	br	x17

0000000000401b90 <read@plt>:
  401b90:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401b94:	ldr	x17, [x16, #456]
  401b98:	add	x16, x16, #0x1c8
  401b9c:	br	x17

0000000000401ba0 <memchr@plt>:
  401ba0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401ba4:	ldr	x17, [x16, #464]
  401ba8:	add	x16, x16, #0x1d0
  401bac:	br	x17

0000000000401bb0 <__fxstat@plt>:
  401bb0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401bb4:	ldr	x17, [x16, #472]
  401bb8:	add	x16, x16, #0x1d8
  401bbc:	br	x17

0000000000401bc0 <dcgettext@plt>:
  401bc0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401bc4:	ldr	x17, [x16, #480]
  401bc8:	add	x16, x16, #0x1e0
  401bcc:	br	x17

0000000000401bd0 <fputs_unlocked@plt>:
  401bd0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401bd4:	ldr	x17, [x16, #488]
  401bd8:	add	x16, x16, #0x1e8
  401bdc:	br	x17

0000000000401be0 <__freading@plt>:
  401be0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401be4:	ldr	x17, [x16, #496]
  401be8:	add	x16, x16, #0x1f0
  401bec:	br	x17

0000000000401bf0 <dup2@plt>:
  401bf0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401bf4:	ldr	x17, [x16, #504]
  401bf8:	add	x16, x16, #0x1f8
  401bfc:	br	x17

0000000000401c00 <iswprint@plt>:
  401c00:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401c04:	ldr	x17, [x16, #512]
  401c08:	add	x16, x16, #0x200
  401c0c:	br	x17

0000000000401c10 <__assert_fail@plt>:
  401c10:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401c14:	ldr	x17, [x16, #520]
  401c18:	add	x16, x16, #0x208
  401c1c:	br	x17

0000000000401c20 <__errno_location@plt>:
  401c20:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401c24:	ldr	x17, [x16, #528]
  401c28:	add	x16, x16, #0x210
  401c2c:	br	x17

0000000000401c30 <__uflow@plt>:
  401c30:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401c34:	ldr	x17, [x16, #536]
  401c38:	add	x16, x16, #0x218
  401c3c:	br	x17

0000000000401c40 <setlocale@plt>:
  401c40:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401c44:	ldr	x17, [x16, #544]
  401c48:	add	x16, x16, #0x220
  401c4c:	br	x17

0000000000401c50 <ferror@plt>:
  401c50:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401c54:	ldr	x17, [x16, #552]
  401c58:	add	x16, x16, #0x228
  401c5c:	br	x17

Disassembly of section .text:

0000000000401c60 <.text>:
  401c60:	mov	x29, #0x0                   	// #0
  401c64:	mov	x30, #0x0                   	// #0
  401c68:	mov	x5, x0
  401c6c:	ldr	x1, [sp]
  401c70:	add	x2, sp, #0x8
  401c74:	mov	x6, sp
  401c78:	movz	x0, #0x0, lsl #48
  401c7c:	movk	x0, #0x0, lsl #32
  401c80:	movk	x0, #0x40, lsl #16
  401c84:	movk	x0, #0x1ffc
  401c88:	movz	x3, #0x0, lsl #48
  401c8c:	movk	x3, #0x0, lsl #32
  401c90:	movk	x3, #0x40, lsl #16
  401c94:	movk	x3, #0x8400
  401c98:	movz	x4, #0x0, lsl #48
  401c9c:	movk	x4, #0x0, lsl #32
  401ca0:	movk	x4, #0x40, lsl #16
  401ca4:	movk	x4, #0x8480
  401ca8:	bl	401980 <__libc_start_main@plt>
  401cac:	bl	401a40 <abort@plt>
  401cb0:	adrp	x0, 419000 <ferror@plt+0x173b0>
  401cb4:	ldr	x0, [x0, #4064]
  401cb8:	cbz	x0, 401cc0 <ferror@plt+0x70>
  401cbc:	b	401a30 <__gmon_start__@plt>
  401cc0:	ret
  401cc4:	nop
  401cc8:	adrp	x0, 41a000 <ferror@plt+0x183b0>
  401ccc:	add	x0, x0, #0x2a8
  401cd0:	adrp	x1, 41a000 <ferror@plt+0x183b0>
  401cd4:	add	x1, x1, #0x2a8
  401cd8:	cmp	x1, x0
  401cdc:	b.eq	401cf4 <ferror@plt+0xa4>  // b.none
  401ce0:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401ce4:	ldr	x1, [x1, #1208]
  401ce8:	cbz	x1, 401cf4 <ferror@plt+0xa4>
  401cec:	mov	x16, x1
  401cf0:	br	x16
  401cf4:	ret
  401cf8:	adrp	x0, 41a000 <ferror@plt+0x183b0>
  401cfc:	add	x0, x0, #0x2a8
  401d00:	adrp	x1, 41a000 <ferror@plt+0x183b0>
  401d04:	add	x1, x1, #0x2a8
  401d08:	sub	x1, x1, x0
  401d0c:	lsr	x2, x1, #63
  401d10:	add	x1, x2, x1, asr #3
  401d14:	cmp	xzr, x1, asr #1
  401d18:	asr	x1, x1, #1
  401d1c:	b.eq	401d34 <ferror@plt+0xe4>  // b.none
  401d20:	adrp	x2, 408000 <ferror@plt+0x63b0>
  401d24:	ldr	x2, [x2, #1216]
  401d28:	cbz	x2, 401d34 <ferror@plt+0xe4>
  401d2c:	mov	x16, x2
  401d30:	br	x16
  401d34:	ret
  401d38:	stp	x29, x30, [sp, #-32]!
  401d3c:	mov	x29, sp
  401d40:	str	x19, [sp, #16]
  401d44:	adrp	x19, 41a000 <ferror@plt+0x183b0>
  401d48:	ldrb	w0, [x19, #736]
  401d4c:	cbnz	w0, 401d5c <ferror@plt+0x10c>
  401d50:	bl	401cc8 <ferror@plt+0x78>
  401d54:	mov	w0, #0x1                   	// #1
  401d58:	strb	w0, [x19, #736]
  401d5c:	ldr	x19, [sp, #16]
  401d60:	ldp	x29, x30, [sp], #32
  401d64:	ret
  401d68:	b	401cf8 <ferror@plt+0xa8>
  401d6c:	sub	sp, sp, #0xa0
  401d70:	stp	x20, x19, [sp, #144]
  401d74:	mov	w19, w0
  401d78:	stp	x29, x30, [sp, #112]
  401d7c:	stp	x22, x21, [sp, #128]
  401d80:	add	x29, sp, #0x70
  401d84:	cbnz	w0, 401fc0 <ferror@plt+0x370>
  401d88:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401d8c:	add	x1, x1, #0x6cf
  401d90:	mov	w2, #0x5                   	// #5
  401d94:	mov	x0, xzr
  401d98:	bl	401bc0 <dcgettext@plt>
  401d9c:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  401da0:	ldr	x2, [x8, #760]
  401da4:	mov	x1, x0
  401da8:	mov	w0, #0x1                   	// #1
  401dac:	mov	x3, x2
  401db0:	mov	x4, x2
  401db4:	bl	401990 <__printf_chk@plt>
  401db8:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401dbc:	add	x1, x1, #0x72e
  401dc0:	mov	w2, #0x5                   	// #5
  401dc4:	mov	x0, xzr
  401dc8:	bl	401bc0 <dcgettext@plt>
  401dcc:	adrp	x22, 41a000 <ferror@plt+0x183b0>
  401dd0:	ldr	x1, [x22, #712]
  401dd4:	bl	401bd0 <fputs_unlocked@plt>
  401dd8:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401ddc:	add	x1, x1, #0xab1
  401de0:	mov	w2, #0x5                   	// #5
  401de4:	mov	x0, xzr
  401de8:	bl	401bc0 <dcgettext@plt>
  401dec:	ldr	x1, [x22, #712]
  401df0:	bl	401bd0 <fputs_unlocked@plt>
  401df4:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401df8:	add	x1, x1, #0xae9
  401dfc:	mov	w2, #0x5                   	// #5
  401e00:	mov	x0, xzr
  401e04:	bl	401bc0 <dcgettext@plt>
  401e08:	ldr	x1, [x22, #712]
  401e0c:	bl	401bd0 <fputs_unlocked@plt>
  401e10:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401e14:	add	x1, x1, #0x771
  401e18:	mov	w2, #0x5                   	// #5
  401e1c:	mov	x0, xzr
  401e20:	bl	401bc0 <dcgettext@plt>
  401e24:	ldr	x1, [x22, #712]
  401e28:	bl	401bd0 <fputs_unlocked@plt>
  401e2c:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401e30:	add	x1, x1, #0x8ee
  401e34:	mov	w2, #0x5                   	// #5
  401e38:	mov	x0, xzr
  401e3c:	bl	401bc0 <dcgettext@plt>
  401e40:	ldr	x1, [x22, #712]
  401e44:	bl	401bd0 <fputs_unlocked@plt>
  401e48:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401e4c:	add	x1, x1, #0x92e
  401e50:	mov	w2, #0x5                   	// #5
  401e54:	mov	x0, xzr
  401e58:	bl	401bc0 <dcgettext@plt>
  401e5c:	ldr	x1, [x22, #712]
  401e60:	bl	401bd0 <fputs_unlocked@plt>
  401e64:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401e68:	add	x1, x1, #0x95b
  401e6c:	mov	w2, #0x5                   	// #5
  401e70:	mov	x0, xzr
  401e74:	bl	401bc0 <dcgettext@plt>
  401e78:	ldr	x1, [x22, #712]
  401e7c:	bl	401bd0 <fputs_unlocked@plt>
  401e80:	adrp	x8, 408000 <ferror@plt+0x63b0>
  401e84:	add	x8, x8, #0x638
  401e88:	ldp	q0, q1, [x8, #48]
  401e8c:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401e90:	adrp	x20, 408000 <ferror@plt+0x63b0>
  401e94:	add	x1, x1, #0xb34
  401e98:	str	q0, [sp, #48]
  401e9c:	ldp	q2, q0, [x8, #80]
  401ea0:	mov	x21, sp
  401ea4:	add	x20, x20, #0x991
  401ea8:	stp	q1, q2, [sp, #64]
  401eac:	ldr	q1, [x8]
  401eb0:	str	q0, [sp, #96]
  401eb4:	ldp	q0, q3, [x8, #16]
  401eb8:	stp	q1, q0, [sp]
  401ebc:	str	q3, [sp, #32]
  401ec0:	mov	x0, x20
  401ec4:	bl	401ab0 <strcmp@plt>
  401ec8:	cbz	w0, 401ed4 <ferror@plt+0x284>
  401ecc:	ldr	x1, [x21, #16]!
  401ed0:	cbnz	x1, 401ec0 <ferror@plt+0x270>
  401ed4:	ldr	x8, [x21, #8]
  401ed8:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401edc:	add	x1, x1, #0xb93
  401ee0:	mov	w2, #0x5                   	// #5
  401ee4:	cmp	x8, #0x0
  401ee8:	mov	x0, xzr
  401eec:	csel	x21, x20, x8, eq  // eq = none
  401ef0:	bl	401bc0 <dcgettext@plt>
  401ef4:	adrp	x2, 408000 <ferror@plt+0x63b0>
  401ef8:	adrp	x3, 408000 <ferror@plt+0x63b0>
  401efc:	mov	x1, x0
  401f00:	add	x2, x2, #0xa44
  401f04:	add	x3, x3, #0xbaa
  401f08:	mov	w0, #0x1                   	// #1
  401f0c:	bl	401990 <__printf_chk@plt>
  401f10:	mov	w0, #0x5                   	// #5
  401f14:	mov	x1, xzr
  401f18:	bl	401c40 <setlocale@plt>
  401f1c:	cbz	x0, 401f50 <ferror@plt+0x300>
  401f20:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401f24:	add	x1, x1, #0xbd2
  401f28:	mov	w2, #0x3                   	// #3
  401f2c:	bl	401960 <strncmp@plt>
  401f30:	cbz	w0, 401f50 <ferror@plt+0x300>
  401f34:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401f38:	add	x1, x1, #0xbd6
  401f3c:	mov	w2, #0x5                   	// #5
  401f40:	mov	x0, xzr
  401f44:	bl	401bc0 <dcgettext@plt>
  401f48:	ldr	x1, [x22, #712]
  401f4c:	bl	401bd0 <fputs_unlocked@plt>
  401f50:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401f54:	add	x1, x1, #0xc1d
  401f58:	mov	w2, #0x5                   	// #5
  401f5c:	mov	x0, xzr
  401f60:	bl	401bc0 <dcgettext@plt>
  401f64:	adrp	x2, 408000 <ferror@plt+0x63b0>
  401f68:	mov	x1, x0
  401f6c:	add	x2, x2, #0xbaa
  401f70:	mov	w0, #0x1                   	// #1
  401f74:	mov	x3, x20
  401f78:	bl	401990 <__printf_chk@plt>
  401f7c:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401f80:	add	x1, x1, #0xc38
  401f84:	mov	w2, #0x5                   	// #5
  401f88:	mov	x0, xzr
  401f8c:	bl	401bc0 <dcgettext@plt>
  401f90:	adrp	x8, 408000 <ferror@plt+0x63b0>
  401f94:	adrp	x9, 408000 <ferror@plt+0x63b0>
  401f98:	add	x8, x8, #0xfcb
  401f9c:	add	x9, x9, #0xb50
  401fa0:	cmp	x21, x20
  401fa4:	mov	x1, x0
  401fa8:	csel	x3, x9, x8, eq  // eq = none
  401fac:	mov	w0, #0x1                   	// #1
  401fb0:	mov	x2, x21
  401fb4:	bl	401990 <__printf_chk@plt>
  401fb8:	mov	w0, w19
  401fbc:	bl	401860 <exit@plt>
  401fc0:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  401fc4:	ldr	x20, [x8, #688]
  401fc8:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401fcc:	add	x1, x1, #0x6a8
  401fd0:	mov	w2, #0x5                   	// #5
  401fd4:	mov	x0, xzr
  401fd8:	bl	401bc0 <dcgettext@plt>
  401fdc:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  401fe0:	ldr	x3, [x8, #760]
  401fe4:	mov	x2, x0
  401fe8:	mov	w1, #0x1                   	// #1
  401fec:	mov	x0, x20
  401ff0:	bl	401aa0 <__fprintf_chk@plt>
  401ff4:	mov	w0, w19
  401ff8:	bl	401860 <exit@plt>
  401ffc:	sub	sp, sp, #0x120
  402000:	stp	x29, x30, [sp, #192]
  402004:	stp	x28, x27, [sp, #208]
  402008:	stp	x26, x25, [sp, #224]
  40200c:	stp	x24, x23, [sp, #240]
  402010:	stp	x22, x21, [sp, #256]
  402014:	stp	x20, x19, [sp, #272]
  402018:	ldr	x8, [x1]
  40201c:	mov	w26, w0
  402020:	add	x29, sp, #0xc0
  402024:	mov	x25, x1
  402028:	mov	x0, x8
  40202c:	bl	4030c4 <ferror@plt+0x1474>
  402030:	adrp	x1, 408000 <ferror@plt+0x63b0>
  402034:	add	x1, x1, #0xfcb
  402038:	mov	w0, #0x6                   	// #6
  40203c:	bl	401c40 <setlocale@plt>
  402040:	adrp	x19, 408000 <ferror@plt+0x63b0>
  402044:	add	x19, x19, #0xa48
  402048:	adrp	x1, 408000 <ferror@plt+0x63b0>
  40204c:	add	x1, x1, #0x996
  402050:	mov	x0, x19
  402054:	bl	401970 <bindtextdomain@plt>
  402058:	mov	x0, x19
  40205c:	bl	401a80 <textdomain@plt>
  402060:	adrp	x0, 402000 <ferror@plt+0x3b0>
  402064:	add	x0, x0, #0xb78
  402068:	bl	408488 <ferror@plt+0x6838>
  40206c:	mov	x23, xzr
  402070:	mov	x24, xzr
  402074:	mov	w21, wzr
  402078:	mov	w8, wzr
  40207c:	mov	x19, #0xffffffffffffffff    	// #-1
  402080:	mov	w27, #0xa                   	// #10
  402084:	mov	x9, #0xffffffffffffffff    	// #-1
  402088:	str	xzr, [sp, #8]
  40208c:	str	wzr, [sp, #52]
  402090:	str	x9, [sp, #40]
  402094:	b	4020a8 <ferror@plt+0x458>
  402098:	mov	w21, #0x1                   	// #1
  40209c:	mov	x23, x22
  4020a0:	mov	x24, x20
  4020a4:	mov	w8, w28
  4020a8:	adrp	x2, 408000 <ferror@plt+0x63b0>
  4020ac:	adrp	x3, 408000 <ferror@plt+0x63b0>
  4020b0:	mov	w0, w26
  4020b4:	mov	x1, x25
  4020b8:	add	x2, x2, #0x9a8
  4020bc:	add	x3, x3, #0x4f8
  4020c0:	mov	x4, xzr
  4020c4:	mov	w28, w8
  4020c8:	mov	x20, x24
  4020cc:	mov	x22, x23
  4020d0:	bl	401a90 <getopt_long@plt>
  4020d4:	cmp	w0, #0x64
  4020d8:	b.le	40231c <ferror@plt+0x6cc>
  4020dc:	sub	w8, w0, #0x65
  4020e0:	cmp	w8, #0x15
  4020e4:	b.hi	402214 <ferror@plt+0x5c4>  // b.pmore
  4020e8:	adrp	x11, 408000 <ferror@plt+0x63b0>
  4020ec:	add	x11, x11, #0x4c8
  4020f0:	adr	x9, 402098 <ferror@plt+0x448>
  4020f4:	ldrh	w10, [x11, x8, lsl #1]
  4020f8:	add	x9, x9, x10, lsl #2
  4020fc:	mov	w8, #0x1                   	// #1
  402100:	mov	x23, x22
  402104:	mov	x24, x20
  402108:	br	x9
  40210c:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  402110:	ldr	x23, [x8, #696]
  402114:	mov	w1, #0x2d                  	// #45
  402118:	stp	x26, x25, [sp, #16]
  40211c:	mov	w26, w21
  402120:	mov	x0, x23
  402124:	bl	401b30 <strchr@plt>
  402128:	ldr	w8, [sp, #52]
  40212c:	cmp	x0, #0x0
  402130:	cset	w21, eq  // eq = none
  402134:	tbnz	w8, #0, 402a14 <ferror@plt+0xdc4>
  402138:	adrp	x1, 408000 <ferror@plt+0x63b0>
  40213c:	mov	x24, x0
  402140:	add	x1, x1, #0x9d0
  402144:	str	w27, [sp, #36]
  402148:	cbz	x0, 402254 <ferror@plt+0x604>
  40214c:	strb	wzr, [x24]
  402150:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  402154:	ldr	x23, [x8, #696]
  402158:	adrp	x1, 408000 <ferror@plt+0x63b0>
  40215c:	mov	w2, #0x5                   	// #5
  402160:	mov	x0, xzr
  402164:	add	x1, x1, #0x9d0
  402168:	bl	401bc0 <dcgettext@plt>
  40216c:	adrp	x25, 408000 <ferror@plt+0x63b0>
  402170:	add	x25, x25, #0xfcb
  402174:	mov	x4, x0
  402178:	mov	x2, #0xffffffffffffffff    	// #-1
  40217c:	mov	x0, x23
  402180:	mov	x1, xzr
  402184:	mov	x3, x25
  402188:	mov	w5, wzr
  40218c:	bl	4064ec <ferror@plt+0x489c>
  402190:	mov	w8, #0x2d                  	// #45
  402194:	adrp	x1, 408000 <ferror@plt+0x63b0>
  402198:	strb	w8, [x24], #1
  40219c:	add	x1, x1, #0x9d0
  4021a0:	mov	x27, x0
  4021a4:	mov	x23, x24
  4021a8:	b	402260 <ferror@plt+0x610>
  4021ac:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4021b0:	ldr	x0, [x8, #696]
  4021b4:	add	x3, sp, #0x38
  4021b8:	mov	w2, #0xa                   	// #10
  4021bc:	mov	x1, xzr
  4021c0:	mov	x4, xzr
  4021c4:	bl	406508 <ferror@plt+0x48b8>
  4021c8:	cmp	w0, #0x1
  4021cc:	b.eq	40209c <ferror@plt+0x44c>  // b.none
  4021d0:	cbnz	w0, 402a20 <ferror@plt+0xdd0>
  4021d4:	ldr	x8, [sp, #56]
  4021d8:	cmp	x19, x8
  4021dc:	csel	x19, x19, x8, cc  // cc = lo, ul, last
  4021e0:	b	40209c <ferror@plt+0x44c>
  4021e4:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4021e8:	ldr	x23, [x8, #696]
  4021ec:	mov	x24, x20
  4021f0:	mov	w8, w28
  4021f4:	cbz	x22, 4020a8 <ferror@plt+0x458>
  4021f8:	mov	x0, x22
  4021fc:	mov	x1, x23
  402200:	bl	401ab0 <strcmp@plt>
  402204:	mov	x24, x20
  402208:	mov	w8, w28
  40220c:	cbz	w0, 4020a8 <ferror@plt+0x458>
  402210:	b	402a5c <ferror@plt+0xe0c>
  402214:	cmp	w0, #0x100
  402218:	b.ne	402a0c <ferror@plt+0xdbc>  // b.any
  40221c:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  402220:	ldr	x24, [x8, #696]
  402224:	mov	x23, x22
  402228:	mov	w8, w28
  40222c:	cbz	x20, 4020a8 <ferror@plt+0x458>
  402230:	mov	x0, x20
  402234:	mov	x1, x24
  402238:	bl	401ab0 <strcmp@plt>
  40223c:	mov	x23, x22
  402240:	mov	w8, w28
  402244:	cbz	w0, 4020a8 <ferror@plt+0x458>
  402248:	b	402a68 <ferror@plt+0xe18>
  40224c:	mov	w27, wzr
  402250:	b	40209c <ferror@plt+0x44c>
  402254:	ldr	x27, [sp, #40]
  402258:	adrp	x25, 408000 <ferror@plt+0x63b0>
  40225c:	add	x25, x25, #0xfcb
  402260:	mov	w2, #0x5                   	// #5
  402264:	mov	x0, xzr
  402268:	bl	401bc0 <dcgettext@plt>
  40226c:	mov	x4, x0
  402270:	mov	x2, #0xffffffffffffffff    	// #-1
  402274:	mov	x0, x23
  402278:	mov	x1, xzr
  40227c:	mov	x3, x25
  402280:	mov	w5, wzr
  402284:	bl	4064ec <ferror@plt+0x489c>
  402288:	subs	x8, x0, x27
  40228c:	cset	w9, cc  // cc = lo, ul, last
  402290:	cmn	x8, #0x1
  402294:	cset	w8, eq  // eq = none
  402298:	eor	w8, w9, w8
  40229c:	str	x27, [sp, #40]
  4022a0:	orr	w8, w8, w21
  4022a4:	ldr	w27, [sp, #36]
  4022a8:	mov	w21, w26
  4022ac:	ldp	x26, x25, [sp, #16]
  4022b0:	cmp	w8, #0x1
  4022b4:	mov	w8, #0x1                   	// #1
  4022b8:	str	w8, [sp, #52]
  4022bc:	mov	x23, x22
  4022c0:	mov	x24, x20
  4022c4:	mov	w8, w28
  4022c8:	str	x0, [sp, #8]
  4022cc:	b.ne	4020a8 <ferror@plt+0x458>  // b.any
  4022d0:	bl	401c20 <__errno_location@plt>
  4022d4:	ldr	w19, [x0]
  4022d8:	adrp	x1, 408000 <ferror@plt+0x63b0>
  4022dc:	add	x1, x1, #0x9d0
  4022e0:	mov	w2, #0x5                   	// #5
  4022e4:	mov	x0, xzr
  4022e8:	bl	401bc0 <dcgettext@plt>
  4022ec:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4022f0:	ldr	x8, [x8, #696]
  4022f4:	mov	x20, x0
  4022f8:	mov	x0, x8
  4022fc:	bl	404890 <ferror@plt+0x2c40>
  402300:	adrp	x2, 408000 <ferror@plt+0x63b0>
  402304:	mov	x4, x0
  402308:	add	x2, x2, #0x9e4
  40230c:	mov	w0, #0x1                   	// #1
  402310:	mov	w1, w19
  402314:	mov	x3, x20
  402318:	bl	401870 <error@plt>
  40231c:	ldr	x11, [sp, #40]
  402320:	cmn	w0, #0x1
  402324:	str	w21, [sp, #24]
  402328:	b.ne	4029bc <ferror@plt+0xd6c>  // b.any
  40232c:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  402330:	ldrsw	x9, [x8, #704]
  402334:	ldr	w8, [sp, #52]
  402338:	eor	w21, w8, #0x1
  40233c:	eor	w8, w28, #0x1
  402340:	tbnz	w21, #0, 402348 <ferror@plt+0x6f8>
  402344:	tbz	w8, #0, 402aa0 <ferror@plt+0xe50>
  402348:	sxtw	x10, w26
  40234c:	sub	x26, x10, x9
  402350:	add	x24, x25, x9, lsl #3
  402354:	ldr	w9, [sp, #52]
  402358:	tbz	w9, #0, 4023d0 <ferror@plt+0x780>
  40235c:	cmp	w26, #0x0
  402360:	b.gt	4023e0 <ferror@plt+0x790>
  402364:	tbz	w28, #0, 402424 <ferror@plt+0x7d4>
  402368:	cmp	w26, #0x0
  40236c:	b.le	4024dc <ferror@plt+0x88c>
  402370:	mov	w21, w26
  402374:	str	w27, [sp, #36]
  402378:	mov	x25, x24
  40237c:	mov	x27, x21
  402380:	mov	x23, x26
  402384:	ldr	x0, [x24], #8
  402388:	bl	401850 <strlen@plt>
  40238c:	subs	x27, x27, #0x1
  402390:	add	x23, x0, x23
  402394:	b.ne	402384 <ferror@plt+0x734>  // b.any
  402398:	mov	x0, x23
  40239c:	bl	4060a0 <ferror@plt+0x4450>
  4023a0:	ldr	w27, [sp, #36]
  4023a4:	mov	x23, x0
  4023a8:	mov	x24, x25
  4023ac:	ldr	x1, [x24]
  4023b0:	mov	x0, x23
  4023b4:	bl	4018d0 <stpcpy@plt>
  4023b8:	str	x23, [x24], #8
  4023bc:	strb	w27, [x0], #1
  4023c0:	subs	x21, x21, #0x1
  4023c4:	mov	x23, x0
  4023c8:	b.ne	4023ac <ferror@plt+0x75c>  // b.any
  4023cc:	b	4024e8 <ferror@plt+0x898>
  4023d0:	cmp	w26, #0x2
  4023d4:	cset	w9, lt  // lt = tstop
  4023d8:	orn	w8, w9, w8
  4023dc:	tbnz	w8, #0, 402364 <ferror@plt+0x714>
  4023e0:	adrp	x1, 408000 <ferror@plt+0x63b0>
  4023e4:	add	x1, x1, #0xa7f
  4023e8:	mov	w2, #0x5                   	// #5
  4023ec:	mov	x0, xzr
  4023f0:	bl	401bc0 <dcgettext@plt>
  4023f4:	and	x8, x21, #0x1
  4023f8:	ldr	x8, [x24, x8, lsl #3]
  4023fc:	mov	x19, x0
  402400:	mov	x0, x8
  402404:	bl	404890 <ferror@plt+0x2c40>
  402408:	mov	x3, x0
  40240c:	mov	w0, wzr
  402410:	mov	w1, wzr
  402414:	mov	x2, x19
  402418:	bl	401870 <error@plt>
  40241c:	mov	w0, #0x1                   	// #1
  402420:	bl	401d6c <ferror@plt+0x11c>
  402424:	ldr	w21, [sp, #24]
  402428:	ldr	w8, [sp, #52]
  40242c:	tbz	w8, #0, 402444 <ferror@plt+0x7f4>
  402430:	ldr	x8, [sp, #8]
  402434:	mov	x24, xzr
  402438:	sub	x8, x8, x11
  40243c:	add	x26, x8, #0x1
  402440:	b	402620 <ferror@plt+0x9d0>
  402444:	mov	x25, x24
  402448:	cmp	w26, #0x1
  40244c:	adrp	x24, 41a000 <ferror@plt+0x183b0>
  402450:	b.ne	402488 <ferror@plt+0x838>  // b.any
  402454:	ldr	x23, [x25]
  402458:	adrp	x1, 408000 <ferror@plt+0x63b0>
  40245c:	add	x1, x1, #0xd25
  402460:	mov	x0, x23
  402464:	bl	401ab0 <strcmp@plt>
  402468:	cbz	x19, 402488 <ferror@plt+0x838>
  40246c:	cbz	w0, 402488 <ferror@plt+0x838>
  402470:	ldr	x2, [x24, #720]
  402474:	adrp	x1, 408000 <ferror@plt+0x63b0>
  402478:	add	x1, x1, #0xed0
  40247c:	mov	x0, x23
  402480:	bl	402c84 <ferror@plt+0x1034>
  402484:	cbz	x0, 402b44 <ferror@plt+0xef4>
  402488:	ldr	x0, [x24, #720]
  40248c:	mov	w1, #0x2                   	// #2
  402490:	bl	402c50 <ferror@plt+0x1000>
  402494:	cmn	x19, #0x1
  402498:	b.eq	402534 <ferror@plt+0x8e4>  // b.none
  40249c:	eor	w8, w21, #0x1
  4024a0:	tbz	w8, #0, 402534 <ferror@plt+0x8e4>
  4024a4:	cbz	x19, 4024c0 <ferror@plt+0x870>
  4024a8:	add	x2, sp, #0x38
  4024ac:	mov	w0, wzr
  4024b0:	mov	w1, wzr
  4024b4:	bl	401bb0 <__fxstat@plt>
  4024b8:	cbz	w0, 4024f8 <ferror@plt+0x8a8>
  4024bc:	ldr	w21, [sp, #24]
  4024c0:	mov	w8, #0x1                   	// #1
  4024c4:	mov	w25, w27
  4024c8:	mov	x24, xzr
  4024cc:	str	w8, [sp, #16]
  4024d0:	mov	x26, #0xffffffffffffffff    	// #-1
  4024d4:	mov	x1, #0xffffffffffffffff    	// #-1
  4024d8:	b	402660 <ferror@plt+0xa10>
  4024dc:	mov	x0, x26
  4024e0:	mov	x25, x24
  4024e4:	bl	4060a0 <ferror@plt+0x4450>
  4024e8:	ldr	w21, [sp, #24]
  4024ec:	mov	x24, x25
  4024f0:	str	x0, [x25, x26, lsl #3]
  4024f4:	b	402620 <ferror@plt+0x9d0>
  4024f8:	ldr	w8, [sp, #72]
  4024fc:	and	w8, w8, #0xf000
  402500:	orr	w8, w8, #0x2000
  402504:	cmp	w8, #0xa, lsl #12
  402508:	b.ne	4024bc <ferror@plt+0x86c>  // b.any
  40250c:	ldr	x21, [sp, #104]
  402510:	mov	w2, #0x1                   	// #1
  402514:	mov	w0, wzr
  402518:	mov	x1, xzr
  40251c:	bl	4018b0 <lseek@plt>
  402520:	tbnz	x0, #63, 4024bc <ferror@plt+0x86c>
  402524:	sub	x8, x21, x0
  402528:	ldr	w21, [sp, #24]
  40252c:	cmp	x8, #0x800, lsl #12
  402530:	b.gt	4024c0 <ferror@plt+0x870>
  402534:	ldr	x0, [x24, #720]
  402538:	add	x1, sp, #0x38
  40253c:	bl	405720 <ferror@plt+0x3ad0>
  402540:	cbz	x0, 402a8c <ferror@plt+0xe3c>
  402544:	ldr	x8, [sp, #56]
  402548:	mov	x23, x0
  40254c:	str	w27, [sp, #36]
  402550:	cbz	x8, 4025bc <ferror@plt+0x96c>
  402554:	add	x9, x8, x23
  402558:	ldurb	w9, [x9, #-1]
  40255c:	cmp	w9, w27, uxtb
  402560:	b.eq	402574 <ferror@plt+0x924>  // b.none
  402564:	add	x9, x8, #0x1
  402568:	str	x9, [sp, #56]
  40256c:	strb	w27, [x23, x8]
  402570:	ldr	x8, [sp, #56]
  402574:	cmp	x8, #0x1
  402578:	add	x27, x23, x8
  40257c:	mov	x26, xzr
  402580:	b.lt	4025cc <ferror@plt+0x97c>  // b.tstop
  402584:	ldr	w8, [sp, #36]
  402588:	mov	x0, x23
  40258c:	and	w24, w8, #0xff
  402590:	sub	x2, x27, x0
  402594:	mov	w1, w24
  402598:	bl	401ba0 <memchr@plt>
  40259c:	add	x0, x0, #0x1
  4025a0:	cmp	x0, x27
  4025a4:	add	x26, x26, #0x1
  4025a8:	b.cc	402590 <ferror@plt+0x940>  // b.lo, b.ul, b.last
  4025ac:	add	x8, x26, #0x1
  4025b0:	lsr	x9, x8, #60
  4025b4:	cbz	x9, 4025d0 <ferror@plt+0x980>
  4025b8:	bl	4063b4 <ferror@plt+0x4764>
  4025bc:	mov	x26, xzr
  4025c0:	mov	w8, #0x1                   	// #1
  4025c4:	mov	x27, x23
  4025c8:	b	4025d0 <ferror@plt+0x980>
  4025cc:	mov	w8, #0x1                   	// #1
  4025d0:	lsl	x0, x8, #3
  4025d4:	bl	4060a0 <ferror@plt+0x4450>
  4025d8:	mov	x25, x0
  4025dc:	str	x23, [x0]
  4025e0:	cbz	x26, 402614 <ferror@plt+0x9c4>
  4025e4:	ldr	w8, [sp, #36]
  4025e8:	mov	w21, #0x1                   	// #1
  4025ec:	and	w24, w8, #0xff
  4025f0:	sub	x2, x27, x23
  4025f4:	mov	x0, x23
  4025f8:	mov	w1, w24
  4025fc:	bl	401ba0 <memchr@plt>
  402600:	add	x23, x0, #0x1
  402604:	str	x23, [x25, x21, lsl #3]
  402608:	add	x21, x21, #0x1
  40260c:	cmp	x21, x26
  402610:	b.ls	4025f0 <ferror@plt+0x9a0>  // b.plast
  402614:	ldr	w27, [sp, #36]
  402618:	ldr	w21, [sp, #24]
  40261c:	mov	x24, x25
  402620:	cmp	x19, x26
  402624:	cset	w8, cc  // cc = lo, ul, last
  402628:	orr	w8, w21, w8
  40262c:	tst	w8, #0x1
  402630:	csel	x23, x19, x26, ne  // ne = any
  402634:	mov	w25, w27
  402638:	tbz	w21, #0, 402648 <ferror@plt+0x9f8>
  40263c:	str	wzr, [sp, #16]
  402640:	mov	x1, #0xffffffffffffffff    	// #-1
  402644:	b	402660 <ferror@plt+0xa10>
  402648:	mov	x0, x23
  40264c:	mov	x1, x26
  402650:	bl	404bb8 <ferror@plt+0x2f68>
  402654:	mov	x1, x0
  402658:	mov	x19, x23
  40265c:	str	wzr, [sp, #16]
  402660:	mov	x0, x20
  402664:	bl	404a0c <ferror@plt+0x2dbc>
  402668:	cbz	x0, 402acc <ferror@plt+0xe7c>
  40266c:	ldr	x23, [sp, #40]
  402670:	ldr	w8, [sp, #16]
  402674:	mov	x27, x0
  402678:	str	x24, [sp]
  40267c:	cbz	w8, 402724 <ferror@plt+0xad4>
  402680:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  402684:	ldr	x26, [x8, #720]
  402688:	cmp	x19, #0x400
  40268c:	mov	w8, #0x400                 	// #1024
  402690:	csel	x20, x19, x8, cc  // cc = lo, ul, last
  402694:	mov	w1, #0x18                  	// #24
  402698:	mov	x0, x20
  40269c:	bl	4062dc <ferror@plt+0x468c>
  4026a0:	mov	x24, x0
  4026a4:	mov	x23, xzr
  4026a8:	cbz	x19, 402788 <ferror@plt+0xb38>
  4026ac:	mov	w21, #0x18                  	// #24
  4026b0:	b	4026c0 <ferror@plt+0xa70>
  4026b4:	cmp	x19, x23
  4026b8:	add	x21, x21, #0x18
  4026bc:	b.eq	40272c <ferror@plt+0xadc>  // b.none
  4026c0:	add	x8, x24, x21
  4026c4:	sub	x0, x8, #0x18
  4026c8:	mov	x1, x26
  4026cc:	mov	w2, w25
  4026d0:	bl	402fc4 <ferror@plt+0x1374>
  4026d4:	cbz	x0, 402784 <ferror@plt+0xb34>
  4026d8:	add	x23, x23, #0x1
  4026dc:	cmp	x23, x20
  4026e0:	b.cc	4026b4 <ferror@plt+0xa64>  // b.lo, b.ul, b.last
  4026e4:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  4026e8:	movk	x8, #0x5556
  4026ec:	add	x20, x20, #0x400
  4026f0:	movk	x8, #0x555, lsl #48
  4026f4:	cmp	x20, x8
  4026f8:	b.cs	4025b8 <ferror@plt+0x968>  // b.hs, b.nlast
  4026fc:	add	x8, x20, x20, lsl #1
  402700:	lsl	x1, x8, #3
  402704:	mov	x0, x24
  402708:	bl	406120 <ferror@plt+0x44d0>
  40270c:	mov	x24, x0
  402710:	add	x0, x0, x21
  402714:	mov	w2, #0x6000                	// #24576
  402718:	mov	w1, wzr
  40271c:	bl	4019a0 <memset@plt>
  402720:	b	4026b4 <ferror@plt+0xa64>
  402724:	mov	x24, xzr
  402728:	b	4027a0 <ferror@plt+0xb50>
  40272c:	add	x0, sp, #0x38
  402730:	add	x20, sp, #0x38
  402734:	bl	402ecc <ferror@plt+0x127c>
  402738:	mov	w21, #0x18                  	// #24
  40273c:	mov	x23, x19
  402740:	mov	x0, x27
  402744:	mov	x1, x23
  402748:	bl	404a48 <ferror@plt+0x2df8>
  40274c:	madd	x8, x0, x21, x24
  402750:	cmp	x0, x19
  402754:	csel	x0, x8, x20, cc  // cc = lo, ul, last
  402758:	mov	x1, x26
  40275c:	mov	w2, w25
  402760:	bl	402fc4 <ferror@plt+0x1374>
  402764:	cbz	x0, 402778 <ferror@plt+0xb28>
  402768:	add	x23, x23, #0x1
  40276c:	cmp	x23, #0x1
  402770:	b.ne	402740 <ferror@plt+0xaf0>  // b.any
  402774:	b	40277c <ferror@plt+0xb2c>
  402778:	cbz	x23, 402b20 <ferror@plt+0xed0>
  40277c:	add	x0, sp, #0x38
  402780:	bl	4030bc <ferror@plt+0x146c>
  402784:	ldr	w21, [sp, #24]
  402788:	ldrb	w8, [x26]
  40278c:	tbnz	w8, #5, 402a8c <ferror@plt+0xe3c>
  402790:	cmp	x23, x19
  402794:	csel	x19, x19, x23, hi  // hi = pmore
  402798:	ldr	x23, [sp, #40]
  40279c:	mov	x26, x19
  4027a0:	ldr	w8, [sp, #52]
  4027a4:	orr	w8, w8, w28
  4027a8:	tbnz	w8, #0, 4027bc <ferror@plt+0xb6c>
  4027ac:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4027b0:	ldr	x0, [x8, #720]
  4027b4:	bl	406c90 <ferror@plt+0x5040>
  4027b8:	cbnz	w0, 402a8c <ferror@plt+0xe3c>
  4027bc:	tbz	w21, #0, 4027cc <ferror@plt+0xb7c>
  4027c0:	mov	x28, xzr
  4027c4:	cbnz	x22, 4027e4 <ferror@plt+0xb94>
  4027c8:	b	402800 <ferror@plt+0xbb0>
  4027cc:	mov	x0, x27
  4027d0:	mov	x1, x19
  4027d4:	mov	x2, x26
  4027d8:	bl	404bdc <ferror@plt+0x2f8c>
  4027dc:	mov	x28, x0
  4027e0:	cbz	x22, 402800 <ferror@plt+0xbb0>
  4027e4:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4027e8:	ldr	x2, [x8, #712]
  4027ec:	adrp	x1, 408000 <ferror@plt+0x63b0>
  4027f0:	add	x1, x1, #0xa90
  4027f4:	mov	x0, x22
  4027f8:	bl	402c84 <ferror@plt+0x1034>
  4027fc:	cbz	x0, 402ae4 <ferror@plt+0xe94>
  402800:	tbz	w21, #0, 40285c <ferror@plt+0xc0c>
  402804:	ldr	x24, [sp]
  402808:	cbz	x19, 40296c <ferror@plt+0xd1c>
  40280c:	cbz	x26, 402b14 <ferror@plt+0xec4>
  402810:	ldr	w8, [sp, #52]
  402814:	tbz	w8, #0, 4028ec <ferror@plt+0xc9c>
  402818:	ldr	x8, [sp, #8]
  40281c:	adrp	x22, 408000 <ferror@plt+0x63b0>
  402820:	and	w21, w25, #0xff
  402824:	add	x22, x22, #0xcce
  402828:	sub	x20, x8, x23
  40282c:	mov	x0, x27
  402830:	mov	x1, x20
  402834:	bl	404a48 <ferror@plt+0x2df8>
  402838:	add	x2, x0, x23
  40283c:	mov	w0, #0x1                   	// #1
  402840:	mov	x1, x22
  402844:	mov	w3, w21
  402848:	bl	401990 <__printf_chk@plt>
  40284c:	tbnz	w0, #31, 402990 <ferror@plt+0xd40>
  402850:	subs	x19, x19, #0x1
  402854:	b.ne	40282c <ferror@plt+0xbdc>  // b.any
  402858:	b	40296c <ferror@plt+0xd1c>
  40285c:	ldr	w8, [sp, #16]
  402860:	cbz	w8, 4028a4 <ferror@plt+0xc54>
  402864:	cbz	x26, 40296c <ferror@plt+0xd1c>
  402868:	mov	w19, #0x18                  	// #24
  40286c:	adrp	x20, 41a000 <ferror@plt+0x183b0>
  402870:	ldr	x8, [x28]
  402874:	ldr	x3, [x20, #712]
  402878:	mov	w1, #0x1                   	// #1
  40287c:	madd	x21, x8, x19, x24
  402880:	ldp	x2, x0, [x21, #8]
  402884:	bl	401830 <fwrite_unlocked@plt>
  402888:	ldr	x8, [x21, #8]
  40288c:	cmp	x0, x8
  402890:	b.ne	402990 <ferror@plt+0xd40>  // b.any
  402894:	subs	x26, x26, #0x1
  402898:	add	x28, x28, #0x8
  40289c:	b.ne	402870 <ferror@plt+0xc20>  // b.any
  4028a0:	b	40296c <ferror@plt+0xd1c>
  4028a4:	ldr	w8, [sp, #52]
  4028a8:	ldr	x22, [sp]
  4028ac:	tbz	w8, #0, 402930 <ferror@plt+0xce0>
  4028b0:	cbz	x19, 40296c <ferror@plt+0xd1c>
  4028b4:	adrp	x21, 408000 <ferror@plt+0x63b0>
  4028b8:	and	w20, w25, #0xff
  4028bc:	add	x21, x21, #0xcce
  4028c0:	ldr	x8, [x28]
  4028c4:	mov	w0, #0x1                   	// #1
  4028c8:	mov	x1, x21
  4028cc:	mov	w3, w20
  4028d0:	add	x2, x8, x23
  4028d4:	bl	401990 <__printf_chk@plt>
  4028d8:	tbnz	w0, #31, 402990 <ferror@plt+0xd40>
  4028dc:	subs	x19, x19, #0x1
  4028e0:	add	x28, x28, #0x8
  4028e4:	b.ne	4028c0 <ferror@plt+0xc70>  // b.any
  4028e8:	b	40296c <ferror@plt+0xd1c>
  4028ec:	sub	x20, x26, #0x1
  4028f0:	adrp	x22, 41a000 <ferror@plt+0x183b0>
  4028f4:	mov	x0, x27
  4028f8:	mov	x1, x20
  4028fc:	bl	404a48 <ferror@plt+0x2df8>
  402900:	add	x8, x24, x0, lsl #3
  402904:	ldp	x0, x9, [x8]
  402908:	ldr	x3, [x22, #712]
  40290c:	mov	w1, #0x1                   	// #1
  402910:	sub	x21, x9, x0
  402914:	mov	x2, x21
  402918:	bl	401830 <fwrite_unlocked@plt>
  40291c:	cmp	x0, x21
  402920:	b.ne	402990 <ferror@plt+0xd40>  // b.any
  402924:	subs	x19, x19, #0x1
  402928:	b.ne	4028f4 <ferror@plt+0xca4>  // b.any
  40292c:	b	40296c <ferror@plt+0xd1c>
  402930:	cbz	x19, 40296c <ferror@plt+0xd1c>
  402934:	adrp	x21, 41a000 <ferror@plt+0x183b0>
  402938:	ldr	x8, [x28]
  40293c:	ldr	x3, [x21, #712]
  402940:	mov	w1, #0x1                   	// #1
  402944:	add	x8, x22, x8, lsl #3
  402948:	ldp	x0, x9, [x8]
  40294c:	sub	x20, x9, x0
  402950:	mov	x2, x20
  402954:	bl	401830 <fwrite_unlocked@plt>
  402958:	cmp	x0, x20
  40295c:	b.ne	402990 <ferror@plt+0xd40>  // b.any
  402960:	subs	x19, x19, #0x1
  402964:	add	x28, x28, #0x8
  402968:	b.ne	402938 <ferror@plt+0xce8>  // b.any
  40296c:	ldp	x20, x19, [sp, #272]
  402970:	ldp	x22, x21, [sp, #256]
  402974:	ldp	x24, x23, [sp, #240]
  402978:	ldp	x26, x25, [sp, #224]
  40297c:	ldp	x28, x27, [sp, #208]
  402980:	ldp	x29, x30, [sp, #192]
  402984:	mov	w0, wzr
  402988:	add	sp, sp, #0x120
  40298c:	ret
  402990:	bl	401c20 <__errno_location@plt>
  402994:	ldr	w19, [x0]
  402998:	adrp	x1, 408000 <ferror@plt+0x63b0>
  40299c:	add	x1, x1, #0xaa5
  4029a0:	mov	w2, #0x5                   	// #5
  4029a4:	mov	x0, xzr
  4029a8:	bl	401bc0 <dcgettext@plt>
  4029ac:	mov	x2, x0
  4029b0:	mov	w0, #0x1                   	// #1
  4029b4:	mov	w1, w19
  4029b8:	bl	401870 <error@plt>
  4029bc:	cmn	w0, #0x3
  4029c0:	b.ne	4029fc <ferror@plt+0xdac>  // b.any
  4029c4:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4029c8:	adrp	x9, 41a000 <ferror@plt+0x183b0>
  4029cc:	ldr	x0, [x8, #712]
  4029d0:	ldr	x3, [x9, #576]
  4029d4:	adrp	x1, 408000 <ferror@plt+0x63b0>
  4029d8:	adrp	x2, 408000 <ferror@plt+0x63b0>
  4029dc:	adrp	x4, 408000 <ferror@plt+0x63b0>
  4029e0:	add	x1, x1, #0x991
  4029e4:	add	x2, x2, #0xa44
  4029e8:	add	x4, x4, #0xa52
  4029ec:	mov	x5, xzr
  4029f0:	bl	405f78 <ferror@plt+0x4328>
  4029f4:	mov	w0, wzr
  4029f8:	bl	401860 <exit@plt>
  4029fc:	cmn	w0, #0x2
  402a00:	b.ne	402a0c <ferror@plt+0xdbc>  // b.any
  402a04:	mov	w0, wzr
  402a08:	bl	401d6c <ferror@plt+0x11c>
  402a0c:	mov	w0, #0x1                   	// #1
  402a10:	bl	401d6c <ferror@plt+0x11c>
  402a14:	adrp	x1, 408000 <ferror@plt+0x63b0>
  402a18:	add	x1, x1, #0x9b2
  402a1c:	b	402a70 <ferror@plt+0xe20>
  402a20:	adrp	x1, 408000 <ferror@plt+0x63b0>
  402a24:	add	x1, x1, #0x9eb
  402a28:	mov	w2, #0x5                   	// #5
  402a2c:	mov	x0, xzr
  402a30:	bl	401bc0 <dcgettext@plt>
  402a34:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  402a38:	ldr	x8, [x8, #696]
  402a3c:	mov	x19, x0
  402a40:	mov	x0, x8
  402a44:	bl	404890 <ferror@plt+0x2c40>
  402a48:	mov	x3, x0
  402a4c:	mov	w0, #0x1                   	// #1
  402a50:	mov	w1, wzr
  402a54:	mov	x2, x19
  402a58:	bl	401870 <error@plt>
  402a5c:	adrp	x1, 408000 <ferror@plt+0x63b0>
  402a60:	add	x1, x1, #0xa02
  402a64:	b	402a70 <ferror@plt+0xe20>
  402a68:	adrp	x1, 408000 <ferror@plt+0x63b0>
  402a6c:	add	x1, x1, #0xa22
  402a70:	mov	w2, #0x5                   	// #5
  402a74:	mov	x0, xzr
  402a78:	bl	401bc0 <dcgettext@plt>
  402a7c:	mov	x2, x0
  402a80:	mov	w0, #0x1                   	// #1
  402a84:	mov	w1, wzr
  402a88:	bl	401870 <error@plt>
  402a8c:	bl	401c20 <__errno_location@plt>
  402a90:	ldr	w19, [x0]
  402a94:	adrp	x1, 408000 <ferror@plt+0x63b0>
  402a98:	add	x1, x1, #0xec7
  402a9c:	b	4029a0 <ferror@plt+0xd50>
  402aa0:	adrp	x1, 408000 <ferror@plt+0x63b0>
  402aa4:	add	x1, x1, #0xa5e
  402aa8:	mov	w2, #0x5                   	// #5
  402aac:	mov	x0, xzr
  402ab0:	bl	401bc0 <dcgettext@plt>
  402ab4:	mov	x2, x0
  402ab8:	mov	w0, wzr
  402abc:	mov	w1, wzr
  402ac0:	bl	401870 <error@plt>
  402ac4:	mov	w0, #0x1                   	// #1
  402ac8:	bl	401d6c <ferror@plt+0x11c>
  402acc:	bl	401c20 <__errno_location@plt>
  402ad0:	ldr	w19, [x0]
  402ad4:	mov	w1, #0x3                   	// #3
  402ad8:	mov	w0, wzr
  402adc:	mov	x2, x20
  402ae0:	b	402af8 <ferror@plt+0xea8>
  402ae4:	bl	401c20 <__errno_location@plt>
  402ae8:	ldr	w19, [x0]
  402aec:	mov	w1, #0x3                   	// #3
  402af0:	mov	w0, wzr
  402af4:	mov	x2, x22
  402af8:	bl	404650 <ferror@plt+0x2a00>
  402afc:	adrp	x2, 408000 <ferror@plt+0x63b0>
  402b00:	mov	x3, x0
  402b04:	add	x2, x2, #0x9e8
  402b08:	mov	w0, #0x1                   	// #1
  402b0c:	mov	w1, w19
  402b10:	bl	401870 <error@plt>
  402b14:	adrp	x1, 408000 <ferror@plt+0x63b0>
  402b18:	add	x1, x1, #0xa92
  402b1c:	b	402a70 <ferror@plt+0xe20>
  402b20:	adrp	x1, 408000 <ferror@plt+0x63b0>
  402b24:	add	x1, x1, #0xcb9
  402b28:	mov	w2, #0x5                   	// #5
  402b2c:	mov	x0, xzr
  402b30:	bl	401bc0 <dcgettext@plt>
  402b34:	mov	x2, x0
  402b38:	mov	w0, #0x1                   	// #1
  402b3c:	mov	w1, #0x4b                  	// #75
  402b40:	bl	401870 <error@plt>
  402b44:	bl	401c20 <__errno_location@plt>
  402b48:	ldr	w19, [x0]
  402b4c:	ldr	x2, [x25]
  402b50:	mov	w1, #0x3                   	// #3
  402b54:	mov	w0, wzr
  402b58:	b	402af8 <ferror@plt+0xea8>
  402b5c:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  402b60:	str	x0, [x8, #744]
  402b64:	ret
  402b68:	and	w8, w0, #0x1
  402b6c:	adrp	x9, 41a000 <ferror@plt+0x183b0>
  402b70:	strb	w8, [x9, #752]
  402b74:	ret
  402b78:	stp	x29, x30, [sp, #-48]!
  402b7c:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  402b80:	ldr	x0, [x8, #712]
  402b84:	str	x21, [sp, #16]
  402b88:	stp	x20, x19, [sp, #32]
  402b8c:	mov	x29, sp
  402b90:	bl	406e78 <ferror@plt+0x5228>
  402b94:	cbz	w0, 402bb4 <ferror@plt+0xf64>
  402b98:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  402b9c:	ldrb	w8, [x8, #752]
  402ba0:	cbz	w8, 402bd4 <ferror@plt+0xf84>
  402ba4:	bl	401c20 <__errno_location@plt>
  402ba8:	ldr	w8, [x0]
  402bac:	cmp	w8, #0x20
  402bb0:	b.ne	402bd4 <ferror@plt+0xf84>  // b.any
  402bb4:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  402bb8:	ldr	x0, [x8, #688]
  402bbc:	bl	406e78 <ferror@plt+0x5228>
  402bc0:	cbnz	w0, 402c40 <ferror@plt+0xff0>
  402bc4:	ldp	x20, x19, [sp, #32]
  402bc8:	ldr	x21, [sp, #16]
  402bcc:	ldp	x29, x30, [sp], #48
  402bd0:	ret
  402bd4:	adrp	x1, 408000 <ferror@plt+0x63b0>
  402bd8:	add	x1, x1, #0xaa5
  402bdc:	mov	w2, #0x5                   	// #5
  402be0:	mov	x0, xzr
  402be4:	bl	401bc0 <dcgettext@plt>
  402be8:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  402bec:	ldr	x21, [x8, #744]
  402bf0:	mov	x19, x0
  402bf4:	bl	401c20 <__errno_location@plt>
  402bf8:	ldr	w20, [x0]
  402bfc:	cbnz	x21, 402c1c <ferror@plt+0xfcc>
  402c00:	adrp	x2, 408000 <ferror@plt+0x63b0>
  402c04:	add	x2, x2, #0x9e8
  402c08:	mov	w0, wzr
  402c0c:	mov	w1, w20
  402c10:	mov	x3, x19
  402c14:	bl	401870 <error@plt>
  402c18:	b	402c40 <ferror@plt+0xff0>
  402c1c:	mov	x0, x21
  402c20:	bl	4045a0 <ferror@plt+0x2950>
  402c24:	adrp	x2, 408000 <ferror@plt+0x63b0>
  402c28:	mov	x3, x0
  402c2c:	add	x2, x2, #0x9e4
  402c30:	mov	w0, wzr
  402c34:	mov	w1, w20
  402c38:	mov	x4, x19
  402c3c:	bl	401870 <error@plt>
  402c40:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  402c44:	ldr	w0, [x8, #584]
  402c48:	bl	401820 <_exit@plt>
  402c4c:	b	401a50 <posix_fadvise@plt>
  402c50:	cbz	x0, 402c80 <ferror@plt+0x1030>
  402c54:	stp	x29, x30, [sp, #-32]!
  402c58:	str	x19, [sp, #16]
  402c5c:	mov	x29, sp
  402c60:	mov	w19, w1
  402c64:	bl	4018e0 <fileno@plt>
  402c68:	mov	w3, w19
  402c6c:	ldr	x19, [sp, #16]
  402c70:	mov	x1, xzr
  402c74:	mov	x2, xzr
  402c78:	ldp	x29, x30, [sp], #32
  402c7c:	b	401a50 <posix_fadvise@plt>
  402c80:	ret
  402c84:	stp	x29, x30, [sp, #-80]!
  402c88:	stp	x22, x21, [sp, #48]
  402c8c:	mov	x21, x0
  402c90:	mov	x0, x2
  402c94:	str	x25, [sp, #16]
  402c98:	stp	x24, x23, [sp, #32]
  402c9c:	stp	x20, x19, [sp, #64]
  402ca0:	mov	x29, sp
  402ca4:	mov	x19, x2
  402ca8:	mov	x20, x1
  402cac:	bl	4018e0 <fileno@plt>
  402cb0:	mov	w23, wzr
  402cb4:	cbz	w0, 402cf8 <ferror@plt+0x10a8>
  402cb8:	cmp	w0, #0x1
  402cbc:	b.eq	402d04 <ferror@plt+0x10b4>  // b.none
  402cc0:	cmp	w0, #0x2
  402cc4:	b.eq	402cdc <ferror@plt+0x108c>  // b.none
  402cc8:	mov	w0, #0x2                   	// #2
  402ccc:	mov	w1, #0x2                   	// #2
  402cd0:	bl	401bf0 <dup2@plt>
  402cd4:	cmp	w0, #0x2
  402cd8:	cset	w23, ne  // ne = any
  402cdc:	mov	w0, #0x1                   	// #1
  402ce0:	mov	w1, #0x1                   	// #1
  402ce4:	mov	w24, w23
  402ce8:	bl	401bf0 <dup2@plt>
  402cec:	cmp	w0, #0x1
  402cf0:	cset	w23, ne  // ne = any
  402cf4:	b	402d08 <ferror@plt+0x10b8>
  402cf8:	mov	w25, w23
  402cfc:	mov	w22, w23
  402d00:	b	402da4 <ferror@plt+0x1154>
  402d04:	mov	w24, w23
  402d08:	mov	w0, wzr
  402d0c:	mov	w1, wzr
  402d10:	bl	401bf0 <dup2@plt>
  402d14:	cbz	w0, 402d48 <ferror@plt+0x10f8>
  402d18:	adrp	x0, 408000 <ferror@plt+0x63b0>
  402d1c:	add	x0, x0, #0xcd9
  402d20:	mov	w1, wzr
  402d24:	bl	401940 <open@plt>
  402d28:	cbz	w0, 402d78 <ferror@plt+0x1128>
  402d2c:	tbnz	w0, #31, 402e14 <ferror@plt+0x11c4>
  402d30:	bl	401a10 <close@plt>
  402d34:	bl	401c20 <__errno_location@plt>
  402d38:	mov	x19, x0
  402d3c:	mov	w8, #0x9                   	// #9
  402d40:	str	w8, [x0]
  402d44:	b	402e1c <ferror@plt+0x11cc>
  402d48:	mov	w22, wzr
  402d4c:	cbz	w23, 402d80 <ferror@plt+0x1130>
  402d50:	adrp	x0, 408000 <ferror@plt+0x63b0>
  402d54:	add	x0, x0, #0xcd9
  402d58:	mov	w1, wzr
  402d5c:	bl	401940 <open@plt>
  402d60:	cmp	w0, #0x1
  402d64:	b.ne	402dd8 <ferror@plt+0x1188>  // b.any
  402d68:	mov	w25, #0x1                   	// #1
  402d6c:	cbnz	w24, 402d88 <ferror@plt+0x1138>
  402d70:	mov	w23, wzr
  402d74:	b	402da4 <ferror@plt+0x1154>
  402d78:	mov	w22, #0x1                   	// #1
  402d7c:	cbnz	w23, 402d50 <ferror@plt+0x1100>
  402d80:	mov	w25, wzr
  402d84:	cbz	w24, 402d70 <ferror@plt+0x1120>
  402d88:	adrp	x0, 408000 <ferror@plt+0x63b0>
  402d8c:	add	x0, x0, #0xcd9
  402d90:	mov	w1, wzr
  402d94:	bl	401940 <open@plt>
  402d98:	cmp	w0, #0x2
  402d9c:	b.ne	402e74 <ferror@plt+0x1224>  // b.any
  402da0:	mov	w23, #0x1                   	// #1
  402da4:	mov	x0, x21
  402da8:	mov	x1, x20
  402dac:	mov	x2, x19
  402db0:	mov	w24, w23
  402db4:	bl	401b20 <freopen@plt>
  402db8:	mov	x20, x0
  402dbc:	bl	401c20 <__errno_location@plt>
  402dc0:	ldr	w21, [x0]
  402dc4:	mov	x19, x0
  402dc8:	mov	w23, w25
  402dcc:	tbnz	w24, #0, 402e2c <ferror@plt+0x11dc>
  402dd0:	cbnz	w23, 402e38 <ferror@plt+0x11e8>
  402dd4:	b	402ec4 <ferror@plt+0x1274>
  402dd8:	tbnz	w0, #31, 402e90 <ferror@plt+0x1240>
  402ddc:	bl	401a10 <close@plt>
  402de0:	bl	401c20 <__errno_location@plt>
  402de4:	mov	x19, x0
  402de8:	mov	w8, #0x9                   	// #9
  402dec:	str	w8, [x0]
  402df0:	ldr	w21, [x19]
  402df4:	cbz	w24, 402ea0 <ferror@plt+0x1250>
  402df8:	mov	w0, #0x2                   	// #2
  402dfc:	bl	401a10 <close@plt>
  402e00:	mov	w0, #0x1                   	// #1
  402e04:	bl	401a10 <close@plt>
  402e08:	tbz	w22, #0, 402e50 <ferror@plt+0x1200>
  402e0c:	mov	x20, xzr
  402e10:	b	402e44 <ferror@plt+0x11f4>
  402e14:	bl	401c20 <__errno_location@plt>
  402e18:	mov	x19, x0
  402e1c:	ldr	w21, [x19]
  402e20:	mov	x20, xzr
  402e24:	mov	w22, #0x1                   	// #1
  402e28:	cbz	w24, 402dd0 <ferror@plt+0x1180>
  402e2c:	mov	w0, #0x2                   	// #2
  402e30:	bl	401a10 <close@plt>
  402e34:	tbz	w23, #0, 402ec4 <ferror@plt+0x1274>
  402e38:	mov	w0, #0x1                   	// #1
  402e3c:	bl	401a10 <close@plt>
  402e40:	tbz	w22, #0, 402e4c <ferror@plt+0x11fc>
  402e44:	mov	w0, wzr
  402e48:	bl	401a10 <close@plt>
  402e4c:	cbnz	x20, 402e58 <ferror@plt+0x1208>
  402e50:	mov	x20, xzr
  402e54:	str	w21, [x19]
  402e58:	mov	x0, x20
  402e5c:	ldp	x20, x19, [sp, #64]
  402e60:	ldp	x22, x21, [sp, #48]
  402e64:	ldp	x24, x23, [sp, #32]
  402e68:	ldr	x25, [sp, #16]
  402e6c:	ldp	x29, x30, [sp], #80
  402e70:	ret
  402e74:	tbnz	w0, #31, 402ea8 <ferror@plt+0x1258>
  402e78:	bl	401a10 <close@plt>
  402e7c:	bl	401c20 <__errno_location@plt>
  402e80:	mov	x19, x0
  402e84:	mov	w8, #0x9                   	// #9
  402e88:	str	w8, [x0]
  402e8c:	b	402eb0 <ferror@plt+0x1260>
  402e90:	bl	401c20 <__errno_location@plt>
  402e94:	mov	x19, x0
  402e98:	ldr	w21, [x19]
  402e9c:	cbnz	w24, 402df8 <ferror@plt+0x11a8>
  402ea0:	mov	x20, xzr
  402ea4:	b	402e38 <ferror@plt+0x11e8>
  402ea8:	bl	401c20 <__errno_location@plt>
  402eac:	mov	x19, x0
  402eb0:	ldr	w21, [x19]
  402eb4:	mov	w0, #0x2                   	// #2
  402eb8:	bl	401a10 <close@plt>
  402ebc:	mov	x20, xzr
  402ec0:	tbnz	w25, #0, 402e38 <ferror@plt+0x11e8>
  402ec4:	cbnz	w22, 402e44 <ferror@plt+0x11f4>
  402ec8:	b	402e4c <ferror@plt+0x11fc>
  402ecc:	stp	xzr, xzr, [x0]
  402ed0:	str	xzr, [x0, #16]
  402ed4:	ret
  402ed8:	stp	x29, x30, [sp, #-64]!
  402edc:	stp	x24, x23, [sp, #16]
  402ee0:	stp	x22, x21, [sp, #32]
  402ee4:	stp	x20, x19, [sp, #48]
  402ee8:	ldrb	w8, [x1]
  402eec:	mov	x29, sp
  402ef0:	tbnz	w8, #4, 402f9c <ferror@plt+0x134c>
  402ef4:	ldr	x21, [x0, #16]
  402ef8:	ldr	x8, [x0]
  402efc:	mov	x20, x1
  402f00:	mov	x19, x0
  402f04:	mov	x23, x21
  402f08:	add	x24, x21, x8
  402f0c:	b	402f1c <ferror@plt+0x12cc>
  402f10:	cmp	w22, #0xa
  402f14:	strb	w22, [x23], #1
  402f18:	b.eq	402fa4 <ferror@plt+0x1354>  // b.none
  402f1c:	ldp	x8, x9, [x20, #8]
  402f20:	cmp	x8, x9
  402f24:	b.cs	402f64 <ferror@plt+0x1314>  // b.hs, b.nlast
  402f28:	add	x9, x8, #0x1
  402f2c:	str	x9, [x20, #8]
  402f30:	ldrb	w22, [x8]
  402f34:	cmp	x23, x24
  402f38:	b.ne	402f10 <ferror@plt+0x12c0>  // b.any
  402f3c:	ldr	x23, [x19]
  402f40:	mov	x0, x21
  402f44:	mov	x1, x19
  402f48:	bl	406224 <ferror@plt+0x45d4>
  402f4c:	ldr	x8, [x19]
  402f50:	mov	x21, x0
  402f54:	add	x23, x0, x23
  402f58:	str	x0, [x19, #16]
  402f5c:	add	x24, x0, x8
  402f60:	b	402f10 <ferror@plt+0x12c0>
  402f64:	mov	x0, x20
  402f68:	bl	401c30 <__uflow@plt>
  402f6c:	mov	w22, w0
  402f70:	cmn	w0, #0x1
  402f74:	b.ne	402f34 <ferror@plt+0x12e4>  // b.any
  402f78:	cmp	x23, x21
  402f7c:	b.eq	402f9c <ferror@plt+0x134c>  // b.none
  402f80:	ldrb	w8, [x20]
  402f84:	tbnz	w8, #5, 402f9c <ferror@plt+0x134c>
  402f88:	ldurb	w8, [x23, #-1]
  402f8c:	cmp	w8, #0xa
  402f90:	b.eq	402fa4 <ferror@plt+0x1354>  // b.none
  402f94:	mov	w22, #0xa                   	// #10
  402f98:	b	402f34 <ferror@plt+0x12e4>
  402f9c:	mov	x19, xzr
  402fa0:	b	402fac <ferror@plt+0x135c>
  402fa4:	sub	x8, x23, x21
  402fa8:	str	x8, [x19, #8]
  402fac:	mov	x0, x19
  402fb0:	ldp	x20, x19, [sp, #48]
  402fb4:	ldp	x22, x21, [sp, #32]
  402fb8:	ldp	x24, x23, [sp, #16]
  402fbc:	ldp	x29, x30, [sp], #64
  402fc0:	ret
  402fc4:	stp	x29, x30, [sp, #-80]!
  402fc8:	stp	x26, x25, [sp, #16]
  402fcc:	stp	x24, x23, [sp, #32]
  402fd0:	stp	x22, x21, [sp, #48]
  402fd4:	stp	x20, x19, [sp, #64]
  402fd8:	ldrb	w8, [x1]
  402fdc:	mov	x29, sp
  402fe0:	tbnz	w8, #4, 40309c <ferror@plt+0x144c>
  402fe4:	ldr	x22, [x0, #16]
  402fe8:	ldr	x8, [x0]
  402fec:	mov	w20, w2
  402ff0:	mov	x21, x1
  402ff4:	mov	x19, x0
  402ff8:	add	x26, x22, x8
  402ffc:	and	w24, w2, #0xff
  403000:	mov	x25, x22
  403004:	b	403014 <ferror@plt+0x13c4>
  403008:	cmp	w23, w24
  40300c:	strb	w23, [x25], #1
  403010:	b.eq	403090 <ferror@plt+0x1440>  // b.none
  403014:	ldp	x8, x9, [x21, #8]
  403018:	cmp	x8, x9
  40301c:	b.cs	40305c <ferror@plt+0x140c>  // b.hs, b.nlast
  403020:	add	x9, x8, #0x1
  403024:	str	x9, [x21, #8]
  403028:	ldrb	w23, [x8]
  40302c:	cmp	x25, x26
  403030:	b.ne	403008 <ferror@plt+0x13b8>  // b.any
  403034:	ldr	x25, [x19]
  403038:	mov	x0, x22
  40303c:	mov	x1, x19
  403040:	bl	406224 <ferror@plt+0x45d4>
  403044:	ldr	x8, [x19]
  403048:	mov	x22, x0
  40304c:	add	x25, x0, x25
  403050:	str	x0, [x19, #16]
  403054:	add	x26, x0, x8
  403058:	b	403008 <ferror@plt+0x13b8>
  40305c:	mov	x0, x21
  403060:	bl	401c30 <__uflow@plt>
  403064:	mov	w23, w0
  403068:	cmn	w0, #0x1
  40306c:	b.ne	40302c <ferror@plt+0x13dc>  // b.any
  403070:	cmp	x25, x22
  403074:	b.eq	40309c <ferror@plt+0x144c>  // b.none
  403078:	ldrb	w8, [x21]
  40307c:	tbnz	w8, #5, 40309c <ferror@plt+0x144c>
  403080:	ldurb	w8, [x25, #-1]
  403084:	mov	w23, w24
  403088:	cmp	w8, w20, uxtb
  40308c:	b.ne	40302c <ferror@plt+0x13dc>  // b.any
  403090:	sub	x8, x25, x22
  403094:	str	x8, [x19, #8]
  403098:	b	4030a0 <ferror@plt+0x1450>
  40309c:	mov	x19, xzr
  4030a0:	mov	x0, x19
  4030a4:	ldp	x20, x19, [sp, #64]
  4030a8:	ldp	x22, x21, [sp, #48]
  4030ac:	ldp	x24, x23, [sp, #32]
  4030b0:	ldp	x26, x25, [sp, #16]
  4030b4:	ldp	x29, x30, [sp], #80
  4030b8:	ret
  4030bc:	ldr	x0, [x0, #16]
  4030c0:	b	401af0 <free@plt>
  4030c4:	stp	x29, x30, [sp, #-32]!
  4030c8:	stp	x20, x19, [sp, #16]
  4030cc:	mov	x29, sp
  4030d0:	cbz	x0, 403150 <ferror@plt+0x1500>
  4030d4:	mov	w1, #0x2f                  	// #47
  4030d8:	mov	x19, x0
  4030dc:	bl	401a20 <strrchr@plt>
  4030e0:	cmp	x0, #0x0
  4030e4:	csinc	x20, x19, x0, eq  // eq = none
  4030e8:	sub	x8, x20, x19
  4030ec:	cmp	x8, #0x7
  4030f0:	b.lt	403134 <ferror@plt+0x14e4>  // b.tstop
  4030f4:	adrp	x1, 408000 <ferror@plt+0x63b0>
  4030f8:	sub	x0, x20, #0x7
  4030fc:	add	x1, x1, #0xd1b
  403100:	mov	w2, #0x7                   	// #7
  403104:	bl	401960 <strncmp@plt>
  403108:	cbnz	w0, 403134 <ferror@plt+0x14e4>
  40310c:	adrp	x1, 408000 <ferror@plt+0x63b0>
  403110:	add	x1, x1, #0xd23
  403114:	mov	w2, #0x3                   	// #3
  403118:	mov	x0, x20
  40311c:	bl	401960 <strncmp@plt>
  403120:	mov	x19, x20
  403124:	cbnz	w0, 403134 <ferror@plt+0x14e4>
  403128:	add	x19, x20, #0x3
  40312c:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  403130:	str	x19, [x8, #728]
  403134:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  403138:	adrp	x9, 41a000 <ferror@plt+0x183b0>
  40313c:	str	x19, [x8, #760]
  403140:	str	x19, [x9, #680]
  403144:	ldp	x20, x19, [sp, #16]
  403148:	ldp	x29, x30, [sp], #32
  40314c:	ret
  403150:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  403154:	ldr	x3, [x8, #688]
  403158:	adrp	x0, 408000 <ferror@plt+0x63b0>
  40315c:	add	x0, x0, #0xce3
  403160:	mov	w1, #0x37                  	// #55
  403164:	mov	w2, #0x1                   	// #1
  403168:	bl	401b40 <fwrite@plt>
  40316c:	bl	401a40 <abort@plt>
  403170:	stp	x29, x30, [sp, #-48]!
  403174:	str	x21, [sp, #16]
  403178:	stp	x20, x19, [sp, #32]
  40317c:	mov	x29, sp
  403180:	mov	x19, x0
  403184:	bl	401c20 <__errno_location@plt>
  403188:	ldr	w21, [x0]
  40318c:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  403190:	add	x8, x8, #0x300
  403194:	cmp	x19, #0x0
  403198:	mov	x20, x0
  40319c:	csel	x0, x8, x19, eq  // eq = none
  4031a0:	mov	w1, #0x38                  	// #56
  4031a4:	bl	406308 <ferror@plt+0x46b8>
  4031a8:	str	w21, [x20]
  4031ac:	ldp	x20, x19, [sp, #32]
  4031b0:	ldr	x21, [sp, #16]
  4031b4:	ldp	x29, x30, [sp], #48
  4031b8:	ret
  4031bc:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4031c0:	add	x8, x8, #0x300
  4031c4:	cmp	x0, #0x0
  4031c8:	csel	x8, x8, x0, eq  // eq = none
  4031cc:	ldr	w0, [x8]
  4031d0:	ret
  4031d4:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4031d8:	add	x8, x8, #0x300
  4031dc:	cmp	x0, #0x0
  4031e0:	csel	x8, x8, x0, eq  // eq = none
  4031e4:	str	w1, [x8]
  4031e8:	ret
  4031ec:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4031f0:	add	x8, x8, #0x300
  4031f4:	cmp	x0, #0x0
  4031f8:	ubfx	w9, w1, #5, #3
  4031fc:	csel	x8, x8, x0, eq  // eq = none
  403200:	add	x8, x8, w9, uxtw #2
  403204:	ldr	w9, [x8, #8]
  403208:	lsr	w10, w9, w1
  40320c:	and	w0, w10, #0x1
  403210:	and	w10, w2, #0x1
  403214:	eor	w10, w0, w10
  403218:	lsl	w10, w10, w1
  40321c:	eor	w9, w10, w9
  403220:	str	w9, [x8, #8]
  403224:	ret
  403228:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  40322c:	add	x8, x8, #0x300
  403230:	cmp	x0, #0x0
  403234:	csel	x8, x8, x0, eq  // eq = none
  403238:	ldr	w0, [x8, #4]
  40323c:	str	w1, [x8, #4]
  403240:	ret
  403244:	stp	x29, x30, [sp, #-16]!
  403248:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  40324c:	add	x8, x8, #0x300
  403250:	cmp	x0, #0x0
  403254:	csel	x8, x8, x0, eq  // eq = none
  403258:	mov	w9, #0xa                   	// #10
  40325c:	mov	x29, sp
  403260:	str	w9, [x8]
  403264:	cbz	x1, 403278 <ferror@plt+0x1628>
  403268:	cbz	x2, 403278 <ferror@plt+0x1628>
  40326c:	stp	x1, x2, [x8, #40]
  403270:	ldp	x29, x30, [sp], #16
  403274:	ret
  403278:	bl	401a40 <abort@plt>
  40327c:	sub	sp, sp, #0x60
  403280:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  403284:	add	x8, x8, #0x300
  403288:	cmp	x4, #0x0
  40328c:	stp	x29, x30, [sp, #16]
  403290:	str	x25, [sp, #32]
  403294:	stp	x24, x23, [sp, #48]
  403298:	stp	x22, x21, [sp, #64]
  40329c:	stp	x20, x19, [sp, #80]
  4032a0:	add	x29, sp, #0x10
  4032a4:	mov	x19, x3
  4032a8:	mov	x20, x2
  4032ac:	mov	x21, x1
  4032b0:	mov	x22, x0
  4032b4:	csel	x24, x8, x4, eq  // eq = none
  4032b8:	bl	401c20 <__errno_location@plt>
  4032bc:	ldp	w4, w5, [x24]
  4032c0:	ldp	x7, x8, [x24, #40]
  4032c4:	ldr	w25, [x0]
  4032c8:	mov	x23, x0
  4032cc:	add	x6, x24, #0x8
  4032d0:	mov	x0, x22
  4032d4:	mov	x1, x21
  4032d8:	mov	x2, x20
  4032dc:	mov	x3, x19
  4032e0:	str	x8, [sp]
  4032e4:	bl	403308 <ferror@plt+0x16b8>
  4032e8:	str	w25, [x23]
  4032ec:	ldp	x20, x19, [sp, #80]
  4032f0:	ldp	x22, x21, [sp, #64]
  4032f4:	ldp	x24, x23, [sp, #48]
  4032f8:	ldr	x25, [sp, #32]
  4032fc:	ldp	x29, x30, [sp, #16]
  403300:	add	sp, sp, #0x60
  403304:	ret
  403308:	sub	sp, sp, #0x120
  40330c:	stp	x29, x30, [sp, #192]
  403310:	add	x29, sp, #0xc0
  403314:	ldr	x8, [x29, #96]
  403318:	stp	x28, x27, [sp, #208]
  40331c:	stp	x26, x25, [sp, #224]
  403320:	stp	x24, x23, [sp, #240]
  403324:	stp	x22, x21, [sp, #256]
  403328:	stp	x20, x19, [sp, #272]
  40332c:	str	x7, [sp, #88]
  403330:	stur	x6, [x29, #-40]
  403334:	mov	w19, w5
  403338:	mov	w22, w4
  40333c:	mov	x28, x3
  403340:	mov	x20, x2
  403344:	mov	x24, x1
  403348:	stur	x8, [x29, #-88]
  40334c:	mov	x21, x0
  403350:	bl	401b00 <__ctype_get_mb_cur_max@plt>
  403354:	mov	w4, w22
  403358:	mov	w8, wzr
  40335c:	mov	w14, wzr
  403360:	str	w19, [sp, #80]
  403364:	ubfx	w19, w19, #1, #1
  403368:	add	x9, x20, #0x1
  40336c:	mov	w25, #0x1                   	// #1
  403370:	str	x0, [sp, #48]
  403374:	str	xzr, [sp, #64]
  403378:	stur	xzr, [x29, #-64]
  40337c:	stur	xzr, [x29, #-32]
  403380:	str	wzr, [sp, #72]
  403384:	stur	x20, [x29, #-80]
  403388:	str	x9, [sp, #96]
  40338c:	cmp	w4, #0xa
  403390:	b.hi	403f5c <ferror@plt+0x230c>  // b.pmore
  403394:	adrp	x12, 408000 <ferror@plt+0x63b0>
  403398:	mov	w9, w4
  40339c:	add	x12, x12, #0xd28
  4033a0:	mov	x22, x24
  4033a4:	adr	x10, 4033c4 <ferror@plt+0x1774>
  4033a8:	ldrb	w11, [x12, x9]
  4033ac:	add	x10, x10, x11, lsl #2
  4033b0:	ldur	x24, [x29, #-80]
  4033b4:	mov	x20, xzr
  4033b8:	mov	w16, wzr
  4033bc:	mov	w9, #0x1                   	// #1
  4033c0:	br	x10
  4033c4:	adrp	x0, 408000 <ferror@plt+0x63b0>
  4033c8:	add	x0, x0, #0xe86
  4033cc:	mov	w1, w4
  4033d0:	mov	w20, w4
  4033d4:	mov	w23, w14
  4033d8:	bl	4048a8 <ferror@plt+0x2c58>
  4033dc:	str	x0, [sp, #88]
  4033e0:	adrp	x0, 408000 <ferror@plt+0x63b0>
  4033e4:	add	x0, x0, #0xe88
  4033e8:	mov	w1, w20
  4033ec:	bl	4048a8 <ferror@plt+0x2c58>
  4033f0:	mov	w14, w23
  4033f4:	mov	w4, w20
  4033f8:	stur	x0, [x29, #-88]
  4033fc:	tbnz	w19, #0, 403440 <ferror@plt+0x17f0>
  403400:	ldr	x8, [sp, #88]
  403404:	ldrb	w9, [x8]
  403408:	cbz	w9, 403440 <ferror@plt+0x17f0>
  40340c:	mov	w27, w14
  403410:	mov	w26, w4
  403414:	mov	x10, xzr
  403418:	add	x8, x8, #0x1
  40341c:	b	403430 <ferror@plt+0x17e0>
  403420:	ldrb	w9, [x8, x10]
  403424:	add	x20, x10, #0x1
  403428:	mov	x10, x20
  40342c:	cbz	w9, 40344c <ferror@plt+0x17fc>
  403430:	cmp	x10, x22
  403434:	b.cs	403420 <ferror@plt+0x17d0>  // b.hs, b.nlast
  403438:	strb	w9, [x21, x10]
  40343c:	b	403420 <ferror@plt+0x17d0>
  403440:	mov	w27, w14
  403444:	mov	w26, w4
  403448:	mov	x20, xzr
  40344c:	ldur	x23, [x29, #-88]
  403450:	mov	x0, x23
  403454:	bl	401850 <strlen@plt>
  403458:	stur	x0, [x29, #-32]
  40345c:	stur	x23, [x29, #-64]
  403460:	mov	w9, #0x1                   	// #1
  403464:	mov	w16, w19
  403468:	mov	w4, w26
  40346c:	mov	w14, w27
  403470:	b	403518 <ferror@plt+0x18c8>
  403474:	mov	w8, #0x1                   	// #1
  403478:	b	4034f4 <ferror@plt+0x18a4>
  40347c:	mov	w4, wzr
  403480:	mov	x20, xzr
  403484:	mov	w16, wzr
  403488:	mov	w9, w8
  40348c:	b	403518 <ferror@plt+0x18c8>
  403490:	tbnz	w19, #0, 4034f4 <ferror@plt+0x18a4>
  403494:	mov	w9, w8
  403498:	mov	w16, wzr
  40349c:	cbz	x22, 4034a8 <ferror@plt+0x1858>
  4034a0:	mov	w8, #0x27                  	// #39
  4034a4:	strb	w8, [x21]
  4034a8:	adrp	x8, 408000 <ferror@plt+0x63b0>
  4034ac:	add	x8, x8, #0xe88
  4034b0:	stur	x8, [x29, #-64]
  4034b4:	mov	w8, #0x1                   	// #1
  4034b8:	mov	w4, #0x2                   	// #2
  4034bc:	mov	w20, #0x1                   	// #1
  4034c0:	stur	x8, [x29, #-32]
  4034c4:	b	403518 <ferror@plt+0x18c8>
  4034c8:	tbz	w19, #0, 403df4 <ferror@plt+0x21a4>
  4034cc:	mov	w8, #0x1                   	// #1
  4034d0:	stur	x8, [x29, #-32]
  4034d4:	adrp	x8, 408000 <ferror@plt+0x63b0>
  4034d8:	add	x8, x8, #0xe84
  4034dc:	mov	x20, xzr
  4034e0:	mov	w4, #0x5                   	// #5
  4034e4:	stur	x8, [x29, #-64]
  4034e8:	mov	w9, #0x1                   	// #1
  4034ec:	b	403514 <ferror@plt+0x18c4>
  4034f0:	tbz	w19, #0, 403e28 <ferror@plt+0x21d8>
  4034f4:	mov	w9, #0x1                   	// #1
  4034f8:	stur	x9, [x29, #-32]
  4034fc:	adrp	x9, 408000 <ferror@plt+0x63b0>
  403500:	add	x9, x9, #0xe88
  403504:	mov	x20, xzr
  403508:	mov	w4, #0x2                   	// #2
  40350c:	stur	x9, [x29, #-64]
  403510:	mov	w9, w8
  403514:	mov	w16, #0x1                   	// #1
  403518:	mov	w15, w9
  40351c:	ldp	x8, x9, [x29, #-40]
  403520:	eor	w17, w16, #0x1
  403524:	stur	w17, [x29, #-68]
  403528:	mov	x23, xzr
  40352c:	cmp	x8, #0x0
  403530:	cset	w8, eq  // eq = none
  403534:	cmp	x9, #0x0
  403538:	cset	w9, ne  // ne = any
  40353c:	cmp	w4, #0x2
  403540:	cset	w10, ne  // ne = any
  403544:	and	w13, w10, w15
  403548:	and	w12, w9, w16
  40354c:	orr	w10, w10, w17
  403550:	and	w17, w9, w13
  403554:	orr	w9, w13, w16
  403558:	eor	w9, w9, #0x1
  40355c:	cset	w11, eq  // eq = none
  403560:	orr	w8, w8, w9
  403564:	and	w12, w15, w12
  403568:	str	w10, [sp, #84]
  40356c:	and	w10, w11, w16
  403570:	stur	w8, [x29, #-24]
  403574:	eor	w8, w15, #0x1
  403578:	str	w12, [sp, #56]
  40357c:	str	w10, [sp, #76]
  403580:	stur	w15, [x29, #-72]
  403584:	str	w8, [sp, #60]
  403588:	stp	w16, w4, [x29, #-48]
  40358c:	stur	w17, [x29, #-52]
  403590:	cmn	x28, #0x1
  403594:	b.eq	4035a4 <ferror@plt+0x1954>  // b.none
  403598:	cmp	x23, x28
  40359c:	b.ne	4035ac <ferror@plt+0x195c>  // b.any
  4035a0:	b	403d84 <ferror@plt+0x2134>
  4035a4:	ldrb	w8, [x24, x23]
  4035a8:	cbz	w8, 403d8c <ferror@plt+0x213c>
  4035ac:	cbz	w17, 4035ec <ferror@plt+0x199c>
  4035b0:	ldur	x8, [x29, #-32]
  4035b4:	cmp	x8, #0x2
  4035b8:	add	x19, x23, x8
  4035bc:	b.cc	4035e4 <ferror@plt+0x1994>  // b.lo, b.ul, b.last
  4035c0:	cmn	x28, #0x1
  4035c4:	b.ne	4035e4 <ferror@plt+0x1994>  // b.any
  4035c8:	mov	x0, x24
  4035cc:	mov	w26, w14
  4035d0:	bl	401850 <strlen@plt>
  4035d4:	ldp	w17, w16, [x29, #-52]
  4035d8:	ldur	w4, [x29, #-44]
  4035dc:	mov	w14, w26
  4035e0:	mov	x28, x0
  4035e4:	cmp	x19, x28
  4035e8:	b.ls	4035f4 <ferror@plt+0x19a4>  // b.plast
  4035ec:	mov	w27, wzr
  4035f0:	b	40362c <ferror@plt+0x19dc>
  4035f4:	ldur	x1, [x29, #-64]
  4035f8:	ldur	x2, [x29, #-32]
  4035fc:	add	x0, x24, x23
  403600:	mov	w19, w14
  403604:	bl	4019f0 <bcmp@plt>
  403608:	ldur	w9, [x29, #-68]
  40360c:	cmp	w0, #0x0
  403610:	cset	w8, ne  // ne = any
  403614:	cset	w27, eq  // eq = none
  403618:	orr	w8, w8, w9
  40361c:	tbz	w8, #0, 403e60 <ferror@plt+0x2210>
  403620:	ldp	w16, w4, [x29, #-48]
  403624:	ldur	w17, [x29, #-52]
  403628:	mov	w14, w19
  40362c:	ldrb	w19, [x24, x23]
  403630:	cmp	w19, #0x7e
  403634:	b.hi	403874 <ferror@plt+0x1c24>  // b.pmore
  403638:	adrp	x13, 408000 <ferror@plt+0x63b0>
  40363c:	add	x13, x13, #0xd33
  403640:	adr	x12, 403664 <ferror@plt+0x1a14>
  403644:	ldrb	w9, [x13, x19]
  403648:	add	x12, x12, x9, lsl #2
  40364c:	mov	w10, wzr
  403650:	mov	w8, wzr
  403654:	mov	w26, #0x1                   	// #1
  403658:	mov	w11, #0x6e                  	// #110
  40365c:	mov	w9, #0x61                  	// #97
  403660:	br	x12
  403664:	ldur	w9, [x29, #-24]
  403668:	tbnz	w9, #0, 403688 <ferror@plt+0x1a38>
  40366c:	ldur	x10, [x29, #-40]
  403670:	lsr	w9, w19, #5
  403674:	ldr	w9, [x10, w9, uxtw #2]
  403678:	lsr	w9, w9, w19
  40367c:	tbz	w9, #0, 403688 <ferror@plt+0x1a38>
  403680:	mov	w9, w19
  403684:	b	403690 <ferror@plt+0x1a40>
  403688:	mov	w9, w19
  40368c:	cbz	w27, 4038d8 <ferror@plt+0x1c88>
  403690:	tbnz	w16, #0, 403e38 <ferror@plt+0x21e8>
  403694:	cmp	w4, #0x2
  403698:	cset	w8, ne  // ne = any
  40369c:	orr	w8, w8, w14
  4036a0:	tbnz	w8, #0, 4036e4 <ferror@plt+0x1a94>
  4036a4:	cmp	x20, x22
  4036a8:	b.cs	4036b4 <ferror@plt+0x1a64>  // b.hs, b.nlast
  4036ac:	mov	w8, #0x27                  	// #39
  4036b0:	strb	w8, [x21, x20]
  4036b4:	add	x8, x20, #0x1
  4036b8:	cmp	x8, x22
  4036bc:	b.cs	4036c8 <ferror@plt+0x1a78>  // b.hs, b.nlast
  4036c0:	mov	w10, #0x24                  	// #36
  4036c4:	strb	w10, [x21, x8]
  4036c8:	add	x8, x20, #0x2
  4036cc:	cmp	x8, x22
  4036d0:	b.cs	4036dc <ferror@plt+0x1a8c>  // b.hs, b.nlast
  4036d4:	mov	w10, #0x27                  	// #39
  4036d8:	strb	w10, [x21, x8]
  4036dc:	add	x20, x20, #0x3
  4036e0:	mov	w14, #0x1                   	// #1
  4036e4:	cmp	x20, x22
  4036e8:	b.cs	4036f4 <ferror@plt+0x1aa4>  // b.hs, b.nlast
  4036ec:	mov	w8, #0x5c                  	// #92
  4036f0:	strb	w8, [x21, x20]
  4036f4:	add	x20, x20, #0x1
  4036f8:	cmp	x20, x22
  4036fc:	b.cs	403704 <ferror@plt+0x1ab4>  // b.hs, b.nlast
  403700:	strb	w9, [x21, x20]
  403704:	add	x20, x20, #0x1
  403708:	and	w25, w25, w26
  40370c:	add	x23, x23, #0x1
  403710:	cmn	x28, #0x1
  403714:	b.ne	403598 <ferror@plt+0x1948>  // b.any
  403718:	b	4035a4 <ferror@plt+0x1954>
  40371c:	cmp	x28, #0x1
  403720:	b.eq	403744 <ferror@plt+0x1af4>  // b.none
  403724:	cmn	x28, #0x1
  403728:	b.ne	403748 <ferror@plt+0x1af8>  // b.any
  40372c:	ldrb	w8, [x24, #1]
  403730:	cbz	w8, 403744 <ferror@plt+0x1af4>
  403734:	mov	w8, wzr
  403738:	mov	w26, wzr
  40373c:	mov	x28, #0xffffffffffffffff    	// #-1
  403740:	b	403664 <ferror@plt+0x1a14>
  403744:	cbz	x23, 403754 <ferror@plt+0x1b04>
  403748:	mov	w8, wzr
  40374c:	mov	w26, wzr
  403750:	b	403664 <ferror@plt+0x1a14>
  403754:	mov	w10, #0x1                   	// #1
  403758:	cmp	w4, #0x2
  40375c:	b.ne	403764 <ferror@plt+0x1b14>  // b.any
  403760:	tbnz	w16, #0, 403e38 <ferror@plt+0x21e8>
  403764:	mov	w8, wzr
  403768:	mov	w26, w10
  40376c:	b	403664 <ferror@plt+0x1a14>
  403770:	cmp	w4, #0x2
  403774:	b.ne	4038c0 <ferror@plt+0x1c70>  // b.any
  403778:	tbz	w16, #0, 4038cc <ferror@plt+0x1c7c>
  40377c:	b	403e38 <ferror@plt+0x21e8>
  403780:	mov	w9, #0x66                  	// #102
  403784:	b	40391c <ferror@plt+0x1ccc>
  403788:	mov	w11, #0x74                  	// #116
  40378c:	b	40379c <ferror@plt+0x1b4c>
  403790:	mov	w9, #0x62                  	// #98
  403794:	b	40391c <ferror@plt+0x1ccc>
  403798:	mov	w11, #0x72                  	// #114
  40379c:	ldr	w8, [sp, #84]
  4037a0:	mov	w9, w11
  4037a4:	tbnz	w8, #0, 40391c <ferror@plt+0x1ccc>
  4037a8:	b	403e38 <ferror@plt+0x21e8>
  4037ac:	ldur	w8, [x29, #-72]
  4037b0:	tbz	w8, #0, 403930 <ferror@plt+0x1ce0>
  4037b4:	cmp	w4, #0x2
  4037b8:	tbnz	w16, #0, 403f50 <ferror@plt+0x2300>
  4037bc:	cset	w8, ne  // ne = any
  4037c0:	orr	w8, w8, w14
  4037c4:	tbz	w8, #0, 403c60 <ferror@plt+0x2010>
  4037c8:	mov	x8, x20
  4037cc:	cmp	x8, x22
  4037d0:	b.cc	403ca8 <ferror@plt+0x2058>  // b.lo, b.ul, b.last
  4037d4:	b	403cb0 <ferror@plt+0x2060>
  4037d8:	cmp	w4, #0x5
  4037dc:	b.eq	403a5c <ferror@plt+0x1e0c>  // b.none
  4037e0:	cmp	w4, #0x2
  4037e4:	b.ne	403b0c <ferror@plt+0x1ebc>  // b.any
  4037e8:	tbz	w16, #0, 403b0c <ferror@plt+0x1ebc>
  4037ec:	b	403e38 <ferror@plt+0x21e8>
  4037f0:	mov	w9, #0x76                  	// #118
  4037f4:	b	40391c <ferror@plt+0x1ccc>
  4037f8:	cmp	w4, #0x2
  4037fc:	b.ne	403940 <ferror@plt+0x1cf0>  // b.any
  403800:	tbnz	w16, #0, 403e38 <ferror@plt+0x21e8>
  403804:	ldr	x10, [sp, #64]
  403808:	cmp	x22, #0x0
  40380c:	cset	w8, eq  // eq = none
  403810:	cmp	x10, #0x0
  403814:	cset	w9, ne  // ne = any
  403818:	orr	w8, w9, w8
  40381c:	cmp	w8, #0x0
  403820:	csel	x10, x10, x22, ne  // ne = any
  403824:	csel	x22, x22, xzr, ne  // ne = any
  403828:	cmp	x20, x22
  40382c:	str	x10, [sp, #64]
  403830:	b.cs	40383c <ferror@plt+0x1bec>  // b.hs, b.nlast
  403834:	mov	w8, #0x27                  	// #39
  403838:	strb	w8, [x21, x20]
  40383c:	add	x8, x20, #0x1
  403840:	cmp	x8, x22
  403844:	b.cs	403850 <ferror@plt+0x1c00>  // b.hs, b.nlast
  403848:	mov	w9, #0x5c                  	// #92
  40384c:	strb	w9, [x21, x8]
  403850:	add	x8, x20, #0x2
  403854:	cmp	x8, x22
  403858:	b.cs	403864 <ferror@plt+0x1c14>  // b.hs, b.nlast
  40385c:	mov	w9, #0x27                  	// #39
  403860:	strb	w9, [x21, x8]
  403864:	mov	w14, wzr
  403868:	mov	w8, wzr
  40386c:	add	x20, x20, #0x3
  403870:	b	403944 <ferror@plt+0x1cf4>
  403874:	ldr	x8, [sp, #48]
  403878:	str	w14, [sp, #28]
  40387c:	cmp	x8, #0x1
  403880:	b.ne	403958 <ferror@plt+0x1d08>  // b.any
  403884:	bl	401ac0 <__ctype_b_loc@plt>
  403888:	ldr	x8, [x0]
  40388c:	mov	w11, #0x1                   	// #1
  403890:	ldrh	w8, [x8, x19, lsl #1]
  403894:	ubfx	w26, w8, #14, #1
  403898:	ldr	w8, [sp, #60]
  40389c:	ldp	w16, w4, [x29, #-48]
  4038a0:	ldr	w14, [sp, #28]
  4038a4:	ldur	w17, [x29, #-52]
  4038a8:	cmp	x11, #0x1
  4038ac:	orr	w8, w26, w8
  4038b0:	b.hi	403b1c <ferror@plt+0x1ecc>  // b.pmore
  4038b4:	tbz	w8, #0, 403b1c <ferror@plt+0x1ecc>
  4038b8:	mov	w8, wzr
  4038bc:	b	403664 <ferror@plt+0x1a14>
  4038c0:	ldr	w8, [sp, #56]
  4038c4:	mov	w9, #0x5c                  	// #92
  4038c8:	tbz	w8, #0, 40391c <ferror@plt+0x1ccc>
  4038cc:	mov	w8, wzr
  4038d0:	mov	w26, wzr
  4038d4:	mov	w19, #0x5c                  	// #92
  4038d8:	tbnz	w8, #0, 40390c <ferror@plt+0x1cbc>
  4038dc:	tbz	w14, #0, 40390c <ferror@plt+0x1cbc>
  4038e0:	cmp	x20, x22
  4038e4:	b.cs	4038f0 <ferror@plt+0x1ca0>  // b.hs, b.nlast
  4038e8:	mov	w8, #0x27                  	// #39
  4038ec:	strb	w8, [x21, x20]
  4038f0:	add	x8, x20, #0x1
  4038f4:	cmp	x8, x22
  4038f8:	b.cs	403904 <ferror@plt+0x1cb4>  // b.hs, b.nlast
  4038fc:	mov	w9, #0x27                  	// #39
  403900:	strb	w9, [x21, x8]
  403904:	mov	w14, wzr
  403908:	add	x20, x20, #0x2
  40390c:	mov	w9, w19
  403910:	cmp	x20, x22
  403914:	b.cc	403700 <ferror@plt+0x1ab0>  // b.lo, b.ul, b.last
  403918:	b	403704 <ferror@plt+0x1ab4>
  40391c:	ldur	w10, [x29, #-72]
  403920:	mov	w8, wzr
  403924:	mov	w26, wzr
  403928:	tbz	w10, #0, 403664 <ferror@plt+0x1a14>
  40392c:	b	403690 <ferror@plt+0x1a40>
  403930:	ldr	w8, [sp, #80]
  403934:	tbnz	w8, #0, 40370c <ferror@plt+0x1abc>
  403938:	mov	w19, wzr
  40393c:	b	403748 <ferror@plt+0x1af8>
  403940:	mov	w8, wzr
  403944:	mov	w9, #0x1                   	// #1
  403948:	mov	w19, #0x27                  	// #39
  40394c:	str	w9, [sp, #72]
  403950:	mov	w26, #0x1                   	// #1
  403954:	b	403664 <ferror@plt+0x1a14>
  403958:	cmn	x28, #0x1
  40395c:	stur	xzr, [x29, #-16]
  403960:	b.ne	403970 <ferror@plt+0x1d20>  // b.any
  403964:	mov	x0, x24
  403968:	bl	401850 <strlen@plt>
  40396c:	mov	x28, x0
  403970:	ldr	x8, [sp, #96]
  403974:	mov	x11, xzr
  403978:	mov	w26, #0x1                   	// #1
  40397c:	str	x21, [sp, #32]
  403980:	add	x8, x8, x23
  403984:	str	x8, [sp, #16]
  403988:	b	4039c0 <ferror@plt+0x1d70>
  40398c:	ldur	w0, [x29, #-20]
  403990:	bl	401c00 <iswprint@plt>
  403994:	ldr	x21, [sp, #40]
  403998:	cmp	w0, #0x0
  40399c:	cset	w8, ne  // ne = any
  4039a0:	sub	x0, x29, #0x10
  4039a4:	and	w26, w26, w8
  4039a8:	add	x21, x24, x21
  4039ac:	bl	401a60 <mbsinit@plt>
  4039b0:	mov	x11, x21
  4039b4:	ldr	x21, [sp, #32]
  4039b8:	ldur	x24, [x29, #-80]
  4039bc:	cbnz	w0, 403898 <ferror@plt+0x1c48>
  4039c0:	add	x21, x11, x23
  4039c4:	add	x1, x24, x21
  4039c8:	sub	x2, x28, x21
  4039cc:	sub	x0, x29, #0x14
  4039d0:	sub	x3, x29, #0x10
  4039d4:	str	x11, [sp, #40]
  4039d8:	bl	406e08 <ferror@plt+0x51b8>
  4039dc:	cbz	x0, 403d64 <ferror@plt+0x2114>
  4039e0:	mov	x24, x0
  4039e4:	cmn	x0, #0x1
  4039e8:	b.eq	403d60 <ferror@plt+0x2110>  // b.none
  4039ec:	cmn	x24, #0x2
  4039f0:	b.eq	403d24 <ferror@plt+0x20d4>  // b.none
  4039f4:	ldr	w9, [sp, #76]
  4039f8:	ldr	x21, [sp, #32]
  4039fc:	cmp	x24, #0x2
  403a00:	cset	w8, cc  // cc = lo, ul, last
  403a04:	eor	w9, w9, #0x1
  403a08:	mov	x12, #0x2b                  	// #43
  403a0c:	orr	w8, w9, w8
  403a10:	mov	w11, #0x1                   	// #1
  403a14:	movk	x12, #0x2, lsl #32
  403a18:	tbnz	w8, #0, 40398c <ferror@plt+0x1d3c>
  403a1c:	ldr	x9, [sp, #40]
  403a20:	ldr	x10, [sp, #16]
  403a24:	sub	x8, x24, #0x1
  403a28:	add	x9, x10, x9
  403a2c:	b	403a3c <ferror@plt+0x1dec>
  403a30:	subs	x8, x8, #0x1
  403a34:	add	x9, x9, #0x1
  403a38:	b.eq	40398c <ferror@plt+0x1d3c>  // b.none
  403a3c:	ldrb	w10, [x9]
  403a40:	sub	w10, w10, #0x5b
  403a44:	cmp	w10, #0x21
  403a48:	b.hi	403a30 <ferror@plt+0x1de0>  // b.pmore
  403a4c:	lsl	x10, x11, x10
  403a50:	tst	x10, x12
  403a54:	b.eq	403a30 <ferror@plt+0x1de0>  // b.none
  403a58:	b	403e6c <ferror@plt+0x221c>
  403a5c:	ldr	w8, [sp, #80]
  403a60:	tbz	w8, #2, 403b0c <ferror@plt+0x1ebc>
  403a64:	add	x9, x23, #0x2
  403a68:	cmp	x9, x28
  403a6c:	b.cs	403b0c <ferror@plt+0x1ebc>  // b.hs, b.nlast
  403a70:	add	x8, x23, x24
  403a74:	ldrb	w8, [x8, #1]
  403a78:	cmp	w8, #0x3f
  403a7c:	b.ne	403b0c <ferror@plt+0x1ebc>  // b.any
  403a80:	ldrb	w19, [x24, x9]
  403a84:	mov	w8, wzr
  403a88:	cmp	w19, #0x3e
  403a8c:	b.hi	403d78 <ferror@plt+0x2128>  // b.pmore
  403a90:	mov	w10, #0x1                   	// #1
  403a94:	mov	x11, #0xa38200000000        	// #179778741075968
  403a98:	lsl	x10, x10, x19
  403a9c:	movk	x11, #0x7000, lsl #48
  403aa0:	tst	x10, x11
  403aa4:	b.eq	403d78 <ferror@plt+0x2128>  // b.none
  403aa8:	tbnz	w16, #0, 403e38 <ferror@plt+0x21e8>
  403aac:	cmp	x20, x22
  403ab0:	b.cs	403abc <ferror@plt+0x1e6c>  // b.hs, b.nlast
  403ab4:	mov	w8, #0x3f                  	// #63
  403ab8:	strb	w8, [x21, x20]
  403abc:	add	x8, x20, #0x1
  403ac0:	cmp	x8, x22
  403ac4:	b.cs	403ad0 <ferror@plt+0x1e80>  // b.hs, b.nlast
  403ac8:	mov	w10, #0x22                  	// #34
  403acc:	strb	w10, [x21, x8]
  403ad0:	add	x8, x20, #0x2
  403ad4:	cmp	x8, x22
  403ad8:	b.cs	403ae4 <ferror@plt+0x1e94>  // b.hs, b.nlast
  403adc:	mov	w10, #0x22                  	// #34
  403ae0:	strb	w10, [x21, x8]
  403ae4:	add	x8, x20, #0x3
  403ae8:	cmp	x8, x22
  403aec:	b.cs	403af8 <ferror@plt+0x1ea8>  // b.hs, b.nlast
  403af0:	mov	w10, #0x3f                  	// #63
  403af4:	strb	w10, [x21, x8]
  403af8:	mov	w8, wzr
  403afc:	mov	w26, wzr
  403b00:	add	x20, x20, #0x4
  403b04:	mov	x23, x9
  403b08:	b	403664 <ferror@plt+0x1a14>
  403b0c:	mov	w8, wzr
  403b10:	mov	w26, wzr
  403b14:	mov	w19, #0x3f                  	// #63
  403b18:	b	403664 <ferror@plt+0x1a14>
  403b1c:	mov	w10, wzr
  403b20:	add	x9, x11, x23
  403b24:	b	403b38 <ferror@plt+0x1ee8>
  403b28:	ldr	x12, [sp, #96]
  403b2c:	add	x20, x20, #0x1
  403b30:	ldrb	w19, [x12, x23]
  403b34:	mov	x23, x11
  403b38:	tbz	w8, #0, 403b5c <ferror@plt+0x1f0c>
  403b3c:	tbz	w27, #0, 403c08 <ferror@plt+0x1fb8>
  403b40:	cmp	x20, x22
  403b44:	b.cs	403b50 <ferror@plt+0x1f00>  // b.hs, b.nlast
  403b48:	mov	w11, #0x5c                  	// #92
  403b4c:	strb	w11, [x21, x20]
  403b50:	mov	w27, wzr
  403b54:	add	x20, x20, #0x1
  403b58:	b	403c0c <ferror@plt+0x1fbc>
  403b5c:	tbnz	w16, #0, 403e38 <ferror@plt+0x21e8>
  403b60:	cmp	w4, #0x2
  403b64:	cset	w10, ne  // ne = any
  403b68:	orr	w10, w10, w14
  403b6c:	tbnz	w10, #0, 403bb0 <ferror@plt+0x1f60>
  403b70:	cmp	x20, x22
  403b74:	b.cs	403b80 <ferror@plt+0x1f30>  // b.hs, b.nlast
  403b78:	mov	w10, #0x27                  	// #39
  403b7c:	strb	w10, [x21, x20]
  403b80:	add	x10, x20, #0x1
  403b84:	cmp	x10, x22
  403b88:	b.cs	403b94 <ferror@plt+0x1f44>  // b.hs, b.nlast
  403b8c:	mov	w11, #0x24                  	// #36
  403b90:	strb	w11, [x21, x10]
  403b94:	add	x10, x20, #0x2
  403b98:	cmp	x10, x22
  403b9c:	b.cs	403ba8 <ferror@plt+0x1f58>  // b.hs, b.nlast
  403ba0:	mov	w11, #0x27                  	// #39
  403ba4:	strb	w11, [x21, x10]
  403ba8:	add	x20, x20, #0x3
  403bac:	mov	w14, #0x1                   	// #1
  403bb0:	cmp	x20, x22
  403bb4:	b.cs	403bc0 <ferror@plt+0x1f70>  // b.hs, b.nlast
  403bb8:	mov	w10, #0x5c                  	// #92
  403bbc:	strb	w10, [x21, x20]
  403bc0:	add	x10, x20, #0x1
  403bc4:	cmp	x10, x22
  403bc8:	b.cs	403bd8 <ferror@plt+0x1f88>  // b.hs, b.nlast
  403bcc:	mov	w11, #0x30                  	// #48
  403bd0:	bfxil	w11, w19, #6, #2
  403bd4:	strb	w11, [x21, x10]
  403bd8:	add	x10, x20, #0x2
  403bdc:	cmp	x10, x22
  403be0:	b.cs	403bf0 <ferror@plt+0x1fa0>  // b.hs, b.nlast
  403be4:	mov	w11, #0x30                  	// #48
  403be8:	bfxil	w11, w19, #3, #3
  403bec:	strb	w11, [x21, x10]
  403bf0:	mov	w11, #0x30                  	// #48
  403bf4:	bfxil	w11, w19, #0, #3
  403bf8:	add	x20, x20, #0x3
  403bfc:	mov	w10, #0x1                   	// #1
  403c00:	mov	w19, w11
  403c04:	b	403c0c <ferror@plt+0x1fbc>
  403c08:	mov	w27, wzr
  403c0c:	add	x11, x23, #0x1
  403c10:	cmp	x9, x11
  403c14:	b.ls	403d18 <ferror@plt+0x20c8>  // b.plast
  403c18:	and	w12, w10, #0x1
  403c1c:	orn	w12, w12, w14
  403c20:	tbnz	w12, #0, 403c50 <ferror@plt+0x2000>
  403c24:	cmp	x20, x22
  403c28:	b.cs	403c34 <ferror@plt+0x1fe4>  // b.hs, b.nlast
  403c2c:	mov	w12, #0x27                  	// #39
  403c30:	strb	w12, [x21, x20]
  403c34:	add	x12, x20, #0x1
  403c38:	cmp	x12, x22
  403c3c:	b.cs	403c48 <ferror@plt+0x1ff8>  // b.hs, b.nlast
  403c40:	mov	w13, #0x27                  	// #39
  403c44:	strb	w13, [x21, x12]
  403c48:	mov	w14, wzr
  403c4c:	add	x20, x20, #0x2
  403c50:	cmp	x20, x22
  403c54:	b.cs	403b28 <ferror@plt+0x1ed8>  // b.hs, b.nlast
  403c58:	strb	w19, [x21, x20]
  403c5c:	b	403b28 <ferror@plt+0x1ed8>
  403c60:	cmp	x20, x22
  403c64:	b.cs	403c70 <ferror@plt+0x2020>  // b.hs, b.nlast
  403c68:	mov	w8, #0x27                  	// #39
  403c6c:	strb	w8, [x21, x20]
  403c70:	add	x8, x20, #0x1
  403c74:	cmp	x8, x22
  403c78:	b.cs	403c84 <ferror@plt+0x2034>  // b.hs, b.nlast
  403c7c:	mov	w9, #0x24                  	// #36
  403c80:	strb	w9, [x21, x8]
  403c84:	add	x8, x20, #0x2
  403c88:	cmp	x8, x22
  403c8c:	b.cs	403c98 <ferror@plt+0x2048>  // b.hs, b.nlast
  403c90:	mov	w9, #0x27                  	// #39
  403c94:	strb	w9, [x21, x8]
  403c98:	add	x8, x20, #0x3
  403c9c:	mov	w14, #0x1                   	// #1
  403ca0:	cmp	x8, x22
  403ca4:	b.cs	403cb0 <ferror@plt+0x2060>  // b.hs, b.nlast
  403ca8:	mov	w9, #0x5c                  	// #92
  403cac:	strb	w9, [x21, x8]
  403cb0:	cmp	w4, #0x2
  403cb4:	add	x20, x8, #0x1
  403cb8:	b.eq	403d08 <ferror@plt+0x20b8>  // b.none
  403cbc:	add	x9, x23, #0x1
  403cc0:	cmp	x9, x28
  403cc4:	b.cs	403d08 <ferror@plt+0x20b8>  // b.hs, b.nlast
  403cc8:	ldrb	w9, [x24, x9]
  403ccc:	sub	w9, w9, #0x30
  403cd0:	cmp	w9, #0x9
  403cd4:	b.hi	403d08 <ferror@plt+0x20b8>  // b.pmore
  403cd8:	cmp	x20, x22
  403cdc:	b.cs	403ce8 <ferror@plt+0x2098>  // b.hs, b.nlast
  403ce0:	mov	w9, #0x30                  	// #48
  403ce4:	strb	w9, [x21, x20]
  403ce8:	add	x9, x8, #0x2
  403cec:	cmp	x9, x22
  403cf0:	b.cs	403cfc <ferror@plt+0x20ac>  // b.hs, b.nlast
  403cf4:	mov	w10, #0x30                  	// #48
  403cf8:	strb	w10, [x21, x9]
  403cfc:	mov	w26, wzr
  403d00:	add	x20, x8, #0x3
  403d04:	b	403d0c <ferror@plt+0x20bc>
  403d08:	mov	w26, wzr
  403d0c:	mov	w8, #0x1                   	// #1
  403d10:	mov	w19, #0x30                  	// #48
  403d14:	b	403664 <ferror@plt+0x1a14>
  403d18:	and	w8, w10, #0x1
  403d1c:	tbz	w8, #0, 4038dc <ferror@plt+0x1c8c>
  403d20:	b	40390c <ferror@plt+0x1cbc>
  403d24:	cmp	x28, x21
  403d28:	b.ls	403d60 <ferror@plt+0x2110>  // b.plast
  403d2c:	ldur	x24, [x29, #-80]
  403d30:	ldp	x21, x11, [sp, #32]
  403d34:	sub	x8, x28, x23
  403d38:	add	x9, x24, x23
  403d3c:	ldrb	w10, [x9, x11]
  403d40:	cbz	w10, 403d70 <ferror@plt+0x2120>
  403d44:	add	x11, x11, #0x1
  403d48:	add	x10, x23, x11
  403d4c:	cmp	x10, x28
  403d50:	b.cc	403d3c <ferror@plt+0x20ec>  // b.lo, b.ul, b.last
  403d54:	mov	w26, wzr
  403d58:	mov	x11, x8
  403d5c:	b	403898 <ferror@plt+0x1c48>
  403d60:	mov	w26, wzr
  403d64:	ldp	x21, x11, [sp, #32]
  403d68:	ldur	x24, [x29, #-80]
  403d6c:	b	403898 <ferror@plt+0x1c48>
  403d70:	mov	w26, wzr
  403d74:	b	403898 <ferror@plt+0x1c48>
  403d78:	mov	w19, #0x3f                  	// #63
  403d7c:	mov	w26, w8
  403d80:	b	403664 <ferror@plt+0x1a14>
  403d84:	mov	x28, x23
  403d88:	b	403d90 <ferror@plt+0x2140>
  403d8c:	mov	x28, #0xffffffffffffffff    	// #-1
  403d90:	cmp	w4, #0x2
  403d94:	ldur	w10, [x29, #-72]
  403d98:	cset	w8, eq  // eq = none
  403d9c:	cmp	x20, #0x0
  403da0:	cset	w9, eq  // eq = none
  403da4:	and	w8, w8, w9
  403da8:	and	w8, w16, w8
  403dac:	tbnz	w8, #0, 403e3c <ferror@plt+0x21ec>
  403db0:	cmp	w4, #0x2
  403db4:	cset	w8, ne  // ne = any
  403db8:	orr	w8, w16, w8
  403dbc:	tbnz	w8, #0, 403f08 <ferror@plt+0x22b8>
  403dc0:	ldr	w8, [sp, #72]
  403dc4:	eor	w8, w8, #0x1
  403dc8:	tbnz	w8, #0, 403f08 <ferror@plt+0x22b8>
  403dcc:	tbnz	w25, #0, 403ed8 <ferror@plt+0x2288>
  403dd0:	ldr	x24, [sp, #64]
  403dd4:	mov	w19, wzr
  403dd8:	cbz	x24, 403f04 <ferror@plt+0x22b4>
  403ddc:	mov	w4, #0x2                   	// #2
  403de0:	mov	w8, w10
  403de4:	mov	w25, w19
  403de8:	mov	w16, w19
  403dec:	cbz	x22, 40338c <ferror@plt+0x173c>
  403df0:	b	403f08 <ferror@plt+0x22b8>
  403df4:	mov	w16, wzr
  403df8:	cbz	x22, 403e04 <ferror@plt+0x21b4>
  403dfc:	mov	w8, #0x22                  	// #34
  403e00:	strb	w8, [x21]
  403e04:	adrp	x8, 408000 <ferror@plt+0x63b0>
  403e08:	add	x8, x8, #0xe84
  403e0c:	stur	x8, [x29, #-64]
  403e10:	mov	w8, #0x1                   	// #1
  403e14:	mov	w20, #0x1                   	// #1
  403e18:	mov	w4, #0x5                   	// #5
  403e1c:	stur	x8, [x29, #-32]
  403e20:	mov	w9, #0x1                   	// #1
  403e24:	b	403518 <ferror@plt+0x18c8>
  403e28:	mov	w9, #0x1                   	// #1
  403e2c:	mov	w16, wzr
  403e30:	cbnz	x22, 4034a0 <ferror@plt+0x1850>
  403e34:	b	4034a8 <ferror@plt+0x1858>
  403e38:	ldur	w10, [x29, #-72]
  403e3c:	tst	w10, #0x1
  403e40:	mov	w8, #0x2                   	// #2
  403e44:	mov	w9, #0x4                   	// #4
  403e48:	csel	w8, w9, w8, ne  // ne = any
  403e4c:	cmp	w4, #0x2
  403e50:	b.ne	403e58 <ferror@plt+0x2208>  // b.any
  403e54:	mov	w4, w8
  403e58:	ldr	x7, [sp, #88]
  403e5c:	b	403e88 <ferror@plt+0x2238>
  403e60:	ldr	x7, [sp, #88]
  403e64:	ldur	w4, [x29, #-44]
  403e68:	b	403e88 <ferror@plt+0x2238>
  403e6c:	ldur	w8, [x29, #-72]
  403e70:	ldr	x7, [sp, #88]
  403e74:	ldur	x24, [x29, #-80]
  403e78:	mov	w9, #0x4                   	// #4
  403e7c:	tst	w8, #0x1
  403e80:	mov	w8, #0x2                   	// #2
  403e84:	csel	w4, w9, w8, ne  // ne = any
  403e88:	ldr	w8, [sp, #80]
  403e8c:	mov	x0, x21
  403e90:	mov	x1, x22
  403e94:	mov	x2, x24
  403e98:	and	w5, w8, #0xfffffffd
  403e9c:	ldur	x8, [x29, #-88]
  403ea0:	mov	x3, x28
  403ea4:	mov	x6, xzr
  403ea8:	str	x8, [sp]
  403eac:	bl	403308 <ferror@plt+0x16b8>
  403eb0:	mov	x20, x0
  403eb4:	mov	x0, x20
  403eb8:	ldp	x20, x19, [sp, #272]
  403ebc:	ldp	x22, x21, [sp, #256]
  403ec0:	ldp	x24, x23, [sp, #240]
  403ec4:	ldp	x26, x25, [sp, #224]
  403ec8:	ldp	x28, x27, [sp, #208]
  403ecc:	ldp	x29, x30, [sp, #192]
  403ed0:	add	sp, sp, #0x120
  403ed4:	ret
  403ed8:	ldur	x8, [x29, #-88]
  403edc:	ldr	x1, [sp, #64]
  403ee0:	ldur	x2, [x29, #-80]
  403ee4:	ldr	w5, [sp, #80]
  403ee8:	ldur	x6, [x29, #-40]
  403eec:	ldr	x7, [sp, #88]
  403ef0:	mov	w4, #0x5                   	// #5
  403ef4:	str	x8, [sp]
  403ef8:	mov	x0, x21
  403efc:	mov	x3, x28
  403f00:	b	403eac <ferror@plt+0x225c>
  403f04:	mov	w16, w19
  403f08:	ldur	x8, [x29, #-64]
  403f0c:	cbz	x8, 403f40 <ferror@plt+0x22f0>
  403f10:	tbnz	w16, #0, 403f40 <ferror@plt+0x22f0>
  403f14:	ldrb	w9, [x8]
  403f18:	cbz	w9, 403f40 <ferror@plt+0x22f0>
  403f1c:	add	x8, x8, #0x1
  403f20:	b	403f30 <ferror@plt+0x22e0>
  403f24:	ldrb	w9, [x8], #1
  403f28:	add	x20, x20, #0x1
  403f2c:	cbz	w9, 403f40 <ferror@plt+0x22f0>
  403f30:	cmp	x20, x22
  403f34:	b.cs	403f24 <ferror@plt+0x22d4>  // b.hs, b.nlast
  403f38:	strb	w9, [x21, x20]
  403f3c:	b	403f24 <ferror@plt+0x22d4>
  403f40:	cmp	x20, x22
  403f44:	b.cs	403eb4 <ferror@plt+0x2264>  // b.hs, b.nlast
  403f48:	strb	wzr, [x21, x20]
  403f4c:	b	403eb4 <ferror@plt+0x2264>
  403f50:	b.ne	403e58 <ferror@plt+0x2208>  // b.any
  403f54:	mov	w4, #0x4                   	// #4
  403f58:	b	403e58 <ferror@plt+0x2208>
  403f5c:	bl	401a40 <abort@plt>
  403f60:	sub	sp, sp, #0x60
  403f64:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  403f68:	add	x8, x8, #0x300
  403f6c:	cmp	x2, #0x0
  403f70:	stp	x29, x30, [sp, #16]
  403f74:	stp	x26, x25, [sp, #32]
  403f78:	stp	x24, x23, [sp, #48]
  403f7c:	stp	x22, x21, [sp, #64]
  403f80:	stp	x20, x19, [sp, #80]
  403f84:	add	x29, sp, #0x10
  403f88:	mov	x19, x1
  403f8c:	mov	x20, x0
  403f90:	csel	x25, x8, x2, eq  // eq = none
  403f94:	bl	401c20 <__errno_location@plt>
  403f98:	ldp	w4, w8, [x25]
  403f9c:	ldp	x7, x9, [x25, #40]
  403fa0:	ldr	w26, [x0]
  403fa4:	add	x23, x25, #0x8
  403fa8:	orr	w22, w8, #0x1
  403fac:	mov	x21, x0
  403fb0:	mov	x0, xzr
  403fb4:	mov	x1, xzr
  403fb8:	mov	x2, x20
  403fbc:	mov	x3, x19
  403fc0:	mov	w5, w22
  403fc4:	mov	x6, x23
  403fc8:	str	x9, [sp]
  403fcc:	bl	403308 <ferror@plt+0x16b8>
  403fd0:	add	x24, x0, #0x1
  403fd4:	mov	x0, x24
  403fd8:	bl	4060a0 <ferror@plt+0x4450>
  403fdc:	ldr	w4, [x25]
  403fe0:	ldp	x7, x8, [x25, #40]
  403fe4:	mov	x1, x24
  403fe8:	mov	x2, x20
  403fec:	mov	x3, x19
  403ff0:	mov	w5, w22
  403ff4:	mov	x6, x23
  403ff8:	mov	x25, x0
  403ffc:	str	x8, [sp]
  404000:	bl	403308 <ferror@plt+0x16b8>
  404004:	str	w26, [x21]
  404008:	mov	x0, x25
  40400c:	ldp	x20, x19, [sp, #80]
  404010:	ldp	x22, x21, [sp, #64]
  404014:	ldp	x24, x23, [sp, #48]
  404018:	ldp	x26, x25, [sp, #32]
  40401c:	ldp	x29, x30, [sp, #16]
  404020:	add	sp, sp, #0x60
  404024:	ret
  404028:	sub	sp, sp, #0x70
  40402c:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  404030:	add	x8, x8, #0x300
  404034:	cmp	x3, #0x0
  404038:	stp	x29, x30, [sp, #16]
  40403c:	stp	x28, x27, [sp, #32]
  404040:	stp	x26, x25, [sp, #48]
  404044:	stp	x24, x23, [sp, #64]
  404048:	stp	x22, x21, [sp, #80]
  40404c:	stp	x20, x19, [sp, #96]
  404050:	add	x29, sp, #0x10
  404054:	mov	x19, x2
  404058:	mov	x22, x1
  40405c:	mov	x23, x0
  404060:	csel	x21, x8, x3, eq  // eq = none
  404064:	bl	401c20 <__errno_location@plt>
  404068:	ldp	w4, w8, [x21]
  40406c:	cmp	x19, #0x0
  404070:	ldp	x7, x9, [x21, #40]
  404074:	ldr	w28, [x0]
  404078:	cset	w10, eq  // eq = none
  40407c:	orr	w25, w8, w10
  404080:	add	x26, x21, #0x8
  404084:	mov	x24, x0
  404088:	mov	x0, xzr
  40408c:	mov	x1, xzr
  404090:	mov	x2, x23
  404094:	mov	x3, x22
  404098:	mov	w5, w25
  40409c:	mov	x6, x26
  4040a0:	str	x9, [sp]
  4040a4:	bl	403308 <ferror@plt+0x16b8>
  4040a8:	add	x27, x0, #0x1
  4040ac:	mov	x20, x0
  4040b0:	mov	x0, x27
  4040b4:	bl	4060a0 <ferror@plt+0x4450>
  4040b8:	ldr	w4, [x21]
  4040bc:	ldp	x7, x8, [x21, #40]
  4040c0:	mov	x1, x27
  4040c4:	mov	x2, x23
  4040c8:	mov	x3, x22
  4040cc:	mov	w5, w25
  4040d0:	mov	x6, x26
  4040d4:	mov	x21, x0
  4040d8:	str	x8, [sp]
  4040dc:	bl	403308 <ferror@plt+0x16b8>
  4040e0:	str	w28, [x24]
  4040e4:	cbz	x19, 4040ec <ferror@plt+0x249c>
  4040e8:	str	x20, [x19]
  4040ec:	mov	x0, x21
  4040f0:	ldp	x20, x19, [sp, #96]
  4040f4:	ldp	x22, x21, [sp, #80]
  4040f8:	ldp	x24, x23, [sp, #64]
  4040fc:	ldp	x26, x25, [sp, #48]
  404100:	ldp	x28, x27, [sp, #32]
  404104:	ldp	x29, x30, [sp, #16]
  404108:	add	sp, sp, #0x70
  40410c:	ret
  404110:	stp	x29, x30, [sp, #-64]!
  404114:	stp	x20, x19, [sp, #48]
  404118:	adrp	x20, 41a000 <ferror@plt+0x183b0>
  40411c:	stp	x22, x21, [sp, #32]
  404120:	ldr	w8, [x20, #600]
  404124:	adrp	x21, 41a000 <ferror@plt+0x183b0>
  404128:	ldr	x19, [x21, #592]
  40412c:	str	x23, [sp, #16]
  404130:	cmp	w8, #0x2
  404134:	mov	x29, sp
  404138:	b.lt	40415c <ferror@plt+0x250c>  // b.tstop
  40413c:	add	x22, x19, #0x18
  404140:	mov	w23, #0x1                   	// #1
  404144:	ldr	x0, [x22], #16
  404148:	bl	401af0 <free@plt>
  40414c:	ldrsw	x8, [x20, #600]
  404150:	add	x23, x23, #0x1
  404154:	cmp	x23, x8
  404158:	b.lt	404144 <ferror@plt+0x24f4>  // b.tstop
  40415c:	ldr	x0, [x19, #8]
  404160:	adrp	x23, 41a000 <ferror@plt+0x183b0>
  404164:	add	x23, x23, #0x338
  404168:	adrp	x22, 41a000 <ferror@plt+0x183b0>
  40416c:	cmp	x0, x23
  404170:	add	x22, x22, #0x260
  404174:	b.eq	404184 <ferror@plt+0x2534>  // b.none
  404178:	bl	401af0 <free@plt>
  40417c:	mov	w8, #0x100                 	// #256
  404180:	stp	x8, x23, [x22]
  404184:	cmp	x19, x22
  404188:	b.eq	404198 <ferror@plt+0x2548>  // b.none
  40418c:	mov	x0, x19
  404190:	bl	401af0 <free@plt>
  404194:	str	x22, [x21, #592]
  404198:	mov	w8, #0x1                   	// #1
  40419c:	str	w8, [x20, #600]
  4041a0:	ldp	x20, x19, [sp, #48]
  4041a4:	ldp	x22, x21, [sp, #32]
  4041a8:	ldr	x23, [sp, #16]
  4041ac:	ldp	x29, x30, [sp], #64
  4041b0:	ret
  4041b4:	adrp	x3, 41a000 <ferror@plt+0x183b0>
  4041b8:	add	x3, x3, #0x300
  4041bc:	mov	x2, #0xffffffffffffffff    	// #-1
  4041c0:	b	4041c4 <ferror@plt+0x2574>
  4041c4:	sub	sp, sp, #0x80
  4041c8:	stp	x29, x30, [sp, #32]
  4041cc:	add	x29, sp, #0x20
  4041d0:	stp	x28, x27, [sp, #48]
  4041d4:	stp	x26, x25, [sp, #64]
  4041d8:	stp	x24, x23, [sp, #80]
  4041dc:	stp	x22, x21, [sp, #96]
  4041e0:	stp	x20, x19, [sp, #112]
  4041e4:	mov	x22, x3
  4041e8:	stur	x2, [x29, #-8]
  4041ec:	mov	x21, x1
  4041f0:	mov	w23, w0
  4041f4:	bl	401c20 <__errno_location@plt>
  4041f8:	tbnz	w23, #31, 404348 <ferror@plt+0x26f8>
  4041fc:	adrp	x25, 41a000 <ferror@plt+0x183b0>
  404200:	ldr	w8, [x25, #600]
  404204:	adrp	x28, 41a000 <ferror@plt+0x183b0>
  404208:	ldr	w20, [x0]
  40420c:	ldr	x27, [x28, #592]
  404210:	mov	x19, x0
  404214:	cmp	w8, w23
  404218:	b.gt	404284 <ferror@plt+0x2634>
  40421c:	mov	w8, #0x7fffffff            	// #2147483647
  404220:	cmp	w23, w8
  404224:	stur	w20, [x29, #-12]
  404228:	b.eq	40434c <ferror@plt+0x26fc>  // b.none
  40422c:	adrp	x20, 41a000 <ferror@plt+0x183b0>
  404230:	add	x20, x20, #0x260
  404234:	add	w26, w23, #0x1
  404238:	cmp	x27, x20
  40423c:	csel	x0, xzr, x27, eq  // eq = none
  404240:	sbfiz	x1, x26, #4, #32
  404244:	bl	406120 <ferror@plt+0x44d0>
  404248:	mov	x24, x0
  40424c:	cmp	x27, x20
  404250:	str	x0, [x28, #592]
  404254:	b.ne	404260 <ferror@plt+0x2610>  // b.any
  404258:	ldr	q0, [x20]
  40425c:	str	q0, [x24]
  404260:	ldrsw	x8, [x25, #600]
  404264:	mov	w1, wzr
  404268:	add	x0, x24, x8, lsl #4
  40426c:	sub	w8, w26, w8
  404270:	sbfiz	x2, x8, #4, #32
  404274:	bl	4019a0 <memset@plt>
  404278:	ldur	w20, [x29, #-12]
  40427c:	mov	x27, x24
  404280:	str	w26, [x25, #600]
  404284:	add	x28, x27, w23, uxtw #4
  404288:	mov	x27, x28
  40428c:	ldr	x26, [x28]
  404290:	ldr	x23, [x27, #8]!
  404294:	ldp	w4, w8, [x22]
  404298:	ldp	x7, x9, [x22, #40]
  40429c:	ldur	x3, [x29, #-8]
  4042a0:	add	x24, x22, #0x8
  4042a4:	orr	w25, w8, #0x1
  4042a8:	mov	x0, x23
  4042ac:	mov	x1, x26
  4042b0:	mov	x2, x21
  4042b4:	mov	w5, w25
  4042b8:	mov	x6, x24
  4042bc:	str	x9, [sp]
  4042c0:	bl	403308 <ferror@plt+0x16b8>
  4042c4:	cmp	x26, x0
  4042c8:	b.hi	404320 <ferror@plt+0x26d0>  // b.pmore
  4042cc:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4042d0:	add	x8, x8, #0x338
  4042d4:	add	x26, x0, #0x1
  4042d8:	cmp	x23, x8
  4042dc:	str	x26, [x28]
  4042e0:	b.eq	4042ec <ferror@plt+0x269c>  // b.none
  4042e4:	mov	x0, x23
  4042e8:	bl	401af0 <free@plt>
  4042ec:	mov	x0, x26
  4042f0:	bl	4060a0 <ferror@plt+0x4450>
  4042f4:	str	x0, [x27]
  4042f8:	ldr	w4, [x22]
  4042fc:	ldp	x7, x8, [x22, #40]
  404300:	ldur	x3, [x29, #-8]
  404304:	mov	x1, x26
  404308:	mov	x2, x21
  40430c:	mov	w5, w25
  404310:	mov	x6, x24
  404314:	mov	x23, x0
  404318:	str	x8, [sp]
  40431c:	bl	403308 <ferror@plt+0x16b8>
  404320:	str	w20, [x19]
  404324:	mov	x0, x23
  404328:	ldp	x20, x19, [sp, #112]
  40432c:	ldp	x22, x21, [sp, #96]
  404330:	ldp	x24, x23, [sp, #80]
  404334:	ldp	x26, x25, [sp, #64]
  404338:	ldp	x28, x27, [sp, #48]
  40433c:	ldp	x29, x30, [sp, #32]
  404340:	add	sp, sp, #0x80
  404344:	ret
  404348:	bl	401a40 <abort@plt>
  40434c:	bl	4063b4 <ferror@plt+0x4764>
  404350:	adrp	x3, 41a000 <ferror@plt+0x183b0>
  404354:	add	x3, x3, #0x300
  404358:	b	4041c4 <ferror@plt+0x2574>
  40435c:	adrp	x3, 41a000 <ferror@plt+0x183b0>
  404360:	add	x3, x3, #0x300
  404364:	mov	x2, #0xffffffffffffffff    	// #-1
  404368:	mov	x1, x0
  40436c:	mov	w0, wzr
  404370:	b	4041c4 <ferror@plt+0x2574>
  404374:	adrp	x3, 41a000 <ferror@plt+0x183b0>
  404378:	mov	x2, x1
  40437c:	add	x3, x3, #0x300
  404380:	mov	x1, x0
  404384:	mov	w0, wzr
  404388:	b	4041c4 <ferror@plt+0x2574>
  40438c:	sub	sp, sp, #0x50
  404390:	movi	v0.2d, #0x0
  404394:	cmp	w1, #0xa
  404398:	stp	x29, x30, [sp, #64]
  40439c:	add	x29, sp, #0x40
  4043a0:	str	xzr, [sp, #48]
  4043a4:	stp	q0, q0, [sp, #16]
  4043a8:	str	q0, [sp]
  4043ac:	b.eq	4043d4 <ferror@plt+0x2784>  // b.none
  4043b0:	mov	x8, x2
  4043b4:	str	w1, [sp]
  4043b8:	mov	x3, sp
  4043bc:	mov	x2, #0xffffffffffffffff    	// #-1
  4043c0:	mov	x1, x8
  4043c4:	bl	4041c4 <ferror@plt+0x2574>
  4043c8:	ldp	x29, x30, [sp, #64]
  4043cc:	add	sp, sp, #0x50
  4043d0:	ret
  4043d4:	bl	401a40 <abort@plt>
  4043d8:	sub	sp, sp, #0x50
  4043dc:	movi	v0.2d, #0x0
  4043e0:	cmp	w1, #0xa
  4043e4:	stp	x29, x30, [sp, #64]
  4043e8:	add	x29, sp, #0x40
  4043ec:	str	xzr, [sp, #48]
  4043f0:	stp	q0, q0, [sp, #16]
  4043f4:	str	q0, [sp]
  4043f8:	b.eq	404420 <ferror@plt+0x27d0>  // b.none
  4043fc:	mov	x8, x3
  404400:	str	w1, [sp]
  404404:	mov	x3, sp
  404408:	mov	x1, x2
  40440c:	mov	x2, x8
  404410:	bl	4041c4 <ferror@plt+0x2574>
  404414:	ldp	x29, x30, [sp, #64]
  404418:	add	sp, sp, #0x50
  40441c:	ret
  404420:	bl	401a40 <abort@plt>
  404424:	sub	sp, sp, #0x50
  404428:	movi	v0.2d, #0x0
  40442c:	cmp	w0, #0xa
  404430:	stp	x29, x30, [sp, #64]
  404434:	add	x29, sp, #0x40
  404438:	str	xzr, [sp, #48]
  40443c:	stp	q0, q0, [sp, #16]
  404440:	str	q0, [sp]
  404444:	b.eq	404468 <ferror@plt+0x2818>  // b.none
  404448:	str	w0, [sp]
  40444c:	mov	x3, sp
  404450:	mov	x2, #0xffffffffffffffff    	// #-1
  404454:	mov	w0, wzr
  404458:	bl	4041c4 <ferror@plt+0x2574>
  40445c:	ldp	x29, x30, [sp, #64]
  404460:	add	sp, sp, #0x50
  404464:	ret
  404468:	bl	401a40 <abort@plt>
  40446c:	sub	sp, sp, #0x50
  404470:	movi	v0.2d, #0x0
  404474:	cmp	w0, #0xa
  404478:	stp	x29, x30, [sp, #64]
  40447c:	add	x29, sp, #0x40
  404480:	str	xzr, [sp, #48]
  404484:	stp	q0, q0, [sp, #16]
  404488:	str	q0, [sp]
  40448c:	b.eq	4044ac <ferror@plt+0x285c>  // b.none
  404490:	str	w0, [sp]
  404494:	mov	x3, sp
  404498:	mov	w0, wzr
  40449c:	bl	4041c4 <ferror@plt+0x2574>
  4044a0:	ldp	x29, x30, [sp, #64]
  4044a4:	add	sp, sp, #0x50
  4044a8:	ret
  4044ac:	bl	401a40 <abort@plt>
  4044b0:	sub	sp, sp, #0x50
  4044b4:	adrp	x9, 41a000 <ferror@plt+0x183b0>
  4044b8:	add	x9, x9, #0x300
  4044bc:	ldp	q0, q1, [x9]
  4044c0:	ubfx	w10, w2, #5, #3
  4044c4:	mov	x11, sp
  4044c8:	mov	x8, x1
  4044cc:	stp	q0, q1, [sp]
  4044d0:	ldr	q0, [x9, #32]
  4044d4:	ldr	x9, [x9, #48]
  4044d8:	mov	x1, x0
  4044dc:	mov	x3, sp
  4044e0:	str	q0, [sp, #32]
  4044e4:	str	x9, [sp, #48]
  4044e8:	add	x9, x11, w10, uxtw #2
  4044ec:	ldr	w10, [x9, #8]
  4044f0:	mov	w0, wzr
  4044f4:	stp	x29, x30, [sp, #64]
  4044f8:	add	x29, sp, #0x40
  4044fc:	lsr	w11, w10, w2
  404500:	mvn	w11, w11
  404504:	and	w11, w11, #0x1
  404508:	lsl	w11, w11, w2
  40450c:	eor	w10, w11, w10
  404510:	mov	x2, x8
  404514:	str	w10, [x9, #8]
  404518:	bl	4041c4 <ferror@plt+0x2574>
  40451c:	ldp	x29, x30, [sp, #64]
  404520:	add	sp, sp, #0x50
  404524:	ret
  404528:	sub	sp, sp, #0x50
  40452c:	adrp	x9, 41a000 <ferror@plt+0x183b0>
  404530:	add	x9, x9, #0x300
  404534:	ldp	q0, q1, [x9]
  404538:	ubfx	w10, w1, #5, #3
  40453c:	mov	x11, sp
  404540:	mov	x8, x0
  404544:	stp	q0, q1, [sp]
  404548:	ldr	q0, [x9, #32]
  40454c:	ldr	x9, [x9, #48]
  404550:	mov	x3, sp
  404554:	mov	x2, #0xffffffffffffffff    	// #-1
  404558:	str	q0, [sp, #32]
  40455c:	str	x9, [sp, #48]
  404560:	add	x9, x11, w10, uxtw #2
  404564:	ldr	w10, [x9, #8]
  404568:	mov	w0, wzr
  40456c:	stp	x29, x30, [sp, #64]
  404570:	add	x29, sp, #0x40
  404574:	lsr	w11, w10, w1
  404578:	mvn	w11, w11
  40457c:	and	w11, w11, #0x1
  404580:	lsl	w11, w11, w1
  404584:	eor	w10, w11, w10
  404588:	mov	x1, x8
  40458c:	str	w10, [x9, #8]
  404590:	bl	4041c4 <ferror@plt+0x2574>
  404594:	ldp	x29, x30, [sp, #64]
  404598:	add	sp, sp, #0x50
  40459c:	ret
  4045a0:	sub	sp, sp, #0x50
  4045a4:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4045a8:	add	x8, x8, #0x300
  4045ac:	ldp	q0, q1, [x8]
  4045b0:	ldr	q2, [x8, #32]
  4045b4:	ldr	x8, [x8, #48]
  4045b8:	mov	x1, x0
  4045bc:	stp	q0, q1, [sp]
  4045c0:	ldr	w9, [sp, #12]
  4045c4:	str	x8, [sp, #48]
  4045c8:	mov	x3, sp
  4045cc:	mov	x2, #0xffffffffffffffff    	// #-1
  4045d0:	orr	w8, w9, #0x4000000
  4045d4:	mov	w0, wzr
  4045d8:	stp	x29, x30, [sp, #64]
  4045dc:	add	x29, sp, #0x40
  4045e0:	str	q2, [sp, #32]
  4045e4:	str	w8, [sp, #12]
  4045e8:	bl	4041c4 <ferror@plt+0x2574>
  4045ec:	ldp	x29, x30, [sp, #64]
  4045f0:	add	sp, sp, #0x50
  4045f4:	ret
  4045f8:	sub	sp, sp, #0x50
  4045fc:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  404600:	add	x8, x8, #0x300
  404604:	ldp	q0, q1, [x8]
  404608:	ldr	q2, [x8, #32]
  40460c:	ldr	x8, [x8, #48]
  404610:	mov	x2, x1
  404614:	stp	q0, q1, [sp]
  404618:	ldr	w9, [sp, #12]
  40461c:	mov	x1, x0
  404620:	str	x8, [sp, #48]
  404624:	mov	x3, sp
  404628:	orr	w8, w9, #0x4000000
  40462c:	mov	w0, wzr
  404630:	stp	x29, x30, [sp, #64]
  404634:	add	x29, sp, #0x40
  404638:	str	q2, [sp, #32]
  40463c:	str	w8, [sp, #12]
  404640:	bl	4041c4 <ferror@plt+0x2574>
  404644:	ldp	x29, x30, [sp, #64]
  404648:	add	sp, sp, #0x50
  40464c:	ret
  404650:	sub	sp, sp, #0x80
  404654:	movi	v0.2d, #0x0
  404658:	cmp	w1, #0xa
  40465c:	stp	x29, x30, [sp, #112]
  404660:	add	x29, sp, #0x70
  404664:	str	wzr, [sp, #48]
  404668:	stp	q0, q0, [sp, #16]
  40466c:	str	q0, [sp]
  404670:	b.eq	4046c0 <ferror@plt+0x2a70>  // b.none
  404674:	ldp	q0, q1, [sp]
  404678:	ldr	w9, [sp, #48]
  40467c:	ldr	q2, [sp, #32]
  404680:	mov	x8, x2
  404684:	stur	q0, [sp, #60]
  404688:	ldr	w10, [sp, #68]
  40468c:	str	w1, [sp, #56]
  404690:	str	w9, [sp, #108]
  404694:	add	x3, sp, #0x38
  404698:	orr	w9, w10, #0x4000000
  40469c:	mov	x2, #0xffffffffffffffff    	// #-1
  4046a0:	mov	x1, x8
  4046a4:	stur	q1, [sp, #76]
  4046a8:	stur	q2, [sp, #92]
  4046ac:	str	w9, [sp, #68]
  4046b0:	bl	4041c4 <ferror@plt+0x2574>
  4046b4:	ldp	x29, x30, [sp, #112]
  4046b8:	add	sp, sp, #0x80
  4046bc:	ret
  4046c0:	bl	401a40 <abort@plt>
  4046c4:	sub	sp, sp, #0x50
  4046c8:	adrp	x9, 41a000 <ferror@plt+0x183b0>
  4046cc:	add	x9, x9, #0x300
  4046d0:	ldp	q0, q1, [x9]
  4046d4:	ldr	q2, [x9, #32]
  4046d8:	ldr	x9, [x9, #48]
  4046dc:	mov	w10, #0xa                   	// #10
  4046e0:	stp	x29, x30, [sp, #64]
  4046e4:	add	x29, sp, #0x40
  4046e8:	stp	q0, q1, [sp]
  4046ec:	str	q2, [sp, #32]
  4046f0:	str	x9, [sp, #48]
  4046f4:	str	w10, [sp]
  4046f8:	cbz	x1, 404724 <ferror@plt+0x2ad4>
  4046fc:	cbz	x2, 404724 <ferror@plt+0x2ad4>
  404700:	mov	x8, x3
  404704:	stp	x1, x2, [sp, #40]
  404708:	mov	x3, sp
  40470c:	mov	x2, #0xffffffffffffffff    	// #-1
  404710:	mov	x1, x8
  404714:	bl	4041c4 <ferror@plt+0x2574>
  404718:	ldp	x29, x30, [sp, #64]
  40471c:	add	sp, sp, #0x50
  404720:	ret
  404724:	bl	401a40 <abort@plt>
  404728:	sub	sp, sp, #0x50
  40472c:	adrp	x9, 41a000 <ferror@plt+0x183b0>
  404730:	add	x9, x9, #0x300
  404734:	ldp	q0, q1, [x9]
  404738:	ldr	x10, [x9, #48]
  40473c:	stp	x29, x30, [sp, #64]
  404740:	add	x29, sp, #0x40
  404744:	stp	q0, q1, [sp]
  404748:	ldr	q0, [x9, #32]
  40474c:	mov	w9, #0xa                   	// #10
  404750:	str	x10, [sp, #48]
  404754:	str	w9, [sp]
  404758:	str	q0, [sp, #32]
  40475c:	cbz	x1, 404788 <ferror@plt+0x2b38>
  404760:	cbz	x2, 404788 <ferror@plt+0x2b38>
  404764:	mov	x8, x3
  404768:	stp	x1, x2, [sp, #40]
  40476c:	mov	x3, sp
  404770:	mov	x1, x8
  404774:	mov	x2, x4
  404778:	bl	4041c4 <ferror@plt+0x2574>
  40477c:	ldp	x29, x30, [sp, #64]
  404780:	add	sp, sp, #0x50
  404784:	ret
  404788:	bl	401a40 <abort@plt>
  40478c:	sub	sp, sp, #0x50
  404790:	adrp	x9, 41a000 <ferror@plt+0x183b0>
  404794:	add	x9, x9, #0x300
  404798:	ldp	q0, q1, [x9]
  40479c:	ldr	q2, [x9, #32]
  4047a0:	ldr	x9, [x9, #48]
  4047a4:	mov	w10, #0xa                   	// #10
  4047a8:	stp	x29, x30, [sp, #64]
  4047ac:	add	x29, sp, #0x40
  4047b0:	stp	q0, q1, [sp]
  4047b4:	str	q2, [sp, #32]
  4047b8:	str	x9, [sp, #48]
  4047bc:	str	w10, [sp]
  4047c0:	cbz	x0, 4047f0 <ferror@plt+0x2ba0>
  4047c4:	cbz	x1, 4047f0 <ferror@plt+0x2ba0>
  4047c8:	mov	x8, x2
  4047cc:	stp	x0, x1, [sp, #40]
  4047d0:	mov	x3, sp
  4047d4:	mov	x2, #0xffffffffffffffff    	// #-1
  4047d8:	mov	w0, wzr
  4047dc:	mov	x1, x8
  4047e0:	bl	4041c4 <ferror@plt+0x2574>
  4047e4:	ldp	x29, x30, [sp, #64]
  4047e8:	add	sp, sp, #0x50
  4047ec:	ret
  4047f0:	bl	401a40 <abort@plt>
  4047f4:	sub	sp, sp, #0x50
  4047f8:	adrp	x9, 41a000 <ferror@plt+0x183b0>
  4047fc:	add	x9, x9, #0x300
  404800:	ldp	q0, q1, [x9]
  404804:	ldr	q2, [x9, #32]
  404808:	ldr	x9, [x9, #48]
  40480c:	mov	w10, #0xa                   	// #10
  404810:	stp	x29, x30, [sp, #64]
  404814:	add	x29, sp, #0x40
  404818:	stp	q0, q1, [sp]
  40481c:	str	q2, [sp, #32]
  404820:	str	x9, [sp, #48]
  404824:	str	w10, [sp]
  404828:	cbz	x0, 404858 <ferror@plt+0x2c08>
  40482c:	cbz	x1, 404858 <ferror@plt+0x2c08>
  404830:	mov	x8, x3
  404834:	stp	x0, x1, [sp, #40]
  404838:	mov	x3, sp
  40483c:	mov	w0, wzr
  404840:	mov	x1, x2
  404844:	mov	x2, x8
  404848:	bl	4041c4 <ferror@plt+0x2574>
  40484c:	ldp	x29, x30, [sp, #64]
  404850:	add	sp, sp, #0x50
  404854:	ret
  404858:	bl	401a40 <abort@plt>
  40485c:	adrp	x3, 41a000 <ferror@plt+0x183b0>
  404860:	add	x3, x3, #0x270
  404864:	b	4041c4 <ferror@plt+0x2574>
  404868:	adrp	x3, 41a000 <ferror@plt+0x183b0>
  40486c:	mov	x2, x1
  404870:	add	x3, x3, #0x270
  404874:	mov	x1, x0
  404878:	mov	w0, wzr
  40487c:	b	4041c4 <ferror@plt+0x2574>
  404880:	adrp	x3, 41a000 <ferror@plt+0x183b0>
  404884:	add	x3, x3, #0x270
  404888:	mov	x2, #0xffffffffffffffff    	// #-1
  40488c:	b	4041c4 <ferror@plt+0x2574>
  404890:	adrp	x3, 41a000 <ferror@plt+0x183b0>
  404894:	add	x3, x3, #0x270
  404898:	mov	x2, #0xffffffffffffffff    	// #-1
  40489c:	mov	x1, x0
  4048a0:	mov	w0, wzr
  4048a4:	b	4041c4 <ferror@plt+0x2574>
  4048a8:	stp	x29, x30, [sp, #-32]!
  4048ac:	stp	x20, x19, [sp, #16]
  4048b0:	mov	x20, x0
  4048b4:	mov	w19, w1
  4048b8:	mov	w2, #0x5                   	// #5
  4048bc:	mov	x0, xzr
  4048c0:	mov	x1, x20
  4048c4:	mov	x29, sp
  4048c8:	bl	401bc0 <dcgettext@plt>
  4048cc:	cmp	x0, x20
  4048d0:	b.ne	4049b4 <ferror@plt+0x2d64>  // b.any
  4048d4:	bl	40810c <ferror@plt+0x64bc>
  4048d8:	ldrb	w8, [x0]
  4048dc:	and	w8, w8, #0xffffffdf
  4048e0:	cmp	w8, #0x47
  4048e4:	b.eq	404948 <ferror@plt+0x2cf8>  // b.none
  4048e8:	cmp	w8, #0x55
  4048ec:	b.ne	40499c <ferror@plt+0x2d4c>  // b.any
  4048f0:	ldrb	w8, [x0, #1]
  4048f4:	and	w8, w8, #0xffffffdf
  4048f8:	cmp	w8, #0x54
  4048fc:	b.ne	40499c <ferror@plt+0x2d4c>  // b.any
  404900:	ldrb	w8, [x0, #2]
  404904:	and	w8, w8, #0xffffffdf
  404908:	cmp	w8, #0x46
  40490c:	b.ne	40499c <ferror@plt+0x2d4c>  // b.any
  404910:	ldrb	w8, [x0, #3]
  404914:	cmp	w8, #0x2d
  404918:	b.ne	40499c <ferror@plt+0x2d4c>  // b.any
  40491c:	ldrb	w8, [x0, #4]
  404920:	cmp	w8, #0x38
  404924:	b.ne	40499c <ferror@plt+0x2d4c>  // b.any
  404928:	ldrb	w8, [x0, #5]
  40492c:	cbnz	w8, 40499c <ferror@plt+0x2d4c>
  404930:	ldrb	w8, [x20]
  404934:	adrp	x9, 408000 <ferror@plt+0x63b0>
  404938:	adrp	x10, 408000 <ferror@plt+0x63b0>
  40493c:	add	x9, x9, #0xe8e
  404940:	add	x10, x10, #0xe8a
  404944:	b	4049d4 <ferror@plt+0x2d84>
  404948:	ldrb	w8, [x0, #1]
  40494c:	and	w8, w8, #0xffffffdf
  404950:	cmp	w8, #0x42
  404954:	b.ne	40499c <ferror@plt+0x2d4c>  // b.any
  404958:	ldrb	w8, [x0, #2]
  40495c:	cmp	w8, #0x31
  404960:	b.ne	40499c <ferror@plt+0x2d4c>  // b.any
  404964:	ldrb	w8, [x0, #3]
  404968:	cmp	w8, #0x38
  40496c:	b.ne	40499c <ferror@plt+0x2d4c>  // b.any
  404970:	ldrb	w8, [x0, #4]
  404974:	cmp	w8, #0x30
  404978:	b.ne	40499c <ferror@plt+0x2d4c>  // b.any
  40497c:	ldrb	w8, [x0, #5]
  404980:	cmp	w8, #0x33
  404984:	b.ne	40499c <ferror@plt+0x2d4c>  // b.any
  404988:	ldrb	w8, [x0, #6]
  40498c:	cmp	w8, #0x30
  404990:	b.ne	40499c <ferror@plt+0x2d4c>  // b.any
  404994:	ldrb	w8, [x0, #7]
  404998:	cbz	w8, 4049c0 <ferror@plt+0x2d70>
  40499c:	adrp	x8, 408000 <ferror@plt+0x63b0>
  4049a0:	adrp	x9, 408000 <ferror@plt+0x63b0>
  4049a4:	add	x8, x8, #0xe88
  4049a8:	add	x9, x9, #0xe84
  4049ac:	cmp	w19, #0x9
  4049b0:	csel	x0, x9, x8, eq  // eq = none
  4049b4:	ldp	x20, x19, [sp, #16]
  4049b8:	ldp	x29, x30, [sp], #32
  4049bc:	ret
  4049c0:	ldrb	w8, [x20]
  4049c4:	adrp	x9, 408000 <ferror@plt+0x63b0>
  4049c8:	adrp	x10, 408000 <ferror@plt+0x63b0>
  4049cc:	add	x9, x9, #0xe96
  4049d0:	add	x10, x10, #0xe92
  4049d4:	cmp	w8, #0x60
  4049d8:	csel	x0, x10, x9, eq  // eq = none
  4049dc:	b	4049b4 <ferror@plt+0x2d64>
  4049e0:	stp	x29, x30, [sp, #-32]!
  4049e4:	str	x19, [sp, #16]
  4049e8:	mov	x19, x0
  4049ec:	mov	w0, #0x18                  	// #24
  4049f0:	mov	x29, sp
  4049f4:	bl	4060a0 <ferror@plt+0x4450>
  4049f8:	str	x19, [x0]
  4049fc:	ldr	x19, [sp, #16]
  404a00:	stp	xzr, xzr, [x0, #8]
  404a04:	ldp	x29, x30, [sp], #32
  404a08:	ret
  404a0c:	stp	x29, x30, [sp, #-32]!
  404a10:	str	x19, [sp, #16]
  404a14:	mov	x29, sp
  404a18:	bl	404e88 <ferror@plt+0x3238>
  404a1c:	cbz	x0, 404a34 <ferror@plt+0x2de4>
  404a20:	mov	x19, x0
  404a24:	mov	w0, #0x18                  	// #24
  404a28:	bl	4060a0 <ferror@plt+0x4450>
  404a2c:	stp	xzr, xzr, [x0, #8]
  404a30:	str	x19, [x0]
  404a34:	ldr	x19, [sp, #16]
  404a38:	ldp	x29, x30, [sp], #32
  404a3c:	ret
  404a40:	ldr	x0, [x0]
  404a44:	ret
  404a48:	sub	sp, sp, #0x60
  404a4c:	stp	x29, x30, [sp, #16]
  404a50:	stp	x26, x25, [sp, #32]
  404a54:	stp	x24, x23, [sp, #48]
  404a58:	stp	x22, x21, [sp, #64]
  404a5c:	stp	x20, x19, [sp, #80]
  404a60:	mov	x22, x0
  404a64:	ldr	x20, [x0]
  404a68:	ldr	x25, [x22, #8]!
  404a6c:	ldr	x24, [x0, #16]
  404a70:	mov	x19, x0
  404a74:	mov	x21, x1
  404a78:	add	x23, x1, #0x1
  404a7c:	add	x29, sp, #0x10
  404a80:	cmp	x24, x21
  404a84:	b.cs	404ad8 <ferror@plt+0x2e88>  // b.hs, b.nlast
  404a88:	mov	x2, xzr
  404a8c:	mov	x8, x24
  404a90:	mov	w9, #0xff                  	// #255
  404a94:	bfi	x9, x8, #8, #56
  404a98:	cmp	x9, x21
  404a9c:	add	x2, x2, #0x1
  404aa0:	mov	x8, x9
  404aa4:	b.cc	404a90 <ferror@plt+0x2e40>  // b.lo, b.ul, b.last
  404aa8:	add	x1, sp, #0x8
  404aac:	mov	x0, x20
  404ab0:	add	x26, sp, #0x8
  404ab4:	bl	4050c8 <ferror@plt+0x3478>
  404ab8:	ldrb	w8, [x26], #1
  404abc:	mov	w9, #0xff                  	// #255
  404ac0:	bfi	x9, x24, #8, #56
  404ac4:	cmp	x9, x21
  404ac8:	bfi	x8, x25, #8, #56
  404acc:	mov	x25, x8
  404ad0:	mov	x24, x9
  404ad4:	b.cc	404ab8 <ferror@plt+0x2e68>  // b.lo, b.ul, b.last
  404ad8:	mov	x0, x25
  404adc:	subs	x10, x24, x21
  404ae0:	b.eq	404b10 <ferror@plt+0x2ec0>  // b.none
  404ae4:	udiv	x8, x10, x23
  404ae8:	msub	x10, x8, x23, x10
  404aec:	udiv	x9, x0, x23
  404af0:	sub	x11, x24, x10
  404af4:	msub	x25, x9, x23, x0
  404af8:	cmp	x0, x11
  404afc:	sub	x24, x10, #0x1
  404b00:	b.hi	404a80 <ferror@plt+0x2e30>  // b.pmore
  404b04:	mov	x0, x25
  404b08:	stp	x9, x8, [x19, #8]
  404b0c:	b	404b14 <ferror@plt+0x2ec4>
  404b10:	stp	xzr, xzr, [x22]
  404b14:	ldp	x20, x19, [sp, #80]
  404b18:	ldp	x22, x21, [sp, #64]
  404b1c:	ldp	x24, x23, [sp, #48]
  404b20:	ldp	x26, x25, [sp, #32]
  404b24:	ldp	x29, x30, [sp, #16]
  404b28:	add	sp, sp, #0x60
  404b2c:	ret
  404b30:	stp	x29, x30, [sp, #-32]!
  404b34:	mov	w1, #0x18                  	// #24
  404b38:	mov	x2, #0xffffffffffffffff    	// #-1
  404b3c:	str	x19, [sp, #16]
  404b40:	mov	x29, sp
  404b44:	mov	x19, x0
  404b48:	bl	401b80 <__explicit_bzero_chk@plt>
  404b4c:	mov	x0, x19
  404b50:	ldr	x19, [sp, #16]
  404b54:	ldp	x29, x30, [sp], #32
  404b58:	b	401af0 <free@plt>
  404b5c:	stp	x29, x30, [sp, #-48]!
  404b60:	stp	x22, x21, [sp, #16]
  404b64:	stp	x20, x19, [sp, #32]
  404b68:	mov	x19, x0
  404b6c:	ldr	x0, [x0]
  404b70:	mov	x29, sp
  404b74:	bl	40521c <ferror@plt+0x35cc>
  404b78:	mov	w20, w0
  404b7c:	bl	401c20 <__errno_location@plt>
  404b80:	ldr	w22, [x0]
  404b84:	mov	x21, x0
  404b88:	mov	w1, #0x18                  	// #24
  404b8c:	mov	x2, #0xffffffffffffffff    	// #-1
  404b90:	mov	x0, x19
  404b94:	bl	401b80 <__explicit_bzero_chk@plt>
  404b98:	mov	x0, x19
  404b9c:	bl	401af0 <free@plt>
  404ba0:	str	w22, [x21]
  404ba4:	mov	w0, w20
  404ba8:	ldp	x20, x19, [sp, #32]
  404bac:	ldp	x22, x21, [sp, #16]
  404bb0:	ldp	x29, x30, [sp], #48
  404bb4:	ret
  404bb8:	subs	x8, x1, #0x1
  404bbc:	mov	w9, #0x40                  	// #64
  404bc0:	clz	x8, x8
  404bc4:	sub	x8, x9, x8
  404bc8:	csel	x8, xzr, x8, eq  // eq = none
  404bcc:	orr	x9, xzr, #0x7
  404bd0:	madd	x8, x8, x0, x9
  404bd4:	lsr	x0, x8, #3
  404bd8:	ret
  404bdc:	sub	sp, sp, #0x80
  404be0:	stp	x29, x30, [sp, #32]
  404be4:	stp	x28, x27, [sp, #48]
  404be8:	stp	x26, x25, [sp, #64]
  404bec:	stp	x24, x23, [sp, #80]
  404bf0:	stp	x22, x21, [sp, #96]
  404bf4:	stp	x20, x19, [sp, #112]
  404bf8:	add	x29, sp, #0x20
  404bfc:	cbz	x1, 404c38 <ferror@plt+0x2fe8>
  404c00:	mov	x22, x2
  404c04:	mov	x19, x1
  404c08:	mov	x20, x0
  404c0c:	cmp	x1, #0x1
  404c10:	b.ne	404c40 <ferror@plt+0x2ff0>  // b.any
  404c14:	mov	w0, #0x8                   	// #8
  404c18:	bl	4060a0 <ferror@plt+0x4450>
  404c1c:	mov	x19, x0
  404c20:	sub	x1, x22, #0x1
  404c24:	mov	x0, x20
  404c28:	bl	404a48 <ferror@plt+0x2df8>
  404c2c:	str	x0, [x19]
  404c30:	mov	x0, x19
  404c34:	b	404e40 <ferror@plt+0x31f0>
  404c38:	mov	x21, xzr
  404c3c:	b	404e3c <ferror@plt+0x31ec>
  404c40:	cmp	x22, #0x20, lsl #12
  404c44:	b.cc	404c9c <ferror@plt+0x304c>  // b.lo, b.ul, b.last
  404c48:	udiv	x8, x22, x19
  404c4c:	cmp	x8, #0x20
  404c50:	b.cc	404cbc <ferror@plt+0x306c>  // b.lo, b.ul, b.last
  404c54:	adrp	x2, 404000 <ferror@plt+0x23b0>
  404c58:	adrp	x3, 404000 <ferror@plt+0x23b0>
  404c5c:	adrp	x4, 401000 <mbrtowc@plt-0x800>
  404c60:	lsl	x0, x19, #1
  404c64:	add	x2, x2, #0xe64
  404c68:	add	x3, x3, #0xe74
  404c6c:	add	x4, x4, #0xaf0
  404c70:	mov	x1, xzr
  404c74:	bl	407484 <ferror@plt+0x5834>
  404c78:	cbz	x0, 404e60 <ferror@plt+0x3210>
  404c7c:	lsr	x8, x19, #60
  404c80:	cbnz	x8, 404e60 <ferror@plt+0x3210>
  404c84:	mov	x23, x0
  404c88:	lsl	x0, x19, #3
  404c8c:	bl	4060a0 <ferror@plt+0x4450>
  404c90:	mov	x21, x0
  404c94:	mov	w26, #0x1                   	// #1
  404c98:	b	404d38 <ferror@plt+0x30e8>
  404c9c:	lsl	x0, x22, #3
  404ca0:	bl	4060a0 <ferror@plt+0x4450>
  404ca4:	mov	x21, x0
  404ca8:	cbz	x22, 404d30 <ferror@plt+0x30e0>
  404cac:	cmp	x22, #0x4
  404cb0:	b.cs	404cd8 <ferror@plt+0x3088>  // b.hs, b.nlast
  404cb4:	mov	x8, xzr
  404cb8:	b	404d1c <ferror@plt+0x30cc>
  404cbc:	lsr	x8, x22, #60
  404cc0:	cbnz	x8, 404e60 <ferror@plt+0x3210>
  404cc4:	lsl	x0, x22, #3
  404cc8:	bl	4060a0 <ferror@plt+0x4450>
  404ccc:	mov	x21, x0
  404cd0:	cmp	x22, #0x4
  404cd4:	b.cc	404cb4 <ferror@plt+0x3064>  // b.lo, b.ul, b.last
  404cd8:	adrp	x10, 408000 <ferror@plt+0x63b0>
  404cdc:	ldr	q0, [x10, #3744]
  404ce0:	mov	w10, #0x2                   	// #2
  404ce4:	and	x8, x22, #0xfffffffffffffffc
  404ce8:	dup	v1.2d, x10
  404cec:	mov	w10, #0x4                   	// #4
  404cf0:	add	x9, x21, #0x10
  404cf4:	dup	v2.2d, x10
  404cf8:	mov	x10, x8
  404cfc:	add	v3.2d, v0.2d, v1.2d
  404d00:	stp	q0, q3, [x9, #-16]
  404d04:	add	v0.2d, v0.2d, v2.2d
  404d08:	subs	x10, x10, #0x4
  404d0c:	add	x9, x9, #0x20
  404d10:	b.ne	404cfc <ferror@plt+0x30ac>  // b.any
  404d14:	cmp	x8, x22
  404d18:	b.eq	404d2c <ferror@plt+0x30dc>  // b.none
  404d1c:	str	x8, [x21, x8, lsl #3]
  404d20:	add	x8, x8, #0x1
  404d24:	cmp	x22, x8
  404d28:	b.ne	404d1c <ferror@plt+0x30cc>  // b.any
  404d2c:	cbz	x19, 404e2c <ferror@plt+0x31dc>
  404d30:	mov	x23, xzr
  404d34:	mov	w26, wzr
  404d38:	mov	x27, xzr
  404d3c:	sub	x22, x22, #0x1
  404d40:	b	404d6c <ferror@plt+0x311c>
  404d44:	lsl	x8, x27, #3
  404d48:	lsl	x9, x28, #3
  404d4c:	ldr	x10, [x21, x9]
  404d50:	ldr	x11, [x21, x8]
  404d54:	str	x10, [x21, x8]
  404d58:	str	x11, [x21, x9]
  404d5c:	add	x27, x27, #0x1
  404d60:	cmp	x19, x27
  404d64:	sub	x22, x22, #0x1
  404d68:	b.eq	404e14 <ferror@plt+0x31c4>  // b.none
  404d6c:	mov	x0, x20
  404d70:	mov	x1, x22
  404d74:	bl	404a48 <ferror@plt+0x2df8>
  404d78:	add	x28, x0, x27
  404d7c:	cbz	w26, 404d44 <ferror@plt+0x30f4>
  404d80:	add	x1, sp, #0x10
  404d84:	mov	x0, x23
  404d88:	stp	x27, xzr, [sp, #16]
  404d8c:	bl	407ed4 <ferror@plt+0x6284>
  404d90:	mov	x24, x0
  404d94:	mov	x1, sp
  404d98:	mov	x0, x23
  404d9c:	stp	x28, xzr, [sp]
  404da0:	bl	407ed4 <ferror@plt+0x6284>
  404da4:	mov	x25, x0
  404da8:	cbz	x24, 404db8 <ferror@plt+0x3168>
  404dac:	cbz	x25, 404dcc <ferror@plt+0x317c>
  404db0:	ldr	x28, [x25, #8]
  404db4:	b	404ddc <ferror@plt+0x318c>
  404db8:	mov	w0, #0x10                  	// #16
  404dbc:	bl	4060a0 <ferror@plt+0x4450>
  404dc0:	mov	x24, x0
  404dc4:	stp	x27, x27, [x0]
  404dc8:	cbnz	x25, 404db0 <ferror@plt+0x3160>
  404dcc:	mov	w0, #0x10                  	// #16
  404dd0:	bl	4060a0 <ferror@plt+0x4450>
  404dd4:	mov	x25, x0
  404dd8:	stp	x28, x28, [x0]
  404ddc:	ldr	x8, [x24, #8]
  404de0:	mov	x0, x23
  404de4:	mov	x1, x24
  404de8:	str	x28, [x24, #8]
  404dec:	str	x8, [x25, #8]
  404df0:	bl	407e9c <ferror@plt+0x624c>
  404df4:	cbz	x0, 404e60 <ferror@plt+0x3210>
  404df8:	mov	x0, x23
  404dfc:	mov	x1, x25
  404e00:	bl	407e9c <ferror@plt+0x624c>
  404e04:	cbz	x0, 404e60 <ferror@plt+0x3210>
  404e08:	ldr	x8, [x24, #8]
  404e0c:	str	x8, [x21, x27, lsl #3]
  404e10:	b	404d5c <ferror@plt+0x310c>
  404e14:	cbz	w26, 404e24 <ferror@plt+0x31d4>
  404e18:	mov	x0, x23
  404e1c:	bl	407730 <ferror@plt+0x5ae0>
  404e20:	b	404e3c <ferror@plt+0x31ec>
  404e24:	lsr	x8, x19, #60
  404e28:	cbnz	x8, 404e60 <ferror@plt+0x3210>
  404e2c:	lsl	x1, x19, #3
  404e30:	mov	x0, x21
  404e34:	bl	406120 <ferror@plt+0x44d0>
  404e38:	mov	x21, x0
  404e3c:	mov	x0, x21
  404e40:	ldp	x20, x19, [sp, #112]
  404e44:	ldp	x22, x21, [sp, #96]
  404e48:	ldp	x24, x23, [sp, #80]
  404e4c:	ldp	x26, x25, [sp, #64]
  404e50:	ldp	x28, x27, [sp, #48]
  404e54:	ldp	x29, x30, [sp, #32]
  404e58:	add	sp, sp, #0x80
  404e5c:	ret
  404e60:	bl	4063b4 <ferror@plt+0x4764>
  404e64:	ldr	x8, [x0]
  404e68:	udiv	x9, x8, x1
  404e6c:	msub	x0, x9, x1, x8
  404e70:	ret
  404e74:	ldr	x8, [x0]
  404e78:	ldr	x9, [x1]
  404e7c:	cmp	x8, x9
  404e80:	cset	w0, eq  // eq = none
  404e84:	ret
  404e88:	sub	sp, sp, #0x40
  404e8c:	stp	x29, x30, [sp, #16]
  404e90:	stp	x22, x21, [sp, #32]
  404e94:	stp	x20, x19, [sp, #48]
  404e98:	add	x29, sp, #0x10
  404e9c:	cbz	x1, 404ecc <ferror@plt+0x327c>
  404ea0:	mov	x21, x1
  404ea4:	mov	x20, x0
  404ea8:	cbz	x0, 404eec <ferror@plt+0x329c>
  404eac:	adrp	x1, 408000 <ferror@plt+0x63b0>
  404eb0:	add	x1, x1, #0xeb0
  404eb4:	mov	x0, x20
  404eb8:	bl	406eec <ferror@plt+0x529c>
  404ebc:	mov	x22, x0
  404ec0:	cbnz	x0, 404ef0 <ferror@plt+0x32a0>
  404ec4:	mov	x19, xzr
  404ec8:	b	4050a0 <ferror@plt+0x3450>
  404ecc:	mov	w0, #0x1038                	// #4152
  404ed0:	bl	4060a0 <ferror@plt+0x4450>
  404ed4:	adrp	x8, 405000 <ferror@plt+0x33b0>
  404ed8:	add	x8, x8, #0x268
  404edc:	mov	x19, x0
  404ee0:	stp	xzr, x8, [x0]
  404ee4:	str	xzr, [x0, #16]
  404ee8:	b	4050a0 <ferror@plt+0x3450>
  404eec:	mov	x22, xzr
  404ef0:	mov	w0, #0x1038                	// #4152
  404ef4:	bl	4060a0 <ferror@plt+0x4450>
  404ef8:	adrp	x8, 405000 <ferror@plt+0x33b0>
  404efc:	mov	x19, x0
  404f00:	add	x8, x8, #0x268
  404f04:	stp	x22, x8, [x0]
  404f08:	str	x20, [x0, #16]
  404f0c:	cbz	x22, 404f30 <ferror@plt+0x32e0>
  404f10:	cmp	x21, #0x1, lsl #12
  404f14:	mov	w8, #0x1000                	// #4096
  404f18:	add	x1, x19, #0x18
  404f1c:	csel	x3, x21, x8, cc  // cc = lo, ul, last
  404f20:	mov	x0, x22
  404f24:	mov	w2, wzr
  404f28:	bl	4018a0 <setvbuf@plt>
  404f2c:	b	4050a0 <ferror@plt+0x3450>
  404f30:	adrp	x0, 408000 <ferror@plt+0x63b0>
  404f34:	add	x0, x0, #0xed2
  404f38:	mov	w1, wzr
  404f3c:	str	xzr, [x19, #24]
  404f40:	add	x20, x19, #0x20
  404f44:	bl	401940 <open@plt>
  404f48:	tbnz	w0, #31, 404f84 <ferror@plt+0x3334>
  404f4c:	cmp	x21, #0x800
  404f50:	mov	w8, #0x800                 	// #2048
  404f54:	csel	x2, x21, x8, cc  // cc = lo, ul, last
  404f58:	mov	x1, x20
  404f5c:	mov	w22, w0
  404f60:	bl	401b90 <read@plt>
  404f64:	mov	x21, x0
  404f68:	mov	w0, w22
  404f6c:	bl	401a10 <close@plt>
  404f70:	cmp	x21, #0x1
  404f74:	b.lt	404f84 <ferror@plt+0x3334>  // b.tstop
  404f78:	cmp	x21, #0x7ff
  404f7c:	b.ls	404f88 <ferror@plt+0x3338>  // b.plast
  404f80:	b	405098 <ferror@plt+0x3448>
  404f84:	mov	x21, xzr
  404f88:	mov	w8, #0x800                 	// #2048
  404f8c:	sub	x8, x8, x21
  404f90:	cmp	x8, #0x10
  404f94:	mov	w9, #0x10                  	// #16
  404f98:	mov	x0, sp
  404f9c:	mov	x1, xzr
  404fa0:	csel	x22, x8, x9, cc  // cc = lo, ul, last
  404fa4:	bl	4019c0 <gettimeofday@plt>
  404fa8:	add	x0, x20, x21
  404fac:	mov	x1, sp
  404fb0:	mov	x2, x22
  404fb4:	bl	401810 <memcpy@plt>
  404fb8:	add	x22, x22, x21
  404fbc:	cmp	x22, #0x7ff
  404fc0:	b.hi	405098 <ferror@plt+0x3448>  // b.pmore
  404fc4:	mov	w8, #0x800                 	// #2048
  404fc8:	sub	x8, x8, x22
  404fcc:	cmp	x8, #0x4
  404fd0:	mov	w9, #0x4                   	// #4
  404fd4:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  404fd8:	bl	401900 <getpid@plt>
  404fdc:	str	w0, [sp]
  404fe0:	add	x0, x20, x22
  404fe4:	mov	x1, sp
  404fe8:	mov	x2, x21
  404fec:	bl	401810 <memcpy@plt>
  404ff0:	add	x22, x21, x22
  404ff4:	cmp	x22, #0x7ff
  404ff8:	b.hi	405098 <ferror@plt+0x3448>  // b.pmore
  404ffc:	mov	w8, #0x800                 	// #2048
  405000:	sub	x8, x8, x22
  405004:	cmp	x8, #0x4
  405008:	mov	w9, #0x4                   	// #4
  40500c:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  405010:	bl	401950 <getppid@plt>
  405014:	str	w0, [sp]
  405018:	add	x0, x20, x22
  40501c:	mov	x1, sp
  405020:	mov	x2, x21
  405024:	bl	401810 <memcpy@plt>
  405028:	add	x22, x21, x22
  40502c:	cmp	x22, #0x7ff
  405030:	b.hi	405098 <ferror@plt+0x3448>  // b.pmore
  405034:	mov	w8, #0x800                 	// #2048
  405038:	sub	x8, x8, x22
  40503c:	cmp	x8, #0x4
  405040:	mov	w9, #0x4                   	// #4
  405044:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  405048:	bl	401880 <getuid@plt>
  40504c:	str	w0, [sp]
  405050:	add	x0, x20, x22
  405054:	mov	x1, sp
  405058:	mov	x2, x21
  40505c:	bl	401810 <memcpy@plt>
  405060:	add	x22, x21, x22
  405064:	cmp	x22, #0x7ff
  405068:	b.hi	405098 <ferror@plt+0x3448>  // b.pmore
  40506c:	mov	w8, #0x800                 	// #2048
  405070:	sub	x8, x8, x22
  405074:	cmp	x8, #0x4
  405078:	mov	w9, #0x4                   	// #4
  40507c:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  405080:	bl	401b10 <getgid@plt>
  405084:	str	w0, [sp]
  405088:	add	x0, x20, x22
  40508c:	mov	x1, sp
  405090:	mov	x2, x21
  405094:	bl	401810 <memcpy@plt>
  405098:	mov	x0, x20
  40509c:	bl	405520 <ferror@plt+0x38d0>
  4050a0:	mov	x0, x19
  4050a4:	ldp	x20, x19, [sp, #48]
  4050a8:	ldp	x22, x21, [sp, #32]
  4050ac:	ldp	x29, x30, [sp, #16]
  4050b0:	add	sp, sp, #0x40
  4050b4:	ret
  4050b8:	str	x1, [x0, #8]
  4050bc:	ret
  4050c0:	str	x1, [x0, #16]
  4050c4:	ret
  4050c8:	stp	x29, x30, [sp, #-80]!
  4050cc:	stp	x24, x23, [sp, #32]
  4050d0:	stp	x22, x21, [sp, #48]
  4050d4:	stp	x20, x19, [sp, #64]
  4050d8:	ldr	x3, [x0]
  4050dc:	mov	x21, x2
  4050e0:	mov	x19, x0
  4050e4:	mov	x20, x1
  4050e8:	str	x25, [sp, #16]
  4050ec:	mov	x29, sp
  4050f0:	cbz	x3, 405160 <ferror@plt+0x3510>
  4050f4:	mov	w1, #0x1                   	// #1
  4050f8:	mov	x0, x20
  4050fc:	mov	x2, x21
  405100:	bl	401a70 <fread_unlocked@plt>
  405104:	mov	x23, x0
  405108:	bl	401c20 <__errno_location@plt>
  40510c:	subs	x21, x21, x23
  405110:	b.eq	405204 <ferror@plt+0x35b4>  // b.none
  405114:	mov	x22, x0
  405118:	ldr	x8, [x19]
  40511c:	ldr	w9, [x22]
  405120:	add	x20, x20, x23
  405124:	ldr	w8, [x8]
  405128:	lsl	w8, w8, #26
  40512c:	and	w8, w9, w8, asr #31
  405130:	str	w8, [x22]
  405134:	ldp	x8, x0, [x19, #8]
  405138:	blr	x8
  40513c:	ldr	x3, [x19]
  405140:	mov	w1, #0x1                   	// #1
  405144:	mov	x0, x20
  405148:	mov	x2, x21
  40514c:	bl	401a70 <fread_unlocked@plt>
  405150:	mov	x23, x0
  405154:	subs	x21, x21, x0
  405158:	b.ne	405118 <ferror@plt+0x34c8>  // b.any
  40515c:	b	405204 <ferror@plt+0x35b4>
  405160:	ldr	x24, [x19, #24]
  405164:	add	x22, x19, #0x838
  405168:	sub	x8, x22, x24
  40516c:	cmp	x24, x21
  405170:	add	x1, x8, #0x800
  405174:	b.cs	4051e4 <ferror@plt+0x3594>  // b.hs, b.nlast
  405178:	add	x23, x19, #0x20
  40517c:	mov	w25, #0x800                 	// #2048
  405180:	b	4051a0 <ferror@plt+0x3550>
  405184:	mov	x0, x23
  405188:	mov	x1, x22
  40518c:	bl	4052d8 <ferror@plt+0x3688>
  405190:	cmp	x21, #0x800
  405194:	mov	x1, x22
  405198:	mov	w24, #0x800                 	// #2048
  40519c:	b.ls	4051ec <ferror@plt+0x359c>  // b.plast
  4051a0:	mov	x0, x20
  4051a4:	mov	x2, x24
  4051a8:	bl	401810 <memcpy@plt>
  4051ac:	add	x20, x20, x24
  4051b0:	tst	x20, #0x7
  4051b4:	sub	x21, x21, x24
  4051b8:	b.ne	405184 <ferror@plt+0x3534>  // b.any
  4051bc:	cmp	x21, #0x800
  4051c0:	b.cc	405184 <ferror@plt+0x3534>  // b.lo, b.ul, b.last
  4051c4:	mov	x0, x23
  4051c8:	mov	x1, x20
  4051cc:	bl	4052d8 <ferror@plt+0x3688>
  4051d0:	subs	x21, x21, #0x800
  4051d4:	add	x20, x20, #0x800
  4051d8:	b.ne	4051bc <ferror@plt+0x356c>  // b.any
  4051dc:	mov	x8, xzr
  4051e0:	b	405200 <ferror@plt+0x35b0>
  4051e4:	mov	x25, x24
  4051e8:	mov	x22, x1
  4051ec:	mov	x0, x20
  4051f0:	mov	x1, x22
  4051f4:	mov	x2, x21
  4051f8:	bl	401810 <memcpy@plt>
  4051fc:	sub	x8, x25, x21
  405200:	str	x8, [x19, #24]
  405204:	ldp	x20, x19, [sp, #64]
  405208:	ldp	x22, x21, [sp, #48]
  40520c:	ldp	x24, x23, [sp, #32]
  405210:	ldr	x25, [sp, #16]
  405214:	ldp	x29, x30, [sp], #80
  405218:	ret
  40521c:	stp	x29, x30, [sp, #-32]!
  405220:	stp	x20, x19, [sp, #16]
  405224:	ldr	x19, [x0]
  405228:	mov	w1, #0x1038                	// #4152
  40522c:	mov	x2, #0xffffffffffffffff    	// #-1
  405230:	mov	x29, sp
  405234:	mov	x20, x0
  405238:	bl	401b80 <__explicit_bzero_chk@plt>
  40523c:	mov	x0, x20
  405240:	bl	401af0 <free@plt>
  405244:	cbz	x19, 405258 <ferror@plt+0x3608>
  405248:	mov	x0, x19
  40524c:	ldp	x20, x19, [sp, #16]
  405250:	ldp	x29, x30, [sp], #32
  405254:	b	406c90 <ferror@plt+0x5040>
  405258:	ldp	x20, x19, [sp, #16]
  40525c:	mov	w0, wzr
  405260:	ldp	x29, x30, [sp], #32
  405264:	ret
  405268:	stp	x29, x30, [sp, #-48]!
  40526c:	stp	x22, x21, [sp, #16]
  405270:	stp	x20, x19, [sp, #32]
  405274:	mov	x29, sp
  405278:	cbz	x0, 4052d4 <ferror@plt+0x3684>
  40527c:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  405280:	ldr	w20, [x8, #584]
  405284:	mov	x19, x0
  405288:	bl	401c20 <__errno_location@plt>
  40528c:	ldr	w21, [x0]
  405290:	adrp	x8, 408000 <ferror@plt+0x63b0>
  405294:	adrp	x9, 408000 <ferror@plt+0x63b0>
  405298:	add	x8, x8, #0xec3
  40529c:	add	x9, x9, #0xeb3
  4052a0:	cmp	w21, #0x0
  4052a4:	csel	x1, x9, x8, eq  // eq = none
  4052a8:	mov	w2, #0x5                   	// #5
  4052ac:	mov	x0, xzr
  4052b0:	bl	401bc0 <dcgettext@plt>
  4052b4:	mov	x22, x0
  4052b8:	mov	x0, x19
  4052bc:	bl	404890 <ferror@plt+0x2c40>
  4052c0:	mov	x3, x0
  4052c4:	mov	w0, w20
  4052c8:	mov	w1, w21
  4052cc:	mov	x2, x22
  4052d0:	bl	401870 <error@plt>
  4052d4:	bl	401a40 <abort@plt>
  4052d8:	ldr	x9, [x0, #2064]
  4052dc:	ldr	x10, [x0, #2056]
  4052e0:	ldr	x13, [x0, #2048]
  4052e4:	mov	x8, xzr
  4052e8:	add	x9, x9, #0x1
  4052ec:	add	x15, x9, x10
  4052f0:	add	x10, x0, #0x400
  4052f4:	str	x9, [x0, #2064]
  4052f8:	add	x9, x0, x8
  4052fc:	ldr	x11, [x9]
  405300:	ldr	x12, [x9, #1024]
  405304:	eon	x13, x13, x13, lsl #21
  405308:	and	x14, x11, #0x7f8
  40530c:	ldr	x14, [x0, x14]
  405310:	add	x12, x13, x12
  405314:	add	x13, x12, x15
  405318:	eor	x12, x12, x12, lsr #5
  40531c:	add	x13, x13, x14
  405320:	str	x13, [x9]
  405324:	lsr	x13, x13, #8
  405328:	and	x13, x13, #0x7f8
  40532c:	ldr	x13, [x0, x13]
  405330:	add	x14, x1, x8
  405334:	add	x8, x8, #0x20
  405338:	add	x11, x13, x11
  40533c:	str	x11, [x14]
  405340:	ldr	x13, [x9, #8]
  405344:	ldr	x15, [x9, #1032]
  405348:	and	x16, x13, #0x7f8
  40534c:	ldr	x16, [x0, x16]
  405350:	add	x12, x15, x12
  405354:	add	x11, x12, x11
  405358:	eor	x12, x12, x12, lsl #12
  40535c:	add	x11, x11, x16
  405360:	str	x11, [x9, #8]
  405364:	lsr	x11, x11, #8
  405368:	and	x11, x11, #0x7f8
  40536c:	ldr	x11, [x0, x11]
  405370:	add	x11, x11, x13
  405374:	str	x11, [x14, #8]
  405378:	ldr	x13, [x9, #16]
  40537c:	ldr	x15, [x9, #1040]
  405380:	and	x16, x13, #0x7f8
  405384:	ldr	x16, [x0, x16]
  405388:	add	x12, x15, x12
  40538c:	add	x11, x12, x11
  405390:	eor	x12, x12, x12, lsr #33
  405394:	add	x11, x11, x16
  405398:	str	x11, [x9, #16]
  40539c:	lsr	x11, x11, #8
  4053a0:	and	x11, x11, #0x7f8
  4053a4:	ldr	x11, [x0, x11]
  4053a8:	add	x11, x11, x13
  4053ac:	str	x11, [x14, #16]
  4053b0:	ldr	x15, [x9, #24]
  4053b4:	ldr	x13, [x9, #1048]
  4053b8:	and	x16, x15, #0x7f8
  4053bc:	ldr	x16, [x0, x16]
  4053c0:	add	x13, x13, x12
  4053c4:	add	x11, x13, x11
  4053c8:	add	x11, x11, x16
  4053cc:	str	x11, [x9, #24]
  4053d0:	lsr	x9, x11, #8
  4053d4:	and	x9, x9, #0x7f8
  4053d8:	ldr	x11, [x0, x9]
  4053dc:	add	x9, x0, x8
  4053e0:	cmp	x9, x10
  4053e4:	add	x15, x11, x15
  4053e8:	str	x15, [x14, #24]
  4053ec:	b.cc	4052f8 <ferror@plt+0x36a8>  // b.lo, b.ul, b.last
  4053f0:	mov	x10, xzr
  4053f4:	add	x11, x0, #0x800
  4053f8:	add	x12, x1, x8
  4053fc:	ldr	x16, [x9, x10]
  405400:	add	x14, x9, x10
  405404:	sub	x17, x14, #0x400
  405408:	ldr	x17, [x17]
  40540c:	and	x18, x16, #0x7f8
  405410:	ldr	x18, [x0, x18]
  405414:	eon	x13, x13, x13, lsl #21
  405418:	add	x13, x13, x17
  40541c:	add	x15, x13, x15
  405420:	add	x15, x15, x18
  405424:	str	x15, [x9, x10]
  405428:	lsr	x15, x15, #8
  40542c:	and	x15, x15, #0x7f8
  405430:	ldr	x15, [x0, x15]
  405434:	add	x17, x0, x10
  405438:	add	x17, x17, x8
  40543c:	sub	x18, x14, #0x3f8
  405440:	add	x15, x15, x16
  405444:	str	x15, [x12, x10]
  405448:	ldr	x16, [x17, #8]
  40544c:	ldr	x18, [x18]
  405450:	eor	x13, x13, x13, lsr #5
  405454:	and	x2, x16, #0x7f8
  405458:	ldr	x2, [x0, x2]
  40545c:	add	x13, x18, x13
  405460:	add	x15, x13, x15
  405464:	add	x18, x1, x10
  405468:	add	x15, x15, x2
  40546c:	str	x15, [x17, #8]
  405470:	lsr	x15, x15, #8
  405474:	and	x15, x15, #0x7f8
  405478:	ldr	x15, [x0, x15]
  40547c:	add	x18, x18, x8
  405480:	sub	x2, x14, #0x3f0
  405484:	eor	x13, x13, x13, lsl #12
  405488:	add	x15, x15, x16
  40548c:	str	x15, [x18, #8]
  405490:	ldr	x16, [x17, #16]
  405494:	ldr	x2, [x2]
  405498:	and	x3, x16, #0x7f8
  40549c:	ldr	x3, [x0, x3]
  4054a0:	add	x13, x2, x13
  4054a4:	add	x15, x13, x15
  4054a8:	eor	x13, x13, x13, lsr #33
  4054ac:	add	x15, x15, x3
  4054b0:	str	x15, [x17, #16]
  4054b4:	lsr	x15, x15, #8
  4054b8:	and	x15, x15, #0x7f8
  4054bc:	ldr	x15, [x0, x15]
  4054c0:	add	x15, x15, x16
  4054c4:	str	x15, [x18, #16]
  4054c8:	ldr	x16, [x17, #24]
  4054cc:	sub	x18, x14, #0x3e8
  4054d0:	ldr	x18, [x18]
  4054d4:	add	x14, x14, #0x20
  4054d8:	and	x2, x16, #0x7f8
  4054dc:	ldr	x2, [x0, x2]
  4054e0:	add	x13, x18, x13
  4054e4:	add	x15, x13, x15
  4054e8:	cmp	x14, x11
  4054ec:	add	x15, x15, x2
  4054f0:	str	x15, [x17, #24]
  4054f4:	lsr	x15, x15, #8
  4054f8:	and	x15, x15, #0x7f8
  4054fc:	ldr	x15, [x0, x15]
  405500:	add	x17, x12, x10
  405504:	add	x10, x10, #0x20
  405508:	add	x15, x15, x16
  40550c:	str	x15, [x17, #24]
  405510:	b.cc	4053fc <ferror@plt+0x37ac>  // b.lo, b.ul, b.last
  405514:	str	x13, [x0, #2048]
  405518:	str	x15, [x0, #2056]
  40551c:	ret
  405520:	mov	x11, #0x4b7c                	// #19324
  405524:	mov	x12, #0xc862                	// #51298
  405528:	mov	x15, #0x12a0                	// #4768
  40552c:	mov	x13, #0x5524                	// #21796
  405530:	mov	x16, #0xe0ce                	// #57550
  405534:	mov	x14, #0x9315                	// #37653
  405538:	mov	x17, #0x89ed                	// #35309
  40553c:	mov	x8, #0xc0ab                	// #49323
  405540:	movk	x11, #0xa288, lsl #16
  405544:	movk	x12, #0xc73a, lsl #16
  405548:	movk	x15, #0x3d47, lsl #16
  40554c:	movk	x13, #0x4a59, lsl #16
  405550:	movk	x16, #0x8355, lsl #16
  405554:	movk	x14, #0xa5a0, lsl #16
  405558:	movk	x17, #0xcbfc, lsl #16
  40555c:	movk	x8, #0x6c44, lsl #16
  405560:	movk	x11, #0x4677, lsl #32
  405564:	movk	x12, #0xb322, lsl #32
  405568:	movk	x15, #0xa505, lsl #32
  40556c:	movk	x13, #0x2e82, lsl #32
  405570:	movk	x16, #0x53db, lsl #32
  405574:	movk	x14, #0x4a0f, lsl #32
  405578:	movk	x17, #0x5bf2, lsl #32
  40557c:	movk	x8, #0x704f, lsl #32
  405580:	add	x9, x0, #0x20
  405584:	movk	x11, #0x647c, lsl #48
  405588:	movk	x12, #0xb9f8, lsl #48
  40558c:	movk	x15, #0x8c0e, lsl #48
  405590:	movk	x13, #0xb29b, lsl #48
  405594:	movk	x16, #0x82f0, lsl #48
  405598:	movk	x14, #0x48fe, lsl #48
  40559c:	movk	x17, #0xae98, lsl #48
  4055a0:	movk	x8, #0x98f5, lsl #48
  4055a4:	mov	x10, #0xfffffffffffffff8    	// #-8
  4055a8:	ldp	x18, x1, [x9, #-32]
  4055ac:	add	x10, x10, #0x8
  4055b0:	cmp	x10, #0xf8
  4055b4:	add	x11, x18, x11
  4055b8:	ldp	x2, x18, [x9, #-16]
  4055bc:	add	x12, x1, x12
  4055c0:	add	x15, x2, x15
  4055c4:	ldp	x1, x2, [x9]
  4055c8:	add	x13, x18, x13
  4055cc:	add	x16, x1, x16
  4055d0:	ldp	x18, x1, [x9, #16]
  4055d4:	add	x14, x2, x14
  4055d8:	sub	x11, x11, x16
  4055dc:	add	x8, x1, x8
  4055e0:	add	x17, x18, x17
  4055e4:	eor	x14, x14, x8, lsr #9
  4055e8:	add	x8, x8, x11
  4055ec:	sub	x12, x12, x14
  4055f0:	eor	x17, x17, x11, lsl #9
  4055f4:	add	x11, x12, x11
  4055f8:	sub	x15, x15, x17
  4055fc:	eor	x8, x8, x12, lsr #23
  405600:	add	x12, x12, x15
  405604:	sub	x13, x13, x8
  405608:	eor	x11, x11, x15, lsl #15
  40560c:	sub	x16, x16, x11
  405610:	eor	x12, x12, x13, lsr #14
  405614:	add	x15, x13, x15
  405618:	add	x13, x13, x16
  40561c:	sub	x14, x14, x12
  405620:	eor	x15, x15, x16, lsl #20
  405624:	eor	x13, x13, x14, lsr #17
  405628:	add	x16, x14, x16
  40562c:	sub	x17, x17, x15
  405630:	sub	x8, x8, x13
  405634:	add	x14, x14, x17
  405638:	eor	x16, x16, x17, lsl #14
  40563c:	add	x17, x8, x17
  405640:	stp	x11, x12, [x9, #-32]
  405644:	stp	x15, x13, [x9, #-16]
  405648:	stp	x16, x14, [x9]
  40564c:	stp	x17, x8, [x9, #16]
  405650:	add	x9, x9, #0x40
  405654:	b.cc	4055a8 <ferror@plt+0x3958>  // b.lo, b.ul, b.last
  405658:	add	x9, x0, #0x20
  40565c:	mov	x10, #0xfffffffffffffff8    	// #-8
  405660:	ldp	x18, x1, [x9, #-32]
  405664:	add	x10, x10, #0x8
  405668:	cmp	x10, #0xf8
  40566c:	add	x11, x18, x11
  405670:	ldp	x2, x18, [x9, #-16]
  405674:	add	x12, x1, x12
  405678:	add	x15, x2, x15
  40567c:	ldp	x1, x2, [x9]
  405680:	add	x13, x18, x13
  405684:	add	x16, x1, x16
  405688:	ldp	x18, x1, [x9, #16]
  40568c:	add	x14, x2, x14
  405690:	sub	x11, x11, x16
  405694:	add	x8, x1, x8
  405698:	add	x17, x18, x17
  40569c:	eor	x14, x14, x8, lsr #9
  4056a0:	add	x8, x8, x11
  4056a4:	sub	x12, x12, x14
  4056a8:	eor	x17, x17, x11, lsl #9
  4056ac:	add	x11, x12, x11
  4056b0:	sub	x15, x15, x17
  4056b4:	eor	x8, x8, x12, lsr #23
  4056b8:	add	x12, x12, x15
  4056bc:	sub	x13, x13, x8
  4056c0:	eor	x11, x11, x15, lsl #15
  4056c4:	sub	x16, x16, x11
  4056c8:	eor	x12, x12, x13, lsr #14
  4056cc:	add	x15, x13, x15
  4056d0:	add	x13, x13, x16
  4056d4:	sub	x14, x14, x12
  4056d8:	eor	x15, x15, x16, lsl #20
  4056dc:	eor	x13, x13, x14, lsr #17
  4056e0:	add	x16, x14, x16
  4056e4:	sub	x17, x17, x15
  4056e8:	sub	x8, x8, x13
  4056ec:	add	x14, x14, x17
  4056f0:	eor	x16, x16, x17, lsl #14
  4056f4:	add	x17, x8, x17
  4056f8:	stp	x11, x12, [x9, #-32]
  4056fc:	stp	x15, x13, [x9, #-16]
  405700:	stp	x16, x14, [x9]
  405704:	stp	x17, x8, [x9, #16]
  405708:	add	x9, x9, #0x40
  40570c:	b.cc	405660 <ferror@plt+0x3a10>  // b.lo, b.ul, b.last
  405710:	movi	v0.2d, #0x0
  405714:	str	xzr, [x0, #2064]
  405718:	str	q0, [x0, #2048]
  40571c:	ret
  405720:	sub	sp, sp, #0xc0
  405724:	stp	x29, x30, [sp, #128]
  405728:	stp	x24, x23, [sp, #144]
  40572c:	stp	x22, x21, [sp, #160]
  405730:	stp	x20, x19, [sp, #176]
  405734:	add	x29, sp, #0x80
  405738:	mov	x19, x1
  40573c:	mov	x20, x0
  405740:	bl	4018e0 <fileno@plt>
  405744:	mov	w1, w0
  405748:	mov	x2, sp
  40574c:	mov	w0, wzr
  405750:	bl	401bb0 <__fxstat@plt>
  405754:	tbnz	w0, #31, 405790 <ferror@plt+0x3b40>
  405758:	ldr	w8, [sp, #16]
  40575c:	and	w8, w8, #0xf000
  405760:	cmp	w8, #0x8, lsl #12
  405764:	b.ne	405790 <ferror@plt+0x3b40>  // b.any
  405768:	mov	x0, x20
  40576c:	bl	401b60 <ftello@plt>
  405770:	tbnz	x0, #63, 405790 <ferror@plt+0x3b40>
  405774:	ldr	x8, [sp, #48]
  405778:	subs	x8, x8, x0
  40577c:	b.le	405790 <ferror@plt+0x3b40>
  405780:	cmn	x8, #0x1
  405784:	b.eq	405874 <ferror@plt+0x3c24>  // b.none
  405788:	add	x22, x8, #0x1
  40578c:	b	405794 <ferror@plt+0x3b44>
  405790:	mov	w22, #0x2000                	// #8192
  405794:	mov	x0, x22
  405798:	bl	401930 <malloc@plt>
  40579c:	cbz	x0, 4057f8 <ferror@plt+0x3ba8>
  4057a0:	mov	x24, xzr
  4057a4:	sub	x23, x22, x24
  4057a8:	mov	x21, x0
  4057ac:	add	x0, x0, x24
  4057b0:	mov	w1, #0x1                   	// #1
  4057b4:	mov	x2, x23
  4057b8:	mov	x3, x20
  4057bc:	bl	401ae0 <fread@plt>
  4057c0:	cmp	x0, x23
  4057c4:	add	x24, x0, x24
  4057c8:	b.ne	405800 <ferror@plt+0x3bb0>  // b.any
  4057cc:	cmn	x22, #0x1
  4057d0:	b.eq	405840 <ferror@plt+0x3bf0>  // b.none
  4057d4:	adds	x8, x22, x22, lsr #1
  4057d8:	csinv	x22, x8, xzr, cc  // cc = lo, ul, last
  4057dc:	mov	x0, x21
  4057e0:	mov	x1, x22
  4057e4:	bl	401a00 <realloc@plt>
  4057e8:	cbnz	x0, 4057a4 <ferror@plt+0x3b54>
  4057ec:	bl	401c20 <__errno_location@plt>
  4057f0:	ldr	w23, [x0]
  4057f4:	b	405844 <ferror@plt+0x3bf4>
  4057f8:	mov	x21, xzr
  4057fc:	b	405858 <ferror@plt+0x3c08>
  405800:	bl	401c20 <__errno_location@plt>
  405804:	ldr	w23, [x0]
  405808:	mov	x0, x20
  40580c:	bl	401c50 <ferror@plt>
  405810:	cbnz	w0, 405844 <ferror@plt+0x3bf4>
  405814:	sub	x8, x22, #0x1
  405818:	cmp	x24, x8
  40581c:	b.cs	405834 <ferror@plt+0x3be4>  // b.hs, b.nlast
  405820:	add	x1, x24, #0x1
  405824:	mov	x0, x21
  405828:	bl	401a00 <realloc@plt>
  40582c:	cmp	x0, #0x0
  405830:	csel	x21, x21, x0, eq  // eq = none
  405834:	strb	wzr, [x21, x24]
  405838:	str	x24, [x19]
  40583c:	b	405858 <ferror@plt+0x3c08>
  405840:	mov	w23, #0xc                   	// #12
  405844:	mov	x0, x21
  405848:	bl	401af0 <free@plt>
  40584c:	bl	401c20 <__errno_location@plt>
  405850:	mov	x21, xzr
  405854:	str	w23, [x0]
  405858:	mov	x0, x21
  40585c:	ldp	x20, x19, [sp, #176]
  405860:	ldp	x22, x21, [sp, #160]
  405864:	ldp	x24, x23, [sp, #144]
  405868:	ldp	x29, x30, [sp, #128]
  40586c:	add	sp, sp, #0xc0
  405870:	ret
  405874:	bl	401c20 <__errno_location@plt>
  405878:	mov	w8, #0xc                   	// #12
  40587c:	mov	x21, xzr
  405880:	str	w8, [x0]
  405884:	b	405858 <ferror@plt+0x3c08>
  405888:	stp	x29, x30, [sp, #-48]!
  40588c:	stp	x20, x19, [sp, #32]
  405890:	mov	x19, x1
  405894:	adrp	x1, 408000 <ferror@plt+0x63b0>
  405898:	add	x1, x1, #0xed0
  40589c:	stp	x22, x21, [sp, #16]
  4058a0:	mov	x29, sp
  4058a4:	bl	401920 <fopen@plt>
  4058a8:	cbz	x0, 4058f0 <ferror@plt+0x3ca0>
  4058ac:	mov	x1, x19
  4058b0:	mov	x21, x0
  4058b4:	bl	405720 <ferror@plt+0x3ad0>
  4058b8:	mov	x19, x0
  4058bc:	bl	401c20 <__errno_location@plt>
  4058c0:	ldr	w22, [x0]
  4058c4:	mov	x20, x0
  4058c8:	mov	x0, x21
  4058cc:	bl	406c90 <ferror@plt+0x5040>
  4058d0:	cbz	w0, 4058f4 <ferror@plt+0x3ca4>
  4058d4:	cbz	x19, 4058e4 <ferror@plt+0x3c94>
  4058d8:	ldr	w22, [x20]
  4058dc:	mov	x0, x19
  4058e0:	bl	401af0 <free@plt>
  4058e4:	mov	x19, xzr
  4058e8:	str	w22, [x20]
  4058ec:	b	4058f4 <ferror@plt+0x3ca4>
  4058f0:	mov	x19, xzr
  4058f4:	mov	x0, x19
  4058f8:	ldp	x20, x19, [sp, #32]
  4058fc:	ldp	x22, x21, [sp, #16]
  405900:	ldp	x29, x30, [sp], #48
  405904:	ret
  405908:	stp	x29, x30, [sp, #-48]!
  40590c:	stp	x20, x19, [sp, #32]
  405910:	mov	x19, x1
  405914:	adrp	x1, 408000 <ferror@plt+0x63b0>
  405918:	add	x1, x1, #0xeb0
  40591c:	stp	x22, x21, [sp, #16]
  405920:	mov	x29, sp
  405924:	bl	401920 <fopen@plt>
  405928:	cbz	x0, 405970 <ferror@plt+0x3d20>
  40592c:	mov	x1, x19
  405930:	mov	x21, x0
  405934:	bl	405720 <ferror@plt+0x3ad0>
  405938:	mov	x19, x0
  40593c:	bl	401c20 <__errno_location@plt>
  405940:	ldr	w22, [x0]
  405944:	mov	x20, x0
  405948:	mov	x0, x21
  40594c:	bl	406c90 <ferror@plt+0x5040>
  405950:	cbz	w0, 405974 <ferror@plt+0x3d24>
  405954:	cbz	x19, 405964 <ferror@plt+0x3d14>
  405958:	ldr	w22, [x20]
  40595c:	mov	x0, x19
  405960:	bl	401af0 <free@plt>
  405964:	mov	x19, xzr
  405968:	str	w22, [x20]
  40596c:	b	405974 <ferror@plt+0x3d24>
  405970:	mov	x19, xzr
  405974:	mov	x0, x19
  405978:	ldp	x20, x19, [sp, #32]
  40597c:	ldp	x22, x21, [sp, #16]
  405980:	ldp	x29, x30, [sp], #48
  405984:	ret
  405988:	sub	sp, sp, #0x50
  40598c:	str	x21, [sp, #48]
  405990:	stp	x20, x19, [sp, #64]
  405994:	mov	x21, x5
  405998:	mov	x20, x4
  40599c:	mov	x5, x3
  4059a0:	mov	x4, x2
  4059a4:	mov	x19, x0
  4059a8:	stp	x29, x30, [sp, #32]
  4059ac:	add	x29, sp, #0x20
  4059b0:	cbz	x1, 4059d0 <ferror@plt+0x3d80>
  4059b4:	adrp	x2, 408000 <ferror@plt+0x63b0>
  4059b8:	mov	x3, x1
  4059bc:	add	x2, x2, #0xee9
  4059c0:	mov	w1, #0x1                   	// #1
  4059c4:	mov	x0, x19
  4059c8:	bl	401aa0 <__fprintf_chk@plt>
  4059cc:	b	4059ec <ferror@plt+0x3d9c>
  4059d0:	adrp	x2, 408000 <ferror@plt+0x63b0>
  4059d4:	add	x2, x2, #0xef5
  4059d8:	mov	w1, #0x1                   	// #1
  4059dc:	mov	x0, x19
  4059e0:	mov	x3, x4
  4059e4:	mov	x4, x5
  4059e8:	bl	401aa0 <__fprintf_chk@plt>
  4059ec:	adrp	x1, 408000 <ferror@plt+0x63b0>
  4059f0:	add	x1, x1, #0xefc
  4059f4:	mov	w2, #0x5                   	// #5
  4059f8:	mov	x0, xzr
  4059fc:	bl	401bc0 <dcgettext@plt>
  405a00:	adrp	x2, 409000 <ferror@plt+0x73b0>
  405a04:	mov	x3, x0
  405a08:	add	x2, x2, #0x1c7
  405a0c:	mov	w1, #0x1                   	// #1
  405a10:	mov	w4, #0x7e3                 	// #2019
  405a14:	mov	x0, x19
  405a18:	bl	401aa0 <__fprintf_chk@plt>
  405a1c:	adrp	x1, 408000 <ferror@plt+0x63b0>
  405a20:	add	x1, x1, #0xf00
  405a24:	mov	w2, #0x5                   	// #5
  405a28:	mov	x0, xzr
  405a2c:	bl	401bc0 <dcgettext@plt>
  405a30:	mov	x1, x19
  405a34:	bl	401bd0 <fputs_unlocked@plt>
  405a38:	cmp	x21, #0x9
  405a3c:	b.hi	405a90 <ferror@plt+0x3e40>  // b.pmore
  405a40:	adrp	x8, 408000 <ferror@plt+0x63b0>
  405a44:	add	x8, x8, #0xedf
  405a48:	adr	x9, 405a58 <ferror@plt+0x3e08>
  405a4c:	ldrb	w10, [x8, x21]
  405a50:	add	x9, x9, x10, lsl #2
  405a54:	br	x9
  405a58:	adrp	x1, 408000 <ferror@plt+0x63b0>
  405a5c:	add	x1, x1, #0xfcc
  405a60:	mov	w2, #0x5                   	// #5
  405a64:	mov	x0, xzr
  405a68:	bl	401bc0 <dcgettext@plt>
  405a6c:	ldr	x3, [x20]
  405a70:	mov	x2, x0
  405a74:	mov	x0, x19
  405a78:	ldp	x20, x19, [sp, #64]
  405a7c:	ldr	x21, [sp, #48]
  405a80:	ldp	x29, x30, [sp, #32]
  405a84:	mov	w1, #0x1                   	// #1
  405a88:	add	sp, sp, #0x50
  405a8c:	b	401aa0 <__fprintf_chk@plt>
  405a90:	adrp	x1, 409000 <ferror@plt+0x73b0>
  405a94:	add	x1, x1, #0x10b
  405a98:	b	405bf4 <ferror@plt+0x3fa4>
  405a9c:	adrp	x1, 408000 <ferror@plt+0x63b0>
  405aa0:	add	x1, x1, #0xfdc
  405aa4:	mov	w2, #0x5                   	// #5
  405aa8:	mov	x0, xzr
  405aac:	bl	401bc0 <dcgettext@plt>
  405ab0:	ldp	x3, x4, [x20]
  405ab4:	mov	x2, x0
  405ab8:	mov	x0, x19
  405abc:	ldp	x20, x19, [sp, #64]
  405ac0:	ldr	x21, [sp, #48]
  405ac4:	ldp	x29, x30, [sp, #32]
  405ac8:	mov	w1, #0x1                   	// #1
  405acc:	add	sp, sp, #0x50
  405ad0:	b	401aa0 <__fprintf_chk@plt>
  405ad4:	adrp	x1, 408000 <ferror@plt+0x63b0>
  405ad8:	add	x1, x1, #0xff3
  405adc:	mov	w2, #0x5                   	// #5
  405ae0:	mov	x0, xzr
  405ae4:	bl	401bc0 <dcgettext@plt>
  405ae8:	ldp	x3, x4, [x20]
  405aec:	ldr	x5, [x20, #16]
  405af0:	mov	x2, x0
  405af4:	mov	x0, x19
  405af8:	ldp	x20, x19, [sp, #64]
  405afc:	ldr	x21, [sp, #48]
  405b00:	ldp	x29, x30, [sp, #32]
  405b04:	mov	w1, #0x1                   	// #1
  405b08:	add	sp, sp, #0x50
  405b0c:	b	401aa0 <__fprintf_chk@plt>
  405b10:	adrp	x1, 409000 <ferror@plt+0x73b0>
  405b14:	add	x1, x1, #0xf
  405b18:	mov	w2, #0x5                   	// #5
  405b1c:	mov	x0, xzr
  405b20:	bl	401bc0 <dcgettext@plt>
  405b24:	ldp	x3, x4, [x20]
  405b28:	ldp	x5, x6, [x20, #16]
  405b2c:	mov	x2, x0
  405b30:	mov	x0, x19
  405b34:	ldp	x20, x19, [sp, #64]
  405b38:	ldr	x21, [sp, #48]
  405b3c:	ldp	x29, x30, [sp, #32]
  405b40:	mov	w1, #0x1                   	// #1
  405b44:	add	sp, sp, #0x50
  405b48:	b	401aa0 <__fprintf_chk@plt>
  405b4c:	adrp	x1, 409000 <ferror@plt+0x73b0>
  405b50:	add	x1, x1, #0x2f
  405b54:	mov	w2, #0x5                   	// #5
  405b58:	mov	x0, xzr
  405b5c:	bl	401bc0 <dcgettext@plt>
  405b60:	ldp	x3, x4, [x20]
  405b64:	ldp	x5, x6, [x20, #16]
  405b68:	ldr	x7, [x20, #32]
  405b6c:	mov	x2, x0
  405b70:	mov	x0, x19
  405b74:	ldp	x20, x19, [sp, #64]
  405b78:	ldr	x21, [sp, #48]
  405b7c:	ldp	x29, x30, [sp, #32]
  405b80:	mov	w1, #0x1                   	// #1
  405b84:	add	sp, sp, #0x50
  405b88:	b	401aa0 <__fprintf_chk@plt>
  405b8c:	adrp	x1, 409000 <ferror@plt+0x73b0>
  405b90:	add	x1, x1, #0x53
  405b94:	mov	w2, #0x5                   	// #5
  405b98:	mov	x0, xzr
  405b9c:	bl	401bc0 <dcgettext@plt>
  405ba0:	ldp	x3, x4, [x20]
  405ba4:	ldp	x5, x6, [x20, #16]
  405ba8:	ldp	x7, x8, [x20, #32]
  405bac:	mov	x2, x0
  405bb0:	b	405be0 <ferror@plt+0x3f90>
  405bb4:	adrp	x1, 409000 <ferror@plt+0x73b0>
  405bb8:	add	x1, x1, #0x7b
  405bbc:	mov	w2, #0x5                   	// #5
  405bc0:	mov	x0, xzr
  405bc4:	bl	401bc0 <dcgettext@plt>
  405bc8:	ldr	x9, [x20, #48]
  405bcc:	ldp	x3, x4, [x20]
  405bd0:	ldp	x5, x6, [x20, #16]
  405bd4:	ldp	x7, x8, [x20, #32]
  405bd8:	mov	x2, x0
  405bdc:	str	x9, [sp, #8]
  405be0:	mov	w1, #0x1                   	// #1
  405be4:	str	x8, [sp]
  405be8:	b	405c58 <ferror@plt+0x4008>
  405bec:	adrp	x1, 409000 <ferror@plt+0x73b0>
  405bf0:	add	x1, x1, #0xd7
  405bf4:	mov	w2, #0x5                   	// #5
  405bf8:	mov	x0, xzr
  405bfc:	bl	401bc0 <dcgettext@plt>
  405c00:	ldp	x8, x9, [x20, #56]
  405c04:	ldp	x3, x4, [x20]
  405c08:	ldp	x5, x6, [x20, #16]
  405c0c:	ldr	x7, [x20, #32]
  405c10:	ldur	q0, [x20, #40]
  405c14:	mov	x2, x0
  405c18:	str	x9, [sp, #24]
  405c1c:	b	405c4c <ferror@plt+0x3ffc>
  405c20:	adrp	x1, 409000 <ferror@plt+0x73b0>
  405c24:	add	x1, x1, #0xa7
  405c28:	mov	w2, #0x5                   	// #5
  405c2c:	mov	x0, xzr
  405c30:	bl	401bc0 <dcgettext@plt>
  405c34:	ldp	x3, x4, [x20]
  405c38:	ldp	x5, x6, [x20, #16]
  405c3c:	ldr	x7, [x20, #32]
  405c40:	ldur	q0, [x20, #40]
  405c44:	ldr	x8, [x20, #56]
  405c48:	mov	x2, x0
  405c4c:	str	x8, [sp, #16]
  405c50:	mov	w1, #0x1                   	// #1
  405c54:	str	q0, [sp]
  405c58:	mov	x0, x19
  405c5c:	bl	401aa0 <__fprintf_chk@plt>
  405c60:	ldp	x20, x19, [sp, #64]
  405c64:	ldr	x21, [sp, #48]
  405c68:	ldp	x29, x30, [sp, #32]
  405c6c:	add	sp, sp, #0x50
  405c70:	ret
  405c74:	mov	x8, xzr
  405c78:	ldr	x9, [x4, x8, lsl #3]
  405c7c:	add	x8, x8, #0x1
  405c80:	cbnz	x9, 405c78 <ferror@plt+0x4028>
  405c84:	sub	x5, x8, #0x1
  405c88:	b	405988 <ferror@plt+0x3d38>
  405c8c:	sub	sp, sp, #0x60
  405c90:	stp	x29, x30, [sp, #80]
  405c94:	ldr	w9, [x4, #24]
  405c98:	add	x29, sp, #0x50
  405c9c:	mov	w8, w9
  405ca0:	tbz	w9, #31, 405cc4 <ferror@plt+0x4074>
  405ca4:	add	w8, w9, #0x8
  405ca8:	cmn	w9, #0x8
  405cac:	str	w8, [x4, #24]
  405cb0:	b.gt	405cc4 <ferror@plt+0x4074>
  405cb4:	ldr	x10, [x4, #8]
  405cb8:	sxtw	x9, w9
  405cbc:	add	x9, x10, x9
  405cc0:	b	405cd0 <ferror@plt+0x4080>
  405cc4:	ldr	x9, [x4]
  405cc8:	add	x10, x9, #0x8
  405ccc:	str	x10, [x4]
  405cd0:	ldr	x9, [x9]
  405cd4:	str	x9, [sp]
  405cd8:	cbz	x9, 405ce8 <ferror@plt+0x4098>
  405cdc:	tbnz	w8, #31, 405cf0 <ferror@plt+0x40a0>
  405ce0:	mov	w9, w8
  405ce4:	b	405d0c <ferror@plt+0x40bc>
  405ce8:	mov	x5, xzr
  405cec:	b	405f64 <ferror@plt+0x4314>
  405cf0:	add	w9, w8, #0x8
  405cf4:	cmn	w8, #0x8
  405cf8:	str	w9, [x4, #24]
  405cfc:	b.gt	405d0c <ferror@plt+0x40bc>
  405d00:	ldr	x10, [x4, #8]
  405d04:	add	x8, x10, w8, sxtw
  405d08:	b	405d18 <ferror@plt+0x40c8>
  405d0c:	ldr	x8, [x4]
  405d10:	add	x10, x8, #0x8
  405d14:	str	x10, [x4]
  405d18:	ldr	x8, [x8]
  405d1c:	str	x8, [sp, #8]
  405d20:	cbz	x8, 405d30 <ferror@plt+0x40e0>
  405d24:	tbnz	w9, #31, 405d38 <ferror@plt+0x40e8>
  405d28:	mov	w8, w9
  405d2c:	b	405d54 <ferror@plt+0x4104>
  405d30:	mov	w5, #0x1                   	// #1
  405d34:	b	405f64 <ferror@plt+0x4314>
  405d38:	add	w8, w9, #0x8
  405d3c:	cmn	w9, #0x8
  405d40:	str	w8, [x4, #24]
  405d44:	b.gt	405d54 <ferror@plt+0x4104>
  405d48:	ldr	x10, [x4, #8]
  405d4c:	add	x9, x10, w9, sxtw
  405d50:	b	405d60 <ferror@plt+0x4110>
  405d54:	ldr	x9, [x4]
  405d58:	add	x10, x9, #0x8
  405d5c:	str	x10, [x4]
  405d60:	ldr	x9, [x9]
  405d64:	str	x9, [sp, #16]
  405d68:	cbz	x9, 405d78 <ferror@plt+0x4128>
  405d6c:	tbnz	w8, #31, 405d80 <ferror@plt+0x4130>
  405d70:	mov	w9, w8
  405d74:	b	405d9c <ferror@plt+0x414c>
  405d78:	mov	w5, #0x2                   	// #2
  405d7c:	b	405f64 <ferror@plt+0x4314>
  405d80:	add	w9, w8, #0x8
  405d84:	cmn	w8, #0x8
  405d88:	str	w9, [x4, #24]
  405d8c:	b.gt	405d9c <ferror@plt+0x414c>
  405d90:	ldr	x10, [x4, #8]
  405d94:	add	x8, x10, w8, sxtw
  405d98:	b	405da8 <ferror@plt+0x4158>
  405d9c:	ldr	x8, [x4]
  405da0:	add	x10, x8, #0x8
  405da4:	str	x10, [x4]
  405da8:	ldr	x8, [x8]
  405dac:	str	x8, [sp, #24]
  405db0:	cbz	x8, 405dc0 <ferror@plt+0x4170>
  405db4:	tbnz	w9, #31, 405dc8 <ferror@plt+0x4178>
  405db8:	mov	w8, w9
  405dbc:	b	405de4 <ferror@plt+0x4194>
  405dc0:	mov	w5, #0x3                   	// #3
  405dc4:	b	405f64 <ferror@plt+0x4314>
  405dc8:	add	w8, w9, #0x8
  405dcc:	cmn	w9, #0x8
  405dd0:	str	w8, [x4, #24]
  405dd4:	b.gt	405de4 <ferror@plt+0x4194>
  405dd8:	ldr	x10, [x4, #8]
  405ddc:	add	x9, x10, w9, sxtw
  405de0:	b	405df0 <ferror@plt+0x41a0>
  405de4:	ldr	x9, [x4]
  405de8:	add	x10, x9, #0x8
  405dec:	str	x10, [x4]
  405df0:	ldr	x9, [x9]
  405df4:	str	x9, [sp, #32]
  405df8:	cbz	x9, 405e08 <ferror@plt+0x41b8>
  405dfc:	tbnz	w8, #31, 405e10 <ferror@plt+0x41c0>
  405e00:	mov	w9, w8
  405e04:	b	405e2c <ferror@plt+0x41dc>
  405e08:	mov	w5, #0x4                   	// #4
  405e0c:	b	405f64 <ferror@plt+0x4314>
  405e10:	add	w9, w8, #0x8
  405e14:	cmn	w8, #0x8
  405e18:	str	w9, [x4, #24]
  405e1c:	b.gt	405e2c <ferror@plt+0x41dc>
  405e20:	ldr	x10, [x4, #8]
  405e24:	add	x8, x10, w8, sxtw
  405e28:	b	405e38 <ferror@plt+0x41e8>
  405e2c:	ldr	x8, [x4]
  405e30:	add	x10, x8, #0x8
  405e34:	str	x10, [x4]
  405e38:	ldr	x8, [x8]
  405e3c:	str	x8, [sp, #40]
  405e40:	cbz	x8, 405e50 <ferror@plt+0x4200>
  405e44:	tbnz	w9, #31, 405e58 <ferror@plt+0x4208>
  405e48:	mov	w8, w9
  405e4c:	b	405e74 <ferror@plt+0x4224>
  405e50:	mov	w5, #0x5                   	// #5
  405e54:	b	405f64 <ferror@plt+0x4314>
  405e58:	add	w8, w9, #0x8
  405e5c:	cmn	w9, #0x8
  405e60:	str	w8, [x4, #24]
  405e64:	b.gt	405e74 <ferror@plt+0x4224>
  405e68:	ldr	x10, [x4, #8]
  405e6c:	add	x9, x10, w9, sxtw
  405e70:	b	405e80 <ferror@plt+0x4230>
  405e74:	ldr	x9, [x4]
  405e78:	add	x10, x9, #0x8
  405e7c:	str	x10, [x4]
  405e80:	ldr	x9, [x9]
  405e84:	str	x9, [sp, #48]
  405e88:	cbz	x9, 405e98 <ferror@plt+0x4248>
  405e8c:	tbnz	w8, #31, 405ea0 <ferror@plt+0x4250>
  405e90:	mov	w9, w8
  405e94:	b	405ebc <ferror@plt+0x426c>
  405e98:	mov	w5, #0x6                   	// #6
  405e9c:	b	405f64 <ferror@plt+0x4314>
  405ea0:	add	w9, w8, #0x8
  405ea4:	cmn	w8, #0x8
  405ea8:	str	w9, [x4, #24]
  405eac:	b.gt	405ebc <ferror@plt+0x426c>
  405eb0:	ldr	x10, [x4, #8]
  405eb4:	add	x8, x10, w8, sxtw
  405eb8:	b	405ec8 <ferror@plt+0x4278>
  405ebc:	ldr	x8, [x4]
  405ec0:	add	x10, x8, #0x8
  405ec4:	str	x10, [x4]
  405ec8:	ldr	x8, [x8]
  405ecc:	str	x8, [sp, #56]
  405ed0:	cbz	x8, 405ee0 <ferror@plt+0x4290>
  405ed4:	tbnz	w9, #31, 405ee8 <ferror@plt+0x4298>
  405ed8:	mov	w8, w9
  405edc:	b	405f04 <ferror@plt+0x42b4>
  405ee0:	mov	w5, #0x7                   	// #7
  405ee4:	b	405f64 <ferror@plt+0x4314>
  405ee8:	add	w8, w9, #0x8
  405eec:	cmn	w9, #0x8
  405ef0:	str	w8, [x4, #24]
  405ef4:	b.gt	405f04 <ferror@plt+0x42b4>
  405ef8:	ldr	x10, [x4, #8]
  405efc:	add	x9, x10, w9, sxtw
  405f00:	b	405f10 <ferror@plt+0x42c0>
  405f04:	ldr	x9, [x4]
  405f08:	add	x10, x9, #0x8
  405f0c:	str	x10, [x4]
  405f10:	ldr	x9, [x9]
  405f14:	str	x9, [sp, #64]
  405f18:	cbz	x9, 405f60 <ferror@plt+0x4310>
  405f1c:	tbz	w8, #31, 405f3c <ferror@plt+0x42ec>
  405f20:	add	w9, w8, #0x8
  405f24:	cmn	w8, #0x8
  405f28:	str	w9, [x4, #24]
  405f2c:	b.gt	405f3c <ferror@plt+0x42ec>
  405f30:	ldr	x9, [x4, #8]
  405f34:	add	x8, x9, w8, sxtw
  405f38:	b	405f48 <ferror@plt+0x42f8>
  405f3c:	ldr	x8, [x4]
  405f40:	add	x9, x8, #0x8
  405f44:	str	x9, [x4]
  405f48:	ldr	x8, [x8]
  405f4c:	str	x8, [sp, #72]
  405f50:	cmp	x8, #0x0
  405f54:	mov	w8, #0x9                   	// #9
  405f58:	cinc	x5, x8, ne  // ne = any
  405f5c:	b	405f64 <ferror@plt+0x4314>
  405f60:	mov	w5, #0x8                   	// #8
  405f64:	mov	x4, sp
  405f68:	bl	405988 <ferror@plt+0x3d38>
  405f6c:	ldp	x29, x30, [sp, #80]
  405f70:	add	sp, sp, #0x60
  405f74:	ret
  405f78:	sub	sp, sp, #0xf0
  405f7c:	stp	x29, x30, [sp, #224]
  405f80:	add	x29, sp, #0xe0
  405f84:	mov	x8, #0xffffffffffffffe0    	// #-32
  405f88:	mov	x9, sp
  405f8c:	sub	x10, x29, #0x60
  405f90:	movk	x8, #0xff80, lsl #32
  405f94:	add	x11, x29, #0x10
  405f98:	add	x9, x9, #0x80
  405f9c:	add	x10, x10, #0x20
  405fa0:	stp	x9, x8, [x29, #-16]
  405fa4:	stp	x11, x10, [x29, #-32]
  405fa8:	stp	x4, x5, [x29, #-96]
  405fac:	stp	x6, x7, [x29, #-80]
  405fb0:	stp	q0, q1, [sp]
  405fb4:	ldp	q0, q1, [x29, #-32]
  405fb8:	sub	x4, x29, #0x40
  405fbc:	stp	q2, q3, [sp, #32]
  405fc0:	stp	q4, q5, [sp, #64]
  405fc4:	stp	q6, q7, [sp, #96]
  405fc8:	stp	q0, q1, [x29, #-64]
  405fcc:	bl	405c8c <ferror@plt+0x403c>
  405fd0:	ldp	x29, x30, [sp, #224]
  405fd4:	add	sp, sp, #0xf0
  405fd8:	ret
  405fdc:	stp	x29, x30, [sp, #-16]!
  405fe0:	adrp	x1, 409000 <ferror@plt+0x73b0>
  405fe4:	add	x1, x1, #0x147
  405fe8:	mov	w2, #0x5                   	// #5
  405fec:	mov	x0, xzr
  405ff0:	mov	x29, sp
  405ff4:	bl	401bc0 <dcgettext@plt>
  405ff8:	adrp	x2, 409000 <ferror@plt+0x73b0>
  405ffc:	mov	x1, x0
  406000:	add	x2, x2, #0x15c
  406004:	mov	w0, #0x1                   	// #1
  406008:	bl	401990 <__printf_chk@plt>
  40600c:	adrp	x1, 409000 <ferror@plt+0x73b0>
  406010:	add	x1, x1, #0x172
  406014:	mov	w2, #0x5                   	// #5
  406018:	mov	x0, xzr
  40601c:	bl	401bc0 <dcgettext@plt>
  406020:	adrp	x2, 408000 <ferror@plt+0x63b0>
  406024:	adrp	x3, 408000 <ferror@plt+0x63b0>
  406028:	mov	x1, x0
  40602c:	add	x2, x2, #0xa44
  406030:	add	x3, x3, #0xbaa
  406034:	mov	w0, #0x1                   	// #1
  406038:	bl	401990 <__printf_chk@plt>
  40603c:	adrp	x1, 409000 <ferror@plt+0x73b0>
  406040:	add	x1, x1, #0x186
  406044:	mov	w2, #0x5                   	// #5
  406048:	mov	x0, xzr
  40604c:	bl	401bc0 <dcgettext@plt>
  406050:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  406054:	ldr	x1, [x8, #712]
  406058:	ldp	x29, x30, [sp], #16
  40605c:	b	401bd0 <fputs_unlocked@plt>
  406060:	stp	x29, x30, [sp, #-32]!
  406064:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  406068:	udiv	x8, x8, x1
  40606c:	cmp	x8, x0
  406070:	str	x19, [sp, #16]
  406074:	mov	x29, sp
  406078:	b.cc	40609c <ferror@plt+0x444c>  // b.lo, b.ul, b.last
  40607c:	mul	x19, x1, x0
  406080:	mov	x0, x19
  406084:	bl	401930 <malloc@plt>
  406088:	cbz	x19, 406090 <ferror@plt+0x4440>
  40608c:	cbz	x0, 40609c <ferror@plt+0x444c>
  406090:	ldr	x19, [sp, #16]
  406094:	ldp	x29, x30, [sp], #32
  406098:	ret
  40609c:	bl	4063b4 <ferror@plt+0x4764>
  4060a0:	stp	x29, x30, [sp, #-32]!
  4060a4:	str	x19, [sp, #16]
  4060a8:	mov	x29, sp
  4060ac:	mov	x19, x0
  4060b0:	bl	401930 <malloc@plt>
  4060b4:	cbz	x19, 4060bc <ferror@plt+0x446c>
  4060b8:	cbz	x0, 4060c8 <ferror@plt+0x4478>
  4060bc:	ldr	x19, [sp, #16]
  4060c0:	ldp	x29, x30, [sp], #32
  4060c4:	ret
  4060c8:	bl	4063b4 <ferror@plt+0x4764>
  4060cc:	stp	x29, x30, [sp, #-32]!
  4060d0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4060d4:	udiv	x8, x8, x2
  4060d8:	cmp	x8, x1
  4060dc:	str	x19, [sp, #16]
  4060e0:	mov	x29, sp
  4060e4:	b.cc	40611c <ferror@plt+0x44cc>  // b.lo, b.ul, b.last
  4060e8:	mul	x19, x2, x1
  4060ec:	cbz	x0, 406100 <ferror@plt+0x44b0>
  4060f0:	cbnz	x19, 406100 <ferror@plt+0x44b0>
  4060f4:	bl	401af0 <free@plt>
  4060f8:	mov	x0, xzr
  4060fc:	b	406110 <ferror@plt+0x44c0>
  406100:	mov	x1, x19
  406104:	bl	401a00 <realloc@plt>
  406108:	cbz	x19, 406110 <ferror@plt+0x44c0>
  40610c:	cbz	x0, 40611c <ferror@plt+0x44cc>
  406110:	ldr	x19, [sp, #16]
  406114:	ldp	x29, x30, [sp], #32
  406118:	ret
  40611c:	bl	4063b4 <ferror@plt+0x4764>
  406120:	stp	x29, x30, [sp, #-32]!
  406124:	str	x19, [sp, #16]
  406128:	mov	x19, x1
  40612c:	mov	x29, sp
  406130:	cbz	x0, 406144 <ferror@plt+0x44f4>
  406134:	cbnz	x19, 406144 <ferror@plt+0x44f4>
  406138:	bl	401af0 <free@plt>
  40613c:	mov	x0, xzr
  406140:	b	406154 <ferror@plt+0x4504>
  406144:	mov	x1, x19
  406148:	bl	401a00 <realloc@plt>
  40614c:	cbz	x19, 406154 <ferror@plt+0x4504>
  406150:	cbz	x0, 406160 <ferror@plt+0x4510>
  406154:	ldr	x19, [sp, #16]
  406158:	ldp	x29, x30, [sp], #32
  40615c:	ret
  406160:	bl	4063b4 <ferror@plt+0x4764>
  406164:	stp	x29, x30, [sp, #-32]!
  406168:	ldr	x8, [x1]
  40616c:	str	x19, [sp, #16]
  406170:	mov	x29, sp
  406174:	cbz	x0, 4061ac <ferror@plt+0x455c>
  406178:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  40617c:	movk	x9, #0x5554
  406180:	udiv	x9, x9, x2
  406184:	cmp	x9, x8
  406188:	b.ls	4061f4 <ferror@plt+0x45a4>  // b.plast
  40618c:	add	x8, x8, x8, lsr #1
  406190:	add	x8, x8, #0x1
  406194:	mul	x19, x8, x2
  406198:	str	x8, [x1]
  40619c:	cbnz	x19, 4061d8 <ferror@plt+0x4588>
  4061a0:	bl	401af0 <free@plt>
  4061a4:	mov	x0, xzr
  4061a8:	b	4061e8 <ferror@plt+0x4598>
  4061ac:	cbnz	x8, 4061c0 <ferror@plt+0x4570>
  4061b0:	mov	w8, #0x80                  	// #128
  4061b4:	udiv	x8, x8, x2
  4061b8:	cmp	x2, #0x80
  4061bc:	cinc	x8, x8, hi  // hi = pmore
  4061c0:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4061c4:	udiv	x9, x9, x2
  4061c8:	cmp	x9, x8
  4061cc:	b.cc	4061f4 <ferror@plt+0x45a4>  // b.lo, b.ul, b.last
  4061d0:	mul	x19, x8, x2
  4061d4:	str	x8, [x1]
  4061d8:	mov	x1, x19
  4061dc:	bl	401a00 <realloc@plt>
  4061e0:	cbz	x19, 4061e8 <ferror@plt+0x4598>
  4061e4:	cbz	x0, 4061f4 <ferror@plt+0x45a4>
  4061e8:	ldr	x19, [sp, #16]
  4061ec:	ldp	x29, x30, [sp], #32
  4061f0:	ret
  4061f4:	bl	4063b4 <ferror@plt+0x4764>
  4061f8:	stp	x29, x30, [sp, #-32]!
  4061fc:	str	x19, [sp, #16]
  406200:	mov	x29, sp
  406204:	mov	x19, x0
  406208:	bl	401930 <malloc@plt>
  40620c:	cbz	x19, 406214 <ferror@plt+0x45c4>
  406210:	cbz	x0, 406220 <ferror@plt+0x45d0>
  406214:	ldr	x19, [sp, #16]
  406218:	ldp	x29, x30, [sp], #32
  40621c:	ret
  406220:	bl	4063b4 <ferror@plt+0x4764>
  406224:	stp	x29, x30, [sp, #-32]!
  406228:	str	x19, [sp, #16]
  40622c:	ldr	x19, [x1]
  406230:	mov	x29, sp
  406234:	cbz	x0, 406264 <ferror@plt+0x4614>
  406238:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40623c:	movk	x8, #0x5554
  406240:	cmp	x19, x8
  406244:	b.cs	406294 <ferror@plt+0x4644>  // b.hs, b.nlast
  406248:	add	x8, x19, x19, lsr #1
  40624c:	adds	x19, x8, #0x1
  406250:	str	x19, [x1]
  406254:	b.ne	406278 <ferror@plt+0x4628>  // b.any
  406258:	bl	401af0 <free@plt>
  40625c:	mov	x0, xzr
  406260:	b	406288 <ferror@plt+0x4638>
  406264:	cbz	x19, 406270 <ferror@plt+0x4620>
  406268:	tbz	x19, #63, 406274 <ferror@plt+0x4624>
  40626c:	b	406294 <ferror@plt+0x4644>
  406270:	mov	w19, #0x80                  	// #128
  406274:	str	x19, [x1]
  406278:	mov	x1, x19
  40627c:	bl	401a00 <realloc@plt>
  406280:	cbz	x19, 406288 <ferror@plt+0x4638>
  406284:	cbz	x0, 406294 <ferror@plt+0x4644>
  406288:	ldr	x19, [sp, #16]
  40628c:	ldp	x29, x30, [sp], #32
  406290:	ret
  406294:	bl	4063b4 <ferror@plt+0x4764>
  406298:	stp	x29, x30, [sp, #-32]!
  40629c:	stp	x20, x19, [sp, #16]
  4062a0:	mov	x29, sp
  4062a4:	mov	x19, x0
  4062a8:	bl	401930 <malloc@plt>
  4062ac:	mov	x20, x0
  4062b0:	cbz	x19, 4062b8 <ferror@plt+0x4668>
  4062b4:	cbz	x20, 4062d8 <ferror@plt+0x4688>
  4062b8:	mov	x0, x20
  4062bc:	mov	w1, wzr
  4062c0:	mov	x2, x19
  4062c4:	bl	4019a0 <memset@plt>
  4062c8:	mov	x0, x20
  4062cc:	ldp	x20, x19, [sp, #16]
  4062d0:	ldp	x29, x30, [sp], #32
  4062d4:	ret
  4062d8:	bl	4063b4 <ferror@plt+0x4764>
  4062dc:	stp	x29, x30, [sp, #-16]!
  4062e0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4062e4:	udiv	x8, x8, x1
  4062e8:	cmp	x8, x0
  4062ec:	mov	x29, sp
  4062f0:	b.cc	406304 <ferror@plt+0x46b4>  // b.lo, b.ul, b.last
  4062f4:	bl	406c44 <ferror@plt+0x4ff4>
  4062f8:	cbz	x0, 406304 <ferror@plt+0x46b4>
  4062fc:	ldp	x29, x30, [sp], #16
  406300:	ret
  406304:	bl	4063b4 <ferror@plt+0x4764>
  406308:	stp	x29, x30, [sp, #-48]!
  40630c:	stp	x20, x19, [sp, #32]
  406310:	mov	x20, x0
  406314:	mov	x0, x1
  406318:	str	x21, [sp, #16]
  40631c:	mov	x29, sp
  406320:	mov	x19, x1
  406324:	bl	401930 <malloc@plt>
  406328:	mov	x21, x0
  40632c:	cbz	x19, 406334 <ferror@plt+0x46e4>
  406330:	cbz	x21, 406358 <ferror@plt+0x4708>
  406334:	mov	x0, x21
  406338:	mov	x1, x20
  40633c:	mov	x2, x19
  406340:	bl	401810 <memcpy@plt>
  406344:	mov	x0, x21
  406348:	ldp	x20, x19, [sp, #32]
  40634c:	ldr	x21, [sp, #16]
  406350:	ldp	x29, x30, [sp], #48
  406354:	ret
  406358:	bl	4063b4 <ferror@plt+0x4764>
  40635c:	stp	x29, x30, [sp, #-48]!
  406360:	str	x21, [sp, #16]
  406364:	stp	x20, x19, [sp, #32]
  406368:	mov	x29, sp
  40636c:	mov	x19, x0
  406370:	bl	401850 <strlen@plt>
  406374:	add	x20, x0, #0x1
  406378:	mov	x0, x20
  40637c:	bl	401930 <malloc@plt>
  406380:	mov	x21, x0
  406384:	cbz	x20, 40638c <ferror@plt+0x473c>
  406388:	cbz	x21, 4063b0 <ferror@plt+0x4760>
  40638c:	mov	x0, x21
  406390:	mov	x1, x19
  406394:	mov	x2, x20
  406398:	bl	401810 <memcpy@plt>
  40639c:	mov	x0, x21
  4063a0:	ldp	x20, x19, [sp, #32]
  4063a4:	ldr	x21, [sp, #16]
  4063a8:	ldp	x29, x30, [sp], #48
  4063ac:	ret
  4063b0:	bl	4063b4 <ferror@plt+0x4764>
  4063b4:	stp	x29, x30, [sp, #-32]!
  4063b8:	str	x19, [sp, #16]
  4063bc:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4063c0:	ldr	w19, [x8, #584]
  4063c4:	adrp	x1, 409000 <ferror@plt+0x73b0>
  4063c8:	add	x1, x1, #0x1f6
  4063cc:	mov	w2, #0x5                   	// #5
  4063d0:	mov	x0, xzr
  4063d4:	mov	x29, sp
  4063d8:	bl	401bc0 <dcgettext@plt>
  4063dc:	adrp	x2, 408000 <ferror@plt+0x63b0>
  4063e0:	mov	x3, x0
  4063e4:	add	x2, x2, #0x9e8
  4063e8:	mov	w0, w19
  4063ec:	mov	w1, wzr
  4063f0:	bl	401870 <error@plt>
  4063f4:	bl	401a40 <abort@plt>
  4063f8:	sub	sp, sp, #0x50
  4063fc:	stp	x24, x23, [sp, #32]
  406400:	stp	x22, x21, [sp, #48]
  406404:	mov	x22, x3
  406408:	mov	x24, x2
  40640c:	mov	w2, w1
  406410:	add	x3, sp, #0x8
  406414:	mov	x1, xzr
  406418:	stp	x29, x30, [sp, #16]
  40641c:	stp	x20, x19, [sp, #64]
  406420:	add	x29, sp, #0x10
  406424:	mov	w20, w6
  406428:	mov	x19, x5
  40642c:	mov	x21, x0
  406430:	bl	4068a4 <ferror@plt+0x4c54>
  406434:	cbz	w0, 406464 <ferror@plt+0x4814>
  406438:	cmp	w0, #0x1
  40643c:	b.eq	406454 <ferror@plt+0x4804>  // b.none
  406440:	cmp	w0, #0x3
  406444:	b.ne	406490 <ferror@plt+0x4840>  // b.any
  406448:	bl	401c20 <__errno_location@plt>
  40644c:	str	wzr, [x0]
  406450:	b	406494 <ferror@plt+0x4844>
  406454:	bl	401c20 <__errno_location@plt>
  406458:	mov	w8, #0x4b                  	// #75
  40645c:	str	w8, [x0]
  406460:	b	406494 <ferror@plt+0x4844>
  406464:	ldr	x23, [sp, #8]
  406468:	cmp	x23, x24
  40646c:	b.cc	406478 <ferror@plt+0x4828>  // b.lo, b.ul, b.last
  406470:	cmp	x23, x22
  406474:	b.ls	4064d0 <ferror@plt+0x4880>  // b.plast
  406478:	bl	401c20 <__errno_location@plt>
  40647c:	lsr	x8, x23, #30
  406480:	cbnz	x8, 406458 <ferror@plt+0x4808>
  406484:	mov	w8, #0x22                  	// #34
  406488:	str	w8, [x0]
  40648c:	b	406494 <ferror@plt+0x4844>
  406490:	bl	401c20 <__errno_location@plt>
  406494:	ldr	w8, [x0]
  406498:	cmp	w20, #0x0
  40649c:	csinc	w20, w20, wzr, ne  // ne = any
  4064a0:	mov	x0, x21
  4064a4:	cmp	w8, #0x16
  4064a8:	csel	w22, wzr, w8, eq  // eq = none
  4064ac:	bl	404890 <ferror@plt+0x2c40>
  4064b0:	adrp	x2, 408000 <ferror@plt+0x63b0>
  4064b4:	mov	x4, x0
  4064b8:	add	x2, x2, #0x9e4
  4064bc:	mov	w0, w20
  4064c0:	mov	w1, w22
  4064c4:	mov	x3, x19
  4064c8:	bl	401870 <error@plt>
  4064cc:	ldr	x23, [sp, #8]
  4064d0:	mov	x0, x23
  4064d4:	ldp	x20, x19, [sp, #64]
  4064d8:	ldp	x22, x21, [sp, #48]
  4064dc:	ldp	x24, x23, [sp, #32]
  4064e0:	ldp	x29, x30, [sp, #16]
  4064e4:	add	sp, sp, #0x50
  4064e8:	ret
  4064ec:	mov	w6, w5
  4064f0:	mov	x5, x4
  4064f4:	mov	x4, x3
  4064f8:	mov	x3, x2
  4064fc:	mov	x2, x1
  406500:	mov	w1, #0xa                   	// #10
  406504:	b	4063f8 <ferror@plt+0x47a8>
  406508:	stp	x29, x30, [sp, #-80]!
  40650c:	cmp	w2, #0x25
  406510:	str	x25, [sp, #16]
  406514:	stp	x24, x23, [sp, #32]
  406518:	stp	x22, x21, [sp, #48]
  40651c:	stp	x20, x19, [sp, #64]
  406520:	mov	x29, sp
  406524:	b.cs	406884 <ferror@plt+0x4c34>  // b.hs, b.nlast
  406528:	mov	x23, x4
  40652c:	mov	x19, x3
  406530:	mov	w22, w2
  406534:	mov	x21, x1
  406538:	mov	x20, x0
  40653c:	bl	401c20 <__errno_location@plt>
  406540:	mov	x24, x0
  406544:	str	wzr, [x0]
  406548:	bl	401ac0 <__ctype_b_loc@plt>
  40654c:	ldr	x8, [x0]
  406550:	mov	x10, x20
  406554:	ldrb	w9, [x10], #1
  406558:	ldrh	w11, [x8, x9, lsl #1]
  40655c:	tbnz	w11, #13, 406554 <ferror@plt+0x4904>
  406560:	cmp	x21, #0x0
  406564:	add	x8, x29, #0x18
  406568:	csel	x21, x8, x21, eq  // eq = none
  40656c:	cmp	w9, #0x2d
  406570:	b.ne	40657c <ferror@plt+0x492c>  // b.any
  406574:	mov	w20, #0x4                   	// #4
  406578:	b	406854 <ferror@plt+0x4c04>
  40657c:	mov	x0, x20
  406580:	mov	x1, x21
  406584:	mov	w2, w22
  406588:	bl	401840 <strtoul@plt>
  40658c:	ldr	x25, [x21]
  406590:	cmp	x25, x20
  406594:	b.eq	4065c0 <ferror@plt+0x4970>  // b.none
  406598:	ldr	w20, [x24]
  40659c:	mov	x22, x0
  4065a0:	cbz	w20, 4065b0 <ferror@plt+0x4960>
  4065a4:	cmp	w20, #0x22
  4065a8:	b.ne	406574 <ferror@plt+0x4924>  // b.any
  4065ac:	mov	w20, #0x1                   	// #1
  4065b0:	cbz	x23, 406850 <ferror@plt+0x4c00>
  4065b4:	ldrb	w24, [x25]
  4065b8:	cbnz	w24, 4065e8 <ferror@plt+0x4998>
  4065bc:	b	406850 <ferror@plt+0x4c00>
  4065c0:	cbz	x23, 406574 <ferror@plt+0x4924>
  4065c4:	ldrb	w1, [x20]
  4065c8:	cbz	w1, 406574 <ferror@plt+0x4924>
  4065cc:	mov	x0, x23
  4065d0:	bl	401b30 <strchr@plt>
  4065d4:	cbz	x0, 406574 <ferror@plt+0x4924>
  4065d8:	mov	w20, wzr
  4065dc:	mov	w22, #0x1                   	// #1
  4065e0:	ldrb	w24, [x25]
  4065e4:	cbz	w24, 406850 <ferror@plt+0x4c00>
  4065e8:	mov	x0, x23
  4065ec:	mov	w1, w24
  4065f0:	bl	401b30 <strchr@plt>
  4065f4:	cbz	x0, 4066c0 <ferror@plt+0x4a70>
  4065f8:	sub	w10, w24, #0x45
  4065fc:	mov	w8, #0x1                   	// #1
  406600:	cmp	w10, #0x2f
  406604:	mov	w9, #0x400                 	// #1024
  406608:	b.hi	406680 <ferror@plt+0x4a30>  // b.pmore
  40660c:	mov	w11, #0x1                   	// #1
  406610:	lsl	x10, x11, x10
  406614:	mov	x11, #0x8945                	// #35141
  406618:	movk	x11, #0x30, lsl #16
  40661c:	movk	x11, #0x8144, lsl #32
  406620:	tst	x10, x11
  406624:	b.eq	406680 <ferror@plt+0x4a30>  // b.none
  406628:	mov	w1, #0x30                  	// #48
  40662c:	mov	x0, x23
  406630:	bl	401b30 <strchr@plt>
  406634:	cbz	x0, 40666c <ferror@plt+0x4a1c>
  406638:	ldrb	w8, [x25, #1]
  40663c:	cmp	w8, #0x42
  406640:	b.eq	406678 <ferror@plt+0x4a28>  // b.none
  406644:	cmp	w8, #0x44
  406648:	b.eq	406678 <ferror@plt+0x4a28>  // b.none
  40664c:	cmp	w8, #0x69
  406650:	b.ne	40666c <ferror@plt+0x4a1c>  // b.any
  406654:	ldrb	w8, [x25, #2]
  406658:	mov	w9, #0x3                   	// #3
  40665c:	cmp	w8, #0x42
  406660:	csinc	x8, x9, xzr, eq  // eq = none
  406664:	mov	w9, #0x400                 	// #1024
  406668:	b	406680 <ferror@plt+0x4a30>
  40666c:	mov	w8, #0x1                   	// #1
  406670:	mov	w9, #0x400                 	// #1024
  406674:	b	406680 <ferror@plt+0x4a30>
  406678:	mov	w8, #0x2                   	// #2
  40667c:	mov	w9, #0x3e8                 	// #1000
  406680:	sub	w10, w24, #0x42
  406684:	cmp	w10, #0x35
  406688:	b.hi	4066c0 <ferror@plt+0x4a70>  // b.pmore
  40668c:	adrp	x11, 409000 <ferror@plt+0x73b0>
  406690:	add	x11, x11, #0x207
  406694:	adr	x12, 4066a8 <ferror@plt+0x4a58>
  406698:	ldrb	w13, [x11, x10]
  40669c:	add	x12, x12, x13, lsl #2
  4066a0:	mov	w10, wzr
  4066a4:	br	x12
  4066a8:	umulh	x10, x9, x22
  4066ac:	mul	x11, x22, x9
  4066b0:	cmp	xzr, x10
  4066b4:	cset	w10, ne  // ne = any
  4066b8:	csinv	x11, x11, xzr, eq  // eq = none
  4066bc:	b	4067ec <ferror@plt+0x4b9c>
  4066c0:	str	x22, [x19]
  4066c4:	orr	w20, w20, #0x2
  4066c8:	b	406854 <ferror@plt+0x4c04>
  4066cc:	umulh	x10, x9, x22
  4066d0:	mul	x9, x22, x9
  4066d4:	cmp	xzr, x10
  4066d8:	b	406828 <ferror@plt+0x4bd8>
  4066dc:	umulh	x10, x9, x22
  4066e0:	mul	x11, x22, x9
  4066e4:	cmp	xzr, x10
  4066e8:	cset	w10, ne  // ne = any
  4066ec:	csinv	x11, x11, xzr, eq  // eq = none
  4066f0:	b	406804 <ferror@plt+0x4bb4>
  4066f4:	umulh	x10, x9, x22
  4066f8:	mul	x11, x22, x9
  4066fc:	cmp	xzr, x10
  406700:	cset	w10, ne  // ne = any
  406704:	csinv	x11, x11, xzr, eq  // eq = none
  406708:	b	4067d4 <ferror@plt+0x4b84>
  40670c:	umulh	x10, x9, x22
  406710:	mul	x11, x22, x9
  406714:	cmp	xzr, x10
  406718:	cset	w10, ne  // ne = any
  40671c:	csinv	x11, x11, xzr, eq  // eq = none
  406720:	b	40678c <ferror@plt+0x4b3c>
  406724:	cmp	xzr, x22, lsr #54
  406728:	lsl	x9, x22, #10
  40672c:	b	406828 <ferror@plt+0x4bd8>
  406730:	umulh	x10, x9, x22
  406734:	mul	x11, x22, x9
  406738:	cmp	xzr, x10
  40673c:	cset	w10, ne  // ne = any
  406740:	csinv	x11, x11, xzr, eq  // eq = none
  406744:	b	4067a4 <ferror@plt+0x4b54>
  406748:	umulh	x10, x9, x22
  40674c:	mul	x11, x22, x9
  406750:	cmp	xzr, x10
  406754:	cset	w10, ne  // ne = any
  406758:	csinv	x11, x11, xzr, eq  // eq = none
  40675c:	b	4067bc <ferror@plt+0x4b6c>
  406760:	umulh	x10, x9, x22
  406764:	mul	x11, x22, x9
  406768:	cmp	xzr, x10
  40676c:	csinv	x11, x11, xzr, eq  // eq = none
  406770:	umulh	x12, x9, x11
  406774:	cset	w10, ne  // ne = any
  406778:	cmp	xzr, x12
  40677c:	mul	x11, x11, x9
  406780:	cset	w12, ne  // ne = any
  406784:	csinv	x11, x11, xzr, eq  // eq = none
  406788:	orr	w10, w10, w12
  40678c:	umulh	x12, x9, x11
  406790:	cmp	xzr, x12
  406794:	mul	x11, x11, x9
  406798:	cset	w12, ne  // ne = any
  40679c:	csinv	x11, x11, xzr, eq  // eq = none
  4067a0:	orr	w10, w10, w12
  4067a4:	umulh	x12, x9, x11
  4067a8:	cmp	xzr, x12
  4067ac:	mul	x11, x11, x9
  4067b0:	cset	w12, ne  // ne = any
  4067b4:	csinv	x11, x11, xzr, eq  // eq = none
  4067b8:	orr	w10, w10, w12
  4067bc:	umulh	x12, x9, x11
  4067c0:	cmp	xzr, x12
  4067c4:	mul	x11, x11, x9
  4067c8:	cset	w12, ne  // ne = any
  4067cc:	csinv	x11, x11, xzr, eq  // eq = none
  4067d0:	orr	w10, w10, w12
  4067d4:	umulh	x12, x9, x11
  4067d8:	cmp	xzr, x12
  4067dc:	mul	x11, x11, x9
  4067e0:	cset	w12, ne  // ne = any
  4067e4:	csinv	x11, x11, xzr, eq  // eq = none
  4067e8:	orr	w10, w10, w12
  4067ec:	umulh	x12, x9, x11
  4067f0:	cmp	xzr, x12
  4067f4:	mul	x11, x11, x9
  4067f8:	cset	w12, ne  // ne = any
  4067fc:	csinv	x11, x11, xzr, eq  // eq = none
  406800:	orr	w10, w10, w12
  406804:	umulh	x12, x9, x11
  406808:	cmp	xzr, x12
  40680c:	mul	x9, x11, x9
  406810:	cset	w11, ne  // ne = any
  406814:	csinv	x22, x9, xzr, eq  // eq = none
  406818:	orr	w10, w10, w11
  40681c:	b	406830 <ferror@plt+0x4be0>
  406820:	cmp	xzr, x22, lsr #55
  406824:	lsl	x9, x22, #9
  406828:	cset	w10, ne  // ne = any
  40682c:	csinv	x22, x9, xzr, eq  // eq = none
  406830:	add	x9, x25, x8
  406834:	str	x9, [x21]
  406838:	ldrb	w8, [x25, x8]
  40683c:	and	w9, w10, #0x1
  406840:	orr	w9, w20, w9
  406844:	orr	w10, w9, #0x2
  406848:	cmp	w8, #0x0
  40684c:	csel	w20, w9, w10, eq  // eq = none
  406850:	str	x22, [x19]
  406854:	mov	w0, w20
  406858:	ldp	x20, x19, [sp, #64]
  40685c:	ldp	x22, x21, [sp, #48]
  406860:	ldp	x24, x23, [sp, #32]
  406864:	ldr	x25, [sp, #16]
  406868:	ldp	x29, x30, [sp], #80
  40686c:	ret
  406870:	cmn	x22, x22
  406874:	lsl	x9, x22, #1
  406878:	cset	w10, cs  // cs = hs, nlast
  40687c:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  406880:	b	406830 <ferror@plt+0x4be0>
  406884:	adrp	x0, 409000 <ferror@plt+0x73b0>
  406888:	adrp	x1, 409000 <ferror@plt+0x73b0>
  40688c:	adrp	x3, 409000 <ferror@plt+0x73b0>
  406890:	add	x0, x0, #0x23d
  406894:	add	x1, x1, #0x263
  406898:	add	x3, x3, #0x273
  40689c:	mov	w2, #0x54                  	// #84
  4068a0:	bl	401c10 <__assert_fail@plt>
  4068a4:	stp	x29, x30, [sp, #-80]!
  4068a8:	cmp	w2, #0x25
  4068ac:	str	x25, [sp, #16]
  4068b0:	stp	x24, x23, [sp, #32]
  4068b4:	stp	x22, x21, [sp, #48]
  4068b8:	stp	x20, x19, [sp, #64]
  4068bc:	mov	x29, sp
  4068c0:	b.cs	406c24 <ferror@plt+0x4fd4>  // b.hs, b.nlast
  4068c4:	mov	x23, x4
  4068c8:	mov	x19, x3
  4068cc:	mov	w22, w2
  4068d0:	mov	x21, x1
  4068d4:	mov	x20, x0
  4068d8:	bl	401c20 <__errno_location@plt>
  4068dc:	mov	x24, x0
  4068e0:	str	wzr, [x0]
  4068e4:	bl	401ac0 <__ctype_b_loc@plt>
  4068e8:	ldr	x8, [x0]
  4068ec:	mov	x10, x20
  4068f0:	ldrb	w9, [x10], #1
  4068f4:	ldrh	w11, [x8, x9, lsl #1]
  4068f8:	tbnz	w11, #13, 4068f0 <ferror@plt+0x4ca0>
  4068fc:	cmp	x21, #0x0
  406900:	add	x8, x29, #0x18
  406904:	csel	x21, x8, x21, eq  // eq = none
  406908:	cmp	w9, #0x2d
  40690c:	b.ne	406918 <ferror@plt+0x4cc8>  // b.any
  406910:	mov	w20, #0x4                   	// #4
  406914:	b	406bf4 <ferror@plt+0x4fa4>
  406918:	mov	x0, x20
  40691c:	mov	x1, x21
  406920:	mov	w2, w22
  406924:	mov	w3, wzr
  406928:	bl	4019d0 <__strtoul_internal@plt>
  40692c:	ldr	x25, [x21]
  406930:	cmp	x25, x20
  406934:	b.eq	406960 <ferror@plt+0x4d10>  // b.none
  406938:	ldr	w20, [x24]
  40693c:	mov	x22, x0
  406940:	cbz	w20, 406950 <ferror@plt+0x4d00>
  406944:	cmp	w20, #0x22
  406948:	b.ne	406910 <ferror@plt+0x4cc0>  // b.any
  40694c:	mov	w20, #0x1                   	// #1
  406950:	cbz	x23, 406bf0 <ferror@plt+0x4fa0>
  406954:	ldrb	w24, [x25]
  406958:	cbnz	w24, 406988 <ferror@plt+0x4d38>
  40695c:	b	406bf0 <ferror@plt+0x4fa0>
  406960:	cbz	x23, 406910 <ferror@plt+0x4cc0>
  406964:	ldrb	w1, [x20]
  406968:	cbz	w1, 406910 <ferror@plt+0x4cc0>
  40696c:	mov	x0, x23
  406970:	bl	401b30 <strchr@plt>
  406974:	cbz	x0, 406910 <ferror@plt+0x4cc0>
  406978:	mov	w20, wzr
  40697c:	mov	w22, #0x1                   	// #1
  406980:	ldrb	w24, [x25]
  406984:	cbz	w24, 406bf0 <ferror@plt+0x4fa0>
  406988:	mov	x0, x23
  40698c:	mov	w1, w24
  406990:	bl	401b30 <strchr@plt>
  406994:	cbz	x0, 406a60 <ferror@plt+0x4e10>
  406998:	sub	w10, w24, #0x45
  40699c:	mov	w8, #0x1                   	// #1
  4069a0:	cmp	w10, #0x2f
  4069a4:	mov	w9, #0x400                 	// #1024
  4069a8:	b.hi	406a20 <ferror@plt+0x4dd0>  // b.pmore
  4069ac:	mov	w11, #0x1                   	// #1
  4069b0:	lsl	x10, x11, x10
  4069b4:	mov	x11, #0x8945                	// #35141
  4069b8:	movk	x11, #0x30, lsl #16
  4069bc:	movk	x11, #0x8144, lsl #32
  4069c0:	tst	x10, x11
  4069c4:	b.eq	406a20 <ferror@plt+0x4dd0>  // b.none
  4069c8:	mov	w1, #0x30                  	// #48
  4069cc:	mov	x0, x23
  4069d0:	bl	401b30 <strchr@plt>
  4069d4:	cbz	x0, 406a0c <ferror@plt+0x4dbc>
  4069d8:	ldrb	w8, [x25, #1]
  4069dc:	cmp	w8, #0x42
  4069e0:	b.eq	406a18 <ferror@plt+0x4dc8>  // b.none
  4069e4:	cmp	w8, #0x44
  4069e8:	b.eq	406a18 <ferror@plt+0x4dc8>  // b.none
  4069ec:	cmp	w8, #0x69
  4069f0:	b.ne	406a0c <ferror@plt+0x4dbc>  // b.any
  4069f4:	ldrb	w8, [x25, #2]
  4069f8:	mov	w9, #0x3                   	// #3
  4069fc:	cmp	w8, #0x42
  406a00:	csinc	x8, x9, xzr, eq  // eq = none
  406a04:	mov	w9, #0x400                 	// #1024
  406a08:	b	406a20 <ferror@plt+0x4dd0>
  406a0c:	mov	w8, #0x1                   	// #1
  406a10:	mov	w9, #0x400                 	// #1024
  406a14:	b	406a20 <ferror@plt+0x4dd0>
  406a18:	mov	w8, #0x2                   	// #2
  406a1c:	mov	w9, #0x3e8                 	// #1000
  406a20:	sub	w10, w24, #0x42
  406a24:	cmp	w10, #0x35
  406a28:	b.hi	406a60 <ferror@plt+0x4e10>  // b.pmore
  406a2c:	adrp	x11, 409000 <ferror@plt+0x73b0>
  406a30:	add	x11, x11, #0x2c4
  406a34:	adr	x12, 406a48 <ferror@plt+0x4df8>
  406a38:	ldrb	w13, [x11, x10]
  406a3c:	add	x12, x12, x13, lsl #2
  406a40:	mov	w10, wzr
  406a44:	br	x12
  406a48:	umulh	x10, x9, x22
  406a4c:	mul	x11, x22, x9
  406a50:	cmp	xzr, x10
  406a54:	cset	w10, ne  // ne = any
  406a58:	csinv	x11, x11, xzr, eq  // eq = none
  406a5c:	b	406b8c <ferror@plt+0x4f3c>
  406a60:	str	x22, [x19]
  406a64:	orr	w20, w20, #0x2
  406a68:	b	406bf4 <ferror@plt+0x4fa4>
  406a6c:	umulh	x10, x9, x22
  406a70:	mul	x9, x22, x9
  406a74:	cmp	xzr, x10
  406a78:	b	406bc8 <ferror@plt+0x4f78>
  406a7c:	umulh	x10, x9, x22
  406a80:	mul	x11, x22, x9
  406a84:	cmp	xzr, x10
  406a88:	cset	w10, ne  // ne = any
  406a8c:	csinv	x11, x11, xzr, eq  // eq = none
  406a90:	b	406ba4 <ferror@plt+0x4f54>
  406a94:	umulh	x10, x9, x22
  406a98:	mul	x11, x22, x9
  406a9c:	cmp	xzr, x10
  406aa0:	cset	w10, ne  // ne = any
  406aa4:	csinv	x11, x11, xzr, eq  // eq = none
  406aa8:	b	406b74 <ferror@plt+0x4f24>
  406aac:	umulh	x10, x9, x22
  406ab0:	mul	x11, x22, x9
  406ab4:	cmp	xzr, x10
  406ab8:	cset	w10, ne  // ne = any
  406abc:	csinv	x11, x11, xzr, eq  // eq = none
  406ac0:	b	406b2c <ferror@plt+0x4edc>
  406ac4:	cmp	xzr, x22, lsr #54
  406ac8:	lsl	x9, x22, #10
  406acc:	b	406bc8 <ferror@plt+0x4f78>
  406ad0:	umulh	x10, x9, x22
  406ad4:	mul	x11, x22, x9
  406ad8:	cmp	xzr, x10
  406adc:	cset	w10, ne  // ne = any
  406ae0:	csinv	x11, x11, xzr, eq  // eq = none
  406ae4:	b	406b44 <ferror@plt+0x4ef4>
  406ae8:	umulh	x10, x9, x22
  406aec:	mul	x11, x22, x9
  406af0:	cmp	xzr, x10
  406af4:	cset	w10, ne  // ne = any
  406af8:	csinv	x11, x11, xzr, eq  // eq = none
  406afc:	b	406b5c <ferror@plt+0x4f0c>
  406b00:	umulh	x10, x9, x22
  406b04:	mul	x11, x22, x9
  406b08:	cmp	xzr, x10
  406b0c:	csinv	x11, x11, xzr, eq  // eq = none
  406b10:	umulh	x12, x9, x11
  406b14:	cset	w10, ne  // ne = any
  406b18:	cmp	xzr, x12
  406b1c:	mul	x11, x11, x9
  406b20:	cset	w12, ne  // ne = any
  406b24:	csinv	x11, x11, xzr, eq  // eq = none
  406b28:	orr	w10, w10, w12
  406b2c:	umulh	x12, x9, x11
  406b30:	cmp	xzr, x12
  406b34:	mul	x11, x11, x9
  406b38:	cset	w12, ne  // ne = any
  406b3c:	csinv	x11, x11, xzr, eq  // eq = none
  406b40:	orr	w10, w10, w12
  406b44:	umulh	x12, x9, x11
  406b48:	cmp	xzr, x12
  406b4c:	mul	x11, x11, x9
  406b50:	cset	w12, ne  // ne = any
  406b54:	csinv	x11, x11, xzr, eq  // eq = none
  406b58:	orr	w10, w10, w12
  406b5c:	umulh	x12, x9, x11
  406b60:	cmp	xzr, x12
  406b64:	mul	x11, x11, x9
  406b68:	cset	w12, ne  // ne = any
  406b6c:	csinv	x11, x11, xzr, eq  // eq = none
  406b70:	orr	w10, w10, w12
  406b74:	umulh	x12, x9, x11
  406b78:	cmp	xzr, x12
  406b7c:	mul	x11, x11, x9
  406b80:	cset	w12, ne  // ne = any
  406b84:	csinv	x11, x11, xzr, eq  // eq = none
  406b88:	orr	w10, w10, w12
  406b8c:	umulh	x12, x9, x11
  406b90:	cmp	xzr, x12
  406b94:	mul	x11, x11, x9
  406b98:	cset	w12, ne  // ne = any
  406b9c:	csinv	x11, x11, xzr, eq  // eq = none
  406ba0:	orr	w10, w10, w12
  406ba4:	umulh	x12, x9, x11
  406ba8:	cmp	xzr, x12
  406bac:	mul	x9, x11, x9
  406bb0:	cset	w11, ne  // ne = any
  406bb4:	csinv	x22, x9, xzr, eq  // eq = none
  406bb8:	orr	w10, w10, w11
  406bbc:	b	406bd0 <ferror@plt+0x4f80>
  406bc0:	cmp	xzr, x22, lsr #55
  406bc4:	lsl	x9, x22, #9
  406bc8:	cset	w10, ne  // ne = any
  406bcc:	csinv	x22, x9, xzr, eq  // eq = none
  406bd0:	add	x9, x25, x8
  406bd4:	str	x9, [x21]
  406bd8:	ldrb	w8, [x25, x8]
  406bdc:	and	w9, w10, #0x1
  406be0:	orr	w9, w20, w9
  406be4:	orr	w10, w9, #0x2
  406be8:	cmp	w8, #0x0
  406bec:	csel	w20, w9, w10, eq  // eq = none
  406bf0:	str	x22, [x19]
  406bf4:	mov	w0, w20
  406bf8:	ldp	x20, x19, [sp, #64]
  406bfc:	ldp	x22, x21, [sp, #48]
  406c00:	ldp	x24, x23, [sp, #32]
  406c04:	ldr	x25, [sp, #16]
  406c08:	ldp	x29, x30, [sp], #80
  406c0c:	ret
  406c10:	cmn	x22, x22
  406c14:	lsl	x9, x22, #1
  406c18:	cset	w10, cs  // cs = hs, nlast
  406c1c:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  406c20:	b	406bd0 <ferror@plt+0x4f80>
  406c24:	adrp	x0, 409000 <ferror@plt+0x73b0>
  406c28:	adrp	x1, 409000 <ferror@plt+0x73b0>
  406c2c:	adrp	x3, 409000 <ferror@plt+0x73b0>
  406c30:	add	x0, x0, #0x23d
  406c34:	add	x1, x1, #0x263
  406c38:	add	x3, x3, #0x2fa
  406c3c:	mov	w2, #0x54                  	// #84
  406c40:	bl	401c10 <__assert_fail@plt>
  406c44:	mov	x8, x1
  406c48:	mov	w1, #0x1                   	// #1
  406c4c:	mov	w9, #0x1                   	// #1
  406c50:	cbz	x0, 406c88 <ferror@plt+0x5038>
  406c54:	cbz	x8, 406c88 <ferror@plt+0x5038>
  406c58:	umulh	x10, x8, x0
  406c5c:	mov	x1, x8
  406c60:	mov	x9, x0
  406c64:	cbz	x10, 406c88 <ferror@plt+0x5038>
  406c68:	stp	x29, x30, [sp, #-16]!
  406c6c:	mov	x29, sp
  406c70:	bl	401c20 <__errno_location@plt>
  406c74:	mov	w8, #0xc                   	// #12
  406c78:	str	w8, [x0]
  406c7c:	mov	x0, xzr
  406c80:	ldp	x29, x30, [sp], #16
  406c84:	ret
  406c88:	mov	x0, x9
  406c8c:	b	4019e0 <calloc@plt>
  406c90:	stp	x29, x30, [sp, #-48]!
  406c94:	str	x21, [sp, #16]
  406c98:	stp	x20, x19, [sp, #32]
  406c9c:	mov	x29, sp
  406ca0:	mov	x19, x0
  406ca4:	bl	4018e0 <fileno@plt>
  406ca8:	tbnz	w0, #31, 406d10 <ferror@plt+0x50c0>
  406cac:	mov	x0, x19
  406cb0:	bl	401be0 <__freading@plt>
  406cb4:	cbz	w0, 406cd4 <ferror@plt+0x5084>
  406cb8:	mov	x0, x19
  406cbc:	bl	4018e0 <fileno@plt>
  406cc0:	mov	w2, #0x1                   	// #1
  406cc4:	mov	x1, xzr
  406cc8:	bl	4018b0 <lseek@plt>
  406ccc:	cmn	x0, #0x1
  406cd0:	b.eq	406d10 <ferror@plt+0x50c0>  // b.none
  406cd4:	mov	x0, x19
  406cd8:	bl	406d24 <ferror@plt+0x50d4>
  406cdc:	cbz	w0, 406d10 <ferror@plt+0x50c0>
  406ce0:	bl	401c20 <__errno_location@plt>
  406ce4:	ldr	w21, [x0]
  406ce8:	mov	x20, x0
  406cec:	mov	x0, x19
  406cf0:	bl	4018f0 <fclose@plt>
  406cf4:	cbz	w21, 406d00 <ferror@plt+0x50b0>
  406cf8:	mov	w0, #0xffffffff            	// #-1
  406cfc:	str	w21, [x20]
  406d00:	ldp	x20, x19, [sp, #32]
  406d04:	ldr	x21, [sp, #16]
  406d08:	ldp	x29, x30, [sp], #48
  406d0c:	ret
  406d10:	mov	x0, x19
  406d14:	ldp	x20, x19, [sp, #32]
  406d18:	ldr	x21, [sp, #16]
  406d1c:	ldp	x29, x30, [sp], #48
  406d20:	b	4018f0 <fclose@plt>
  406d24:	stp	x29, x30, [sp, #-32]!
  406d28:	str	x19, [sp, #16]
  406d2c:	mov	x19, x0
  406d30:	mov	x29, sp
  406d34:	cbz	x0, 406d5c <ferror@plt+0x510c>
  406d38:	mov	x0, x19
  406d3c:	bl	401be0 <__freading@plt>
  406d40:	cbz	w0, 406d5c <ferror@plt+0x510c>
  406d44:	ldrb	w8, [x19, #1]
  406d48:	tbz	w8, #0, 406d5c <ferror@plt+0x510c>
  406d4c:	mov	w2, #0x1                   	// #1
  406d50:	mov	x0, x19
  406d54:	mov	x1, xzr
  406d58:	bl	406d6c <ferror@plt+0x511c>
  406d5c:	mov	x0, x19
  406d60:	ldr	x19, [sp, #16]
  406d64:	ldp	x29, x30, [sp], #32
  406d68:	b	401b70 <fflush@plt>
  406d6c:	stp	x29, x30, [sp, #-48]!
  406d70:	str	x21, [sp, #16]
  406d74:	stp	x20, x19, [sp, #32]
  406d78:	ldp	x9, x8, [x0, #8]
  406d7c:	mov	w20, w2
  406d80:	mov	x19, x0
  406d84:	mov	x21, x1
  406d88:	cmp	x8, x9
  406d8c:	mov	x29, sp
  406d90:	b.ne	406da8 <ferror@plt+0x5158>  // b.any
  406d94:	ldp	x9, x8, [x19, #32]
  406d98:	cmp	x8, x9
  406d9c:	b.ne	406da8 <ferror@plt+0x5158>  // b.any
  406da0:	ldr	x8, [x19, #72]
  406da4:	cbz	x8, 406dc4 <ferror@plt+0x5174>
  406da8:	mov	x0, x19
  406dac:	mov	x1, x21
  406db0:	mov	w2, w20
  406db4:	ldp	x20, x19, [sp, #32]
  406db8:	ldr	x21, [sp, #16]
  406dbc:	ldp	x29, x30, [sp], #48
  406dc0:	b	401ad0 <fseeko@plt>
  406dc4:	mov	x0, x19
  406dc8:	bl	4018e0 <fileno@plt>
  406dcc:	mov	x1, x21
  406dd0:	mov	w2, w20
  406dd4:	bl	4018b0 <lseek@plt>
  406dd8:	cmn	x0, #0x1
  406ddc:	b.eq	406df8 <ferror@plt+0x51a8>  // b.none
  406de0:	ldr	w9, [x19]
  406de4:	mov	x8, x0
  406de8:	mov	w0, wzr
  406dec:	str	x8, [x19, #144]
  406df0:	and	w9, w9, #0xffffffef
  406df4:	str	w9, [x19]
  406df8:	ldp	x20, x19, [sp, #32]
  406dfc:	ldr	x21, [sp, #16]
  406e00:	ldp	x29, x30, [sp], #48
  406e04:	ret
  406e08:	sub	sp, sp, #0x40
  406e0c:	stp	x29, x30, [sp, #16]
  406e10:	add	x29, sp, #0x10
  406e14:	cmp	x0, #0x0
  406e18:	sub	x8, x29, #0x4
  406e1c:	stp	x20, x19, [sp, #48]
  406e20:	csel	x20, x8, x0, eq  // eq = none
  406e24:	mov	x0, x20
  406e28:	stp	x22, x21, [sp, #32]
  406e2c:	mov	x22, x2
  406e30:	mov	x19, x1
  406e34:	bl	401800 <mbrtowc@plt>
  406e38:	mov	x21, x0
  406e3c:	cbz	x22, 406e60 <ferror@plt+0x5210>
  406e40:	cmn	x21, #0x2
  406e44:	b.cc	406e60 <ferror@plt+0x5210>  // b.lo, b.ul, b.last
  406e48:	mov	w0, wzr
  406e4c:	bl	406f98 <ferror@plt+0x5348>
  406e50:	tbnz	w0, #0, 406e60 <ferror@plt+0x5210>
  406e54:	ldrb	w8, [x19]
  406e58:	mov	w21, #0x1                   	// #1
  406e5c:	str	w8, [x20]
  406e60:	mov	x0, x21
  406e64:	ldp	x20, x19, [sp, #48]
  406e68:	ldp	x22, x21, [sp, #32]
  406e6c:	ldp	x29, x30, [sp, #16]
  406e70:	add	sp, sp, #0x40
  406e74:	ret
  406e78:	stp	x29, x30, [sp, #-48]!
  406e7c:	str	x21, [sp, #16]
  406e80:	stp	x20, x19, [sp, #32]
  406e84:	mov	x29, sp
  406e88:	mov	x20, x0
  406e8c:	bl	4018c0 <__fpending@plt>
  406e90:	ldr	w21, [x20]
  406e94:	mov	x19, x0
  406e98:	mov	x0, x20
  406e9c:	bl	406c90 <ferror@plt+0x5040>
  406ea0:	mov	w8, w0
  406ea4:	tbnz	w21, #5, 406ecc <ferror@plt+0x527c>
  406ea8:	cmp	w8, #0x0
  406eac:	csetm	w0, ne  // ne = any
  406eb0:	cbnz	x19, 406edc <ferror@plt+0x528c>
  406eb4:	cbz	w8, 406edc <ferror@plt+0x528c>
  406eb8:	bl	401c20 <__errno_location@plt>
  406ebc:	ldr	w8, [x0]
  406ec0:	cmp	w8, #0x9
  406ec4:	csetm	w0, ne  // ne = any
  406ec8:	b	406edc <ferror@plt+0x528c>
  406ecc:	cbnz	w8, 406ed8 <ferror@plt+0x5288>
  406ed0:	bl	401c20 <__errno_location@plt>
  406ed4:	str	wzr, [x0]
  406ed8:	mov	w0, #0xffffffff            	// #-1
  406edc:	ldp	x20, x19, [sp, #32]
  406ee0:	ldr	x21, [sp, #16]
  406ee4:	ldp	x29, x30, [sp], #48
  406ee8:	ret
  406eec:	stp	x29, x30, [sp, #-48]!
  406ef0:	stp	x22, x21, [sp, #16]
  406ef4:	stp	x20, x19, [sp, #32]
  406ef8:	mov	x29, sp
  406efc:	mov	x20, x1
  406f00:	bl	401920 <fopen@plt>
  406f04:	mov	x19, x0
  406f08:	cbz	x0, 406f84 <ferror@plt+0x5334>
  406f0c:	mov	x0, x19
  406f10:	bl	4018e0 <fileno@plt>
  406f14:	cmp	w0, #0x2
  406f18:	b.hi	406f84 <ferror@plt+0x5334>  // b.pmore
  406f1c:	bl	408148 <ferror@plt+0x64f8>
  406f20:	tbnz	w0, #31, 406f68 <ferror@plt+0x5318>
  406f24:	mov	w21, w0
  406f28:	mov	x0, x19
  406f2c:	bl	406c90 <ferror@plt+0x5040>
  406f30:	cbnz	w0, 406f48 <ferror@plt+0x52f8>
  406f34:	mov	w0, w21
  406f38:	mov	x1, x20
  406f3c:	bl	4019b0 <fdopen@plt>
  406f40:	mov	x19, x0
  406f44:	cbnz	x0, 406f84 <ferror@plt+0x5334>
  406f48:	bl	401c20 <__errno_location@plt>
  406f4c:	ldr	w22, [x0]
  406f50:	mov	x20, x0
  406f54:	mov	w0, w21
  406f58:	bl	401a10 <close@plt>
  406f5c:	mov	x19, xzr
  406f60:	str	w22, [x20]
  406f64:	b	406f84 <ferror@plt+0x5334>
  406f68:	bl	401c20 <__errno_location@plt>
  406f6c:	ldr	w21, [x0]
  406f70:	mov	x20, x0
  406f74:	mov	x0, x19
  406f78:	bl	406c90 <ferror@plt+0x5040>
  406f7c:	mov	x19, xzr
  406f80:	str	w21, [x20]
  406f84:	mov	x0, x19
  406f88:	ldp	x20, x19, [sp, #32]
  406f8c:	ldp	x22, x21, [sp, #16]
  406f90:	ldp	x29, x30, [sp], #48
  406f94:	ret
  406f98:	stp	x29, x30, [sp, #-32]!
  406f9c:	mov	x1, xzr
  406fa0:	str	x19, [sp, #16]
  406fa4:	mov	x29, sp
  406fa8:	bl	401c40 <setlocale@plt>
  406fac:	cbz	x0, 406fd8 <ferror@plt+0x5388>
  406fb0:	adrp	x1, 409000 <ferror@plt+0x73b0>
  406fb4:	add	x1, x1, #0x349
  406fb8:	mov	x19, x0
  406fbc:	bl	401ab0 <strcmp@plt>
  406fc0:	cbz	w0, 406fe0 <ferror@plt+0x5390>
  406fc4:	adrp	x1, 409000 <ferror@plt+0x73b0>
  406fc8:	add	x1, x1, #0x34b
  406fcc:	mov	x0, x19
  406fd0:	bl	401ab0 <strcmp@plt>
  406fd4:	cbz	w0, 406fe0 <ferror@plt+0x5390>
  406fd8:	mov	w0, #0x1                   	// #1
  406fdc:	b	406fe4 <ferror@plt+0x5394>
  406fe0:	mov	w0, wzr
  406fe4:	ldr	x19, [sp, #16]
  406fe8:	ldp	x29, x30, [sp], #32
  406fec:	ret
  406ff0:	ldr	x0, [x0, #16]
  406ff4:	ret
  406ff8:	ldr	x0, [x0, #24]
  406ffc:	ret
  407000:	ldr	x0, [x0, #32]
  407004:	ret
  407008:	ldp	x8, x9, [x0]
  40700c:	cmp	x8, x9
  407010:	b.cs	407050 <ferror@plt+0x5400>  // b.hs, b.nlast
  407014:	mov	x0, xzr
  407018:	b	407028 <ferror@plt+0x53d8>
  40701c:	add	x8, x8, #0x10
  407020:	cmp	x8, x9
  407024:	b.cs	407054 <ferror@plt+0x5404>  // b.hs, b.nlast
  407028:	ldr	x10, [x8]
  40702c:	cbz	x10, 40701c <ferror@plt+0x53cc>
  407030:	mov	x10, xzr
  407034:	mov	x11, x8
  407038:	ldr	x11, [x11, #8]
  40703c:	add	x10, x10, #0x1
  407040:	cbnz	x11, 407038 <ferror@plt+0x53e8>
  407044:	cmp	x10, x0
  407048:	csel	x0, x10, x0, hi  // hi = pmore
  40704c:	b	40701c <ferror@plt+0x53cc>
  407050:	mov	x0, xzr
  407054:	ret
  407058:	ldp	x9, x10, [x0]
  40705c:	cmp	x9, x10
  407060:	b.cs	40709c <ferror@plt+0x544c>  // b.hs, b.nlast
  407064:	mov	x8, xzr
  407068:	mov	x11, xzr
  40706c:	b	40707c <ferror@plt+0x542c>
  407070:	add	x9, x9, #0x10
  407074:	cmp	x9, x10
  407078:	b.cs	4070a4 <ferror@plt+0x5454>  // b.hs, b.nlast
  40707c:	ldr	x12, [x9]
  407080:	cbz	x12, 407070 <ferror@plt+0x5420>
  407084:	mov	x12, x9
  407088:	ldr	x12, [x12, #8]
  40708c:	add	x8, x8, #0x1
  407090:	cbnz	x12, 407088 <ferror@plt+0x5438>
  407094:	add	x11, x11, #0x1
  407098:	b	407070 <ferror@plt+0x5420>
  40709c:	mov	x11, xzr
  4070a0:	mov	x8, xzr
  4070a4:	ldr	x9, [x0, #24]
  4070a8:	cmp	x11, x9
  4070ac:	b.ne	4070c4 <ferror@plt+0x5474>  // b.any
  4070b0:	ldr	x9, [x0, #32]
  4070b4:	cmp	x8, x9
  4070b8:	b.ne	4070c4 <ferror@plt+0x5474>  // b.any
  4070bc:	mov	w0, #0x1                   	// #1
  4070c0:	ret
  4070c4:	mov	w0, wzr
  4070c8:	ret
  4070cc:	stp	x29, x30, [sp, #-48]!
  4070d0:	stp	x22, x21, [sp, #16]
  4070d4:	stp	x20, x19, [sp, #32]
  4070d8:	ldp	x8, x9, [x0]
  4070dc:	ldp	x20, x3, [x0, #24]
  4070e0:	ldr	x22, [x0, #16]
  4070e4:	mov	x19, x1
  4070e8:	cmp	x8, x9
  4070ec:	mov	x21, xzr
  4070f0:	mov	x29, sp
  4070f4:	b.cc	407184 <ferror@plt+0x5534>  // b.lo, b.ul, b.last
  4070f8:	adrp	x2, 409000 <ferror@plt+0x73b0>
  4070fc:	add	x2, x2, #0x351
  407100:	mov	w1, #0x1                   	// #1
  407104:	mov	x0, x19
  407108:	bl	401aa0 <__fprintf_chk@plt>
  40710c:	adrp	x2, 409000 <ferror@plt+0x73b0>
  407110:	add	x2, x2, #0x369
  407114:	mov	w1, #0x1                   	// #1
  407118:	mov	x0, x19
  40711c:	mov	x3, x22
  407120:	bl	401aa0 <__fprintf_chk@plt>
  407124:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  407128:	ucvtf	d0, x20
  40712c:	fmov	d1, x8
  407130:	fmul	d0, d0, d1
  407134:	ucvtf	d1, x22
  407138:	adrp	x2, 409000 <ferror@plt+0x73b0>
  40713c:	fdiv	d0, d0, d1
  407140:	add	x2, x2, #0x381
  407144:	mov	w1, #0x1                   	// #1
  407148:	mov	x0, x19
  40714c:	mov	x3, x20
  407150:	bl	401aa0 <__fprintf_chk@plt>
  407154:	mov	x0, x19
  407158:	mov	x3, x21
  40715c:	ldp	x20, x19, [sp, #32]
  407160:	ldp	x22, x21, [sp, #16]
  407164:	adrp	x2, 409000 <ferror@plt+0x73b0>
  407168:	add	x2, x2, #0x3a2
  40716c:	mov	w1, #0x1                   	// #1
  407170:	ldp	x29, x30, [sp], #48
  407174:	b	401aa0 <__fprintf_chk@plt>
  407178:	add	x8, x8, #0x10
  40717c:	cmp	x8, x9
  407180:	b.cs	4070f8 <ferror@plt+0x54a8>  // b.hs, b.nlast
  407184:	ldr	x10, [x8]
  407188:	cbz	x10, 407178 <ferror@plt+0x5528>
  40718c:	mov	x10, xzr
  407190:	mov	x11, x8
  407194:	ldr	x11, [x11, #8]
  407198:	add	x10, x10, #0x1
  40719c:	cbnz	x11, 407194 <ferror@plt+0x5544>
  4071a0:	cmp	x10, x21
  4071a4:	csel	x21, x10, x21, hi  // hi = pmore
  4071a8:	b	407178 <ferror@plt+0x5528>
  4071ac:	stp	x29, x30, [sp, #-48]!
  4071b0:	stp	x20, x19, [sp, #32]
  4071b4:	ldr	x8, [x0, #16]
  4071b8:	ldr	x9, [x0, #48]
  4071bc:	mov	x19, x0
  4071c0:	mov	x20, x1
  4071c4:	mov	x0, x1
  4071c8:	mov	x1, x8
  4071cc:	str	x21, [sp, #16]
  4071d0:	mov	x29, sp
  4071d4:	blr	x9
  4071d8:	ldr	x8, [x19, #16]
  4071dc:	cmp	x0, x8
  4071e0:	b.cs	40724c <ferror@plt+0x55fc>  // b.hs, b.nlast
  4071e4:	ldr	x8, [x19]
  4071e8:	add	x21, x8, x0, lsl #4
  4071ec:	ldr	x1, [x21]
  4071f0:	mov	x0, xzr
  4071f4:	cbz	x1, 40723c <ferror@plt+0x55ec>
  4071f8:	cbz	x8, 40723c <ferror@plt+0x55ec>
  4071fc:	cmp	x1, x20
  407200:	b.eq	407228 <ferror@plt+0x55d8>  // b.none
  407204:	ldr	x8, [x19, #56]
  407208:	mov	x0, x20
  40720c:	blr	x8
  407210:	tbnz	w0, #0, 407230 <ferror@plt+0x55e0>
  407214:	ldr	x21, [x21, #8]
  407218:	cbz	x21, 407238 <ferror@plt+0x55e8>
  40721c:	ldr	x1, [x21]
  407220:	cmp	x1, x20
  407224:	b.ne	407204 <ferror@plt+0x55b4>  // b.any
  407228:	mov	x0, x20
  40722c:	b	40723c <ferror@plt+0x55ec>
  407230:	ldr	x0, [x21]
  407234:	b	40723c <ferror@plt+0x55ec>
  407238:	mov	x0, xzr
  40723c:	ldp	x20, x19, [sp, #32]
  407240:	ldr	x21, [sp, #16]
  407244:	ldp	x29, x30, [sp], #48
  407248:	ret
  40724c:	bl	401a40 <abort@plt>
  407250:	stp	x29, x30, [sp, #-16]!
  407254:	ldr	x8, [x0, #32]
  407258:	mov	x29, sp
  40725c:	cbz	x8, 40727c <ferror@plt+0x562c>
  407260:	ldp	x8, x9, [x0]
  407264:	cmp	x8, x9
  407268:	b.cs	407288 <ferror@plt+0x5638>  // b.hs, b.nlast
  40726c:	ldr	x0, [x8], #16
  407270:	cbz	x0, 407264 <ferror@plt+0x5614>
  407274:	ldp	x29, x30, [sp], #16
  407278:	ret
  40727c:	mov	x0, xzr
  407280:	ldp	x29, x30, [sp], #16
  407284:	ret
  407288:	bl	401a40 <abort@plt>
  40728c:	stp	x29, x30, [sp, #-32]!
  407290:	stp	x20, x19, [sp, #16]
  407294:	ldr	x8, [x0, #16]
  407298:	ldr	x9, [x0, #48]
  40729c:	mov	x19, x0
  4072a0:	mov	x20, x1
  4072a4:	mov	x0, x1
  4072a8:	mov	x1, x8
  4072ac:	mov	x29, sp
  4072b0:	blr	x9
  4072b4:	ldr	x8, [x19, #16]
  4072b8:	cmp	x0, x8
  4072bc:	b.cs	407318 <ferror@plt+0x56c8>  // b.hs, b.nlast
  4072c0:	ldr	x8, [x19]
  4072c4:	add	x9, x8, x0, lsl #4
  4072c8:	ldp	x10, x9, [x9]
  4072cc:	cmp	x10, x20
  4072d0:	b.eq	4072dc <ferror@plt+0x568c>  // b.none
  4072d4:	cbnz	x9, 4072c8 <ferror@plt+0x5678>
  4072d8:	b	4072e8 <ferror@plt+0x5698>
  4072dc:	cbz	x9, 4072e8 <ferror@plt+0x5698>
  4072e0:	ldr	x0, [x9]
  4072e4:	b	40730c <ferror@plt+0x56bc>
  4072e8:	ldr	x9, [x19, #8]
  4072ec:	add	x8, x8, x0, lsl #4
  4072f0:	add	x8, x8, #0x10
  4072f4:	cmp	x8, x9
  4072f8:	b.cs	407308 <ferror@plt+0x56b8>  // b.hs, b.nlast
  4072fc:	ldr	x0, [x8], #16
  407300:	cbz	x0, 4072f4 <ferror@plt+0x56a4>
  407304:	b	40730c <ferror@plt+0x56bc>
  407308:	mov	x0, xzr
  40730c:	ldp	x20, x19, [sp, #16]
  407310:	ldp	x29, x30, [sp], #32
  407314:	ret
  407318:	bl	401a40 <abort@plt>
  40731c:	ldp	x9, x10, [x0]
  407320:	cmp	x9, x10
  407324:	b.cs	407380 <ferror@plt+0x5730>  // b.hs, b.nlast
  407328:	mov	x11, xzr
  40732c:	ldr	x8, [x9]
  407330:	cbz	x8, 407364 <ferror@plt+0x5714>
  407334:	cbz	x9, 407364 <ferror@plt+0x5714>
  407338:	mov	x10, x9
  40733c:	cmp	x11, x2
  407340:	b.cs	407388 <ferror@plt+0x5738>  // b.hs, b.nlast
  407344:	ldr	x8, [x10]
  407348:	str	x8, [x1, x11, lsl #3]
  40734c:	ldr	x10, [x10, #8]
  407350:	add	x8, x11, #0x1
  407354:	mov	x11, x8
  407358:	cbnz	x10, 40733c <ferror@plt+0x56ec>
  40735c:	ldr	x10, [x0, #8]
  407360:	b	407368 <ferror@plt+0x5718>
  407364:	mov	x8, x11
  407368:	add	x9, x9, #0x10
  40736c:	cmp	x9, x10
  407370:	mov	x11, x8
  407374:	b.cc	40732c <ferror@plt+0x56dc>  // b.lo, b.ul, b.last
  407378:	mov	x0, x8
  40737c:	ret
  407380:	mov	x0, xzr
  407384:	ret
  407388:	mov	x0, x11
  40738c:	ret
  407390:	stp	x29, x30, [sp, #-64]!
  407394:	stp	x24, x23, [sp, #16]
  407398:	stp	x22, x21, [sp, #32]
  40739c:	stp	x20, x19, [sp, #48]
  4073a0:	ldp	x23, x8, [x0]
  4073a4:	mov	x29, sp
  4073a8:	cmp	x23, x8
  4073ac:	b.cs	4073c4 <ferror@plt+0x5774>  // b.hs, b.nlast
  4073b0:	mov	x19, x2
  4073b4:	mov	x20, x0
  4073b8:	mov	x21, x1
  4073bc:	mov	x22, xzr
  4073c0:	b	4073dc <ferror@plt+0x578c>
  4073c4:	mov	x22, xzr
  4073c8:	b	407414 <ferror@plt+0x57c4>
  4073cc:	ldr	x8, [x20, #8]
  4073d0:	add	x23, x23, #0x10
  4073d4:	cmp	x23, x8
  4073d8:	b.cs	407414 <ferror@plt+0x57c4>  // b.hs, b.nlast
  4073dc:	ldr	x0, [x23]
  4073e0:	cbz	x0, 4073d0 <ferror@plt+0x5780>
  4073e4:	cbz	x23, 4073d0 <ferror@plt+0x5780>
  4073e8:	mov	x1, x19
  4073ec:	blr	x21
  4073f0:	tbz	w0, #0, 407414 <ferror@plt+0x57c4>
  4073f4:	mov	x24, x23
  4073f8:	ldr	x24, [x24, #8]
  4073fc:	add	x22, x22, #0x1
  407400:	cbz	x24, 4073cc <ferror@plt+0x577c>
  407404:	ldr	x0, [x24]
  407408:	mov	x1, x19
  40740c:	blr	x21
  407410:	tbnz	w0, #0, 4073f8 <ferror@plt+0x57a8>
  407414:	mov	x0, x22
  407418:	ldp	x20, x19, [sp, #48]
  40741c:	ldp	x22, x21, [sp, #32]
  407420:	ldp	x24, x23, [sp, #16]
  407424:	ldp	x29, x30, [sp], #64
  407428:	ret
  40742c:	ldrb	w9, [x0]
  407430:	cbz	w9, 407460 <ferror@plt+0x5810>
  407434:	mov	x8, x0
  407438:	mov	x0, xzr
  40743c:	add	x8, x8, #0x1
  407440:	lsl	x10, x0, #5
  407444:	sub	x10, x10, x0
  407448:	add	x10, x10, w9, uxtb
  40744c:	ldrb	w9, [x8], #1
  407450:	udiv	x11, x10, x1
  407454:	msub	x0, x11, x1, x10
  407458:	cbnz	w9, 407440 <ferror@plt+0x57f0>
  40745c:	ret
  407460:	mov	x0, xzr
  407464:	ret
  407468:	adrp	x8, 409000 <ferror@plt+0x73b0>
  40746c:	add	x8, x8, #0x3bc
  407470:	ldr	w9, [x8, #16]
  407474:	ldr	q0, [x8]
  407478:	str	w9, [x0, #16]
  40747c:	str	q0, [x0]
  407480:	ret
  407484:	stp	x29, x30, [sp, #-64]!
  407488:	adrp	x8, 407000 <ferror@plt+0x53b0>
  40748c:	add	x8, x8, #0x66c
  407490:	cmp	x2, #0x0
  407494:	adrp	x9, 407000 <ferror@plt+0x53b0>
  407498:	stp	x24, x23, [sp, #16]
  40749c:	stp	x22, x21, [sp, #32]
  4074a0:	mov	x21, x0
  4074a4:	add	x9, x9, #0x67c
  4074a8:	csel	x23, x8, x2, eq  // eq = none
  4074ac:	cmp	x3, #0x0
  4074b0:	mov	w0, #0x50                  	// #80
  4074b4:	stp	x20, x19, [sp, #48]
  4074b8:	mov	x29, sp
  4074bc:	mov	x19, x4
  4074c0:	mov	x22, x1
  4074c4:	csel	x24, x9, x3, eq  // eq = none
  4074c8:	bl	401930 <malloc@plt>
  4074cc:	mov	x20, x0
  4074d0:	cbz	x0, 407654 <ferror@plt+0x5a04>
  4074d4:	adrp	x9, 409000 <ferror@plt+0x73b0>
  4074d8:	add	x9, x9, #0x3bc
  4074dc:	cmp	x22, #0x0
  4074e0:	csel	x8, x9, x22, eq  // eq = none
  4074e4:	cmp	x8, x9
  4074e8:	str	x8, [x20, #40]
  4074ec:	b.eq	407570 <ferror@plt+0x5920>  // b.none
  4074f0:	ldr	s0, [x8, #8]
  4074f4:	mov	w9, #0xcccd                	// #52429
  4074f8:	movk	w9, #0x3dcc, lsl #16
  4074fc:	fmov	s1, w9
  407500:	fcmp	s0, s1
  407504:	b.le	407648 <ferror@plt+0x59f8>
  407508:	mov	w9, #0x6666                	// #26214
  40750c:	movk	w9, #0x3f66, lsl #16
  407510:	fmov	s1, w9
  407514:	fcmp	s0, s1
  407518:	b.pl	407648 <ferror@plt+0x59f8>  // b.nfrst
  40751c:	ldr	s1, [x8, #12]
  407520:	mov	w9, #0xcccd                	// #52429
  407524:	movk	w9, #0x3f8c, lsl #16
  407528:	fmov	s2, w9
  40752c:	fcmp	s1, s2
  407530:	b.le	407648 <ferror@plt+0x59f8>
  407534:	ldr	s1, [x8]
  407538:	fcmp	s1, #0.0
  40753c:	b.lt	407648 <ferror@plt+0x59f8>  // b.tstop
  407540:	mov	w9, #0xcccd                	// #52429
  407544:	movk	w9, #0x3dcc, lsl #16
  407548:	fmov	s2, w9
  40754c:	fadd	s1, s1, s2
  407550:	fcmp	s1, s0
  407554:	b.pl	407648 <ferror@plt+0x59f8>  // b.nfrst
  407558:	ldr	s0, [x8, #4]
  40755c:	fmov	s2, #1.000000000000000000e+00
  407560:	fcmp	s0, s2
  407564:	b.hi	407648 <ferror@plt+0x59f8>  // b.pmore
  407568:	fcmp	s1, s0
  40756c:	b.pl	407648 <ferror@plt+0x59f8>  // b.nfrst
  407570:	ldrb	w9, [x8, #16]
  407574:	cbnz	w9, 407598 <ferror@plt+0x5948>
  407578:	ldr	s0, [x8, #8]
  40757c:	ucvtf	s1, x21
  407580:	mov	w8, #0x5f800000            	// #1602224128
  407584:	fdiv	s0, s1, s0
  407588:	fmov	s1, w8
  40758c:	fcmp	s0, s1
  407590:	b.ge	407648 <ferror@plt+0x59f8>  // b.tcont
  407594:	fcvtzu	x21, s0
  407598:	cmp	x21, #0xa
  40759c:	mov	w8, #0xa                   	// #10
  4075a0:	csel	x8, x21, x8, hi  // hi = pmore
  4075a4:	orr	x21, x8, #0x1
  4075a8:	cmn	x21, #0x1
  4075ac:	b.eq	407648 <ferror@plt+0x59f8>  // b.none
  4075b0:	cmp	x21, #0xa
  4075b4:	b.cc	4075ec <ferror@plt+0x599c>  // b.lo, b.ul, b.last
  4075b8:	mov	w9, #0xc                   	// #12
  4075bc:	mov	w10, #0x9                   	// #9
  4075c0:	mov	w8, #0x3                   	// #3
  4075c4:	udiv	x11, x21, x8
  4075c8:	msub	x11, x11, x8, x21
  4075cc:	cbz	x11, 4075f0 <ferror@plt+0x59a0>
  4075d0:	add	x10, x10, x9
  4075d4:	add	x10, x10, #0x4
  4075d8:	add	x8, x8, #0x2
  4075dc:	cmp	x10, x21
  4075e0:	add	x9, x9, #0x8
  4075e4:	b.cc	4075c4 <ferror@plt+0x5974>  // b.lo, b.ul, b.last
  4075e8:	b	4075f0 <ferror@plt+0x59a0>
  4075ec:	mov	w8, #0x3                   	// #3
  4075f0:	udiv	x9, x21, x8
  4075f4:	msub	x8, x9, x8, x21
  4075f8:	cbnz	x8, 40760c <ferror@plt+0x59bc>
  4075fc:	add	x21, x21, #0x2
  407600:	cmn	x21, #0x1
  407604:	b.ne	4075b0 <ferror@plt+0x5960>  // b.any
  407608:	b	407648 <ferror@plt+0x59f8>
  40760c:	lsr	x8, x21, #60
  407610:	cbnz	x8, 407648 <ferror@plt+0x59f8>
  407614:	str	x21, [x20, #16]
  407618:	cbz	x21, 407648 <ferror@plt+0x59f8>
  40761c:	mov	w1, #0x10                  	// #16
  407620:	mov	x0, x21
  407624:	bl	406c44 <ferror@plt+0x4ff4>
  407628:	str	x0, [x20]
  40762c:	cbz	x0, 407648 <ferror@plt+0x59f8>
  407630:	add	x8, x0, x21, lsl #4
  407634:	stp	xzr, xzr, [x20, #24]
  407638:	stp	x23, x24, [x20, #48]
  40763c:	str	x8, [x20, #8]
  407640:	stp	x19, xzr, [x20, #64]
  407644:	b	407654 <ferror@plt+0x5a04>
  407648:	mov	x0, x20
  40764c:	bl	401af0 <free@plt>
  407650:	mov	x20, xzr
  407654:	mov	x0, x20
  407658:	ldp	x20, x19, [sp, #48]
  40765c:	ldp	x22, x21, [sp, #32]
  407660:	ldp	x24, x23, [sp, #16]
  407664:	ldp	x29, x30, [sp], #64
  407668:	ret
  40766c:	ror	x8, x0, #3
  407670:	udiv	x9, x8, x1
  407674:	msub	x0, x9, x1, x8
  407678:	ret
  40767c:	cmp	x0, x1
  407680:	cset	w0, eq  // eq = none
  407684:	ret
  407688:	stp	x29, x30, [sp, #-48]!
  40768c:	str	x21, [sp, #16]
  407690:	stp	x20, x19, [sp, #32]
  407694:	ldp	x20, x8, [x0]
  407698:	mov	x19, x0
  40769c:	mov	x29, sp
  4076a0:	b	4076b0 <ferror@plt+0x5a60>
  4076a4:	stp	xzr, xzr, [x20]
  4076a8:	ldr	x8, [x19, #8]
  4076ac:	add	x20, x20, #0x10
  4076b0:	cmp	x20, x8
  4076b4:	b.cs	40771c <ferror@plt+0x5acc>  // b.hs, b.nlast
  4076b8:	ldr	x9, [x20]
  4076bc:	cbz	x9, 4076ac <ferror@plt+0x5a5c>
  4076c0:	ldr	x8, [x19, #64]
  4076c4:	ldr	x21, [x20, #8]
  4076c8:	cmp	x8, #0x0
  4076cc:	cset	w9, ne  // ne = any
  4076d0:	cbnz	x21, 407708 <ferror@plt+0x5ab8>
  4076d4:	cbz	w9, 4076a4 <ferror@plt+0x5a54>
  4076d8:	ldr	x0, [x20]
  4076dc:	blr	x8
  4076e0:	b	4076a4 <ferror@plt+0x5a54>
  4076e4:	str	xzr, [x21]
  4076e8:	ldr	x9, [x19, #72]
  4076ec:	ldr	x10, [x21, #8]
  4076f0:	cmp	x8, #0x0
  4076f4:	str	x9, [x21, #8]
  4076f8:	str	x21, [x19, #72]
  4076fc:	cset	w9, ne  // ne = any
  407700:	mov	x21, x10
  407704:	cbz	x10, 4076d4 <ferror@plt+0x5a84>
  407708:	tbz	w9, #0, 4076e4 <ferror@plt+0x5a94>
  40770c:	ldr	x0, [x21]
  407710:	blr	x8
  407714:	ldr	x8, [x19, #64]
  407718:	b	4076e4 <ferror@plt+0x5a94>
  40771c:	stp	xzr, xzr, [x19, #24]
  407720:	ldp	x20, x19, [sp, #32]
  407724:	ldr	x21, [sp, #16]
  407728:	ldp	x29, x30, [sp], #48
  40772c:	ret
  407730:	stp	x29, x30, [sp, #-48]!
  407734:	stp	x20, x19, [sp, #32]
  407738:	ldr	x8, [x0, #64]
  40773c:	mov	x19, x0
  407740:	str	x21, [sp, #16]
  407744:	mov	x29, sp
  407748:	cbz	x8, 4077a0 <ferror@plt+0x5b50>
  40774c:	ldr	x8, [x19, #32]
  407750:	cbz	x8, 4077a0 <ferror@plt+0x5b50>
  407754:	ldp	x20, x8, [x19]
  407758:	b	407764 <ferror@plt+0x5b14>
  40775c:	ldr	x8, [x19, #8]
  407760:	add	x20, x20, #0x10
  407764:	cmp	x20, x8
  407768:	b.cs	4077a0 <ferror@plt+0x5b50>  // b.hs, b.nlast
  40776c:	ldr	x0, [x20]
  407770:	cbz	x0, 407760 <ferror@plt+0x5b10>
  407774:	cbz	x20, 407760 <ferror@plt+0x5b10>
  407778:	ldr	x8, [x19, #64]
  40777c:	blr	x8
  407780:	ldr	x21, [x20, #8]
  407784:	cbz	x21, 40775c <ferror@plt+0x5b0c>
  407788:	ldr	x0, [x21]
  40778c:	ldr	x8, [x19, #64]
  407790:	blr	x8
  407794:	ldr	x21, [x21, #8]
  407798:	cbnz	x21, 407788 <ferror@plt+0x5b38>
  40779c:	b	40775c <ferror@plt+0x5b0c>
  4077a0:	ldp	x20, x8, [x19]
  4077a4:	b	4077ac <ferror@plt+0x5b5c>
  4077a8:	add	x20, x20, #0x10
  4077ac:	cmp	x20, x8
  4077b0:	b.cs	4077d4 <ferror@plt+0x5b84>  // b.hs, b.nlast
  4077b4:	ldr	x0, [x20, #8]
  4077b8:	cbz	x0, 4077a8 <ferror@plt+0x5b58>
  4077bc:	ldr	x21, [x0, #8]
  4077c0:	bl	401af0 <free@plt>
  4077c4:	mov	x0, x21
  4077c8:	cbnz	x21, 4077bc <ferror@plt+0x5b6c>
  4077cc:	ldr	x8, [x19, #8]
  4077d0:	b	4077a8 <ferror@plt+0x5b58>
  4077d4:	ldr	x0, [x19, #72]
  4077d8:	cbz	x0, 4077ec <ferror@plt+0x5b9c>
  4077dc:	ldr	x20, [x0, #8]
  4077e0:	bl	401af0 <free@plt>
  4077e4:	mov	x0, x20
  4077e8:	cbnz	x20, 4077dc <ferror@plt+0x5b8c>
  4077ec:	ldr	x0, [x19]
  4077f0:	bl	401af0 <free@plt>
  4077f4:	mov	x0, x19
  4077f8:	ldp	x20, x19, [sp, #32]
  4077fc:	ldr	x21, [sp, #16]
  407800:	ldp	x29, x30, [sp], #48
  407804:	b	401af0 <free@plt>
  407808:	sub	sp, sp, #0x90
  40780c:	stp	x29, x30, [sp, #80]
  407810:	stp	x24, x23, [sp, #96]
  407814:	stp	x22, x21, [sp, #112]
  407818:	stp	x20, x19, [sp, #128]
  40781c:	ldr	x8, [x0, #40]
  407820:	mov	x19, x0
  407824:	add	x29, sp, #0x50
  407828:	ldrb	w9, [x8, #16]
  40782c:	cbnz	w9, 407850 <ferror@plt+0x5c00>
  407830:	ldr	s0, [x8, #8]
  407834:	ucvtf	s1, x1
  407838:	mov	w8, #0x5f800000            	// #1602224128
  40783c:	fdiv	s0, s1, s0
  407840:	fmov	s1, w8
  407844:	fcmp	s0, s1
  407848:	b.ge	4078d4 <ferror@plt+0x5c84>  // b.tcont
  40784c:	fcvtzu	x1, s0
  407850:	cmp	x1, #0xa
  407854:	mov	w8, #0xa                   	// #10
  407858:	csel	x8, x1, x8, hi  // hi = pmore
  40785c:	orr	x20, x8, #0x1
  407860:	cmn	x20, #0x1
  407864:	b.eq	4078d4 <ferror@plt+0x5c84>  // b.none
  407868:	cmp	x20, #0xa
  40786c:	b.cc	4078a4 <ferror@plt+0x5c54>  // b.lo, b.ul, b.last
  407870:	mov	w9, #0xc                   	// #12
  407874:	mov	w10, #0x9                   	// #9
  407878:	mov	w8, #0x3                   	// #3
  40787c:	udiv	x11, x20, x8
  407880:	msub	x11, x11, x8, x20
  407884:	cbz	x11, 4078a8 <ferror@plt+0x5c58>
  407888:	add	x10, x10, x9
  40788c:	add	x10, x10, #0x4
  407890:	add	x8, x8, #0x2
  407894:	cmp	x10, x20
  407898:	add	x9, x9, #0x8
  40789c:	b.cc	40787c <ferror@plt+0x5c2c>  // b.lo, b.ul, b.last
  4078a0:	b	4078a8 <ferror@plt+0x5c58>
  4078a4:	mov	w8, #0x3                   	// #3
  4078a8:	udiv	x9, x20, x8
  4078ac:	msub	x8, x9, x8, x20
  4078b0:	cbnz	x8, 4078c4 <ferror@plt+0x5c74>
  4078b4:	add	x20, x20, #0x2
  4078b8:	cmn	x20, #0x1
  4078bc:	b.ne	407868 <ferror@plt+0x5c18>  // b.any
  4078c0:	b	4078d4 <ferror@plt+0x5c84>
  4078c4:	sub	x8, x20, #0x1
  4078c8:	mov	x9, #0xffffffffffffffe     	// #1152921504606846974
  4078cc:	cmp	x8, x9
  4078d0:	b.ls	4078f0 <ferror@plt+0x5ca0>  // b.plast
  4078d4:	mov	w0, wzr
  4078d8:	ldp	x20, x19, [sp, #128]
  4078dc:	ldp	x22, x21, [sp, #112]
  4078e0:	ldp	x24, x23, [sp, #96]
  4078e4:	ldp	x29, x30, [sp, #80]
  4078e8:	add	sp, sp, #0x90
  4078ec:	ret
  4078f0:	ldr	x8, [x19, #16]
  4078f4:	cmp	x20, x8
  4078f8:	b.ne	407904 <ferror@plt+0x5cb4>  // b.any
  4078fc:	mov	w0, #0x1                   	// #1
  407900:	b	4078d8 <ferror@plt+0x5c88>
  407904:	mov	w1, #0x10                  	// #16
  407908:	mov	x0, x20
  40790c:	bl	406c44 <ferror@plt+0x4ff4>
  407910:	str	x0, [sp]
  407914:	cbz	x0, 4078d8 <ferror@plt+0x5c88>
  407918:	add	x8, x0, x20, lsl #4
  40791c:	stp	x8, x20, [sp, #8]
  407920:	stp	xzr, xzr, [sp, #24]
  407924:	ldur	q0, [x19, #40]
  407928:	mov	x21, x19
  40792c:	mov	x0, sp
  407930:	mov	x1, x19
  407934:	stur	q0, [sp, #40]
  407938:	ldur	q0, [x19, #56]
  40793c:	mov	w2, wzr
  407940:	stur	q0, [sp, #56]
  407944:	ldr	x8, [x21, #72]!
  407948:	str	x8, [sp, #72]
  40794c:	bl	407a3c <ferror@plt+0x5dec>
  407950:	tbz	w0, #0, 40797c <ferror@plt+0x5d2c>
  407954:	ldr	x0, [x19]
  407958:	bl	401af0 <free@plt>
  40795c:	ldr	q0, [sp]
  407960:	mov	w0, #0x1                   	// #1
  407964:	str	q0, [x19]
  407968:	ldr	q0, [sp, #16]
  40796c:	str	q0, [x19, #16]
  407970:	ldr	x8, [sp, #72]
  407974:	str	x8, [x19, #72]
  407978:	b	4078d8 <ferror@plt+0x5c88>
  40797c:	ldr	x8, [sp, #72]
  407980:	str	x8, [x21]
  407984:	ldp	x22, x23, [sp]
  407988:	b	407994 <ferror@plt+0x5d44>
  40798c:	str	xzr, [x22, #8]
  407990:	add	x22, x22, #0x10
  407994:	cmp	x22, x23
  407998:	b.cs	407a18 <ferror@plt+0x5dc8>  // b.hs, b.nlast
  40799c:	ldr	x8, [x22]
  4079a0:	cbz	x8, 407990 <ferror@plt+0x5d40>
  4079a4:	ldr	x24, [x22, #8]
  4079a8:	cbz	x24, 40798c <ferror@plt+0x5d3c>
  4079ac:	ldr	x1, [x19, #16]
  4079b0:	b	4079e0 <ferror@plt+0x5d90>
  4079b4:	str	x20, [x9]
  4079b8:	ldr	x9, [x19, #24]
  4079bc:	add	x9, x9, #0x1
  4079c0:	str	x9, [x19, #24]
  4079c4:	mov	x9, x21
  4079c8:	str	xzr, [x24]
  4079cc:	ldr	x10, [x9]
  4079d0:	str	x10, [x24, #8]
  4079d4:	str	x24, [x9]
  4079d8:	mov	x24, x8
  4079dc:	cbz	x8, 40798c <ferror@plt+0x5d3c>
  4079e0:	ldr	x20, [x24]
  4079e4:	ldr	x8, [x19, #48]
  4079e8:	mov	x0, x20
  4079ec:	blr	x8
  4079f0:	ldr	x1, [x19, #16]
  4079f4:	cmp	x0, x1
  4079f8:	b.cs	407a38 <ferror@plt+0x5de8>  // b.hs, b.nlast
  4079fc:	ldr	x8, [x19]
  407a00:	add	x9, x8, x0, lsl #4
  407a04:	ldr	x10, [x9]
  407a08:	ldr	x8, [x24, #8]
  407a0c:	cbz	x10, 4079b4 <ferror@plt+0x5d64>
  407a10:	add	x9, x9, #0x8
  407a14:	b	4079cc <ferror@plt+0x5d7c>
  407a18:	mov	x1, sp
  407a1c:	mov	x0, x19
  407a20:	mov	w2, wzr
  407a24:	bl	407a3c <ferror@plt+0x5dec>
  407a28:	tbz	w0, #0, 407a38 <ferror@plt+0x5de8>
  407a2c:	ldr	x0, [sp]
  407a30:	bl	401af0 <free@plt>
  407a34:	b	4078d4 <ferror@plt+0x5c84>
  407a38:	bl	401a40 <abort@plt>
  407a3c:	stp	x29, x30, [sp, #-80]!
  407a40:	stp	x26, x25, [sp, #16]
  407a44:	stp	x24, x23, [sp, #32]
  407a48:	stp	x22, x21, [sp, #48]
  407a4c:	stp	x20, x19, [sp, #64]
  407a50:	ldp	x24, x8, [x1]
  407a54:	mov	x29, sp
  407a58:	cmp	x24, x8
  407a5c:	b.cs	407b94 <ferror@plt+0x5f44>  // b.hs, b.nlast
  407a60:	mov	w19, w2
  407a64:	mov	x20, x1
  407a68:	mov	x21, x0
  407a6c:	add	x25, x0, #0x48
  407a70:	b	407aa4 <ferror@plt+0x5e54>
  407a74:	str	x22, [x8]
  407a78:	ldr	x8, [x21, #24]
  407a7c:	add	x8, x8, #0x1
  407a80:	str	x8, [x21, #24]
  407a84:	str	xzr, [x24]
  407a88:	ldr	x8, [x20, #24]
  407a8c:	sub	x8, x8, #0x1
  407a90:	str	x8, [x20, #24]
  407a94:	ldr	x8, [x20, #8]
  407a98:	add	x24, x24, #0x10
  407a9c:	cmp	x24, x8
  407aa0:	b.cs	407b94 <ferror@plt+0x5f44>  // b.hs, b.nlast
  407aa4:	ldr	x22, [x24]
  407aa8:	cbz	x22, 407a94 <ferror@plt+0x5e44>
  407aac:	ldr	x23, [x24, #8]
  407ab0:	cbz	x23, 407b24 <ferror@plt+0x5ed4>
  407ab4:	ldr	x1, [x21, #16]
  407ab8:	b	407ae8 <ferror@plt+0x5e98>
  407abc:	str	x22, [x9]
  407ac0:	ldr	x9, [x21, #24]
  407ac4:	add	x9, x9, #0x1
  407ac8:	str	x9, [x21, #24]
  407acc:	mov	x9, x25
  407ad0:	str	xzr, [x23]
  407ad4:	ldr	x10, [x9]
  407ad8:	str	x10, [x23, #8]
  407adc:	str	x23, [x9]
  407ae0:	mov	x23, x8
  407ae4:	cbz	x8, 407b20 <ferror@plt+0x5ed0>
  407ae8:	ldr	x22, [x23]
  407aec:	ldr	x8, [x21, #48]
  407af0:	mov	x0, x22
  407af4:	blr	x8
  407af8:	ldr	x1, [x21, #16]
  407afc:	cmp	x0, x1
  407b00:	b.cs	407bb0 <ferror@plt+0x5f60>  // b.hs, b.nlast
  407b04:	ldr	x8, [x21]
  407b08:	add	x9, x8, x0, lsl #4
  407b0c:	ldr	x10, [x9]
  407b10:	ldr	x8, [x23, #8]
  407b14:	cbz	x10, 407abc <ferror@plt+0x5e6c>
  407b18:	add	x9, x9, #0x8
  407b1c:	b	407ad4 <ferror@plt+0x5e84>
  407b20:	ldr	x22, [x24]
  407b24:	str	xzr, [x24, #8]
  407b28:	tbnz	w19, #0, 407a94 <ferror@plt+0x5e44>
  407b2c:	ldr	x8, [x21, #48]
  407b30:	ldr	x1, [x21, #16]
  407b34:	mov	x0, x22
  407b38:	blr	x8
  407b3c:	ldr	x8, [x21, #16]
  407b40:	cmp	x0, x8
  407b44:	b.cs	407bb0 <ferror@plt+0x5f60>  // b.hs, b.nlast
  407b48:	ldr	x26, [x21]
  407b4c:	mov	x23, x0
  407b50:	add	x8, x26, x0, lsl #4
  407b54:	ldr	x9, [x8]
  407b58:	cbz	x9, 407a74 <ferror@plt+0x5e24>
  407b5c:	ldr	x0, [x25]
  407b60:	cbz	x0, 407b70 <ferror@plt+0x5f20>
  407b64:	ldr	x8, [x0, #8]
  407b68:	str	x8, [x25]
  407b6c:	b	407b7c <ferror@plt+0x5f2c>
  407b70:	mov	w0, #0x10                  	// #16
  407b74:	bl	401930 <malloc@plt>
  407b78:	cbz	x0, 407b98 <ferror@plt+0x5f48>
  407b7c:	str	x22, [x0]
  407b80:	add	x8, x26, x23, lsl #4
  407b84:	ldr	x9, [x8, #8]
  407b88:	str	x9, [x0, #8]
  407b8c:	str	x0, [x8, #8]
  407b90:	b	407a84 <ferror@plt+0x5e34>
  407b94:	mov	w0, #0x1                   	// #1
  407b98:	ldp	x20, x19, [sp, #64]
  407b9c:	ldp	x22, x21, [sp, #48]
  407ba0:	ldp	x24, x23, [sp, #32]
  407ba4:	ldp	x26, x25, [sp, #16]
  407ba8:	ldp	x29, x30, [sp], #80
  407bac:	ret
  407bb0:	bl	401a40 <abort@plt>
  407bb4:	stp	x29, x30, [sp, #-80]!
  407bb8:	str	x25, [sp, #16]
  407bbc:	stp	x24, x23, [sp, #32]
  407bc0:	stp	x22, x21, [sp, #48]
  407bc4:	stp	x20, x19, [sp, #64]
  407bc8:	mov	x29, sp
  407bcc:	cbz	x1, 407e98 <ferror@plt+0x6248>
  407bd0:	mov	x20, x1
  407bd4:	ldr	x8, [x0, #48]
  407bd8:	ldr	x1, [x0, #16]
  407bdc:	mov	x19, x0
  407be0:	mov	x0, x20
  407be4:	mov	x21, x2
  407be8:	blr	x8
  407bec:	ldr	x8, [x19, #16]
  407bf0:	cmp	x0, x8
  407bf4:	b.cs	407e98 <ferror@plt+0x6248>  // b.hs, b.nlast
  407bf8:	ldr	x25, [x19]
  407bfc:	mov	x22, x0
  407c00:	add	x23, x25, x0, lsl #4
  407c04:	ldr	x1, [x23]
  407c08:	cbz	x1, 407c30 <ferror@plt+0x5fe0>
  407c0c:	cmp	x1, x20
  407c10:	b.eq	407da4 <ferror@plt+0x6154>  // b.none
  407c14:	ldr	x8, [x19, #56]
  407c18:	mov	x0, x20
  407c1c:	blr	x8
  407c20:	mov	x24, x23
  407c24:	tbz	w0, #0, 407db8 <ferror@plt+0x6168>
  407c28:	ldr	x8, [x24]
  407c2c:	cbnz	x8, 407da8 <ferror@plt+0x6158>
  407c30:	ldr	x8, [x19, #40]
  407c34:	ldp	x10, x9, [x19, #16]
  407c38:	ldr	s1, [x8, #8]
  407c3c:	ucvtf	s0, x10
  407c40:	ucvtf	s2, x9
  407c44:	fmul	s3, s1, s0
  407c48:	fcmp	s3, s2
  407c4c:	b.pl	407d88 <ferror@plt+0x6138>  // b.nfrst
  407c50:	adrp	x9, 409000 <ferror@plt+0x73b0>
  407c54:	add	x9, x9, #0x3bc
  407c58:	cmp	x8, x9
  407c5c:	b.eq	407cec <ferror@plt+0x609c>  // b.none
  407c60:	mov	w10, #0xcccd                	// #52429
  407c64:	movk	w10, #0x3dcc, lsl #16
  407c68:	fmov	s3, w10
  407c6c:	fcmp	s1, s3
  407c70:	b.le	407cdc <ferror@plt+0x608c>
  407c74:	mov	w10, #0x6666                	// #26214
  407c78:	movk	w10, #0x3f66, lsl #16
  407c7c:	fmov	s3, w10
  407c80:	fcmp	s1, s3
  407c84:	b.pl	407cdc <ferror@plt+0x608c>  // b.nfrst
  407c88:	ldr	s3, [x8, #12]
  407c8c:	mov	w10, #0xcccd                	// #52429
  407c90:	movk	w10, #0x3f8c, lsl #16
  407c94:	fmov	s4, w10
  407c98:	fcmp	s3, s4
  407c9c:	b.le	407cdc <ferror@plt+0x608c>
  407ca0:	ldr	s3, [x8]
  407ca4:	fcmp	s3, #0.0
  407ca8:	b.lt	407cdc <ferror@plt+0x608c>  // b.tstop
  407cac:	mov	w10, #0xcccd                	// #52429
  407cb0:	movk	w10, #0x3dcc, lsl #16
  407cb4:	fmov	s4, w10
  407cb8:	fadd	s3, s3, s4
  407cbc:	fcmp	s3, s1
  407cc0:	b.pl	407cdc <ferror@plt+0x608c>  // b.nfrst
  407cc4:	ldr	s4, [x8, #4]
  407cc8:	fmov	s5, #1.000000000000000000e+00
  407ccc:	fcmp	s4, s5
  407cd0:	b.hi	407cdc <ferror@plt+0x608c>  // b.pmore
  407cd4:	fcmp	s3, s4
  407cd8:	b.mi	407cf0 <ferror@plt+0x60a0>  // b.first
  407cdc:	mov	w8, #0xcccd                	// #52429
  407ce0:	movk	w8, #0x3f4c, lsl #16
  407ce4:	fmov	s1, w8
  407ce8:	str	x9, [x19, #40]
  407cec:	mov	x8, x9
  407cf0:	fmul	s3, s1, s0
  407cf4:	fcmp	s3, s2
  407cf8:	b.pl	407d88 <ferror@plt+0x6138>  // b.nfrst
  407cfc:	ldr	s2, [x8, #12]
  407d00:	ldrb	w8, [x8, #16]
  407d04:	fmul	s0, s2, s0
  407d08:	cmp	w8, #0x0
  407d0c:	fmul	s1, s1, s0
  407d10:	mov	w8, #0x5f800000            	// #1602224128
  407d14:	fcsel	s0, s1, s0, eq  // eq = none
  407d18:	fmov	s1, w8
  407d1c:	fcmp	s0, s1
  407d20:	b.ge	407e34 <ferror@plt+0x61e4>  // b.tcont
  407d24:	fcvtzu	x1, s0
  407d28:	mov	x0, x19
  407d2c:	bl	407808 <ferror@plt+0x5bb8>
  407d30:	tbz	w0, #0, 407e34 <ferror@plt+0x61e4>
  407d34:	ldr	x8, [x19, #48]
  407d38:	ldr	x1, [x19, #16]
  407d3c:	mov	x0, x20
  407d40:	blr	x8
  407d44:	ldr	x8, [x19, #16]
  407d48:	cmp	x0, x8
  407d4c:	b.cs	407e98 <ferror@plt+0x6248>  // b.hs, b.nlast
  407d50:	ldr	x22, [x19]
  407d54:	mov	x21, x0
  407d58:	add	x23, x22, x0, lsl #4
  407d5c:	ldr	x1, [x23]
  407d60:	cbz	x1, 407d88 <ferror@plt+0x6138>
  407d64:	cmp	x1, x20
  407d68:	mov	x8, x20
  407d6c:	b.eq	407d84 <ferror@plt+0x6134>  // b.none
  407d70:	ldr	x8, [x19, #56]
  407d74:	mov	x0, x20
  407d78:	blr	x8
  407d7c:	tbz	w0, #0, 407e5c <ferror@plt+0x620c>
  407d80:	ldr	x8, [x23]
  407d84:	cbnz	x8, 407e98 <ferror@plt+0x6248>
  407d88:	ldr	x8, [x23]
  407d8c:	cbz	x8, 407de8 <ferror@plt+0x6198>
  407d90:	ldr	x0, [x19, #72]
  407d94:	cbz	x0, 407e04 <ferror@plt+0x61b4>
  407d98:	ldr	x8, [x0, #8]
  407d9c:	str	x8, [x19, #72]
  407da0:	b	407e10 <ferror@plt+0x61c0>
  407da4:	mov	x8, x20
  407da8:	mov	w0, wzr
  407dac:	cbz	x21, 407e38 <ferror@plt+0x61e8>
  407db0:	str	x8, [x21]
  407db4:	b	407e38 <ferror@plt+0x61e8>
  407db8:	add	x24, x25, x22, lsl #4
  407dbc:	ldr	x8, [x24, #8]!
  407dc0:	cbz	x8, 407c30 <ferror@plt+0x5fe0>
  407dc4:	ldr	x1, [x8]
  407dc8:	cmp	x1, x20
  407dcc:	b.eq	407e50 <ferror@plt+0x6200>  // b.none
  407dd0:	ldr	x8, [x19, #56]
  407dd4:	mov	x0, x20
  407dd8:	blr	x8
  407ddc:	ldr	x24, [x24]
  407de0:	tbz	w0, #0, 407dbc <ferror@plt+0x616c>
  407de4:	b	407c28 <ferror@plt+0x5fd8>
  407de8:	str	x20, [x23]
  407dec:	ldur	q0, [x19, #24]
  407df0:	mov	w0, #0x1                   	// #1
  407df4:	dup	v1.2d, x0
  407df8:	add	v0.2d, v0.2d, v1.2d
  407dfc:	stur	q0, [x19, #24]
  407e00:	b	407e38 <ferror@plt+0x61e8>
  407e04:	mov	w0, #0x10                  	// #16
  407e08:	bl	401930 <malloc@plt>
  407e0c:	cbz	x0, 407e34 <ferror@plt+0x61e4>
  407e10:	str	x20, [x0]
  407e14:	ldr	x8, [x23, #8]
  407e18:	str	x8, [x0, #8]
  407e1c:	str	x0, [x23, #8]
  407e20:	ldr	x8, [x19, #32]
  407e24:	mov	w0, #0x1                   	// #1
  407e28:	add	x8, x8, #0x1
  407e2c:	str	x8, [x19, #32]
  407e30:	b	407e38 <ferror@plt+0x61e8>
  407e34:	mov	w0, #0xffffffff            	// #-1
  407e38:	ldp	x20, x19, [sp, #64]
  407e3c:	ldp	x22, x21, [sp, #48]
  407e40:	ldp	x24, x23, [sp, #32]
  407e44:	ldr	x25, [sp, #16]
  407e48:	ldp	x29, x30, [sp], #80
  407e4c:	ret
  407e50:	mov	x8, x20
  407e54:	cbnz	x8, 407da8 <ferror@plt+0x6158>
  407e58:	b	407c30 <ferror@plt+0x5fe0>
  407e5c:	add	x21, x22, x21, lsl #4
  407e60:	ldr	x8, [x21, #8]!
  407e64:	cbz	x8, 407d88 <ferror@plt+0x6138>
  407e68:	ldr	x1, [x8]
  407e6c:	cmp	x1, x20
  407e70:	b.eq	407e90 <ferror@plt+0x6240>  // b.none
  407e74:	ldr	x8, [x19, #56]
  407e78:	mov	x0, x20
  407e7c:	blr	x8
  407e80:	ldr	x21, [x21]
  407e84:	tbz	w0, #0, 407e60 <ferror@plt+0x6210>
  407e88:	ldr	x8, [x21]
  407e8c:	b	407d84 <ferror@plt+0x6134>
  407e90:	mov	x8, x20
  407e94:	b	407d84 <ferror@plt+0x6134>
  407e98:	bl	401a40 <abort@plt>
  407e9c:	stp	x29, x30, [sp, #-32]!
  407ea0:	mov	x29, sp
  407ea4:	add	x2, x29, #0x18
  407ea8:	str	x19, [sp, #16]
  407eac:	mov	x19, x1
  407eb0:	bl	407bb4 <ferror@plt+0x5f64>
  407eb4:	ldr	x8, [x29, #24]
  407eb8:	cmp	w0, #0x0
  407ebc:	csel	x8, x8, x19, eq  // eq = none
  407ec0:	ldr	x19, [sp, #16]
  407ec4:	cmn	w0, #0x1
  407ec8:	csel	x0, xzr, x8, eq  // eq = none
  407ecc:	ldp	x29, x30, [sp], #32
  407ed0:	ret
  407ed4:	stp	x29, x30, [sp, #-64]!
  407ed8:	stp	x22, x21, [sp, #32]
  407edc:	stp	x20, x19, [sp, #48]
  407ee0:	ldr	x8, [x0, #16]
  407ee4:	ldr	x9, [x0, #48]
  407ee8:	mov	x20, x0
  407eec:	mov	x19, x1
  407ef0:	mov	x0, x1
  407ef4:	mov	x1, x8
  407ef8:	str	x23, [sp, #16]
  407efc:	mov	x29, sp
  407f00:	blr	x9
  407f04:	ldr	x8, [x20, #16]
  407f08:	cmp	x0, x8
  407f0c:	b.cs	408108 <ferror@plt+0x64b8>  // b.hs, b.nlast
  407f10:	ldr	x23, [x20]
  407f14:	mov	x21, x0
  407f18:	add	x22, x23, x0, lsl #4
  407f1c:	ldr	x1, [x22]
  407f20:	cbz	x1, 407f90 <ferror@plt+0x6340>
  407f24:	cmp	x1, x19
  407f28:	b.eq	407f40 <ferror@plt+0x62f0>  // b.none
  407f2c:	ldr	x8, [x20, #56]
  407f30:	mov	x0, x19
  407f34:	blr	x8
  407f38:	tbz	w0, #0, 407f58 <ferror@plt+0x6308>
  407f3c:	ldr	x19, [x22]
  407f40:	add	x8, x23, x21, lsl #4
  407f44:	ldr	x8, [x8, #8]
  407f48:	cbz	x8, 407f98 <ferror@plt+0x6348>
  407f4c:	ldr	q0, [x8]
  407f50:	str	q0, [x22]
  407f54:	b	407fb8 <ferror@plt+0x6368>
  407f58:	add	x21, x23, x21, lsl #4
  407f5c:	ldr	x9, [x21, #8]!
  407f60:	cbz	x9, 407f90 <ferror@plt+0x6340>
  407f64:	ldr	x1, [x9]
  407f68:	cmp	x1, x19
  407f6c:	b.eq	407fa4 <ferror@plt+0x6354>  // b.none
  407f70:	ldr	x8, [x20, #56]
  407f74:	mov	x0, x19
  407f78:	blr	x8
  407f7c:	ldr	x8, [x21]
  407f80:	tbnz	w0, #0, 407fac <ferror@plt+0x635c>
  407f84:	ldr	x9, [x8, #8]!
  407f88:	mov	x21, x8
  407f8c:	cbnz	x9, 407f64 <ferror@plt+0x6314>
  407f90:	mov	x19, xzr
  407f94:	b	4080f0 <ferror@plt+0x64a0>
  407f98:	str	xzr, [x22]
  407f9c:	cbnz	x19, 407fcc <ferror@plt+0x637c>
  407fa0:	b	4080f0 <ferror@plt+0x64a0>
  407fa4:	mov	x8, x9
  407fa8:	b	407fb0 <ferror@plt+0x6360>
  407fac:	ldr	x19, [x8]
  407fb0:	ldr	x9, [x8, #8]
  407fb4:	str	x9, [x21]
  407fb8:	str	xzr, [x8]
  407fbc:	ldr	x9, [x20, #72]
  407fc0:	str	x9, [x8, #8]
  407fc4:	str	x8, [x20, #72]
  407fc8:	cbz	x19, 4080f0 <ferror@plt+0x64a0>
  407fcc:	ldr	x8, [x20, #32]
  407fd0:	sub	x8, x8, #0x1
  407fd4:	str	x8, [x20, #32]
  407fd8:	ldr	x8, [x22]
  407fdc:	cbnz	x8, 4080f0 <ferror@plt+0x64a0>
  407fe0:	ldp	x10, x9, [x20, #16]
  407fe4:	ldr	x8, [x20, #40]
  407fe8:	sub	x9, x9, #0x1
  407fec:	str	x9, [x20, #24]
  407ff0:	ldr	s2, [x8]
  407ff4:	ucvtf	s0, x10
  407ff8:	ucvtf	s1, x9
  407ffc:	fmul	s3, s2, s0
  408000:	fcmp	s3, s1
  408004:	b.le	4080f0 <ferror@plt+0x64a0>
  408008:	adrp	x9, 409000 <ferror@plt+0x73b0>
  40800c:	add	x9, x9, #0x3bc
  408010:	cmp	x8, x9
  408014:	b.eq	40809c <ferror@plt+0x644c>  // b.none
  408018:	ldr	s3, [x8, #8]
  40801c:	mov	w10, #0xcccd                	// #52429
  408020:	movk	w10, #0x3dcc, lsl #16
  408024:	fmov	s4, w10
  408028:	fcmp	s3, s4
  40802c:	b.le	408094 <ferror@plt+0x6444>
  408030:	mov	w10, #0x6666                	// #26214
  408034:	movk	w10, #0x3f66, lsl #16
  408038:	fmov	s4, w10
  40803c:	fcmp	s3, s4
  408040:	b.pl	408094 <ferror@plt+0x6444>  // b.nfrst
  408044:	fcmp	s2, #0.0
  408048:	b.lt	408094 <ferror@plt+0x6444>  // b.tstop
  40804c:	ldr	s4, [x8, #12]
  408050:	mov	w10, #0xcccd                	// #52429
  408054:	movk	w10, #0x3f8c, lsl #16
  408058:	fmov	s5, w10
  40805c:	fcmp	s4, s5
  408060:	b.le	408094 <ferror@plt+0x6444>
  408064:	mov	w10, #0xcccd                	// #52429
  408068:	movk	w10, #0x3dcc, lsl #16
  40806c:	fmov	s4, w10
  408070:	fadd	s4, s2, s4
  408074:	fcmp	s4, s3
  408078:	b.pl	408094 <ferror@plt+0x6444>  // b.nfrst
  40807c:	ldr	s3, [x8, #4]
  408080:	fmov	s5, #1.000000000000000000e+00
  408084:	fcmp	s3, s5
  408088:	b.hi	408094 <ferror@plt+0x6444>  // b.pmore
  40808c:	fcmp	s4, s3
  408090:	b.mi	4080a0 <ferror@plt+0x6450>  // b.first
  408094:	fmov	s2, wzr
  408098:	str	x9, [x20, #40]
  40809c:	mov	x8, x9
  4080a0:	fmul	s2, s2, s0
  4080a4:	fcmp	s2, s1
  4080a8:	b.le	4080f0 <ferror@plt+0x64a0>
  4080ac:	ldr	s1, [x8, #4]
  4080b0:	ldrb	w9, [x8, #16]
  4080b4:	fmul	s0, s1, s0
  4080b8:	cbnz	w9, 4080c4 <ferror@plt+0x6474>
  4080bc:	ldr	s1, [x8, #8]
  4080c0:	fmul	s0, s0, s1
  4080c4:	fcvtzu	x1, s0
  4080c8:	mov	x0, x20
  4080cc:	bl	407808 <ferror@plt+0x5bb8>
  4080d0:	tbnz	w0, #0, 4080f0 <ferror@plt+0x64a0>
  4080d4:	ldr	x0, [x20, #72]
  4080d8:	cbz	x0, 4080ec <ferror@plt+0x649c>
  4080dc:	ldr	x21, [x0, #8]
  4080e0:	bl	401af0 <free@plt>
  4080e4:	mov	x0, x21
  4080e8:	cbnz	x21, 4080dc <ferror@plt+0x648c>
  4080ec:	str	xzr, [x20, #72]
  4080f0:	mov	x0, x19
  4080f4:	ldp	x20, x19, [sp, #48]
  4080f8:	ldp	x22, x21, [sp, #32]
  4080fc:	ldr	x23, [sp, #16]
  408100:	ldp	x29, x30, [sp], #64
  408104:	ret
  408108:	bl	401a40 <abort@plt>
  40810c:	stp	x29, x30, [sp, #-16]!
  408110:	mov	w0, #0xe                   	// #14
  408114:	mov	x29, sp
  408118:	bl	401910 <nl_langinfo@plt>
  40811c:	adrp	x8, 408000 <ferror@plt+0x63b0>
  408120:	add	x8, x8, #0xfcb
  408124:	cmp	x0, #0x0
  408128:	csel	x8, x8, x0, eq  // eq = none
  40812c:	ldrb	w9, [x8]
  408130:	adrp	x10, 409000 <ferror@plt+0x73b0>
  408134:	add	x10, x10, #0x3d0
  408138:	cmp	w9, #0x0
  40813c:	csel	x0, x10, x8, eq  // eq = none
  408140:	ldp	x29, x30, [sp], #16
  408144:	ret
  408148:	mov	w2, #0x3                   	// #3
  40814c:	mov	w1, wzr
  408150:	b	408154 <ferror@plt+0x6504>
  408154:	sub	sp, sp, #0x100
  408158:	stp	x29, x30, [sp, #208]
  40815c:	add	x29, sp, #0xd0
  408160:	mov	x8, #0xffffffffffffffd0    	// #-48
  408164:	mov	x9, sp
  408168:	sub	x10, x29, #0x50
  40816c:	stp	x20, x19, [sp, #240]
  408170:	mov	w19, w0
  408174:	movk	x8, #0xff80, lsl #32
  408178:	add	x11, x29, #0x30
  40817c:	cmp	w1, #0xb
  408180:	add	x9, x9, #0x80
  408184:	add	x10, x10, #0x30
  408188:	stp	x22, x21, [sp, #224]
  40818c:	stp	x2, x3, [x29, #-80]
  408190:	stp	x4, x5, [x29, #-64]
  408194:	stp	x6, x7, [x29, #-48]
  408198:	stp	q1, q2, [sp, #16]
  40819c:	stp	q3, q4, [sp, #48]
  4081a0:	str	q0, [sp]
  4081a4:	stp	q5, q6, [sp, #80]
  4081a8:	str	q7, [sp, #112]
  4081ac:	stp	x9, x8, [x29, #-16]
  4081b0:	stp	x11, x10, [x29, #-32]
  4081b4:	b.hi	408200 <ferror@plt+0x65b0>  // b.pmore
  4081b8:	mov	w8, #0x1                   	// #1
  4081bc:	lsl	w8, w8, w1
  4081c0:	mov	w9, #0x514                 	// #1300
  4081c4:	tst	w8, w9
  4081c8:	b.ne	408238 <ferror@plt+0x65e8>  // b.any
  4081cc:	mov	w9, #0xa0a                 	// #2570
  4081d0:	tst	w8, w9
  4081d4:	b.ne	40822c <ferror@plt+0x65dc>  // b.any
  4081d8:	cbnz	w1, 408200 <ferror@plt+0x65b0>
  4081dc:	ldursw	x8, [x29, #-8]
  4081e0:	tbz	w8, #31, 4082e0 <ferror@plt+0x6690>
  4081e4:	add	w9, w8, #0x8
  4081e8:	cmn	w8, #0x8
  4081ec:	stur	w9, [x29, #-8]
  4081f0:	b.gt	4082e0 <ferror@plt+0x6690>
  4081f4:	ldur	x9, [x29, #-24]
  4081f8:	add	x8, x9, x8
  4081fc:	b	4082ec <ferror@plt+0x669c>
  408200:	sub	w8, w1, #0x400
  408204:	cmp	w8, #0xa
  408208:	b.hi	4082bc <ferror@plt+0x666c>  // b.pmore
  40820c:	mov	w9, #0x1                   	// #1
  408210:	lsl	w9, w9, w8
  408214:	mov	w10, #0x285                 	// #645
  408218:	tst	w9, w10
  40821c:	b.ne	408238 <ferror@plt+0x65e8>  // b.any
  408220:	mov	w10, #0x502                 	// #1282
  408224:	tst	w9, w10
  408228:	b.eq	408290 <ferror@plt+0x6640>  // b.none
  40822c:	mov	w0, w19
  408230:	bl	401b50 <fcntl@plt>
  408234:	b	408274 <ferror@plt+0x6624>
  408238:	ldursw	x8, [x29, #-8]
  40823c:	tbz	w8, #31, 40825c <ferror@plt+0x660c>
  408240:	add	w9, w8, #0x8
  408244:	cmn	w8, #0x8
  408248:	stur	w9, [x29, #-8]
  40824c:	b.gt	40825c <ferror@plt+0x660c>
  408250:	ldur	x9, [x29, #-24]
  408254:	add	x8, x9, x8
  408258:	b	408268 <ferror@plt+0x6618>
  40825c:	ldur	x8, [x29, #-32]
  408260:	add	x9, x8, #0x8
  408264:	stur	x9, [x29, #-32]
  408268:	ldr	w2, [x8]
  40826c:	mov	w0, w19
  408270:	bl	401b50 <fcntl@plt>
  408274:	mov	w20, w0
  408278:	mov	w0, w20
  40827c:	ldp	x20, x19, [sp, #240]
  408280:	ldp	x22, x21, [sp, #224]
  408284:	ldp	x29, x30, [sp, #208]
  408288:	add	sp, sp, #0x100
  40828c:	ret
  408290:	cmp	w8, #0x6
  408294:	b.ne	4082bc <ferror@plt+0x666c>  // b.any
  408298:	ldursw	x8, [x29, #-8]
  40829c:	tbz	w8, #31, 4082fc <ferror@plt+0x66ac>
  4082a0:	add	w9, w8, #0x8
  4082a4:	cmn	w8, #0x8
  4082a8:	stur	w9, [x29, #-8]
  4082ac:	b.gt	4082fc <ferror@plt+0x66ac>
  4082b0:	ldur	x9, [x29, #-24]
  4082b4:	add	x8, x9, x8
  4082b8:	b	408308 <ferror@plt+0x66b8>
  4082bc:	ldursw	x8, [x29, #-8]
  4082c0:	tbz	w8, #31, 408368 <ferror@plt+0x6718>
  4082c4:	add	w9, w8, #0x8
  4082c8:	cmn	w8, #0x8
  4082cc:	stur	w9, [x29, #-8]
  4082d0:	b.gt	408368 <ferror@plt+0x6718>
  4082d4:	ldur	x9, [x29, #-24]
  4082d8:	add	x8, x9, x8
  4082dc:	b	408374 <ferror@plt+0x6724>
  4082e0:	ldur	x8, [x29, #-32]
  4082e4:	add	x9, x8, #0x8
  4082e8:	stur	x9, [x29, #-32]
  4082ec:	ldr	w2, [x8]
  4082f0:	mov	w0, w19
  4082f4:	mov	w1, wzr
  4082f8:	b	408270 <ferror@plt+0x6620>
  4082fc:	ldur	x8, [x29, #-32]
  408300:	add	x9, x8, #0x8
  408304:	stur	x9, [x29, #-32]
  408308:	adrp	x22, 41a000 <ferror@plt+0x183b0>
  40830c:	ldr	w9, [x22, #1080]
  408310:	ldr	w21, [x8]
  408314:	tbnz	w9, #31, 408390 <ferror@plt+0x6740>
  408318:	mov	w1, #0x406                 	// #1030
  40831c:	mov	w0, w19
  408320:	mov	w2, w21
  408324:	bl	401b50 <fcntl@plt>
  408328:	mov	w20, w0
  40832c:	tbz	w0, #31, 408384 <ferror@plt+0x6734>
  408330:	bl	401c20 <__errno_location@plt>
  408334:	ldr	w8, [x0]
  408338:	cmp	w8, #0x16
  40833c:	b.ne	408384 <ferror@plt+0x6734>  // b.any
  408340:	mov	w0, w19
  408344:	mov	w1, wzr
  408348:	mov	w2, w21
  40834c:	bl	401b50 <fcntl@plt>
  408350:	mov	w20, w0
  408354:	tbnz	w0, #31, 408278 <ferror@plt+0x6628>
  408358:	mov	w8, #0xffffffff            	// #-1
  40835c:	str	w8, [x22, #1080]
  408360:	mov	w8, #0x1                   	// #1
  408364:	b	4083b0 <ferror@plt+0x6760>
  408368:	ldur	x8, [x29, #-32]
  40836c:	add	x9, x8, #0x8
  408370:	stur	x9, [x29, #-32]
  408374:	ldr	x2, [x8]
  408378:	mov	w0, w19
  40837c:	bl	401b50 <fcntl@plt>
  408380:	b	408274 <ferror@plt+0x6624>
  408384:	mov	w8, #0x1                   	// #1
  408388:	str	w8, [x22, #1080]
  40838c:	b	408278 <ferror@plt+0x6628>
  408390:	mov	w0, w19
  408394:	mov	w1, wzr
  408398:	mov	w2, w21
  40839c:	bl	401b50 <fcntl@plt>
  4083a0:	ldr	w8, [x22, #1080]
  4083a4:	mov	w20, w0
  4083a8:	cmn	w8, #0x1
  4083ac:	cset	w8, eq  // eq = none
  4083b0:	cbz	w8, 408278 <ferror@plt+0x6628>
  4083b4:	tbnz	w20, #31, 408278 <ferror@plt+0x6628>
  4083b8:	mov	w1, #0x1                   	// #1
  4083bc:	mov	w0, w20
  4083c0:	bl	401b50 <fcntl@plt>
  4083c4:	tbnz	w0, #31, 4083e0 <ferror@plt+0x6790>
  4083c8:	orr	w2, w0, #0x1
  4083cc:	mov	w1, #0x2                   	// #2
  4083d0:	mov	w0, w20
  4083d4:	bl	401b50 <fcntl@plt>
  4083d8:	cmn	w0, #0x1
  4083dc:	b.ne	408278 <ferror@plt+0x6628>  // b.any
  4083e0:	bl	401c20 <__errno_location@plt>
  4083e4:	ldr	w21, [x0]
  4083e8:	mov	x19, x0
  4083ec:	mov	w0, w20
  4083f0:	bl	401a10 <close@plt>
  4083f4:	str	w21, [x19]
  4083f8:	mov	w20, #0xffffffff            	// #-1
  4083fc:	b	408278 <ferror@plt+0x6628>
  408400:	stp	x29, x30, [sp, #-64]!
  408404:	mov	x29, sp
  408408:	stp	x19, x20, [sp, #16]
  40840c:	adrp	x20, 419000 <ferror@plt+0x173b0>
  408410:	add	x20, x20, #0xdf0
  408414:	stp	x21, x22, [sp, #32]
  408418:	adrp	x21, 419000 <ferror@plt+0x173b0>
  40841c:	add	x21, x21, #0xde8
  408420:	sub	x20, x20, x21
  408424:	mov	w22, w0
  408428:	stp	x23, x24, [sp, #48]
  40842c:	mov	x23, x1
  408430:	mov	x24, x2
  408434:	bl	4017c8 <mbrtowc@plt-0x38>
  408438:	cmp	xzr, x20, asr #3
  40843c:	b.eq	408468 <ferror@plt+0x6818>  // b.none
  408440:	asr	x20, x20, #3
  408444:	mov	x19, #0x0                   	// #0
  408448:	ldr	x3, [x21, x19, lsl #3]
  40844c:	mov	x2, x24
  408450:	add	x19, x19, #0x1
  408454:	mov	x1, x23
  408458:	mov	w0, w22
  40845c:	blr	x3
  408460:	cmp	x20, x19
  408464:	b.ne	408448 <ferror@plt+0x67f8>  // b.any
  408468:	ldp	x19, x20, [sp, #16]
  40846c:	ldp	x21, x22, [sp, #32]
  408470:	ldp	x23, x24, [sp, #48]
  408474:	ldp	x29, x30, [sp], #64
  408478:	ret
  40847c:	nop
  408480:	ret
  408484:	nop
  408488:	adrp	x2, 41a000 <ferror@plt+0x183b0>
  40848c:	mov	x1, #0x0                   	// #0
  408490:	ldr	x2, [x2, #568]
  408494:	b	401890 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000408498 <.fini>:
  408498:	stp	x29, x30, [sp, #-16]!
  40849c:	mov	x29, sp
  4084a0:	ldp	x29, x30, [sp], #16
  4084a4:	ret
