INFO: [VRFC 10-163] Analyzing VHDL file "/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab5/Lab5.srcs/sources_1/new/mem_cntr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mem_cntr'
