#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Thu Dec 22 14:41:12 2016
# Process ID: 31144
# Current directory: /home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.runs/synth_1
# Command line: vivado -log noc2x2_v1_0.vds -mode batch -messageDb vivado.pb -notrace -source noc2x2_v1_0.tcl
# Log file: /home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.runs/synth_1/noc2x2_v1_0.vds
# Journal file: /home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source noc2x2_v1_0.tcl -notrace
Command: synth_design -top noc2x2_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31150 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1043.137 ; gain = 155.078 ; free physical = 7492 ; free virtual = 11502
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noc2x2_v1_0' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/noc2x2_v1_0.vhd:51]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'noc2x2_v1_0_S00_AXI' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/noc2x2_v1_0_S00_AXI.vhd:5' bound to instance 'noc2x2_v1_0_S00_AXI_inst' of component 'noc2x2_v1_0_S00_AXI' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/noc2x2_v1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'noc2x2_v1_0_S00_AXI' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/noc2x2_v1_0_S00_AXI.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/noc2x2_v1_0_S00_AXI.vhd:234]
INFO: [Synth 8-226] default block is never used [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/noc2x2_v1_0_S00_AXI.vhd:364]
INFO: [Synth 8-638] synthesizing module 'tb_network_2x2' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based_tb.vhd:39]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH_LV bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'network_2x2' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:19' bound to instance 'NoC' of component 'network_2x2' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based_tb.vhd:125]
INFO: [Synth 8-638] synthesizing module 'network_2x2' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:51]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH_LV bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter current_address bound to: 0 - type: integer 
	Parameter Cx_rst bound to: 10 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'router_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:8' bound to instance 'R_0' of component 'router_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:126]
INFO: [Synth 8-638] synthesizing module 'router_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:33]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter current_address bound to: 0 - type: integer 
	Parameter Cx_rst bound to: 10 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_N' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:138]
INFO: [Synth 8-638] synthesizing module 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/FIFO_one_hot_credit_based.vhd:27]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_credit_based' (1#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/FIFO_one_hot_credit_based.vhd:27]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_E' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:144]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_W' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:150]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_S' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:156]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_L' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:162]
	Parameter cur_addr_rst bound to: 0 - type: integer 
	Parameter Cx_rst bound to: 10 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:10' bound to instance 'LBDR_N' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:172]
INFO: [Synth 8-638] synthesizing module 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 0 - type: integer 
	Parameter Cx_rst bound to: 10 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR' (2#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 0 - type: integer 
	Parameter Cx_rst bound to: 10 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:10' bound to instance 'LBDR_E' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:178]
	Parameter cur_addr_rst bound to: 0 - type: integer 
	Parameter Cx_rst bound to: 10 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:10' bound to instance 'LBDR_W' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:184]
	Parameter cur_addr_rst bound to: 0 - type: integer 
	Parameter Cx_rst bound to: 10 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:10' bound to instance 'LBDR_S' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:190]
	Parameter cur_addr_rst bound to: 0 - type: integer 
	Parameter Cx_rst bound to: 10 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:10' bound to instance 'LBDR_L' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:196]
INFO: [Synth 8-3491] module 'allocator' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/allocator.vhd:9' bound to instance 'allocator_unit' of component 'allocator' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:208]
INFO: [Synth 8-638] synthesizing module 'allocator' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/allocator.vhd:35]
INFO: [Synth 8-3491] module 'arbiter_in' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/arbiter_in.vhd:7' bound to instance 'arb_N_X' of component 'arbiter_in' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/allocator.vhd:191]
INFO: [Synth 8-638] synthesizing module 'arbiter_in' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/arbiter_in.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'arbiter_in' (3#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/arbiter_in.vhd:15]
INFO: [Synth 8-3491] module 'arbiter_in' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/arbiter_in.vhd:7' bound to instance 'arb_E_X' of component 'arbiter_in' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/allocator.vhd:195]
INFO: [Synth 8-3491] module 'arbiter_in' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/arbiter_in.vhd:7' bound to instance 'arb_W_X' of component 'arbiter_in' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/allocator.vhd:199]
INFO: [Synth 8-3491] module 'arbiter_in' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/arbiter_in.vhd:7' bound to instance 'arb_S_X' of component 'arbiter_in' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/allocator.vhd:203]
INFO: [Synth 8-3491] module 'arbiter_in' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/arbiter_in.vhd:7' bound to instance 'arb_L_X' of component 'arbiter_in' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/allocator.vhd:207]
INFO: [Synth 8-3491] module 'arbiter_out' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/arbiter_out.vhd:6' bound to instance 'arb_X_N' of component 'arbiter_out' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/allocator.vhd:212]
INFO: [Synth 8-638] synthesizing module 'arbiter_out' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/arbiter_out.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'arbiter_out' (4#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/arbiter_out.vhd:16]
INFO: [Synth 8-3491] module 'arbiter_out' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/arbiter_out.vhd:6' bound to instance 'arb_X_E' of component 'arbiter_out' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/allocator.vhd:222]
INFO: [Synth 8-3491] module 'arbiter_out' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/arbiter_out.vhd:6' bound to instance 'arb_X_W' of component 'arbiter_out' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/allocator.vhd:232]
INFO: [Synth 8-3491] module 'arbiter_out' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/arbiter_out.vhd:6' bound to instance 'arb_X_S' of component 'arbiter_out' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/allocator.vhd:242]
INFO: [Synth 8-3491] module 'arbiter_out' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/arbiter_out.vhd:6' bound to instance 'arb_X_L' of component 'arbiter_out' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/allocator.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'allocator' (5#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/allocator.vhd:35]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/xbar.vhd:6' bound to instance 'XBAR_N' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:245]
INFO: [Synth 8-638] synthesizing module 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/xbar.vhd:21]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'XBAR' (6#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/xbar.vhd:21]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/xbar.vhd:6' bound to instance 'XBAR_E' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:248]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/xbar.vhd:6' bound to instance 'XBAR_W' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:251]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/xbar.vhd:6' bound to instance 'XBAR_S' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:254]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/xbar.vhd:6' bound to instance 'XBAR_L' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'router_credit_based' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:33]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter current_address bound to: 1 - type: integer 
	Parameter Cx_rst bound to: 12 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'router_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:8' bound to instance 'R_1' of component 'router_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:136]
INFO: [Synth 8-638] synthesizing module 'router_credit_based__parameterized1' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:33]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter current_address bound to: 1 - type: integer 
	Parameter Cx_rst bound to: 12 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_N' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:138]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_E' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:144]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_W' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:150]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_S' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:156]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_L' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:162]
	Parameter cur_addr_rst bound to: 1 - type: integer 
	Parameter Cx_rst bound to: 12 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:10' bound to instance 'LBDR_N' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:172]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized5' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 1 - type: integer 
	Parameter Cx_rst bound to: 12 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized5' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 1 - type: integer 
	Parameter Cx_rst bound to: 12 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:10' bound to instance 'LBDR_E' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:178]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized7' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 1 - type: integer 
	Parameter Cx_rst bound to: 12 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized7' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 1 - type: integer 
	Parameter Cx_rst bound to: 12 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:10' bound to instance 'LBDR_W' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:184]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized9' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 1 - type: integer 
	Parameter Cx_rst bound to: 12 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized9' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 1 - type: integer 
	Parameter Cx_rst bound to: 12 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:10' bound to instance 'LBDR_S' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:190]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized11' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 1 - type: integer 
	Parameter Cx_rst bound to: 12 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized11' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 1 - type: integer 
	Parameter Cx_rst bound to: 12 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:10' bound to instance 'LBDR_L' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:196]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized13' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 1 - type: integer 
	Parameter Cx_rst bound to: 12 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized13' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
INFO: [Synth 8-3491] module 'allocator' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/allocator.vhd:9' bound to instance 'allocator_unit' of component 'allocator' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:208]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/xbar.vhd:6' bound to instance 'XBAR_N' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:245]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/xbar.vhd:6' bound to instance 'XBAR_E' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:248]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/xbar.vhd:6' bound to instance 'XBAR_W' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:251]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/xbar.vhd:6' bound to instance 'XBAR_S' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:254]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/xbar.vhd:6' bound to instance 'XBAR_L' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'router_credit_based__parameterized1' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:33]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter current_address bound to: 2 - type: integer 
	Parameter Cx_rst bound to: 3 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'router_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:8' bound to instance 'R_2' of component 'router_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:146]
INFO: [Synth 8-638] synthesizing module 'router_credit_based__parameterized3' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:33]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter current_address bound to: 2 - type: integer 
	Parameter Cx_rst bound to: 3 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_N' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:138]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_E' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:144]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_W' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:150]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_S' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:156]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_L' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:162]
	Parameter cur_addr_rst bound to: 2 - type: integer 
	Parameter Cx_rst bound to: 3 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:10' bound to instance 'LBDR_N' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:172]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized15' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 2 - type: integer 
	Parameter Cx_rst bound to: 3 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized15' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 2 - type: integer 
	Parameter Cx_rst bound to: 3 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:10' bound to instance 'LBDR_E' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:178]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized17' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 2 - type: integer 
	Parameter Cx_rst bound to: 3 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized17' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 2 - type: integer 
	Parameter Cx_rst bound to: 3 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:10' bound to instance 'LBDR_W' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:184]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized19' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 2 - type: integer 
	Parameter Cx_rst bound to: 3 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized19' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 2 - type: integer 
	Parameter Cx_rst bound to: 3 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:10' bound to instance 'LBDR_S' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:190]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized21' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 2 - type: integer 
	Parameter Cx_rst bound to: 3 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized21' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 2 - type: integer 
	Parameter Cx_rst bound to: 3 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:10' bound to instance 'LBDR_L' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:196]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized23' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 2 - type: integer 
	Parameter Cx_rst bound to: 3 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized23' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
INFO: [Synth 8-3491] module 'allocator' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/allocator.vhd:9' bound to instance 'allocator_unit' of component 'allocator' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:208]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/xbar.vhd:6' bound to instance 'XBAR_N' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:245]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/xbar.vhd:6' bound to instance 'XBAR_E' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:248]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/xbar.vhd:6' bound to instance 'XBAR_W' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:251]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/xbar.vhd:6' bound to instance 'XBAR_S' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:254]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/xbar.vhd:6' bound to instance 'XBAR_L' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'router_credit_based__parameterized3' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:33]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter current_address bound to: 3 - type: integer 
	Parameter Cx_rst bound to: 5 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'router_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:8' bound to instance 'R_3' of component 'router_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:156]
INFO: [Synth 8-638] synthesizing module 'router_credit_based__parameterized5' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:33]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter current_address bound to: 3 - type: integer 
	Parameter Cx_rst bound to: 5 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_N' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:138]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_E' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:144]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_W' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:150]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_S' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:156]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_credit_based' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/FIFO_one_hot_credit_based.vhd:8' bound to instance 'FIFO_L' of component 'FIFO_credit_based' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:162]
	Parameter cur_addr_rst bound to: 3 - type: integer 
	Parameter Cx_rst bound to: 5 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:10' bound to instance 'LBDR_N' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:172]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized25' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 3 - type: integer 
	Parameter Cx_rst bound to: 5 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized25' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 3 - type: integer 
	Parameter Cx_rst bound to: 5 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:10' bound to instance 'LBDR_E' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:178]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized27' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 3 - type: integer 
	Parameter Cx_rst bound to: 5 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized27' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 3 - type: integer 
	Parameter Cx_rst bound to: 5 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:10' bound to instance 'LBDR_W' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:184]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized29' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 3 - type: integer 
	Parameter Cx_rst bound to: 5 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized29' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 3 - type: integer 
	Parameter Cx_rst bound to: 5 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:10' bound to instance 'LBDR_S' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:190]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized31' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 3 - type: integer 
	Parameter Cx_rst bound to: 5 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized31' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 3 - type: integer 
	Parameter Cx_rst bound to: 5 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LBDR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:10' bound to instance 'LBDR_L' of component 'LBDR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:196]
INFO: [Synth 8-638] synthesizing module 'LBDR__parameterized33' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
	Parameter cur_addr_rst bound to: 3 - type: integer 
	Parameter Cx_rst bound to: 5 - type: integer 
	Parameter NoC_size bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:46]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:48]
WARNING: [Synth 8-614] signal 'Rxy_reconf' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LBDR__parameterized33' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:31]
INFO: [Synth 8-3491] module 'allocator' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/allocator.vhd:9' bound to instance 'allocator_unit' of component 'allocator' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:208]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/xbar.vhd:6' bound to instance 'XBAR_N' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:245]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/xbar.vhd:6' bound to instance 'XBAR_E' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:248]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/xbar.vhd:6' bound to instance 'XBAR_W' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:251]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/xbar.vhd:6' bound to instance 'XBAR_S' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:254]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'XBAR' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/xbar.vhd:6' bound to instance 'XBAR_L' of component 'XBAR' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'router_credit_based__parameterized5' (7#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/Router_32_bit_credit_based.vhd:33]
WARNING: [Synth 8-3848] Net RX_N_0 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:90]
WARNING: [Synth 8-3848] Net RX_W_0 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:90]
WARNING: [Synth 8-3848] Net credit_in_N_0 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:85]
WARNING: [Synth 8-3848] Net credit_in_W_0 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:85]
WARNING: [Synth 8-3848] Net valid_in_N_0 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:100]
WARNING: [Synth 8-3848] Net valid_in_W_0 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:100]
WARNING: [Synth 8-3848] Net RX_N_1 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:91]
WARNING: [Synth 8-3848] Net RX_E_1 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:91]
WARNING: [Synth 8-3848] Net credit_in_N_1 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:86]
WARNING: [Synth 8-3848] Net credit_in_E_1 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:86]
WARNING: [Synth 8-3848] Net valid_in_N_1 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:101]
WARNING: [Synth 8-3848] Net valid_in_E_1 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:101]
WARNING: [Synth 8-3848] Net RX_W_2 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:92]
WARNING: [Synth 8-3848] Net RX_S_2 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:92]
WARNING: [Synth 8-3848] Net credit_in_W_2 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:87]
WARNING: [Synth 8-3848] Net credit_in_S_2 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:87]
WARNING: [Synth 8-3848] Net valid_in_W_2 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:102]
WARNING: [Synth 8-3848] Net valid_in_S_2 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:102]
WARNING: [Synth 8-3848] Net RX_E_3 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:93]
WARNING: [Synth 8-3848] Net RX_S_3 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:93]
WARNING: [Synth 8-3848] Net credit_in_E_3 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:88]
WARNING: [Synth 8-3848] Net credit_in_S_3 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:88]
WARNING: [Synth 8-3848] Net valid_in_E_3 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:103]
WARNING: [Synth 8-3848] Net valid_in_S_3 in module/entity network_2x2 does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'network_2x2' (8#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based.vhd:51]
	Parameter current_address bound to: 0 - type: integer 
	Parameter stim_file bound to: /home/tsotnep/ownCloud/git/Bonfire/tmp/simul_temp/code_0.txt - type: string 
INFO: [Synth 8-3491] module 'NoC_Node' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NoC_Node.vhd:17' bound to instance 'PE_0' of component 'NoC_Node' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based_tb.vhd:139]
INFO: [Synth 8-638] synthesizing module 'NoC_Node' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NoC_Node.vhd:37]
	Parameter current_address bound to: 0 - type: integer 
	Parameter stim_file bound to: /home/tsotnep/ownCloud/git/Bonfire/tmp/simul_temp/code_0.txt - type: string 
	Parameter log_file bound to: UNUSED - type: string 
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter log_file bound to: UNUSED - type: string 
	Parameter ethernet bound to: 1'b0 
	Parameter use_cache bound to: 1'b0 
	Parameter current_address bound to: 0 - type: integer 
	Parameter stim_file bound to: /home/tsotnep/ownCloud/git/Bonfire/tmp/simul_temp/code_0.txt - type: string 
INFO: [Synth 8-3491] module 'plasma' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/plasma.vhd:45' bound to instance 'u1_plasma' of component 'plasma' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NoC_Node.vhd:79]
INFO: [Synth 8-638] synthesizing module 'plasma' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/plasma.vhd:79]
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter log_file bound to: UNUSED - type: string 
	Parameter ethernet bound to: 1'b0 
	Parameter use_cache bound to: 1'b0 
	Parameter current_address bound to: 0 - type: integer 
	Parameter stim_file bound to: /home/tsotnep/ownCloud/git/Bonfire/tmp/simul_temp/code_0.txt - type: string 
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter mult_type bound to: DEFAULT - type: string 
	Parameter shifter_type bound to: DEFAULT - type: string 
	Parameter alu_type bound to: DEFAULT - type: string 
	Parameter pipeline_stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'mlite_cpu' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/mlite_cpu.vhd:82' bound to instance 'u1_cpu' of component 'mlite_cpu' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/plasma.vhd:150]
INFO: [Synth 8-638] synthesizing module 'mlite_cpu' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/mlite_cpu.vhd:105]
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter mult_type bound to: DEFAULT - type: string 
	Parameter shifter_type bound to: DEFAULT - type: string 
	Parameter alu_type bound to: DEFAULT - type: string 
	Parameter pipeline_stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'pc_next' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/pc_next.vhd:16' bound to instance 'u1_pc_next' of component 'pc_next' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/mlite_cpu.vhd:192]
INFO: [Synth 8-638] synthesizing module 'pc_next' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/pc_next.vhd:29]
INFO: [Synth 8-226] default block is never used [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/pc_next.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'pc_next' (9#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/pc_next.vhd:29]
INFO: [Synth 8-3491] module 'mem_ctrl' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/mem_ctrl.vhd:17' bound to instance 'u2_mem_ctrl' of component 'mem_ctrl' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/mlite_cpu.vhd:204]
INFO: [Synth 8-638] synthesizing module 'mem_ctrl' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/mem_ctrl.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mem_ctrl' (10#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/mem_ctrl.vhd:40]
INFO: [Synth 8-3491] module 'control' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/control.vhd:31' bound to instance 'u3_control' of component 'control' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/mlite_cpu.vhd:227]
INFO: [Synth 8-638] synthesizing module 'control' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/control.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'control' (11#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/control.vhd:52]
	Parameter memory_type bound to: XILINX_16X - type: string 
INFO: [Synth 8-3491] module 'reg_bank' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/reg_bank.vhd:20' bound to instance 'u4_reg_bank' of component 'reg_bank' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/mlite_cpu.vhd:247]
INFO: [Synth 8-638] synthesizing module 'reg_bank' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/reg_bank.vhd:42]
	Parameter memory_type bound to: XILINX_16X - type: string 
WARNING: [Synth 8-3848] Net data_out1 in module/entity reg_bank does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/reg_bank.vhd:49]
WARNING: [Synth 8-3848] Net data_out2 in module/entity reg_bank does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/reg_bank.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'reg_bank' (12#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/reg_bank.vhd:42]
INFO: [Synth 8-3491] module 'bus_mux' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/bus_mux.vhd:22' bound to instance 'u5_bus_mux' of component 'bus_mux' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/mlite_cpu.vhd:262]
INFO: [Synth 8-638] synthesizing module 'bus_mux' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/bus_mux.vhd:43]
INFO: [Synth 8-226] default block is never used [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/bus_mux.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'bus_mux' (13#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/bus_mux.vhd:43]
	Parameter alu_type bound to: DEFAULT - type: string 
INFO: [Synth 8-3491] module 'alu' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/alu.vhd:16' bound to instance 'u6_alu' of component 'alu' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/mlite_cpu.vhd:282]
INFO: [Synth 8-638] synthesizing module 'alu' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/alu.vhd:24]
	Parameter alu_type bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'alu' (14#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/alu.vhd:24]
	Parameter shifter_type bound to: DEFAULT - type: string 
INFO: [Synth 8-3491] module 'shifter' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/shifter.vhd:17' bound to instance 'u7_shifter' of component 'shifter' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/mlite_cpu.vhd:290]
INFO: [Synth 8-638] synthesizing module 'shifter' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/shifter.vhd:25]
	Parameter shifter_type bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'shifter' (15#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/shifter.vhd:25]
	Parameter mult_type bound to: DEFAULT - type: string 
INFO: [Synth 8-3491] module 'mult' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/mult.vhd:45' bound to instance 'u8_mult' of component 'mult' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/mlite_cpu.vhd:298]
INFO: [Synth 8-638] synthesizing module 'mult' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/mult.vhd:55]
	Parameter mult_type bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'mult' (16#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/mult.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'mlite_cpu' (17#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/mlite_cpu.vhd:105]
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter stim_file bound to: /home/tsotnep/ownCloud/git/Bonfire/tmp/simul_temp/code_0.txt - type: string 
INFO: [Synth 8-3491] module 'ram' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/ram_xilinx_0.vhd:44' bound to instance 'u2_ram' of component 'ram' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/plasma.vhd:302]
INFO: [Synth 8-638] synthesizing module 'ram' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/ram_xilinx_0.vhd:56]
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter block_count bound to: 1 - type: integer 
WARNING: [Synth 8-3819] Generic 'stim_file' not present in instantiated entity will be ignored [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/plasma.vhd:302]
	Parameter INIT bound to: 12'b000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b1010111110101111101011111010111110101111101011111010111110101111101011111010111110101111101011111010111110101111101011111010111100100011000010000000000000001100001001000001010000000000101011000010011100111100001001000011110000100100001111000010011100111100 
	Parameter INIT_01 bound to: 256'b1000111110001111100011111000111110001111100011111000111110001111100011111000111110001111100011111000111110001111100011111000111110001111001000110000110000000000100011001000110000111100101011110000000010101111000000001010111100100011010000001010111110101111 
	Parameter INIT_02 bound to: 256'b1010110010101100101011001010110000000000000000110011011100111100101011000000001110001100101011001000110010101100100011001010110010001100001001000011110001000000000000110100000001000000000000110011010000100011000000111000111100000011100011111000111110001111 
	Parameter INIT_03 bound to: 256'b0000000000000011000000001010110000000011000000000000000000000000001101000000001110001100100011001000110010001100100011001000110010001100100011001000110010001100100011001000110000110100000000111010110010101100101011001010110010101100101011001010110010101100 
	Parameter INIT_04 bound to: 256'b1000111100000000000100001010111110101111000000111010111100100111000000000000000000000011001001111000111100000011000000001010111110101111000000111010111100100111000000000000000000000000000100000000000000001100001001000011110000000011101011111010111100100111 
	Parameter INIT_05 bound to: 256'b0000000000000000100011110000000000000000100011111010111110101111000000111010111100100111000000000000001100100111100011110000001110001111000000000001010000000000100011111010111100000000000000001000111100100100000000001000111110101111001100000010110000000000 
	Parameter INIT_06 bound to: 256'b0010011110001111100011110000001100000000000000001000111110001111101011110000000000001100100011111010111100000000000000000000000010001111000000000000000010001111101011111010111100000011101011111010111100100111000000000000001100100111100011110000001100000000 
	Parameter INIT_07 bound to: 256'b0001000010101111101011000000000010001111000000000000000000000000001111001000111110101100000000001000111110101100000000001000111110101100000000001000111100110000000000001000111110101111101011111010111110101111101011110000001110101111001001110000000000000011 
	Parameter INIT_08 bound to: 256'b1000111100000000000100000010010000000000000100000010010010001111000000000001010000101000000000001000111110101111001001000000000010001111101011110000000000000000100011110000000000110000000000000011000000000000000000001000111110001100000000001000111100000000 
	Parameter INIT_09 bound to: 256'b1000110000000000100011110000000000010000001001000000000000010100000000001000111110001111000000000001000000100100000000000001000000000000000000001000111110001100000000001000111100000000000100000010010000000000000100000000000000000000100011111000110000000000 
	Parameter INIT_0A bound to: 256'b0000000000100100000000000011110010001100001111000000000000010000001010000000000010001100001111001010111100000011101011110010011100000000000000000000000000000000000000110010011110001111000000110000000000000000000100000010010000000000000100000010100000000000 
	Parameter INIT_0B bound to: 256'b0001000000100100000000000001000000000000100101000000000010001111101000110010010010101111000000111010111100100111000000000000001100100111100011110000001100100100000000000001000000000000101011000011110000100100000000001000110000111100101011000000000010001111 
	Parameter INIT_0C bound to: 256'b0000000010001111001111000010010000000000000100001010111100000000000110000000000010001100001111000000000000010100000000000011110010001100001101000000000000010000000000000000000000010000001001001000110000111100101001000010010010001111000000000001000000000000 
	Parameter INIT_0D bound to: 256'b1010010000000000100011111010001100000000000100001010110000111100101011000010010000111100101011000011110010101100001111000000000000010100000000000000000010001111100011000011110010101111001001000000000010001111101011000000000010001100000000000010010000000000 
	Parameter INIT_0E bound to: 256'b0000000000010000001001001000110000111100101001000010010010001111000000000001000000000000000100000010010000000000000100000000000010010100000000001000111110100011001001001010111110101111000000111010111100100111000000000000001100100111100011110000001100100100 
	Parameter INIT_0F bound to: 256'b0010010000000000001111001000110000100100100011000011110000000000000100000010100000000000100011000011110000000000000001000000000010001111000000000001000000000000100011111010111100000000100011000011010010101111000000001000110000110100000000000001000000000000 
	Parameter INIT_10 bound to: 256'b1010111100000011101011110010011100000000000000000000001100100111100011110000001100100100101001000000000010001111101000110000000000010000101011000010010000111100101011000011110010101100001111001010110000111100001001000000000010001100001111001010110000000000 
	Parameter INIT_11 bound to: 256'b0010010000000000000101000010010010000000000000001000111100000000000100001010111100000011101011111010111100100111000000000000001100100111100011110000001100000000101011000000000010001111001111000000000000010000001100000000000010001100001101000011110000000000 
	Parameter INIT_12 bound to: 256'b0001000010101111001001001010111100000011101011111010111100100111000000000000001100100111100011111000111100000011000000000000000000010100000000001000000000000000100011110000000000001100000000000000000010000000101011110010010000000000100011110000000000001100 
	Parameter INIT_13 bound to: 256'b0000000010001111101011110010010000000000100011110000000000001100000000000010010000000000100011110000000000010000000000000000110000000000001001000000000010001111000000000001000000101100000000001000111110101111001100000000000000000000100011111000111100000000 
	Parameter INIT_14 bound to: 256'b0011110000000000000100000000000000001100000000000000001110101111101011110010011100000000000000110010011110001111000000110011000000000000100011000011010000111100000000111010111100100111000000000000001100100111100011111000111100000011000000000000000000000100 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001010111010000100000010011100000000000000000000000110010011110001111100011110000001110001100 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 12'b000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-113] binding component instance 'ram_byte3' to cell 'RAMB16_S9' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/ram_xilinx_0.vhd:102]
	Parameter INIT bound to: 12'b000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b1011100010101111101011101010110110101100101010111010101010101001101010001010011110100110101001011010010010100011101000101010000110111101000000000000000000000000101001010110000010100100101000001011110100011101100001000000010010100101000001011001110000011100 
	Parameter INIT_01 bound to: 256'b1011100110111000101011111010111010101101101011001010101110101010101010011010100010100111101001101010010110100100101000111010001010100001101001010000000010000110110001101100010000000110101110110000000010111011000000001011101001011010000110101011111110111001 
	Parameter INIT_02 bound to: 256'b1001001110010010100100011001000000000000010000000101101000011010000001101110000010100110000001101010011000000110101001100000011010100110101001010000010110000100111000000000001010011011010000000001101110111101011000001011101101100000101110111011101010111111 
	Parameter INIT_03 bound to: 256'b0000000011100000000000001100010011100000000000000000000010000101101000101110000010011111100111011001110010011110100101111001011010010101100101001001001110010010100100011001000000000010111000001001111110011101100111001001111010010111100101101001010110010100 
	Parameter INIT_04 bound to: 256'b1100001000000000000000001100000011000100101000001011111010111101000000000000000011100000101111011011111011000000000000001100010111000100101000001011111010111101000000000000000000000000000000000000000000000000010001000000001010100000101111101011111110111101 
	Parameter INIT_05 bound to: 256'b0000001000000000110000100000001000000000110000101100010111000100101000001011111010111101000000001110000010111101101111101100000011000010000000000100000000000000110000101100001001100010000000001100001101000010000000001100001011000010010000100100001000000000 
	Parameter INIT_06 bound to: 256'b1011110110111110101111111100000001100010000000001100001011000011110000100000000000000000110001001100001001000011000000110000000011000011000000100000000011000010110001011100010010100000101111101011111110111101000000001110000010111101101111101100000001100010 
	Parameter INIT_07 bound to: 256'b0000000011000000010000110000000011000010010000000000001001100010000000101100001101000000000000001100001001000000000000001100001001000011000000001100001001000011000000001100001011000000110001111100011011000101110001001010000010111110101111010000000011100000 
	Parameter INIT_08 bound to: 256'b1100001000000000000000000000001000000000011000100000001011000011000000000100000001000010000000001100001011000010010000100000000011000010110000100100001100000000110000100100000001000010000000100100001001000011000000001100001001000011000000001100001000000000 
	Parameter INIT_09 bound to: 256'b0100001000000000110000100000000000000000000000100000000001100010000000001100001011000011000000000000000000000010000000000100000001000011000000001100001001000011000000001100001000000000000000000000001000000000010000000100001100000000110000100100001100000000 
	Parameter INIT_0A bound to: 256'b0110001001000010000000110000001001000011000000100000000001000000010000100000000001000010000000101100010010100000101111101011110100000000000000000000000000000000111000001011110110111110110000000000000000000000000000000000001000000000010000000100001000000000 
	Parameter INIT_0B bound to: 256'b0100001100000011000000000100000000000000010000100000000011000010110000100000001011000100101000001011111010111101000000001110000010111101101111101100000000000010000000000000000000000000010000110000001001000011000000000100001000000010010000110000000011000011 
	Parameter INIT_0C bound to: 256'b0000000011000100000000110000001000000000000000001100000000000000010000000000000001000010000000100000000001000000011000100000001001000011000000100000000000000000000000000000000001100010000000100100001100000010010000110000001111000010000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0100000000000000110000101100000000000000000000000100000000000010010000110000001100000010010000000000001001000000000000100000000001000000011000100000000011000011010000100000001011000010010000100000000011000010010000110000000001100011100000110110001100000100 
	Parameter INIT_0E bound to: 256'b0000000001100010000000100100001100000010010000110000001111000010000000000000000000000000010000110000001100000000010000000000000001000010000000001100001011000010000000101100000011000100101000001011111010111101000000001110000010111101101111101100000000000010 
	Parameter INIT_0F bound to: 256'b0100001000000100000000100100001100000010010001000000001000000000010000000100001000000000010000100000001000000000010000000000000011000010000000000100000000000000110000101100001000000000010000100000001011000010000000000100001000000010000000000000000000000000 
	Parameter INIT_10 bound to: 256'b1100010010100000101111101011110100000000000000001110000010111101101111101100000000000010010000000000000011000010110000000000000000000000010000110000001100000010010000000000001001000000000000100100001100000010010000110000000001000010000000100100001110000010 
	Parameter INIT_11 bound to: 256'b0000010000000000011000100000001001000011000000001100001000000000000000001100010010100000101111101011111110111101000000001110000010111101101111101100000000000000010000110000000011000011000000100000000001000000010000100000000001000010010000100000001000000000 
	Parameter INIT_12 bound to: 256'b0000000011000010000000101100010010100000101111101011111110111101000000001110000010111101101111101011111111000000000000000000000001000000000000000100001000000000110000100000000000000000010000000000000001000010110000110100001100000000110000100000000000000000 
	Parameter INIT_13 bound to: 256'b0000000011000010110000100100001000000000110000100000000000000000010000000100001000000000110000100000000000000000000000000000000001000000010000100000000011000010000000000100000001000010000000001100001011000010010000100100001100000000110000101100001100000000 
	Parameter INIT_14 bound to: 256'b0000001000000000010000000000000000000000000000001010000010111110101111111011110100000000111000001011110110111110110000000100001000000000010000100100001000000010101000001011111010111101000000001110000010111101101111101011111111000000000000000000000001000001 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001000110000100110010011011110000000000000000111000001011110110111110101111111100000001000010 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 12'b000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-113] binding component instance 'ram_byte2' to cell 'RAMB16_S9' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/ram_xilinx_0.vhd:180]
	Parameter INIT bound to: 12'b000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000001111111100011000000000000000110000000000000011010000000000001010000000001000101000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000100000000000001101100000000000110110000000000011111111011100000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001100000000000000110000001100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000001000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000111100000000000011111111000000000000000000000000000000000000000011101000000000000000000000000000111100000000000011111111000000000000000000000000111111110000000000000010000010100000000011110000000000000000000011111111 
	Parameter INIT_05 bound to: 256'b0001010000000000000000000001111100000000000000000000000000000000111100000000000011111111000000000000000000000000000000001110100000000000000000001111111100000000000000000000000000010000000000000000000011111111000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000001110100000010000000000000000000000000000000000000000000000000000000000000000000000010000000111110000000000000000000100000000000000000000000000000000000011110000000000000000000011111111000000000000000000000000000000001110100000010000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000110000001010000010000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000111111110000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000001100000000000000100000000000000010000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0001000000001100000110000000000000001010000000000000000000000000000000000000000000001010000000000000000011110000000000001111111100000000000000000000000000000000000000000000000000000000111010000001000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000011111111000000000000000000000000000000001110100011111111000000000000000000010000000010100000000000000000000000000000101000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000111111100000000000000000000000000000000000000000000000000001010000000000000000000000000000100000100000000000000100000000000000000000000000100000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000111111110000101000000000000010100000000000000000000010100000000000001010000000000000000011111111000100000000000000000000000010100000000000000000000000000000000000000000000000000000000000000000000110000000110000100000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000011111111000000000000000000000000000000001110100000000000 
	Parameter INIT_0F bound to: 256'b0000110100100000000000000000000001111111000010100000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000010000 
	Parameter INIT_10 bound to: 256'b0000000011110000000000001111111100000000000000000000000000000000000000001110100000000000000000000000000000000000000000000000000011111111000010100000000000000000000010100000000000001010000000000000101000000000000000000000000000001010000000000000000000010000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000011111111000000000000000000000000000000001110100000000000000000000000000000000000001000000000000011111111000000000000000000000000000000000010000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000011110000000000000000000011111111000000000000000000000000000000000000000011101000000000000000000011111111000000000000000000000000000000000000000000000010001000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter INIT_13 bound to: 256'b0000000000000000000000001111111100000000000000000000000000000010001000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0010000000000000111111110000000000000010000000001111000000000000000000001111111100000000000000000000000000000000111010000000000000000000000000000000000000100000111100000000000011111111000000000000000000000000000000000000000011101000000000000000000011111111 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011100111001000100000011001000000000000000000000000000000000000000000000000001110100000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 12'b000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-113] binding component instance 'ram_byte1' to cell 'RAMB16_S9' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/ram_xilinx_0.vhd:258]
	Parameter INIT bound to: 12'b000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0100110001001000010001000100000000111100001110000011010000110000001011000010100000100100001000000001110000011000000101000001000010011000000011100000000010000000000001001111110100101010000000001101100000000000011100000000000011010000000000001100000000000001 
	Parameter INIT_01 bound to: 256'b0101000001001100010010000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000000001000110000100100000100000010000000000000011000000001001001011100000100000101100011111100000000000101010001010000 
	Parameter INIT_02 bound to: 256'b0000110000001000000001000000000000000000000010000011110000000000010010000000100000001100010001000000100001000000000001000011110000000000011000000000000000000000000010000000000000000000000010000000000101101000000100110110000000010001010111000101100001010100 
	Parameter INIT_03 bound to: 256'b0000000000001000000011000000000000001000000100000001001000011001000000000000100000101100001010000010010000100000000111000001100000010100000100000000110000001000000001000000000000000000000010000010110000101000001001000010000000011100000110000001010000010000 
	Parameter INIT_04 bound to: 256'b0000010000000000000011010000010000010000001001010000110011110000000000000000000000001000000010000000010000100101000000000000110000001000001001010000010011111000000000000000000000000000111110110000000000110010101000000000000000100101000100000001010011101000 
	Parameter INIT_05 bound to: 256'b0000000000000000000011000000000000000000000010000000110000001000001001010000010011111000000000000000100000010000000011000010010100000100000000001111000100000000000100000001000000100100000000000001000011111111000000000001000000000100111111110000000100000000 
	Parameter INIT_06 bound to: 256'b0010000000011000000111000010010100100101000000000001010000010000000101000000000010011000000100000001000000100101010000000000000000100000010000000000000000100100001001000010000000100101000110000001110011100000000000000000100000001000000001000010010100100101 
	Parameter INIT_07 bound to: 256'b0001001100000000000000000000000000100000001001010000001000100100111111110001000000000000000000000001110000000000000000000001100000000000000000000001010011111111000000000001000000000100000111000001100000010100000100000010010100001100111100000000000000001000 
	Parameter INIT_08 bound to: 256'b0001100000000000001010100000000100000000000001000000000100000100000000001110101000001000000000000000000000000000000000010000000000000000000001000010000100000000000001000010010111111111001010110000000100000111000000000000000000000000000000000001010000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000001000000000000000001100000001000000000000000100000000000001100000011100000000000001010000000011000000000000010000101010000000000010010000000000000000000001110000000000000111110000001000000000000001000010101000000000001001000000000000000000 
	Parameter INIT_0A bound to: 256'b0010000111110000100000000000000011100100000000000000000000010011000011110000000011100100000000000000100000100101000001001111100000000000000000000000000000000000000010000001000000001100001001010010010100000000000000100000010100000000000001000000001000000000 
	Parameter INIT_0B bound to: 256'b0000011000110010000000000000011000000000000000000000000000010000000000110000000100010000001001010000110011110000000000000000100000001000000001000010010111111111000000000000001000100101111001000000000000000001000000001110010000000000000000000000000000001000 
	Parameter INIT_0C bound to: 256'b0000000000000100000000001111110000000000000011110000010000000000000110110000000011100100000000000000000000100000001001000000000000000000000000000000000000110100001001010000000000000100000000011100000000000000000000000011001000010000000000000011101000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000100000000001100000000110010001110110000000000111010000000000100000000110000000000000011100100000000000000000011101100001010100000000000000100111001000000000000000100000000010000000000000100000000000000000000000000001000011111000010000000 
	Parameter INIT_0E bound to: 256'b0000000000000100000000011110100000000000000000000101011100011000000000000011101000000000000001100101011100000000000001100000000000000000000000000001100000000111000000010000100000011000001001010001010011101000000000000000100000010000000011000010010100000011 
	Parameter INIT_0F bound to: 256'b0011000010000000000000000000000011111100111000000000000000000000000100000000111100000000111000000000000000000000000101100000000000001100000000000001101000000000000010000000110000000000000000000000000000001000000000000000000000000100000000000011010000100101 
	Parameter INIT_10 bound to: 256'b0000100000100101000001001111100000000000000000000000100000011000000101000010010100000011000000000000000000011000000001110000000011001000111011000000000100000000111010000000000011000000000000001110000000000000000000010000000011100000000000000000000000100001 
	Parameter INIT_11 bound to: 256'b0000110100000000000001000000101000000000000000000001100000000000000100110001100000100101000100000001010011101000000000000000100000001000000001000010010100000000000000000000000000001000000000000000000011111010000000100000000000000000001000000000000000000000 
	Parameter INIT_12 bound to: 256'b0001111000010000000111000010000000100101000110000001110011100000000000000000100000011000000100000001010000100101000000000000000011101001000000000000000000000000000110000000000000011100001001010000000000000000000110000000000100000000000110000000000000011100 
	Parameter INIT_13 bound to: 256'b0000000000010000000100001111110000000000000100000000000000011100001001010101011100000000000101000000000000000111000000000001110000100101001100000000000000010100000000000000100100001010000000000001010000010100000011110000011000000000000100000010000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000111111010000000010001001000000000010010100010000000101001110100000000000000010000000100000000100001001010000000100000000000000000010000000000000001001010000010011111000000000000000100000100000000110000001110000100101000000000000000011100000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000010100111010001110011011001010000000000000000000010000001100000010000000101000010010100000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 12'b000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-113] binding component instance 'ram_byte0' to cell 'RAMB16_S9' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/ram_xilinx_0.vhd:336]
WARNING: [Synth 8-3848] Net block_do[7] in module/entity ram does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/ram_xilinx_0.vhd:70]
WARNING: [Synth 8-3848] Net block_do[6] in module/entity ram does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/ram_xilinx_0.vhd:70]
WARNING: [Synth 8-3848] Net block_do[5] in module/entity ram does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/ram_xilinx_0.vhd:70]
WARNING: [Synth 8-3848] Net block_do[4] in module/entity ram does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/ram_xilinx_0.vhd:70]
WARNING: [Synth 8-3848] Net block_do[3] in module/entity ram does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/ram_xilinx_0.vhd:70]
WARNING: [Synth 8-3848] Net block_do[2] in module/entity ram does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/ram_xilinx_0.vhd:70]
WARNING: [Synth 8-3848] Net block_do[1] in module/entity ram does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/ram_xilinx_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ram' (18#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/ram_xilinx_0.vhd:56]
	Parameter log_file bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'uart' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/uart.vhd:21' bound to instance 'u3_uart' of component 'uart' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/plasma.vhd:313]
INFO: [Synth 8-638] synthesizing module 'uart' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/uart.vhd:35]
	Parameter log_file bound to: UNUSED - type: string 
INFO: [Synth 8-256] done synthesizing module 'uart' (19#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/uart.vhd:35]
	Parameter current_address bound to: 0 - type: integer 
	Parameter reserved_address bound to: 30'b000000000000000001111111111111 
	Parameter flag_address bound to: 30'b000000000000000010000000000000 
	Parameter counter_address bound to: 30'b000000000000000010000000000001 
INFO: [Synth 8-3491] module 'NI' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:23' bound to instance 'u4_ni' of component 'NI' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/plasma.vhd:365]
INFO: [Synth 8-638] synthesizing module 'NI' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:55]
	Parameter current_address bound to: 0 - type: integer 
	Parameter reserved_address bound to: 30'b000000000000000001111111111111 
	Parameter flag_address bound to: 30'b000000000000000010000000000000 
	Parameter counter_address bound to: 30'b000000000000000010000000000001 
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:98]
INFO: [Synth 8-226] default block is never used [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:275]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:290]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:292]
WARNING: [Synth 8-614] signal 'counter_register' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:404]
WARNING: [Synth 8-614] signal 'counter_register' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:419]
INFO: [Synth 8-256] done synthesizing module 'NI' (20#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'plasma' (21#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/plasma.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'NoC_Node' (22#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NoC_Node.vhd:37]
	Parameter current_address bound to: 1 - type: integer 
	Parameter stim_file bound to: /home/tsotnep/ownCloud/git/Bonfire/tmp/simul_temp/code_1.txt - type: string 
INFO: [Synth 8-3491] module 'NoC_Node' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NoC_Node.vhd:17' bound to instance 'PE_1' of component 'NoC_Node' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based_tb.vhd:153]
INFO: [Synth 8-638] synthesizing module 'NoC_Node__parameterized1' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NoC_Node.vhd:37]
	Parameter current_address bound to: 1 - type: integer 
	Parameter stim_file bound to: /home/tsotnep/ownCloud/git/Bonfire/tmp/simul_temp/code_1.txt - type: string 
	Parameter log_file bound to: UNUSED - type: string 
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter log_file bound to: UNUSED - type: string 
	Parameter ethernet bound to: 1'b0 
	Parameter use_cache bound to: 1'b0 
	Parameter current_address bound to: 1 - type: integer 
	Parameter stim_file bound to: /home/tsotnep/ownCloud/git/Bonfire/tmp/simul_temp/code_1.txt - type: string 
INFO: [Synth 8-3491] module 'plasma' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/plasma.vhd:45' bound to instance 'u1_plasma' of component 'plasma' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NoC_Node.vhd:79]
INFO: [Synth 8-638] synthesizing module 'plasma__parameterized1' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/plasma.vhd:79]
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter log_file bound to: UNUSED - type: string 
	Parameter ethernet bound to: 1'b0 
	Parameter use_cache bound to: 1'b0 
	Parameter current_address bound to: 1 - type: integer 
	Parameter stim_file bound to: /home/tsotnep/ownCloud/git/Bonfire/tmp/simul_temp/code_1.txt - type: string 
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter mult_type bound to: DEFAULT - type: string 
	Parameter shifter_type bound to: DEFAULT - type: string 
	Parameter alu_type bound to: DEFAULT - type: string 
	Parameter pipeline_stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'mlite_cpu' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/mlite_cpu.vhd:82' bound to instance 'u1_cpu' of component 'mlite_cpu' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/plasma.vhd:150]
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter stim_file bound to: /home/tsotnep/ownCloud/git/Bonfire/tmp/simul_temp/code_1.txt - type: string 
INFO: [Synth 8-3491] module 'ram' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/ram_xilinx_0.vhd:44' bound to instance 'u2_ram' of component 'ram' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/plasma.vhd:302]
	Parameter log_file bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'uart' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/uart.vhd:21' bound to instance 'u3_uart' of component 'uart' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/plasma.vhd:313]
	Parameter current_address bound to: 1 - type: integer 
	Parameter reserved_address bound to: 30'b000000000000000001111111111111 
	Parameter flag_address bound to: 30'b000000000000000010000000000000 
	Parameter counter_address bound to: 30'b000000000000000010000000000001 
INFO: [Synth 8-3491] module 'NI' declared at '/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:23' bound to instance 'u4_ni' of component 'NI' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/plasma.vhd:365]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'NI__parameterized1' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:55]
	Parameter current_address bound to: 1 - type: integer 
	Parameter reserved_address bound to: 30'b000000000000000001111111111111 
	Parameter flag_address bound to: 30'b000000000000000010000000000000 
	Parameter counter_address bound to: 30'b000000000000000010000000000001 
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:98]
INFO: [Synth 8-226] default block is never used [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:275]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:290]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:292]
WARNING: [Synth 8-614] signal 'counter_register' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:404]
WARNING: [Synth 8-614] signal 'counter_register' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:419]
INFO: [Synth 8-256] done synthesizing module 'NI__parameterized1' (22#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'plasma__parameterized1' (22#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/plasma.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'NoC_Node__parameterized1' (22#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NoC_Node.vhd:37]
	Parameter current_address bound to: 2 - type: integer 
	Parameter stim_file bound to: /home/tsotnep/ownCloud/git/Bonfire/tmp/simul_temp/code_2.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'NoC_Node__parameterized3' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NoC_Node.vhd:37]
	Parameter current_address bound to: 2 - type: integer 
	Parameter stim_file bound to: /home/tsotnep/ownCloud/git/Bonfire/tmp/simul_temp/code_2.txt - type: string 
	Parameter log_file bound to: UNUSED - type: string 
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter log_file bound to: UNUSED - type: string 
	Parameter ethernet bound to: 1'b0 
	Parameter use_cache bound to: 1'b0 
	Parameter current_address bound to: 2 - type: integer 
	Parameter stim_file bound to: /home/tsotnep/ownCloud/git/Bonfire/tmp/simul_temp/code_2.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'plasma__parameterized3' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/plasma.vhd:79]
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter log_file bound to: UNUSED - type: string 
	Parameter ethernet bound to: 1'b0 
	Parameter use_cache bound to: 1'b0 
	Parameter current_address bound to: 2 - type: integer 
	Parameter stim_file bound to: /home/tsotnep/ownCloud/git/Bonfire/tmp/simul_temp/code_2.txt - type: string 
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter mult_type bound to: DEFAULT - type: string 
	Parameter shifter_type bound to: DEFAULT - type: string 
	Parameter alu_type bound to: DEFAULT - type: string 
	Parameter pipeline_stages bound to: 2 - type: integer 
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter stim_file bound to: /home/tsotnep/ownCloud/git/Bonfire/tmp/simul_temp/code_2.txt - type: string 
	Parameter log_file bound to: UNUSED - type: string 
	Parameter current_address bound to: 2 - type: integer 
	Parameter reserved_address bound to: 30'b000000000000000001111111111111 
	Parameter flag_address bound to: 30'b000000000000000010000000000000 
	Parameter counter_address bound to: 30'b000000000000000010000000000001 
INFO: [Synth 8-638] synthesizing module 'NI__parameterized3' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:55]
	Parameter current_address bound to: 2 - type: integer 
	Parameter reserved_address bound to: 30'b000000000000000001111111111111 
	Parameter flag_address bound to: 30'b000000000000000010000000000000 
	Parameter counter_address bound to: 30'b000000000000000010000000000001 
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:98]
INFO: [Synth 8-226] default block is never used [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:275]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:290]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:292]
WARNING: [Synth 8-614] signal 'counter_register' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:404]
WARNING: [Synth 8-614] signal 'counter_register' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:419]
INFO: [Synth 8-256] done synthesizing module 'NI__parameterized3' (22#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'plasma__parameterized3' (22#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/plasma.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'NoC_Node__parameterized3' (22#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NoC_Node.vhd:37]
	Parameter current_address bound to: 3 - type: integer 
	Parameter stim_file bound to: /home/tsotnep/ownCloud/git/Bonfire/tmp/simul_temp/code_3.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'NoC_Node__parameterized5' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NoC_Node.vhd:37]
	Parameter current_address bound to: 3 - type: integer 
	Parameter stim_file bound to: /home/tsotnep/ownCloud/git/Bonfire/tmp/simul_temp/code_3.txt - type: string 
	Parameter log_file bound to: UNUSED - type: string 
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter log_file bound to: UNUSED - type: string 
	Parameter ethernet bound to: 1'b0 
	Parameter use_cache bound to: 1'b0 
	Parameter current_address bound to: 3 - type: integer 
	Parameter stim_file bound to: /home/tsotnep/ownCloud/git/Bonfire/tmp/simul_temp/code_3.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'plasma__parameterized5' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/plasma.vhd:79]
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter log_file bound to: UNUSED - type: string 
	Parameter ethernet bound to: 1'b0 
	Parameter use_cache bound to: 1'b0 
	Parameter current_address bound to: 3 - type: integer 
	Parameter stim_file bound to: /home/tsotnep/ownCloud/git/Bonfire/tmp/simul_temp/code_3.txt - type: string 
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter mult_type bound to: DEFAULT - type: string 
	Parameter shifter_type bound to: DEFAULT - type: string 
	Parameter alu_type bound to: DEFAULT - type: string 
	Parameter pipeline_stages bound to: 2 - type: integer 
	Parameter memory_type bound to: XILINX_16X - type: string 
	Parameter stim_file bound to: /home/tsotnep/ownCloud/git/Bonfire/tmp/simul_temp/code_3.txt - type: string 
	Parameter log_file bound to: UNUSED - type: string 
	Parameter current_address bound to: 3 - type: integer 
	Parameter reserved_address bound to: 30'b000000000000000001111111111111 
	Parameter flag_address bound to: 30'b000000000000000010000000000000 
	Parameter counter_address bound to: 30'b000000000000000010000000000001 
INFO: [Synth 8-638] synthesizing module 'NI__parameterized5' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:55]
	Parameter current_address bound to: 3 - type: integer 
	Parameter reserved_address bound to: 30'b000000000000000001111111111111 
	Parameter flag_address bound to: 30'b000000000000000010000000000000 
	Parameter counter_address bound to: 30'b000000000000000010000000000001 
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:98]
INFO: [Synth 8-226] default block is never used [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:275]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:290]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:292]
WARNING: [Synth 8-614] signal 'counter_register' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:404]
WARNING: [Synth 8-614] signal 'counter_register' is read in the process but is not in the sensitivity list [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:419]
INFO: [Synth 8-256] done synthesizing module 'NI__parameterized5' (22#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'plasma__parameterized5' (22#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/plasma.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'NoC_Node__parameterized5' (22#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NoC_Node.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'tb_network_2x2' (23#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/network_2x2_NI_credit_based_tb.vhd:39]
WARNING: [Synth 8-3848] Net uart_read_1 in module/entity noc2x2_v1_0_S00_AXI does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/noc2x2_v1_0_S00_AXI.vhd:128]
WARNING: [Synth 8-3848] Net uart_read_2 in module/entity noc2x2_v1_0_S00_AXI does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/noc2x2_v1_0_S00_AXI.vhd:129]
WARNING: [Synth 8-3848] Net uart_read_3 in module/entity noc2x2_v1_0_S00_AXI does not have driver. [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/noc2x2_v1_0_S00_AXI.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'noc2x2_v1_0_S00_AXI' (24#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/noc2x2_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'noc2x2_v1_0' (25#1) [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/noc2x2_v1_0.vhd:51]
WARNING: [Synth 8-3331] design ram has unconnected port address[31]
WARNING: [Synth 8-3331] design ram has unconnected port address[30]
WARNING: [Synth 8-3331] design ram has unconnected port address[29]
WARNING: [Synth 8-3331] design ram has unconnected port address[28]
WARNING: [Synth 8-3331] design ram has unconnected port address[27]
WARNING: [Synth 8-3331] design ram has unconnected port address[26]
WARNING: [Synth 8-3331] design ram has unconnected port address[25]
WARNING: [Synth 8-3331] design ram has unconnected port address[24]
WARNING: [Synth 8-3331] design ram has unconnected port address[23]
WARNING: [Synth 8-3331] design ram has unconnected port address[22]
WARNING: [Synth 8-3331] design ram has unconnected port address[21]
WARNING: [Synth 8-3331] design ram has unconnected port address[20]
WARNING: [Synth 8-3331] design ram has unconnected port address[19]
WARNING: [Synth 8-3331] design ram has unconnected port address[18]
WARNING: [Synth 8-3331] design ram has unconnected port address[17]
WARNING: [Synth 8-3331] design ram has unconnected port address[16]
WARNING: [Synth 8-3331] design reg_bank has unconnected port pause
WARNING: [Synth 8-3331] design reg_bank has unconnected port interrupt_in
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[31]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[30]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[29]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[28]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[27]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[26]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[25]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[24]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[23]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[22]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[21]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[20]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[19]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[18]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[17]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[16]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[15]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[14]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[13]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[12]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[11]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[10]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[9]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[8]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[7]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[6]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[5]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[4]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[3]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[2]
WARNING: [Synth 8-3331] design reg_bank has unconnected port reg_dest_new[1]
WARNING: [Synth 8-3331] design noc2x2_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design noc2x2_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design noc2x2_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design noc2x2_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design noc2x2_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design noc2x2_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1135.574 ; gain = 247.516 ; free physical = 7395 ; free virtual = 11407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.574 ; gain = 247.516 ; free physical = 7395 ; free virtual = 11406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1143.578 ; gain = 255.520 ; free physical = 7395 ; free virtual = 11406
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5544] ROM "FIFO_MEM_1_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIFO_MEM_2_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIFO_MEM_3_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIFO_MEM_4_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'Req_W_FF_reg' into 'Req_N_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:62]
INFO: [Synth 8-5544] ROM "state_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'Req_E_FF_reg' into 'Req_N_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:61]
INFO: [Synth 8-4471] merging register 'Req_E_FF_reg' into 'Req_N_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:61]
INFO: [Synth 8-4471] merging register 'Req_E_FF_reg' into 'Req_N_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:61]
INFO: [Synth 8-4471] merging register 'Req_E_FF_reg' into 'Req_N_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:61]
INFO: [Synth 8-4471] merging register 'Req_E_FF_reg' into 'Req_N_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:61]
INFO: [Synth 8-4471] merging register 'Req_S_FF_reg' into 'Req_W_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:63]
INFO: [Synth 8-4471] merging register 'Req_S_FF_reg' into 'Req_W_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:63]
INFO: [Synth 8-4471] merging register 'Req_S_FF_reg' into 'Req_W_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:63]
INFO: [Synth 8-4471] merging register 'Req_S_FF_reg' into 'Req_W_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:63]
INFO: [Synth 8-4471] merging register 'Req_S_FF_reg' into 'Req_W_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:63]
INFO: [Synth 8-4471] merging register 'Req_S_FF_reg' into 'Req_E_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:63]
INFO: [Synth 8-4471] merging register 'Req_S_FF_reg' into 'Req_E_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:63]
INFO: [Synth 8-4471] merging register 'Req_S_FF_reg' into 'Req_E_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:63]
INFO: [Synth 8-4471] merging register 'Req_S_FF_reg' into 'Req_E_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:63]
INFO: [Synth 8-4471] merging register 'Req_S_FF_reg' into 'Req_E_FF_reg' [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/LBDR.vhd:63]
INFO: [Synth 8-5546] ROM "is_syscall" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c_source" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c_source" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_function" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_function" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mult_function" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_function" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_function" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_source" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "b_source" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "pc_source" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_source" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "do_add" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "negate_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "negate_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/uart.vhd:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:275]
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_1_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_2_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_3_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_4_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_1_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_2_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_3_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_4_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_misc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_enable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "irq_mask_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:275]
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_1_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_2_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_3_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_4_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_1_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_2_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_3_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_4_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_misc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_enable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "irq_mask_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:275]
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_1_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_2_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_3_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_4_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_1_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_2_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_3_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_4_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_misc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_enable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "irq_mask_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tsotnep/ownCloud/workspace/vivado/nocnet_proj/nocnet_proj.srcs/sources_1/imports/hardlinks/NI.vhd:275]
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_1_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_2_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_3_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2N_FIFO_MEM_4_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_1_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_2_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_3_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N2P_FIFO_MEM_4_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_misc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_enable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "irq_mask_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1234.750 ; gain = 346.691 ; free physical = 7304 ; free virtual = 11316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |tb_network_2x2__GB0      |           1|     44627|
|2     |tb_network_2x2__GB1      |           1|     22728|
|3     |noc2x2_v1_0_S00_AXI__GC0 |           1|       686|
+------+-------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 12    
	   2 Input      2 Bit       Adders := 28    
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 776   
	   3 Input      1 Bit         XORs := 256   
+---XORs : 
	               31 Bit    Wide XORs := 12    
+---Registers : 
	               32 Bit    Registers := 157   
	               30 Bit    Registers := 16    
	               18 Bit    Registers := 4     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 32    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 74    
	                3 Bit    Registers := 44    
	                2 Bit    Registers := 34    
	                1 Bit    Registers := 165   
+---RAMs : 
	             512K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 168   
	   4 Input     32 Bit        Muxes := 33    
	   5 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 32    
	   3 Input     30 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 4     
	   3 Input     18 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     12 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 12    
	   2 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 56    
	   4 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 20    
	  29 Input      6 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 4     
	   7 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 8     
	   3 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 32    
	  10 Input      4 Bit        Muxes := 4     
	  30 Input      4 Bit        Muxes := 12    
	   9 Input      4 Bit        Muxes := 4     
	  29 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 92    
	   2 Input      3 Bit        Muxes := 308   
	   6 Input      3 Bit        Muxes := 20    
	  30 Input      3 Bit        Muxes := 8     
	   7 Input      3 Bit        Muxes := 8     
	  29 Input      3 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 112   
	   3 Input      2 Bit        Muxes := 44    
	   7 Input      2 Bit        Muxes := 8     
	  29 Input      2 Bit        Muxes := 16    
	  30 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 132   
	   2 Input      1 Bit        Muxes := 468   
	   6 Input      1 Bit        Muxes := 100   
	  30 Input      1 Bit        Muxes := 8     
	  29 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 44    
	   4 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FIFO_credit_based__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module LBDR__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module arbiter_in__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_out__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module allocator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module XBAR__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module FIFO_credit_based__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module LBDR__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module arbiter_in__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_out__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module allocator__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module XBAR__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module FIFO_credit_based__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module LBDR__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module arbiter_in__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_out__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module allocator__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module XBAR__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module FIFO_credit_based__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module FIFO_credit_based__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module LBDR__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module LBDR__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module arbiter_in__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_in__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module arbiter_out__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module arbiter_out__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module allocator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module XBAR__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module XBAR__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pc_next__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 4     
	   3 Input     30 Bit        Muxes := 1     
Module mem_ctrl__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module control__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	  29 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  30 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  30 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	  29 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	  29 Input      2 Bit        Muxes := 4     
	  30 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  30 Input      1 Bit        Muxes := 2     
	  29 Input      1 Bit        Muxes := 1     
Module reg_bank__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bus_mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
Module alu__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 32    
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module shifter__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
Module mult__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 131   
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 2     
Module mlite_cpu__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
Module uart__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module NI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	               31 Bit    Wide XORs := 3     
+---Registers : 
	               32 Bit    Registers := 10    
	               30 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module plasma 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NoC_Node 
Detailed RTL Component Info : 
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module pc_next__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 4     
	   3 Input     30 Bit        Muxes := 1     
Module mem_ctrl__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module control__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	  29 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  30 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  30 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	  29 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	  29 Input      2 Bit        Muxes := 4     
	  30 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  30 Input      1 Bit        Muxes := 2     
	  29 Input      1 Bit        Muxes := 1     
Module reg_bank__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bus_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
Module alu__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 32    
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module shifter__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
Module mult__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 131   
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 2     
Module mlite_cpu__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
Module uart__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module NI__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	               31 Bit    Wide XORs := 3     
+---Registers : 
	               32 Bit    Registers := 10    
	               30 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module plasma__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NoC_Node__parameterized1 
Detailed RTL Component Info : 
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module pc_next 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 4     
	   3 Input     30 Bit        Muxes := 1     
Module mem_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	  29 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  30 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  30 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	  29 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	  29 Input      2 Bit        Muxes := 4     
	  30 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  30 Input      1 Bit        Muxes := 2     
	  29 Input      1 Bit        Muxes := 1     
Module reg_bank 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bus_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
Module alu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 32    
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
Module mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 131   
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 2     
Module mlite_cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module NI__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	               31 Bit    Wide XORs := 3     
+---Registers : 
	               32 Bit    Registers := 10    
	               30 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module plasma__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NoC_Node__parameterized5 
Detailed RTL Component Info : 
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module pc_next__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 4     
	   3 Input     30 Bit        Muxes := 1     
Module mem_ctrl__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module control__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	  29 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  30 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  30 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	  29 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	  29 Input      2 Bit        Muxes := 4     
	  30 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  30 Input      1 Bit        Muxes := 2     
	  29 Input      1 Bit        Muxes := 1     
Module reg_bank__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bus_mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
Module alu__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 32    
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module shifter__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
Module mult__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 131   
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 2     
Module mlite_cpu__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
Module uart__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module NI__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	               31 Bit    Wide XORs := 3     
+---Registers : 
	               32 Bit    Registers := 10    
	               30 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module plasma__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NoC_Node__parameterized3 
Detailed RTL Component Info : 
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module noc2x2_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1243.750 ; gain = 355.691 ; free physical = 7295 ; free virtual = 11307
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design noc2x2_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design noc2x2_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design noc2x2_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design noc2x2_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design noc2x2_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design noc2x2_v1_0 has unconnected port s00_axi_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1255.781 ; gain = 367.723 ; free physical = 7277 ; free virtual = 11296
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1255.781 ; gain = 367.723 ; free physical = 7277 ; free virtual = 11296

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |tb_network_2x2__GB0      |           1|     48291|
|2     |tb_network_2x2__GB1      |           1|     26658|
|3     |noc2x2_v1_0_S00_AXI__GC0 |           1|       746|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------+-----------+----------------------+--------------------+
|Module Name | RTL Object       | Inference | Size (Depth x Width) | Primitives         | 
+------------+------------------+-----------+----------------------+--------------------+
|noc2x2_v1_0 | PE_0/storage_reg | Implied   | 16 K x 32            | RAM256X1S x 2048   | 
|noc2x2_v1_0 | PE_1/storage_reg | Implied   | 16 K x 32            | RAM256X1S x 2048   | 
|noc2x2_v1_0 | PE_3/storage_reg | Implied   | 16 K x 32            | RAM256X1S x 2048   | 
|noc2x2_v1_0 | PE_2/storage_reg | Implied   | 16 K x 32            | RAM256X1S x 2048   | 
+------------+------------------+-----------+----------------------+--------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[9]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[9] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[10]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[10] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[6]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[6] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[8]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[8] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[7]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[7] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[21]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[21] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[11]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[11] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[25]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[25] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[15]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[15] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[24]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[24] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[14]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[14] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[13]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[13] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[22]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[22] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[12]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[12] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[19]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[19] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[20]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[20] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[18]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[18] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[17]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[17] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[23]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[23] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[16]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[16] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/irq_mask_reg_reg[7]' (FDCE) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/irq_mask_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/irq_mask_reg_reg[6]' (FDCE) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/irq_mask_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[3]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[3] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/irq_mask_reg_reg[3]' (FDCE) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/irq_mask_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[2]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[2] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/irq_mask_reg_reg[2]' (FDCE) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/irq_mask_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[5]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[5] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/irq_mask_reg_reg[5]' (FDCE) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/irq_mask_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[4]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[4] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/irq_mask_reg_reg[4]' (FDCE) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/irq_mask_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[0]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/irq_mask_reg_reg[0]' (FDCE) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/irq_mask_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[1]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\irq_mask_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[26]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[26] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[27]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[27] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[29]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/flag_register_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\u4_ni/flag_register_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[30] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[30]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[30]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[31]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[31]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[29]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[29]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[28]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[28]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[27]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[27]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[26]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[26]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[25]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[25]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[24]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[24]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[23]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[23]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[22]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[22]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[21]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[21]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[20]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[20]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[19]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[19]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[18]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[18]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[17]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[17]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[16]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[16]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[15]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[15]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[14]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[14]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[13]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[13]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[12]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[12]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[11]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[11]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[10]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[10]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[9]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[9]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[8]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[8]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[7]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[7]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[6]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[6]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[5]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[5]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[4]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[4]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[3]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[3]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_1/u1_plasma/u4_ni/old_address_reg[2]' (FDC) to 'tb_network_2x2_insti_0/PE_1/u1_plasma/ram_address_late_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\gpio0_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[9]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[9] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[10]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[10] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[6]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[6] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[8]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[8] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[7]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[7] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[21]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[21] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[11]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[11] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[25]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[25] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[15]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[15] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[24]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[24] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[14]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[14] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[13]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[13] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[22]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[22] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[12]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[12] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[19]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[19] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[20]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[20] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[18]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[18] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[17]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[17] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[23]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[23] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[16]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[16] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/irq_mask_reg_reg[7]' (FDCE) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/irq_mask_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/irq_mask_reg_reg[6]' (FDCE) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/irq_mask_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[3]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[3] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/irq_mask_reg_reg[3]' (FDCE) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/irq_mask_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[2]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[2] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/irq_mask_reg_reg[2]' (FDCE) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/irq_mask_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[5]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[5] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/irq_mask_reg_reg[5]' (FDCE) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/irq_mask_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[4]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[4] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/irq_mask_reg_reg[4]' (FDCE) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/irq_mask_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[0]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/irq_mask_reg_reg[0]' (FDCE) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/irq_mask_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[1]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\irq_mask_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[26]' (FDC) to 'tb_network_2x2_insti_0/PE_0/u1_plasma/u4_ni/flag_register_reg[29]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\u4_ni/flag_register_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\gpio0_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\u4_ni/storage_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\u4_ni/storage_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\u4_ni/storage_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_0/u1_plasma /\u4_ni/storage_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\u4_ni/storage_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\u4_ni/storage_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\u4_ni/storage_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE_1/u1_plasma /\u4_ni/storage_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NoC/R_0 /\LBDR_L/ReConf_FF_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NoC/R_1 /\LBDR_L/ReConf_FF_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NoC/R_3 /\LBDR_W/ReConf_FF_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NoC/R_3 /\LBDR_E/ReConf_FF_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NoC/R_3 /\LBDR_S/ReConf_FF_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NoC/R_3 /\LBDR_L/ReConf_FF_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NoC/R_3 /\LBDR_N/ReConf_FF_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NoC/R_2 /\LBDR_W/ReConf_FF_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NoC/R_2 /\LBDR_E/ReConf_FF_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NoC/R_2 /\LBDR_S/ReConf_FF_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NoC/R_2 /\LBDR_L/ReConf_FF_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NoC/R_2 /\LBDR_N/ReConf_FF_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NoC/R_1 /\LBDR_N/ReConf_FF_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NoC/R_1 /\LBDR_S/ReConf_FF_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NoC/R_1 /\LBDR_W/ReConf_FF_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NoC/R_1 /\LBDR_E/ReConf_FF_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NoC/R_0 /\LBDR_N/ReConf_FF_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NoC/R_0 /\LBDR_S/ReConf_FF_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NoC/R_0 /\LBDR_W/ReConf_FF_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NoC/R_0 /\LBDR_E/ReConf_FF_out_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\NoC/R_0 /\LBDR_L/Rxy_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NoC/R_0 /\LBDR_L/Rxy_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NoC/R_1 /\LBDR_L/Rxy_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\NoC/R_1 /\LBDR_L/Rxy_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FIFO_N/read_pointer_reg[0]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_W/read_pointer_reg[0]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_W/write_pointer_reg[1]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_W/FIFO_MEM_2_reg[0]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_W/FIFO_MEM_3_reg[0]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_W/FIFO_MEM_4_reg[0]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_W/FIFO_MEM_1_reg[0]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/read_pointer_reg[0]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/write_pointer_reg[3]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/write_pointer_reg[2]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/write_pointer_reg[1]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/write_pointer_reg[0]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[31]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[30]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[29]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[28]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[27]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[26]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[25]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[24]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[23]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[22]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[21]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[20]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[19]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[18]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[17]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[16]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[15]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[14]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[13]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[12]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[11]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[10]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[9]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[8]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[7]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[6]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[5]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[4]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[3]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[2]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[1]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_1_reg[0]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[31]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[30]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[29]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[28]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[27]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[26]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[25]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[24]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[23]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[22]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[21]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[20]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[19]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[18]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[17]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[16]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[15]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[14]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[13]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[12]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[11]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[10]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[9]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[8]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[7]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[6]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[5]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[4]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[3]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[2]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[1]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_2_reg[0]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_3_reg[31]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_3_reg[30]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_3_reg[29]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_3_reg[28]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_3_reg[27]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_3_reg[26]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_3_reg[25]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_3_reg[24]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_3_reg[23]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_3_reg[22]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_3_reg[21]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_3_reg[20]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_3_reg[19]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_3_reg[18]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_3_reg[17]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_3_reg[16]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_3_reg[15]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_3_reg[14]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_3_reg[13]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_3_reg[12]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_3_reg[11]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_3_reg[10]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_3_reg[9]) is unused and will be removed from module router_credit_based.
WARNING: [Synth 8-3332] Sequential element (FIFO_L/FIFO_MEM_3_reg[8]) is unused and will be removed from module router_credit_based.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:33 . Memory (MB): peak = 1690.688 ; gain = 802.629 ; free physical = 6865 ; free virtual = 10876
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:33 ; elapsed = 00:01:33 . Memory (MB): peak = 1690.688 ; gain = 802.629 ; free physical = 6865 ; free virtual = 10876

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |tb_network_2x2__GB0      |           1|     31246|
|2     |tb_network_2x2__GB1      |           1|     25942|
|3     |noc2x2_v1_0_S00_AXI__GC0 |           1|       370|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:33 . Memory (MB): peak = 1690.688 ; gain = 802.629 ; free physical = 6865 ; free virtual = 10876
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |tb_network_2x2__GB0      |           1|     31246|
|2     |tb_network_2x2__GB1      |           1|     25942|
|3     |noc2x2_v1_0_S00_AXI__GC0 |           1|       370|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:40 ; elapsed = 00:01:40 . Memory (MB): peak = 1822.328 ; gain = 934.270 ; free physical = 6730 ; free virtual = 10741
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:40 ; elapsed = 00:01:40 . Memory (MB): peak = 1822.328 ; gain = 934.270 ; free physical = 6730 ; free virtual = 10741

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:40 ; elapsed = 00:01:40 . Memory (MB): peak = 1822.328 ; gain = 934.270 ; free physical = 6730 ; free virtual = 10741
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:41 ; elapsed = 00:01:41 . Memory (MB): peak = 1822.328 ; gain = 934.270 ; free physical = 6730 ; free virtual = 10741
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:41 ; elapsed = 00:01:41 . Memory (MB): peak = 1822.328 ; gain = 934.270 ; free physical = 6730 ; free virtual = 10741
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:42 ; elapsed = 00:01:42 . Memory (MB): peak = 1822.328 ; gain = 934.270 ; free physical = 6731 ; free virtual = 10741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:42 ; elapsed = 00:01:43 . Memory (MB): peak = 1822.328 ; gain = 934.270 ; free physical = 6731 ; free virtual = 10741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:01:43 . Memory (MB): peak = 1822.328 ; gain = 934.270 ; free physical = 6731 ; free virtual = 10741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:43 ; elapsed = 00:01:43 . Memory (MB): peak = 1822.328 ; gain = 934.270 ; free physical = 6731 ; free virtual = 10741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    24|
|3     |LUT1      |    31|
|4     |LUT2      |   663|
|5     |LUT3      |   579|
|6     |LUT4      |  1295|
|7     |LUT5      |  1642|
|8     |LUT6      |  6790|
|9     |MUXF7     |  1170|
|10    |MUXF8     |   512|
|11    |RAM256X1S |  1024|
|12    |RAMB16_S9 |    16|
|13    |FDCE      |  3773|
|14    |FDPE      |    99|
|15    |FDRE      |   179|
|16    |FDSE      |     2|
|17    |IBUF      |    48|
|18    |OBUF      |    42|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------+------------------------------------+------+
|      |Instance                   |Module                              |Cells |
+------+---------------------------+------------------------------------+------+
|1     |top                        |                                    | 17890|
|2     |  noc2x2_v1_0_S00_AXI_inst |noc2x2_v1_0_S00_AXI                 | 17799|
|3     |    tb_network_2x2_inst    |tb_network_2x2                      | 17571|
|4     |      NoC                  |network_2x2                         |  2533|
|5     |        R_0                |router_credit_based                 |   568|
|6     |          FIFO_E           |FIFO_credit_based_49                |   215|
|7     |          FIFO_S           |FIFO_credit_based_50                |   215|
|8     |          LBDR_E           |LBDR                                |     4|
|9     |          LBDR_S           |LBDR_51                             |     2|
|10    |          XBAR_L           |XBAR_52                             |    32|
|11    |          allocator_unit   |allocator_53                        |   100|
|12    |            arb_E_X        |arbiter_in_54                       |    40|
|13    |            arb_S_X        |arbiter_in_55                       |    41|
|14    |            arb_X_E        |arbiter_out_56                      |     1|
|15    |            arb_X_L        |arbiter_out_57                      |    11|
|16    |            arb_X_S        |arbiter_out_58                      |     1|
|17    |        R_1                |router_credit_based__parameterized1 |   658|
|18    |          FIFO_L           |FIFO_credit_based_38                |    91|
|19    |          FIFO_S           |FIFO_credit_based_39                |   211|
|20    |          FIFO_W           |FIFO_credit_based_40                |   214|
|21    |          LBDR_L           |LBDR__parameterized13               |     1|
|22    |          LBDR_S           |LBDR__parameterized11               |     5|
|23    |          LBDR_W           |LBDR__parameterized9                |     4|
|24    |          XBAR_L           |XBAR_41                             |    32|
|25    |          XBAR_W           |XBAR_42                             |    32|
|26    |          allocator_unit   |allocator_43                        |    68|
|27    |            arb_S_X        |arbiter_in_44                       |     1|
|28    |            arb_W_X        |arbiter_in_45                       |    41|
|29    |            arb_X_L        |arbiter_out_46                      |    11|
|30    |            arb_X_S        |arbiter_out_47                      |     1|
|31    |            arb_X_W        |arbiter_out_48                      |     8|
|32    |        R_2                |router_credit_based__parameterized3 |   628|
|33    |          FIFO_E           |FIFO_credit_based_29                |   211|
|34    |          FIFO_L           |FIFO_credit_based_30                |    90|
|35    |          FIFO_N           |FIFO_credit_based_31                |   213|
|36    |          LBDR_E           |LBDR__parameterized17               |     3|
|37    |          LBDR_L           |LBDR__parameterized23               |     1|
|38    |          LBDR_N           |LBDR__parameterized15               |     2|
|39    |          XBAR_N           |XBAR                                |    32|
|40    |          allocator_unit   |allocator_32                        |    76|
|41    |            arb_E_X        |arbiter_in_33                       |    42|
|42    |            arb_N_X        |arbiter_in_34                       |    13|
|43    |            arb_X_E        |arbiter_out_35                      |     1|
|44    |            arb_X_L        |arbiter_out_36                      |     5|
|45    |            arb_X_N        |arbiter_out_37                      |     9|
|46    |        R_3                |router_credit_based__parameterized5 |   667|
|47    |          FIFO_L           |FIFO_credit_based                   |   103|
|48    |          FIFO_N           |FIFO_credit_based_24                |   212|
|49    |          FIFO_W           |FIFO_credit_based_25                |   244|
|50    |          LBDR_L           |LBDR__parameterized33               |     1|
|51    |          LBDR_N           |LBDR__parameterized25               |     8|
|52    |          LBDR_W           |LBDR__parameterized29               |     5|
|53    |          allocator_unit   |allocator                           |    94|
|54    |            arb_N_X        |arbiter_in                          |     1|
|55    |            arb_W_X        |arbiter_in_26                       |     3|
|56    |            arb_X_L        |arbiter_out                         |    41|
|57    |            arb_X_N        |arbiter_out_27                      |     5|
|58    |            arb_X_W        |arbiter_out_28                      |    38|
|59    |      PE_0                 |NoC_Node                            |  3718|
|60    |        u1_plasma          |plasma                              |  3461|
|61    |          u1_cpu           |mlite_cpu_16                        |  2882|
|62    |            u1_pc_next     |pc_next_19                          |   155|
|63    |            u2_mem_ctrl    |mem_ctrl_20                         |  2365|
|64    |            u4_reg_bank    |reg_bank_21                         |     1|
|65    |            u5_bus_mux     |bus_mux_22                          |     1|
|66    |            u8_mult        |mult_23                             |   350|
|67    |          u2_ram           |ram_17                              |    39|
|68    |          u3_uart          |uart_18                             |   151|
|69    |          u4_ni            |NI                                  |   289|
|70    |      PE_1                 |NoC_Node__parameterized1            |  3758|
|71    |        u1_plasma          |plasma__parameterized1              |  3501|
|72    |          u1_cpu           |mlite_cpu_8                         |  2909|
|73    |            u1_pc_next     |pc_next_11                          |   165|
|74    |            u2_mem_ctrl    |mem_ctrl_12                         |  2379|
|75    |            u4_reg_bank    |reg_bank_13                         |     1|
|76    |            u5_bus_mux     |bus_mux_14                          |     1|
|77    |            u8_mult        |mult_15                             |   353|
|78    |          u2_ram           |ram_9                               |    39|
|79    |          u3_uart          |uart_10                             |   134|
|80    |          u4_ni            |NI__parameterized1                  |   319|
|81    |      PE_2                 |NoC_Node__parameterized3            |  3781|
|82    |        u1_plasma          |plasma__parameterized3              |  3525|
|83    |          u1_cpu           |mlite_cpu_0                         |  2932|
|84    |            u1_pc_next     |pc_next_3                           |   165|
|85    |            u2_mem_ctrl    |mem_ctrl_4                          |  2402|
|86    |            u4_reg_bank    |reg_bank_5                          |     1|
|87    |            u5_bus_mux     |bus_mux_6                           |     1|
|88    |            u8_mult        |mult_7                              |   353|
|89    |          u2_ram           |ram_1                               |    39|
|90    |          u3_uart          |uart_2                              |   134|
|91    |          u4_ni            |NI__parameterized3                  |   319|
|92    |      PE_3                 |NoC_Node__parameterized5            |  3781|
|93    |        u1_plasma          |plasma__parameterized5              |  3525|
|94    |          u1_cpu           |mlite_cpu                           |  2932|
|95    |            u1_pc_next     |pc_next                             |   165|
|96    |            u2_mem_ctrl    |mem_ctrl                            |  2402|
|97    |            u4_reg_bank    |reg_bank                            |     1|
|98    |            u5_bus_mux     |bus_mux                             |     1|
|99    |            u8_mult        |mult                                |   353|
|100   |          u2_ram           |ram                                 |    39|
|101   |          u3_uart          |uart                                |   134|
|102   |          u4_ni            |NI__parameterized5                  |   319|
+------+---------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:01:43 . Memory (MB): peak = 1822.328 ; gain = 934.270 ; free physical = 6731 ; free virtual = 10741
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2572 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:41 ; elapsed = 00:01:40 . Memory (MB): peak = 1822.328 ; gain = 847.188 ; free physical = 6731 ; free virtual = 10741
Synthesis Optimization Complete : Time (s): cpu = 00:01:43 ; elapsed = 00:01:43 . Memory (MB): peak = 1822.336 ; gain = 934.277 ; free physical = 6732 ; free virtual = 10742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1040 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 1024 instances
  RAMB16_S9 => RAMB18E1: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
521 Infos, 266 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:45 . Memory (MB): peak = 1884.184 ; gain = 921.629 ; free physical = 6726 ; free virtual = 10739
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1916.199 ; gain = 0.000 ; free physical = 6715 ; free virtual = 10735
INFO: [Common 17-206] Exiting Vivado at Thu Dec 22 14:43:07 2016...
