5 18 1fd81 4 7 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (generate16.2.vcd) 2 -o (generate16.2.cdd) 2 -v (generate16.2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 generate16.2.v 8 31 1 
1 a 1 10 7000a 1 0 2 0 3 17 0 7 0 1 0 0
3 1 main.u$0 "main.u$0" 0 generate16.2.v 19 29 1 
3 1 main.u[0] "main.u[0]" 0 generate16.2.v 14 16 1 
1 i 3 13 30c0009 1 0 31 0 32 17 0 0 0 0 0 0
3 0 foo "main.u[0].f" 0 generate16.2.v 33 41 1 
2 1 39 39 39 c000e 3 32 1004 0 0 32 1 BIT
2 2 39 39 39 a000f 3 23 100c 0 1 1 18 0 1 0 0 0 0 a
2 3 39 39 39 9000f 3 1b 100c 2 0 1 18 0 1 1 1 0 0
2 4 39 39 39 50005 0 1 1410 0 0 1 1 b
2 5 39 39 39 5000f 3 36 e 3 4
1 a 4 34 e 1 0 2 0 3 17 7 7 0 1 0 0
1 b 5 39 60005 1 0 0 0 1 17 1 1 0 0 1 0
1 BIT 6 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
4 5 f 5 5 5
3 1 main.u[1] "main.u[1]" 0 generate16.2.v 14 16 1 
1 i 7 13 30c0009 1 0 31 0 32 17 1 0 0 1 0 0
3 0 foo "main.u[1].f" 0 generate16.2.v 33 41 1 
2 6 39 39 39 c000e 3 32 1004 0 0 32 1 BIT
2 7 39 39 39 a000f 3 23 100c 0 6 1 18 0 1 0 0 0 0 a
2 8 39 39 39 9000f 3 1b 100c 7 0 1 18 0 1 1 1 0 0
2 9 39 39 39 50005 0 1 1410 0 0 1 1 b
2 10 39 39 39 5000f 3 36 e 8 9
1 a 8 34 e 1 0 2 0 3 17 7 7 0 1 0 0
1 b 9 39 60005 1 0 0 0 1 17 1 1 0 0 1 0
1 BIT 10 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
4 10 f 10 10 10
