Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar  5 19:38:50 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_high_fanout_nets -file fanout.txt -max_nets 200
| Design       : wrapper_csn
| Device       : xcvu9p
------------------------------------------------------------------------------------

High Fan-out Nets Information

1. Summary
----------

+------------------------------------------------------------------------+--------+-------------+
| Net Name                                                               | Fanout | Driver Type |
+------------------------------------------------------------------------+--------+-------------+
| dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0_1z            |     29 | LUT5        |
| dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/un1_b_i_ac0_5_0_1             |     27 | LUT5        |
| dut_inst/stage_g.2.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0_0             |     22 | LUT6        |
| dut_inst/stage_g.2.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_d_0             |     22 | LUT6        |
| shift_reg_tap_i/input_slr[29]                                          |     22 | FDRE        |
| shift_reg_tap_i/input_slr[42]                                          |     22 | FDRE        |
| dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/un1_b_i_ac0_5_0_2             |     21 | LUT6        |
| dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0_2_0           |     20 | LUT6        |
| dut_inst/stage_g.2.pair_g.0.csn_cmp_inst/un1_b_i_c2_1                  |     20 | LUT6        |
| shift_reg_tap_i/input_slr[16]                                          |     18 | FDRE        |
| shift_reg_tap_i/input_slr[3]                                           |     18 | FDRE        |
| shift_reg_tap_i/input_slr[28]                                          |     10 | FDRE        |
| shift_reg_tap_i/input_slr[41]                                          |     10 | FDRE        |
| dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/pt_3[2]                       |      8 | LUT4        |
| dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/pt_3[3]                       |      8 | LUT2        |
| shift_reg_tap_i/input_slr[14]                                          |      7 | FDRE        |
| shift_reg_tap_i/input_slr[15]                                          |      7 | FDRE        |
| shift_reg_tap_i/input_slr[1]                                           |      7 | FDRE        |
| shift_reg_tap_i/input_slr[2]                                           |      7 | FDRE        |
| dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/pt_4[2]                       |      5 | LUT4        |
| dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/pt_5[2]                       |      5 | LUT4        |
| dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/pt_6[2]                       |      5 | LUT4        |
| shift_reg_tap_i/input_slr[27]                                          |      5 | FDRE        |
| shift_reg_tap_i/input_slr[40]                                          |      5 | FDRE        |
| dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/pt_5[3]                       |      4 | LUT2        |
| dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/pt_6[1]                       |      4 | LUT6        |
| dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/pt_6_3                        |      4 | LUT4        |
| dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/pt_7[2]                       |      4 | LUT6        |
| dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/pt_3[1]                       |      3 | LUT6        |
| dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/pt_5_0                        |      3 | LUT6        |
| dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/pt_6_0                        |      3 | LUT6        |
| dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/pt_5[1]                       |      3 | LUT6        |
| dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/pt_7_0                        |      3 | LUT6        |
| dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/pt_8_0                        |      3 | LUT6        |
| dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/pt_10_0                       |      3 | LUT5        |
| dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/pt_7[1]                       |      3 | LUT4        |
| dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/pt_9_0                        |      3 | LUT5        |
| lsfr_1/input_vector[50]                                                |      3 | FDRE        |
| shift_reg_tap_i/input_slr[0]                                           |      3 | FDRE        |
| shift_reg_tap_i/input_slr[10]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[11]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[12]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[13]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[17]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[18]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[19]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[20]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[21]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[22]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[23]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[24]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[25]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[26]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[30]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[31]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[32]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[33]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[34]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[35]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[36]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[37]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[38]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[39]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[43]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[44]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[45]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[46]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[47]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[48]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[49]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[4]                                           |      3 | FDRE        |
| shift_reg_tap_i/input_slr[50]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[51]                                          |      3 | FDRE        |
| shift_reg_tap_i/input_slr[5]                                           |      3 | FDRE        |
| shift_reg_tap_i/input_slr[6]                                           |      3 | FDRE        |
| shift_reg_tap_i/input_slr[7]                                           |      3 | FDRE        |
| shift_reg_tap_i/input_slr[8]                                           |      3 | FDRE        |
| shift_reg_tap_i/input_slr[9]                                           |      3 | FDRE        |
| dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/idx_5[0]                      |      2 | LUT3        |
| dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/idx_5[1]                      |      2 | LUT3        |
| dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/idx_5[2]                      |      2 | LUT3        |
| dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/idx_5[3]                      |      2 | LUT3        |
| dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/idx_5[4]                      |      2 | LUT3        |
| dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/idx_5[6]                      |      2 | LUT3        |
| dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/idx_5[7]                      |      2 | LUT3        |
| dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/idx_5[8]                      |      2 | LUT3        |
| dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/idx_6_0                       |      2 | LUT3        |
| dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/idx_7_0                       |      2 | LUT5        |
| dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/pt_4[1]                       |      2 | LUT6        |
| dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_d_0_lut6_2_o5   |      2 | LUT4        |
| dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_d_0_lut6_2_o6   |      2 | LUT4        |
| dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/idx_5_5                       |      2 | LUT3        |
| dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/idx_6[0]                      |      2 | LUT3        |
| dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/idx_6[1]                      |      2 | LUT3        |
| dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/idx_6[2]                      |      2 | LUT3        |
| dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/idx_6[3]                      |      2 | LUT3        |
| dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/idx_6[4]                      |      2 | LUT3        |
| dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/idx_6[6]                      |      2 | LUT3        |
| dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/idx_6[7]                      |      2 | LUT3        |
| dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/idx_6[8]                      |      2 | LUT3        |
| dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/idx_7_0                       |      2 | LUT5        |
| dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/un1_b_i_ac0_5_d_0_lut6_2_o5_0 |      2 | LUT4        |
| dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/un1_b_i_ac0_5_d_0_lut6_2_o6_0 |      2 | LUT4        |
| dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/idx_8[1]                      |      2 | LUT5        |
| dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/idx_8[2]                      |      2 | LUT5        |
| dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/idx_8[3]                      |      2 | LUT5        |
| dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/idx_8[4]                      |      2 | LUT5        |
| dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/idx_8[5]                      |      2 | LUT5        |
| dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/idx_8[6]                      |      2 | LUT5        |
| dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/idx_8[7]                      |      2 | LUT5        |
| dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/idx_8[8]                      |      2 | LUT5        |
| dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0_0_1           |      2 | LUT6        |
| dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_d_0_1           |      2 | LUT6        |
| dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_c2_3                  |      2 | LUT6        |
| dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/idx_7[1]                      |      2 | LUT5        |
| dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/idx_7[2]                      |      2 | LUT5        |
| dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/idx_7[3]                      |      2 | LUT5        |
| dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/idx_7[4]                      |      2 | LUT5        |
| dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/idx_7[6]                      |      2 | LUT5        |
| dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/idx_7[7]                      |      2 | LUT5        |
| dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/idx_7[8]                      |      2 | LUT5        |
| dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/idx_8_0                       |      2 | LUT5        |
| dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/pt_8[1]                       |      2 | LUT4        |
| dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/un1_b_i_ac0_5_0_0_0           |      2 | LUT6        |
| dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/un1_b_i_ac0_5_d_0_0           |      2 | LUT6        |
| dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/un1_b_i_c2_2                  |      2 | LUT6        |
| lsfr_1/input_vector[0]                                                 |      2 | FDRE        |
| lsfr_1/input_vector[10]                                                |      2 | FDRE        |
| lsfr_1/input_vector[11]                                                |      2 | FDRE        |
| lsfr_1/input_vector[12]                                                |      2 | FDRE        |
| lsfr_1/input_vector[13]                                                |      2 | FDRE        |
| lsfr_1/input_vector[14]                                                |      2 | FDRE        |
| lsfr_1/input_vector[15]                                                |      2 | FDRE        |
| lsfr_1/input_vector[16]                                                |      2 | FDRE        |
| lsfr_1/input_vector[17]                                                |      2 | FDRE        |
| lsfr_1/input_vector[18]                                                |      2 | FDRE        |
| lsfr_1/input_vector[19]                                                |      2 | FDRE        |
| lsfr_1/input_vector[1]                                                 |      2 | FDRE        |
| lsfr_1/input_vector[20]                                                |      2 | FDRE        |
| lsfr_1/input_vector[21]                                                |      2 | FDRE        |
| lsfr_1/input_vector[22]                                                |      2 | FDRE        |
| lsfr_1/input_vector[23]                                                |      2 | FDRE        |
| lsfr_1/input_vector[24]                                                |      2 | FDRE        |
| lsfr_1/input_vector[25]                                                |      2 | FDRE        |
| lsfr_1/input_vector[26]                                                |      2 | FDRE        |
| lsfr_1/input_vector[27]                                                |      2 | FDRE        |
| lsfr_1/input_vector[28]                                                |      2 | FDRE        |
| lsfr_1/input_vector[29]                                                |      2 | FDRE        |
| lsfr_1/input_vector[2]                                                 |      2 | FDRE        |
| lsfr_1/input_vector[30]                                                |      2 | FDRE        |
| lsfr_1/input_vector[31]                                                |      2 | FDRE        |
| lsfr_1/input_vector[32]                                                |      2 | FDRE        |
| lsfr_1/input_vector[33]                                                |      2 | FDRE        |
| lsfr_1/input_vector[34]                                                |      2 | FDRE        |
| lsfr_1/input_vector[35]                                                |      2 | FDRE        |
| lsfr_1/input_vector[36]                                                |      2 | FDRE        |
| lsfr_1/input_vector[37]                                                |      2 | FDRE        |
| lsfr_1/input_vector[38]                                                |      2 | FDRE        |
| lsfr_1/input_vector[39]                                                |      2 | FDRE        |
| lsfr_1/input_vector[3]                                                 |      2 | FDRE        |
| lsfr_1/input_vector[40]                                                |      2 | FDRE        |
| lsfr_1/input_vector[41]                                                |      2 | FDRE        |
| lsfr_1/input_vector[42]                                                |      2 | FDRE        |
| lsfr_1/input_vector[43]                                                |      2 | FDRE        |
| lsfr_1/input_vector[44]                                                |      2 | FDRE        |
| lsfr_1/input_vector[45]                                                |      2 | FDRE        |
| lsfr_1/input_vector[46]                                                |      2 | FDRE        |
| lsfr_1/input_vector[47]                                                |      2 | FDRE        |
| lsfr_1/input_vector[48]                                                |      2 | FDRE        |
| lsfr_1/input_vector[49]                                                |      2 | FDRE        |
| lsfr_1/input_vector[4]                                                 |      2 | FDRE        |
| lsfr_1/input_vector[5]                                                 |      2 | FDRE        |
| lsfr_1/input_vector[6]                                                 |      2 | FDRE        |
| lsfr_1/input_vector[7]                                                 |      2 | FDRE        |
| lsfr_1/input_vector[8]                                                 |      2 | FDRE        |
| lsfr_1/input_vector[9]                                                 |      2 | FDRE        |
| clk                                                                    |      1 | PORT        |
| clk_wrapper                                                            |      1 | PORT        |
| dut_inst/idx[0]                                                        |      1 | FDRE        |
| dut_inst/idx[1]                                                        |      1 | FDRE        |
| dut_inst/idx[2]                                                        |      1 | FDRE        |
| dut_inst/idx[3]                                                        |      1 | FDRE        |
| dut_inst/idx[4]                                                        |      1 | FDRE        |
| dut_inst/idx[5]                                                        |      1 | FDRE        |
| dut_inst/idx[6]                                                        |      1 | FDRE        |
| dut_inst/idx[7]                                                        |      1 | FDRE        |
| dut_inst/idx[8]                                                        |      1 | FDRE        |
| dut_inst/idx_0_DOUT_0_0                                                |      1 | FDRE        |
| dut_inst/idx_0_DOUT_0_d0                                               |      1 | FDRE        |
| dut_inst/idx_0_DOUT_1_0                                                |      1 | FDRE        |
| dut_inst/idx_0_DOUT_2_0                                                |      1 | FDRE        |
| dut_inst/idx_0_tmp_d_array_0[0]                                        |      1 | SRL16E      |
| dut_inst/idx_0_tmp_d_array_0_0[0]                                      |      1 | SRL16E      |
| dut_inst/idx_0_tmp_d_array_0_1[0]                                      |      1 | SRL16E      |
| dut_inst/idx_0_tmp_d_array_0_2[0]                                      |      1 | SRL16E      |
| dut_inst/idx_1[0]                                                      |      1 | FDRE        |
| dut_inst/idx_1[1]                                                      |      1 | FDRE        |
| dut_inst/idx_1[2]                                                      |      1 | FDRE        |
| dut_inst/idx_1[3]                                                      |      1 | FDRE        |
| dut_inst/idx_1[4]                                                      |      1 | FDRE        |
+------------------------------------------------------------------------+--------+-------------+


