#! 
:ivl_version "13.0 (devel)" "(s20221226-318-g778b6d937)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~4\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~4\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~4\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~4\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~4\OSS-CA~1\lib\ivl\va_math.vpi";
S_0000000006326be0 .scope module, "test" "test" 2 4;
 .timescale 0 0;
v00000000063933f0_0 .var "clk", 0 0;
v0000000006392810_0 .net "led", 5 0, L_0000000006392090;  1 drivers
v0000000006393f30_0 .var "rst", 0 0;
S_00000000062d2ec0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 30, 2 30 0, S_0000000006326be0;
 .timescale 0 0;
v00000000063224f0_0 .var/i "i", 31 0;
S_00000000062d3050 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 95, 2 95 0, S_00000000062d2ec0;
 .timescale 0 0;
v00000000063229f0_0 .var/i "j", 31 0;
S_00000000062d31e0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 2 116, 2 116 0, S_0000000006326be0;
 .timescale 0 0;
v0000000006323f30_0 .var/i "i", 31 0;
S_0000000006283e80 .scope module, "cpu" "cpu" 2 11, 3 18 0, S_0000000006326be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 6 "led";
    .port_info 3 /INPUT 1 "enable";
L_0000000006396338 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000062e5080 .functor AND 1, v00000000063933f0_0, L_0000000006396338, C4<1>, C4<1>;
v0000000006390300_0 .net "clock", 0 0, v00000000063933f0_0;  1 drivers
v0000000006391e80_0 .net "clock_real", 0 0, L_00000000062e5080;  1 drivers
v00000000063912a0_0 .net "de_ex_AluControl", 3 0, v0000000006322590_0;  1 drivers
v0000000006391020_0 .net "de_ex_Branch", 0 0, v00000000063226d0_0;  1 drivers
v0000000006391b60_0 .net "de_ex_MemRead", 0 0, v0000000006322810_0;  1 drivers
v00000000063903a0_0 .net "de_ex_MemToReg", 0 0, v00000000063241b0_0;  1 drivers
v0000000006390620_0 .net "de_ex_MemWrite", 0 0, v0000000006323b70_0;  1 drivers
v0000000006391c00_0 .net "de_ex_PCSrc", 0 0, v0000000006322770_0;  1 drivers
v0000000006391340_0 .net "de_ex_RegDataSrc", 0 0, v0000000006322950_0;  1 drivers
v0000000006391ca0_0 .net "de_ex_RegDest", 4 0, L_0000000006392270;  1 drivers
v0000000006390e40_0 .net "de_ex_RegWrite", 0 0, v0000000006322bd0_0;  1 drivers
v0000000006390bc0_0 .net "de_ex_aluOp", 2 0, v0000000006322630_0;  1 drivers
v0000000006391f20_0 .net "de_ex_aluSrc", 0 0, v0000000006323170_0;  1 drivers
v0000000006391160_0 .net "de_ex_imm", 31 0, v0000000006322d10_0;  1 drivers
v0000000006390580_0 .net "enable", 0 0, L_0000000006396338;  1 drivers
v0000000006390120_0 .net "ex_mem_MemRead", 0 0, v000000000638c7e0_0;  1 drivers
v0000000006390440_0 .net "ex_mem_MemToReg", 0 0, v000000000638c880_0;  1 drivers
v00000000063906c0_0 .net "ex_mem_MemWrite", 0 0, v000000000638c920_0;  1 drivers
v0000000006390800_0 .net "ex_mem_PCSrc", 0 0, v000000000638c9c0_0;  1 drivers
v00000000063913e0_0 .net "ex_mem_RegDataSrc", 0 0, v000000000638cba0_0;  1 drivers
v00000000063908a0_0 .net "ex_mem_RegDest", 4 0, v000000000638cc40_0;  1 drivers
v0000000006391480_0 .net "ex_mem_RegWrite", 0 0, v000000000638cce0_0;  1 drivers
v0000000006390da0_0 .net "ex_mem_result", 31 0, v0000000006323030_0;  1 drivers
v00000000063915c0_0 .net "ex_mem_rs2_value", 31 0, L_00000000062e4750;  1 drivers
v0000000006390a80_0 .net "if_de_instr", 31 0, L_00000000062e54e0;  1 drivers
v00000000063918e0_0 .net "if_de_pc", 31 0, v000000000638d6e0_0;  1 drivers
v00000000063909e0_0 .net "led", 5 0, L_0000000006392090;  alias, 1 drivers
v0000000006391660_0 .net "mem_wb_AluResult", 31 0, v000000000638e110_0;  1 drivers
v0000000006390b20_0 .net "mem_wb_MemToReg", 0 0, v000000000638e1b0_0;  1 drivers
v0000000006393210_0 .net "mem_wb_PCSrc", 0 0, v000000000638e610_0;  1 drivers
v00000000063926d0_0 .net "mem_wb_RegDataSrc", 0 0, v000000000638fbf0_0;  1 drivers
v0000000006393350_0 .net "mem_wb_RegDest", 4 0, v000000000638e070_0;  1 drivers
v0000000006393d50_0 .net "mem_wb_RegWrite", 0 0, v000000000638e2f0_0;  1 drivers
v0000000006392130_0 .net "mem_wb_data_out", 31 0, L_00000000062c2a50;  1 drivers
v00000000063921d0_0 .net "mem_wb_mem_done", 0 0, v000000000638fe70_0;  1 drivers
v0000000006392630_0 .net "ram_address", 31 0, L_00000000062e4830;  1 drivers
v0000000006393df0_0 .net "ram_data_in", 31 0, L_00000000062e49f0;  1 drivers
v0000000006393490_0 .net "ram_data_out", 31 0, v000000000638ecf0_0;  1 drivers
v0000000006393e90_0 .net "ram_write_enable", 0 0, v000000000638fd30_0;  1 drivers
v0000000006393030_0 .net "rb_read_address1", 4 0, L_0000000006393530;  1 drivers
v0000000006392c70_0 .net "rb_read_address2", 4 0, L_00000000063928b0;  1 drivers
v00000000063930d0_0 .net "rb_value1", 31 0, v000000000638eb10_0;  1 drivers
v0000000006392f90_0 .net "rb_value2", 31 0, v000000000638f1f0_0;  1 drivers
v0000000006392e50_0 .net "rb_write_address", 4 0, v0000000006390ee0_0;  1 drivers
v00000000063937b0_0 .net "rb_write_enable", 0 0, v0000000006391700_0;  1 drivers
v0000000006393170_0 .net "rb_write_value", 31 0, L_00000000063938f0;  1 drivers
v0000000006392db0_0 .net "reset", 0 0, v0000000006393f30_0;  1 drivers
v0000000006392590_0 .net "rom_address", 31 0, L_00000000062e5550;  1 drivers
v0000000006392770_0 .net "rom_data", 31 0, L_0000000006393850;  1 drivers
v00000000063932b0_0 .net "wb_if_PCSrc", 0 0, v0000000006391a20_0;  1 drivers
o0000000006331708 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000006393b70_0 .net "wb_if_branch_target", 31 0, o0000000006331708;  0 drivers
L_0000000006392090 .part L_0000000006393850, 0, 6;
S_0000000006284010 .scope module, "Decode" "decode" 3 139, 4 5 0, S_0000000006283e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "next_instruction";
    .port_info 3 /OUTPUT 32 "imm";
    .port_info 4 /OUTPUT 5 "rs1";
    .port_info 5 /OUTPUT 5 "rs2";
    .port_info 6 /OUTPUT 6 "shamt";
    .port_info 7 /OUTPUT 3 "func3";
    .port_info 8 /OUTPUT 7 "func7";
    .port_info 9 /OUTPUT 7 "opcode";
    .port_info 10 /OUTPUT 1 "MemWrite";
    .port_info 11 /OUTPUT 1 "MemRead";
    .port_info 12 /OUTPUT 1 "RegWrite";
    .port_info 13 /OUTPUT 5 "RegDest";
    .port_info 14 /OUTPUT 1 "AluSrc";
    .port_info 15 /OUTPUT 3 "AluOp";
    .port_info 16 /OUTPUT 4 "AluControl";
    .port_info 17 /OUTPUT 1 "Branch";
    .port_info 18 /OUTPUT 1 "MemToReg";
    .port_info 19 /OUTPUT 1 "RegDataSrc";
    .port_info 20 /OUTPUT 1 "PCSrc";
v0000000006322590_0 .var "AluControl", 3 0;
v0000000006322630_0 .var "AluOp", 2 0;
v0000000006323170_0 .var "AluSrc", 0 0;
v00000000063226d0_0 .var "Branch", 0 0;
v0000000006322810_0 .var "MemRead", 0 0;
v00000000063241b0_0 .var "MemToReg", 0 0;
v0000000006323b70_0 .var "MemWrite", 0 0;
v0000000006322770_0 .var "PCSrc", 0 0;
v0000000006322950_0 .var "RegDataSrc", 0 0;
v0000000006322b30_0 .net "RegDest", 4 0, L_0000000006392270;  alias, 1 drivers
v0000000006322bd0_0 .var "RegWrite", 0 0;
v00000000063228b0_0 .var "_instruction", 31 0;
L_0000000006396068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000006324110_0 .net *"_ivl_13", 0 0, L_0000000006396068;  1 drivers
v0000000006322c70_0 .net *"_ivl_9", 4 0, L_00000000063924f0;  1 drivers
v0000000006322e50_0 .net "clk", 0 0, L_00000000062e5080;  alias, 1 drivers
v00000000063238f0_0 .net "func3", 2 0, L_0000000006393c10;  1 drivers
v0000000006322ef0_0 .net "func7", 6 0, L_0000000006392950;  1 drivers
v0000000006322d10_0 .var "imm", 31 0;
v0000000006323fd0_0 .net "next_instruction", 31 0, L_00000000062e54e0;  alias, 1 drivers
v0000000006322f90_0 .net "opcode", 6 0, L_0000000006392450;  1 drivers
v0000000006323990_0 .net "rs1", 4 0, L_0000000006393530;  alias, 1 drivers
v0000000006323530_0 .net "rs2", 4 0, L_00000000063928b0;  alias, 1 drivers
v0000000006323210_0 .net "rst", 0 0, v0000000006393f30_0;  alias, 1 drivers
v00000000063233f0_0 .net "shamt", 5 0, L_00000000063935d0;  1 drivers
E_000000000631afa0 .event anyedge, v00000000063228b0_0;
E_000000000631b360 .event posedge, v0000000006323210_0, v0000000006322e50_0;
L_0000000006392450 .part v00000000063228b0_0, 0, 7;
L_0000000006392270 .part v00000000063228b0_0, 7, 5;
L_0000000006393530 .part v00000000063228b0_0, 15, 5;
L_00000000063928b0 .part v00000000063228b0_0, 20, 5;
L_00000000063924f0 .part v00000000063228b0_0, 20, 5;
L_00000000063935d0 .concat [ 5 1 0 0], L_00000000063924f0, L_0000000006396068;
L_0000000006393c10 .part v00000000063228b0_0, 12, 3;
L_0000000006392950 .part v00000000063228b0_0, 25, 7;
S_00000000062841a0 .scope module, "Execute" "execute" 3 162, 5 5 0, S_0000000006283e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "rs1_value";
    .port_info 3 /INPUT 32 "rs2_value";
    .port_info 4 /INPUT 32 "imm";
    .port_info 5 /INPUT 32 "PC";
    .port_info 6 /INPUT 1 "AluSrc";
    .port_info 7 /INPUT 3 "AluOp";
    .port_info 8 /INPUT 4 "AluControl";
    .port_info 9 /INPUT 1 "in_MemWrite";
    .port_info 10 /INPUT 1 "Branch";
    .port_info 11 /INPUT 1 "in_MemRead";
    .port_info 12 /INPUT 1 "in_RegWrite";
    .port_info 13 /INPUT 5 "in_RegDest";
    .port_info 14 /INPUT 1 "in_MemToReg";
    .port_info 15 /INPUT 1 "in_RegDataSrc";
    .port_info 16 /INPUT 1 "in_PCSrc";
    .port_info 17 /OUTPUT 1 "out_MemWrite";
    .port_info 18 /OUTPUT 1 "out_MemRead";
    .port_info 19 /OUTPUT 1 "out_RegWrite";
    .port_info 20 /OUTPUT 5 "out_RegDest";
    .port_info 21 /OUTPUT 1 "out_MemToReg";
    .port_info 22 /OUTPUT 1 "out_RegDataSrc";
    .port_info 23 /OUTPUT 1 "out_PCSrc";
    .port_info 24 /OUTPUT 32 "_rs2_value";
    .port_info 25 /OUTPUT 32 "result";
    .port_info 26 /OUTPUT 32 "a";
    .port_info 27 /OUTPUT 32 "b";
L_00000000062e4750 .functor BUFZ 32, v000000000638f1f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000006323ad0_0 .net "AluControl", 3 0, v0000000006322590_0;  alias, 1 drivers
v00000000063230d0_0 .net "AluOp", 2 0, v0000000006322630_0;  alias, 1 drivers
v0000000006323710_0 .net "AluSrc", 0 0, v0000000006323170_0;  alias, 1 drivers
v0000000006323cb0_0 .net "AluSrcValue", 31 0, L_0000000006392bd0;  1 drivers
v0000000006323df0_0 .net "Branch", 0 0, v00000000063226d0_0;  alias, 1 drivers
v00000000063237b0_0 .var "DataSrc", 2 0;
o0000000006330bc8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000006323850_0 .net "PC", 31 0, o0000000006330bc8;  0 drivers
v0000000006323a30_0 .var "_AluControl", 3 0;
v0000000006323c10_0 .var "_AluOp", 2 0;
v0000000006323d50_0 .var "_AluSrc", 0 0;
v000000000627cf40_0 .var "_PC", 31 0;
v000000000627dda0_0 .var "_imm", 31 0;
v000000000627d940_0 .net *"_ivl_10", 31 0, L_0000000006393cb0;  1 drivers
L_0000000006396140 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000627c7c0_0 .net *"_ivl_13", 28 0, L_0000000006396140;  1 drivers
L_0000000006396188 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000000000627c9a0_0 .net/2u *"_ivl_14", 31 0, L_0000000006396188;  1 drivers
v000000000627ccc0_0 .net *"_ivl_16", 0 0, L_0000000006392310;  1 drivers
v000000000627d120_0 .net *"_ivl_18", 31 0, L_0000000006393ad0;  1 drivers
v000000000638ca60_0 .net *"_ivl_2", 31 0, L_0000000006392d10;  1 drivers
L_00000000063961d0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000638d460_0 .net *"_ivl_21", 28 0, L_00000000063961d0;  1 drivers
L_0000000006396218 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000000000638c060_0 .net/2u *"_ivl_22", 31 0, L_0000000006396218;  1 drivers
v000000000638c560_0 .net *"_ivl_24", 0 0, L_00000000063923b0;  1 drivers
L_0000000006396260 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v000000000638c100_0 .net/2u *"_ivl_26", 31 0, L_0000000006396260;  1 drivers
v000000000638d280_0 .net *"_ivl_28", 31 0, L_0000000006392a90;  1 drivers
v000000000638d3c0_0 .net *"_ivl_30", 31 0, L_0000000006392b30;  1 drivers
L_00000000063960b0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000638c1a0_0 .net *"_ivl_5", 28 0, L_00000000063960b0;  1 drivers
L_00000000063960f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000638d5a0_0 .net/2u *"_ivl_6", 31 0, L_00000000063960f8;  1 drivers
v000000000638c2e0_0 .net *"_ivl_8", 0 0, L_00000000063929f0;  1 drivers
v000000000638d500_0 .var "_rs1_value", 31 0;
v000000000638c6a0_0 .net "_rs2_value", 31 0, L_00000000062e4750;  alias, 1 drivers
v000000000638d640_0 .var "a", 31 0;
v000000000638cb00_0 .net "b", 31 0, L_0000000006393670;  1 drivers
v000000000638c240_0 .net "clk", 0 0, L_00000000062e5080;  alias, 1 drivers
v000000000638da00_0 .net "imm", 31 0, v0000000006322d10_0;  alias, 1 drivers
v000000000638c420_0 .net "in_MemRead", 0 0, v0000000006322810_0;  alias, 1 drivers
v000000000638c4c0_0 .net "in_MemToReg", 0 0, v00000000063241b0_0;  alias, 1 drivers
v000000000638c600_0 .net "in_MemWrite", 0 0, v0000000006323b70_0;  alias, 1 drivers
v000000000638cf60_0 .net "in_PCSrc", 0 0, v0000000006322770_0;  alias, 1 drivers
v000000000638c740_0 .net "in_RegDataSrc", 0 0, v0000000006322950_0;  alias, 1 drivers
v000000000638c380_0 .net "in_RegDest", 4 0, L_0000000006392270;  alias, 1 drivers
v000000000638d780_0 .net "in_RegWrite", 0 0, v0000000006322bd0_0;  alias, 1 drivers
v000000000638c7e0_0 .var "out_MemRead", 0 0;
v000000000638c880_0 .var "out_MemToReg", 0 0;
v000000000638c920_0 .var "out_MemWrite", 0 0;
v000000000638c9c0_0 .var "out_PCSrc", 0 0;
v000000000638cba0_0 .var "out_RegDataSrc", 0 0;
v000000000638cc40_0 .var "out_RegDest", 4 0;
v000000000638cce0_0 .var "out_RegWrite", 0 0;
v000000000638db40_0 .net "result", 31 0, v0000000006323030_0;  alias, 1 drivers
v000000000638cd80_0 .net "rs1_value", 31 0, v000000000638eb10_0;  alias, 1 drivers
v000000000638d140_0 .net "rs2_value", 31 0, v000000000638f1f0_0;  alias, 1 drivers
v000000000638ce20_0 .net "rst", 0 0, v0000000006393f30_0;  alias, 1 drivers
E_000000000631b3a0 .event anyedge, v0000000006323c10_0, v000000000638cd80_0, v0000000006322d10_0, v0000000006323850_0;
L_0000000006392d10 .concat [ 3 29 0 0], v00000000063237b0_0, L_00000000063960b0;
L_00000000063929f0 .cmp/eq 32, L_0000000006392d10, L_00000000063960f8;
L_0000000006393cb0 .concat [ 3 29 0 0], v00000000063237b0_0, L_0000000006396140;
L_0000000006392310 .cmp/eq 32, L_0000000006393cb0, L_0000000006396188;
L_0000000006393ad0 .concat [ 3 29 0 0], v00000000063237b0_0, L_00000000063961d0;
L_00000000063923b0 .cmp/eq 32, L_0000000006393ad0, L_0000000006396218;
L_0000000006392a90 .functor MUXZ 32, L_0000000006396260, L_0000000006392bd0, L_00000000063923b0, C4<>;
L_0000000006392b30 .functor MUXZ 32, L_0000000006392a90, v000000000638f1f0_0, L_0000000006392310, C4<>;
L_0000000006393670 .functor MUXZ 32, L_0000000006392b30, v000000000627dda0_0, L_00000000063929f0, C4<>;
L_0000000006392bd0 .functor MUXZ 32, v000000000638f1f0_0, v000000000627dda0_0, v0000000006323d50_0, C4<>;
S_00000000062809a0 .scope module, "alu" "alu" 5 49, 6 6 0, S_00000000062841a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "AluControl";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000000006280b30 .param/l "ADDITION" 1 6 16, C4<0010>;
P_0000000006280b68 .param/l "ARIT_SRIGHT" 1 6 22, C4<1000>;
P_0000000006280ba0 .param/l "BITWISE_AND" 1 6 14, C4<0000>;
P_0000000006280bd8 .param/l "BITWISE_NOT" 1 6 19, C4<0101>;
P_0000000006280c10 .param/l "BITWISE_OR" 1 6 15, C4<0001>;
P_0000000006280c48 .param/l "BITWISE_XOR" 1 6 17, C4<0011>;
P_0000000006280c80 .param/l "SHIFT_LEFT" 1 6 20, C4<1111>;
P_0000000006280cb8 .param/l "SHIFT_RIGHT" 1 6 21, C4<0111>;
P_0000000006280cf0 .param/l "SUBTRACTION" 1 6 18, C4<0110>;
v0000000006323490_0 .net "AluControl", 3 0, v0000000006323a30_0;  1 drivers
v00000000063232b0_0 .net "a", 31 0, v000000000638d640_0;  1 drivers
v00000000063235d0_0 .net "b", 31 0, L_0000000006393670;  alias, 1 drivers
v0000000006323030_0 .var "result", 31 0;
v0000000006323670_0 .var "zero", 0 0;
E_000000000631aba0 .event anyedge, v0000000006323490_0, v00000000063232b0_0, v00000000063235d0_0, v0000000006323030_0;
S_00000000062ca1e0 .scope module, "Fetch" "fetch" 3 125, 7 4 0, S_0000000006283e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "rom_data";
    .port_info 4 /INPUT 1 "PCSrc";
    .port_info 5 /OUTPUT 32 "rom_address";
    .port_info 6 /OUTPUT 32 "pc";
    .port_info 7 /OUTPUT 32 "instr";
L_00000000062e54e0 .functor BUFZ 32, L_0000000006393850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000062e5550 .functor BUFZ 32, v000000000638d6e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000638cec0_0 .net "PCSrc", 0 0, v0000000006391a20_0;  alias, 1 drivers
v000000000638d000_0 .net "branch_target", 31 0, o0000000006331708;  alias, 0 drivers
v000000000638de60_0 .net "clk", 0 0, L_00000000062e5080;  alias, 1 drivers
v000000000638d0a0_0 .net "instr", 31 0, L_00000000062e54e0;  alias, 1 drivers
v000000000638d6e0_0 .var "pc", 31 0;
v000000000638d820_0 .var "pc_next", 31 0;
v000000000638dbe0_0 .net "rom_address", 31 0, L_00000000062e5550;  alias, 1 drivers
v000000000638daa0_0 .net "rom_data", 31 0, L_0000000006393850;  alias, 1 drivers
v000000000638d1e0_0 .net "rst", 0 0, v0000000006393f30_0;  alias, 1 drivers
S_0000000006293700 .scope module, "Memory" "memory" 3 197, 8 4 0, S_0000000006283e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 32 "mem_read_data";
    .port_info 5 /INPUT 1 "MemRead";
    .port_info 6 /INPUT 1 "MemWrite";
    .port_info 7 /INPUT 1 "in_MemToReg";
    .port_info 8 /INPUT 1 "in_RegWrite";
    .port_info 9 /INPUT 5 "in_RegDest";
    .port_info 10 /INPUT 1 "in_RegDataSrc";
    .port_info 11 /INPUT 1 "in_PCSrc";
    .port_info 12 /OUTPUT 32 "data_out";
    .port_info 13 /OUTPUT 1 "mem_done";
    .port_info 14 /OUTPUT 1 "out_MemToReg";
    .port_info 15 /OUTPUT 1 "out_RegWrite";
    .port_info 16 /OUTPUT 5 "out_RegDest";
    .port_info 17 /OUTPUT 1 "out_RegDataSrc";
    .port_info 18 /OUTPUT 1 "out_PCSrc";
    .port_info 19 /OUTPUT 32 "mem_addr";
    .port_info 20 /OUTPUT 32 "out_AluResult";
    .port_info 21 /OUTPUT 32 "mem_write_data";
    .port_info 22 /OUTPUT 1 "mem_write_enable";
L_00000000062e4830 .functor BUFZ 32, v000000000638ed90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000062e49f0 .functor BUFZ 32, v000000000638ff10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000062c2a50 .functor BUFZ 32, v000000000638ecf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000638d320_0 .net "MemRead", 0 0, v000000000638c7e0_0;  alias, 1 drivers
v000000000638d8c0_0 .net "MemWrite", 0 0, v000000000638c920_0;  alias, 1 drivers
v000000000638d960_0 .var "_MemToReg", 0 0;
v000000000638dc80_0 .var "_PCSrc", 0 0;
v000000000638dd20_0 .var "_RegDataSrc", 0 0;
v000000000638ddc0_0 .var "_RegDest", 4 0;
v000000000638df00_0 .var "_RegWrite", 0 0;
v000000000638ed90_0 .var "_addr", 31 0;
v000000000638ff10_0 .var "_data_in", 31 0;
v000000000638fa10_0 .var "_load", 0 0;
v000000000638f650_0 .var "_store", 0 0;
v000000000638f790_0 .net "addr", 31 0, v0000000006323030_0;  alias, 1 drivers
v000000000638ec50_0 .net "clk", 0 0, L_00000000062e5080;  alias, 1 drivers
v000000000638e9d0_0 .net "data_in", 31 0, L_00000000062e4750;  alias, 1 drivers
v000000000638ee30_0 .net "data_out", 31 0, L_00000000062c2a50;  alias, 1 drivers
v000000000638f830_0 .net "in_MemToReg", 0 0, v000000000638c880_0;  alias, 1 drivers
v000000000638e570_0 .net "in_PCSrc", 0 0, v000000000638c9c0_0;  alias, 1 drivers
v000000000638e250_0 .net "in_RegDataSrc", 0 0, v000000000638cba0_0;  alias, 1 drivers
v000000000638fc90_0 .net "in_RegDest", 4 0, v000000000638cc40_0;  alias, 1 drivers
v000000000638e7f0_0 .net "in_RegWrite", 0 0, v000000000638cce0_0;  alias, 1 drivers
v000000000638ef70_0 .net "mem_addr", 31 0, L_00000000062e4830;  alias, 1 drivers
v000000000638fe70_0 .var "mem_done", 0 0;
v000000000638eed0_0 .net "mem_read_data", 31 0, v000000000638ecf0_0;  alias, 1 drivers
v000000000638f330_0 .net "mem_write_data", 31 0, L_00000000062e49f0;  alias, 1 drivers
v000000000638fd30_0 .var "mem_write_enable", 0 0;
v000000000638e110_0 .var "out_AluResult", 31 0;
v000000000638e1b0_0 .var "out_MemToReg", 0 0;
v000000000638e610_0 .var "out_PCSrc", 0 0;
v000000000638fbf0_0 .var "out_RegDataSrc", 0 0;
v000000000638e070_0 .var "out_RegDest", 4 0;
v000000000638e2f0_0 .var "out_RegWrite", 0 0;
v000000000638e390_0 .net "rst", 0 0, v0000000006393f30_0;  alias, 1 drivers
E_000000000631c320/0 .event anyedge, v000000000638d960_0, v000000000638df00_0, v000000000638ddc0_0, v000000000638dd20_0;
E_000000000631c320/1 .event anyedge, v000000000638dc80_0, v000000000638ed90_0;
E_000000000631c320 .event/or E_000000000631c320/0, E_000000000631c320/1;
S_00000000062b51f0 .scope module, "Ram" "ram" 3 49, 9 6 0, S_0000000006283e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /OUTPUT 32 "data_out";
v000000000638e430_0 .net "address", 31 0, L_00000000062e4830;  alias, 1 drivers
v000000000638e4d0_0 .net "clk", 0 0, L_00000000062e5080;  alias, 1 drivers
v000000000638e6b0_0 .net "data_in", 31 0, L_00000000062e49f0;  alias, 1 drivers
v000000000638ecf0_0 .var "data_out", 31 0;
v000000000638f6f0_0 .var/i "i", 31 0;
v000000000638e750_0 .net "reset", 0 0, v0000000006393f30_0;  alias, 1 drivers
v000000000638f010 .array "storage", 0 255, 31 0;
v000000000638fdd0_0 .net "write_enable", 0 0, v000000000638fd30_0;  alias, 1 drivers
E_000000000631ca20 .event posedge, v0000000006322e50_0;
S_00000000062b5380 .scope module, "RegisterBank" "register_bank" 3 59, 10 5 0, S_0000000006283e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 5 "write_address";
    .port_info 4 /INPUT 32 "write_value";
    .port_info 5 /INPUT 5 "read_address1";
    .port_info 6 /INPUT 5 "read_address2";
    .port_info 7 /OUTPUT 32 "value1";
    .port_info 8 /OUTPUT 32 "value2";
v000000000638e890_0 .net "clk", 0 0, L_00000000062e5080;  alias, 1 drivers
v000000000638e930_0 .var/i "i", 31 0;
v000000000638ea70_0 .net "read_address1", 4 0, L_0000000006393530;  alias, 1 drivers
v000000000638f0b0_0 .net "read_address2", 4 0, L_00000000063928b0;  alias, 1 drivers
v000000000638f150 .array "register", 1 31, 31 0;
v000000000638f3d0_0 .net "reset", 0 0, v0000000006393f30_0;  alias, 1 drivers
v000000000638eb10_0 .var "value1", 31 0;
v000000000638f1f0_0 .var "value2", 31 0;
v000000000638f290_0 .net "write_address", 4 0, v0000000006390ee0_0;  alias, 1 drivers
v000000000638f510_0 .net "write_enable", 0 0, v0000000006391700_0;  alias, 1 drivers
v000000000638ebb0_0 .net "write_value", 31 0, L_00000000063938f0;  alias, 1 drivers
S_00000000062b5510 .scope module, "Rom" "rom" 3 267, 11 1 0, S_0000000006283e80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "data";
L_00000000063962a8 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v000000000638f8d0_0 .net/2u *"_ivl_0", 31 0, L_00000000063962a8;  1 drivers
v000000000638f5b0_0 .net *"_ivl_2", 0 0, L_0000000006392ef0;  1 drivers
v000000000638f970_0 .net *"_ivl_4", 31 0, L_0000000006393710;  1 drivers
L_00000000063962f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000638fab0_0 .net/2u *"_ivl_6", 31 0, L_00000000063962f0;  1 drivers
v000000000638fb50_0 .net "address", 31 0, L_00000000062e5550;  alias, 1 drivers
v0000000006390940_0 .net "data", 31 0, L_0000000006393850;  alias, 1 drivers
v0000000006390080 .array "memory", 0 255, 31 0;
L_0000000006392ef0 .cmp/ge 32, L_00000000063962a8, L_00000000062e5550;
L_0000000006393710 .array/port v0000000006390080, L_00000000062e5550;
L_0000000006393850 .functor MUXZ 32, L_00000000063962f0, L_0000000006393710, L_0000000006392ef0, C4<>;
S_00000000062970d0 .scope module, "Writeback" "writeback" 3 237, 12 4 0, S_0000000006283e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_done";
    .port_info 3 /INPUT 32 "data_mem";
    .port_info 4 /INPUT 32 "result_alu";
    .port_info 5 /INPUT 1 "MemToReg";
    .port_info 6 /INPUT 1 "in_RegWrite";
    .port_info 7 /INPUT 5 "in_RegDest";
    .port_info 8 /INPUT 1 "in_PCSrc";
    .port_info 9 /OUTPUT 32 "data_wb";
    .port_info 10 /OUTPUT 1 "out_RegWrite";
    .port_info 11 /OUTPUT 5 "out_RegDest";
    .port_info 12 /OUTPUT 1 "out_PCSrc";
v0000000006390760_0 .net "MemToReg", 0 0, v000000000638e1b0_0;  alias, 1 drivers
v0000000006391980_0 .var "_MemToReg", 0 0;
v0000000006391200_0 .var "_PCSrc", 0 0;
v00000000063904e0_0 .var "_RegDest", 4 0;
v00000000063917a0_0 .var "_RegWrite", 0 0;
v00000000063901c0_0 .var "_mem_done", 0 0;
v0000000006390260_0 .var "_result_alu", 31 0;
v0000000006390c60_0 .net "clk", 0 0, L_00000000062e5080;  alias, 1 drivers
v0000000006390d00_0 .net "data_mem", 31 0, L_00000000062c2a50;  alias, 1 drivers
v0000000006391de0_0 .net "data_wb", 31 0, L_00000000063938f0;  alias, 1 drivers
v00000000063910c0_0 .net "in_PCSrc", 0 0, v000000000638e610_0;  alias, 1 drivers
v0000000006391d40_0 .net "in_RegDest", 4 0, v000000000638e070_0;  alias, 1 drivers
v0000000006391520_0 .net "in_RegWrite", 0 0, v000000000638e2f0_0;  alias, 1 drivers
v0000000006391ac0_0 .net "mem_done", 0 0, v000000000638fe70_0;  alias, 1 drivers
v0000000006391a20_0 .var "out_PCSrc", 0 0;
v0000000006390ee0_0 .var "out_RegDest", 4 0;
v0000000006391700_0 .var "out_RegWrite", 0 0;
v0000000006390f80_0 .net "result_alu", 31 0, v000000000638e110_0;  alias, 1 drivers
v0000000006391840_0 .net "rst", 0 0, v0000000006393f30_0;  alias, 1 drivers
E_000000000631c620 .event anyedge, v00000000063904e0_0, v0000000006391200_0, v00000000063917a0_0;
L_00000000063938f0 .functor MUXZ 32, v0000000006390260_0, L_00000000062c2a50, v0000000006391980_0, C4<>;
    .scope S_00000000062b51f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000638f6f0_0, 0, 32;
T_0.0 ; Top of for-loop 
    %load/vec4 v000000000638f6f0_0;
    %cmpi/s 255, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000000000638f6f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000638f010, 0, 4;
T_0.2 ; for-loop step statement
    %load/vec4 v000000000638f6f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000638f6f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ; for-loop exit label
    %end;
    .thread T_0;
    .scope S_00000000062b51f0;
T_1 ;
    %wait E_000000000631ca20;
    %load/vec4 v000000000638fdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000000000638e6b0_0;
    %ix/getv 3, v000000000638e430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000638f010, 0, 4;
T_1.0 ;
    %ix/getv 4, v000000000638e430_0;
    %load/vec4a v000000000638f010, 4;
    %assign/vec4 v000000000638ecf0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000062b5380;
T_2 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000638e930_0, 0, 32;
T_2.0 ; Top of for-loop 
    %load/vec4 v000000000638e930_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000638e930_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000638f150, 0, 4;
T_2.2 ; for-loop step statement
    %load/vec4 v000000000638e930_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000638e930_0, 0, 32;
    %jmp T_2.0;
T_2.1 ; for-loop exit label
    %end;
    .thread T_2;
    .scope S_00000000062b5380;
T_3 ;
    %wait E_000000000631ca20;
    %load/vec4 v000000000638f510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000000000638f290_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000000000638ebb0_0;
    %load/vec4 v000000000638f290_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000638f150, 0, 4;
T_3.2 ;
T_3.0 ;
    %load/vec4 v000000000638ea70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %load/vec4 v000000000638ea70_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000000000638f150, 4;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %assign/vec4 v000000000638eb10_0, 0;
    %load/vec4 v000000000638f0b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v000000000638f0b0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000000000638f150, 4;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %assign/vec4 v000000000638f1f0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000062ca1e0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000638d6e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000638d820_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_00000000062ca1e0;
T_5 ;
    %wait E_000000000631b360;
    %load/vec4 v000000000638d1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000638d820_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000638cec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000000000638d000_0;
    %store/vec4 v000000000638d820_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000000000638d6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000638d820_0, 0, 32;
T_5.3 ;
T_5.1 ;
    %load/vec4 v000000000638d820_0;
    %store/vec4 v000000000638d6e0_0, 0, 32;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000006284010;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006322770_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000000006284010;
T_7 ;
    %wait E_000000000631b360;
    %load/vec4 v0000000006323210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000063228b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000006323fd0_0;
    %assign/vec4 v00000000063228b0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000006284010;
T_8 ;
    %wait E_000000000631afa0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000006322d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006323b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006322810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006322bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006323170_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000006322630_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000006322590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000063226d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000063241b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006322950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006322770_0, 0;
    %load/vec4 v0000000006322f90_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006323170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000063241b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006322bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006322810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006323b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000063226d0_0, 0;
    %vpi_call 4 307 "$display", "INSTRU\303\207\303\203O INV\303\201LIDA! INSTRU\303\207\303\203O INV\303\201LIDA!" {0 0 0};
    %jmp T_8.11;
T_8.0 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000000006322630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000006323170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000063241b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000006322bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006322810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006323b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000063226d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000006322590_0, 0;
    %load/vec4 v00000000063228b0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0000000006322d10_0, 0;
    %jmp T_8.11;
T_8.1 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000000006322630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000006323170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000063241b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006322bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006322810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006323b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000063226d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000006322590_0, 0;
    %load/vec4 v00000000063228b0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0000000006322d10_0, 0;
    %jmp T_8.11;
T_8.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000006322630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000006323170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000063241b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006322bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006322810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006323b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000063226d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000006322590_0, 0;
    %load/vec4 v00000000063228b0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0000000006322d10_0, 0;
    %jmp T_8.11;
T_8.3 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000000006322630_0, 0;
    %load/vec4 v00000000063238f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v00000000063228b0_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %assign/vec4 v0000000006322d10_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
    %jmp T_8.11;
T_8.4 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000006322630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006323170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006322bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006322810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006323b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000063226d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000006322590_0, 0;
    %load/vec4 v00000000063228b0_0;
    %parti/s 4, 8, 5;
    %load/vec4 v00000000063228b0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000063228b0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000063228b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %assign/vec4 v0000000006322d10_0, 0;
    %jmp T_8.11;
T_8.5 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000006322630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000006323170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000063241b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000006322bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000006322810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006323b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000063226d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000006322590_0, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v00000000063228b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000006322d10_0, 0;
    %jmp T_8.11;
T_8.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000006322630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000006323170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006322bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006322810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000006323b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000063226d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000006322590_0, 0;
    %load/vec4 v00000000063228b0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v00000000063228b0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000000006322d10_0, 0;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000006322630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000006323170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000063241b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000006322bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006322810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006323b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000063226d0_0, 0;
    %load/vec4 v00000000063228b0_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %assign/vec4 v0000000006322d10_0, 0;
    %load/vec4 v00000000063238f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000006322590_0, 0;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v00000000063238f0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_8.16, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000006322590_0, 0;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v00000000063238f0_0;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_8.20, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000000063238f0_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
T_8.20;
    %jmp/0xz  T_8.18, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000006322590_0, 0;
T_8.18 ;
T_8.17 ;
T_8.15 ;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000006322630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006323170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000063241b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000006322bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006322810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006323b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000063226d0_0, 0;
    %load/vec4 v00000000063238f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %jmp T_8.25;
T_8.21 ;
    %load/vec4 v0000000006322ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %jmp T_8.28;
T_8.26 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000006322590_0, 0;
    %jmp T_8.28;
T_8.27 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000006322590_0, 0;
    %jmp T_8.28;
T_8.28 ;
    %pop/vec4 1;
    %jmp T_8.25;
T_8.22 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000006322590_0, 0;
    %jmp T_8.25;
T_8.23 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000006322590_0, 0;
    %jmp T_8.25;
T_8.24 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000000006322590_0, 0;
    %jmp T_8.25;
T_8.25 ;
    %pop/vec4 1;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000006322630_0, 0;
    %load/vec4 v00000000063228b0_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %assign/vec4 v0000000006322d10_0, 0;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000062809a0;
T_9 ;
    %wait E_000000000631aba0;
    %load/vec4 v0000000006323490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000006323030_0, 0, 32;
    %jmp T_9.10;
T_9.0 ;
    %load/vec4 v00000000063232b0_0;
    %load/vec4 v00000000063235d0_0;
    %and;
    %store/vec4 v0000000006323030_0, 0, 32;
    %jmp T_9.10;
T_9.1 ;
    %load/vec4 v00000000063232b0_0;
    %load/vec4 v00000000063235d0_0;
    %or;
    %store/vec4 v0000000006323030_0, 0, 32;
    %jmp T_9.10;
T_9.2 ;
    %load/vec4 v00000000063232b0_0;
    %load/vec4 v00000000063235d0_0;
    %add;
    %store/vec4 v0000000006323030_0, 0, 32;
    %jmp T_9.10;
T_9.3 ;
    %load/vec4 v00000000063232b0_0;
    %load/vec4 v00000000063235d0_0;
    %xor;
    %store/vec4 v0000000006323030_0, 0, 32;
    %jmp T_9.10;
T_9.4 ;
    %load/vec4 v00000000063232b0_0;
    %load/vec4 v00000000063235d0_0;
    %sub;
    %store/vec4 v0000000006323030_0, 0, 32;
    %jmp T_9.10;
T_9.5 ;
    %load/vec4 v00000000063232b0_0;
    %inv;
    %store/vec4 v0000000006323030_0, 0, 32;
    %jmp T_9.10;
T_9.6 ;
    %load/vec4 v00000000063232b0_0;
    %ix/getv 4, v00000000063235d0_0;
    %shiftl 4;
    %store/vec4 v0000000006323030_0, 0, 32;
    %jmp T_9.10;
T_9.7 ;
    %load/vec4 v00000000063232b0_0;
    %ix/getv 4, v00000000063235d0_0;
    %shiftr 4;
    %store/vec4 v0000000006323030_0, 0, 32;
    %jmp T_9.10;
T_9.8 ;
    %load/vec4 v00000000063232b0_0;
    %ix/getv 4, v00000000063235d0_0;
    %shiftr 4;
    %store/vec4 v0000000006323030_0, 0, 32;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %load/vec4 v0000000006323030_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000000006323670_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000000062841a0;
T_10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000063237b0_0, 0, 3;
    %end;
    .thread T_10;
    .scope S_00000000062841a0;
T_11 ;
    %wait E_000000000631b360;
    %load/vec4 v000000000638ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000638d500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000627dda0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000627cf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006323d50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000006323c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000006323a30_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000000000638cd80_0;
    %assign/vec4 v000000000638d500_0, 0;
    %load/vec4 v000000000638da00_0;
    %assign/vec4 v000000000627dda0_0, 0;
    %load/vec4 v0000000006323850_0;
    %assign/vec4 v000000000627cf40_0, 0;
    %load/vec4 v0000000006323710_0;
    %assign/vec4 v0000000006323d50_0, 0;
    %load/vec4 v00000000063230d0_0;
    %assign/vec4 v0000000006323c10_0, 0;
    %load/vec4 v0000000006323ad0_0;
    %assign/vec4 v0000000006323a30_0, 0;
    %load/vec4 v000000000638c600_0;
    %assign/vec4 v000000000638c920_0, 0;
    %load/vec4 v000000000638c420_0;
    %assign/vec4 v000000000638c7e0_0, 0;
    %load/vec4 v000000000638d780_0;
    %assign/vec4 v000000000638cce0_0, 0;
    %load/vec4 v000000000638c380_0;
    %assign/vec4 v000000000638cc40_0, 0;
    %load/vec4 v000000000638c4c0_0;
    %assign/vec4 v000000000638c880_0, 0;
    %load/vec4 v000000000638c740_0;
    %assign/vec4 v000000000638cba0_0, 0;
    %load/vec4 v000000000638cf60_0;
    %assign/vec4 v000000000638c9c0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000000062841a0;
T_12 ;
    %wait E_000000000631b3a0;
    %load/vec4 v0000000006323c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000638d640_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000063237b0_0, 0;
    %jmp T_12.8;
T_12.0 ;
    %load/vec4 v000000000638cd80_0;
    %assign/vec4 v000000000638d640_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000063237b0_0, 0;
    %jmp T_12.8;
T_12.1 ;
    %load/vec4 v000000000638cd80_0;
    %assign/vec4 v000000000638d640_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000063237b0_0, 0;
    %jmp T_12.8;
T_12.2 ;
    %load/vec4 v000000000638cd80_0;
    %assign/vec4 v000000000638d640_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000063237b0_0, 0;
    %jmp T_12.8;
T_12.3 ;
    %load/vec4 v000000000638da00_0;
    %assign/vec4 v000000000638d640_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000063237b0_0, 0;
    %jmp T_12.8;
T_12.4 ;
    %load/vec4 v0000000006323850_0;
    %assign/vec4 v000000000638d640_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000063237b0_0, 0;
    %jmp T_12.8;
T_12.5 ;
    %load/vec4 v0000000006323850_0;
    %assign/vec4 v000000000638d640_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000063237b0_0, 0;
    %jmp T_12.8;
T_12.6 ;
    %load/vec4 v0000000006323850_0;
    %assign/vec4 v000000000638d640_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000063237b0_0, 0;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000006293700;
T_13 ;
    %wait E_000000000631b360;
    %load/vec4 v000000000638e390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000638ed90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000638ff10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000638fa10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000638f650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000638d960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000638df00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000638ddc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000638dd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000638dc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000638fe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000638fd30_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000000000638f790_0;
    %assign/vec4 v000000000638ed90_0, 0;
    %load/vec4 v000000000638e9d0_0;
    %assign/vec4 v000000000638ff10_0, 0;
    %load/vec4 v000000000638d320_0;
    %assign/vec4 v000000000638fa10_0, 0;
    %load/vec4 v000000000638d8c0_0;
    %assign/vec4 v000000000638f650_0, 0;
    %load/vec4 v000000000638f830_0;
    %assign/vec4 v000000000638d960_0, 0;
    %load/vec4 v000000000638e7f0_0;
    %assign/vec4 v000000000638df00_0, 0;
    %load/vec4 v000000000638fc90_0;
    %assign/vec4 v000000000638ddc0_0, 0;
    %load/vec4 v000000000638e250_0;
    %assign/vec4 v000000000638dd20_0, 0;
    %load/vec4 v000000000638e570_0;
    %assign/vec4 v000000000638dc80_0, 0;
    %load/vec4 v000000000638fa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000638fd30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000638fe70_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000000000638d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000638fd30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000638fe70_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000638fd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000638fe70_0, 0;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000006293700;
T_14 ;
    %wait E_000000000631c320;
    %load/vec4 v000000000638d960_0;
    %assign/vec4 v000000000638e1b0_0, 0;
    %load/vec4 v000000000638df00_0;
    %assign/vec4 v000000000638e2f0_0, 0;
    %load/vec4 v000000000638ddc0_0;
    %assign/vec4 v000000000638e070_0, 0;
    %load/vec4 v000000000638dd20_0;
    %assign/vec4 v000000000638fbf0_0, 0;
    %load/vec4 v000000000638dc80_0;
    %assign/vec4 v000000000638e610_0, 0;
    %load/vec4 v000000000638ed90_0;
    %assign/vec4 v000000000638e110_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000000062970d0;
T_15 ;
    %wait E_000000000631b360;
    %load/vec4 v0000000006391840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000063901c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006391980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000006390260_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000063904e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006391200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000063917a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000000006391ac0_0;
    %assign/vec4 v00000000063901c0_0, 0;
    %load/vec4 v0000000006390760_0;
    %assign/vec4 v0000000006391980_0, 0;
    %load/vec4 v0000000006390f80_0;
    %assign/vec4 v0000000006390260_0, 0;
    %load/vec4 v0000000006391d40_0;
    %assign/vec4 v00000000063904e0_0, 0;
    %load/vec4 v00000000063910c0_0;
    %assign/vec4 v0000000006391200_0, 0;
    %load/vec4 v0000000006391520_0;
    %assign/vec4 v00000000063917a0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000000062970d0;
T_16 ;
    %wait E_000000000631c620;
    %load/vec4 v00000000063904e0_0;
    %assign/vec4 v0000000006390ee0_0, 0;
    %load/vec4 v0000000006391200_0;
    %assign/vec4 v0000000006391a20_0, 0;
    %load/vec4 v00000000063917a0_0;
    %assign/vec4 v0000000006391700_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000000062b5510;
T_17 ;
    %vpi_call 11 10 "$display", "../testbenches/instruction_tb_rom.txt" {0 0 0};
    %vpi_call 11 11 "$readmemh", "../testbenches/instruction_tb_rom.txt", v0000000006390080, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0000000006326be0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000063933f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000063933f0_0, 0, 1;
    %delay 10, 0;
    %fork t_1, S_00000000062d2ec0;
    %jmp t_0;
    .scope S_00000000062d2ec0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000063224f0_0, 0, 32;
T_18.0 ; Top of for-loop 
    %load/vec4 v00000000063224f0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_18.1, 5;
    %vpi_call 2 32 "$display", "#STEP_START" {0 0 0};
    %vpi_call 2 33 "$display", "Step %0d", v00000000063224f0_0 {0 0 0};
    %vpi_call 2 34 "$display", "\000" {0 0 0};
    %vpi_call 2 41 "$display", "IF %0d", v00000000063224f0_0 {0 0 0};
    %vpi_call 2 42 "$display", "instr: %h", v000000000638d0a0_0 {0 0 0};
    %vpi_call 2 44 "$display", "\000" {0 0 0};
    %load/vec4 v00000000063224f0_0;
    %subi 1, 0, 32;
    %vpi_call 2 46 "$display", "Decode %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 47 "$display", "IN" {0 0 0};
    %vpi_call 2 48 "$display", "_instruction: %h", v00000000063228b0_0 {0 0 0};
    %vpi_call 2 49 "$display", "OUT" {0 0 0};
    %vpi_call 2 50 "$display", "RegWrite: %b", v0000000006322bd0_0 {0 0 0};
    %vpi_call 2 51 "$display", "RegDest: %0d", v0000000006322b30_0 {0 0 0};
    %vpi_call 2 52 "$display", "imm: %0d", v0000000006322d10_0 {0 0 0};
    %vpi_call 2 59 "$display", "\000" {0 0 0};
    %load/vec4 v00000000063224f0_0;
    %subi 2, 0, 32;
    %vpi_call 2 61 "$display", "Execute %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 62 "$display", "in_RegWrite %b", v000000000638d780_0 {0 0 0};
    %vpi_call 2 63 "$display", "in_RegDest %0d", v000000000638c380_0 {0 0 0};
    %vpi_call 2 64 "$display", "_imm %0d", v000000000627dda0_0 {0 0 0};
    %vpi_call 2 65 "$display", "out_RegWrite %b", v000000000638cce0_0 {0 0 0};
    %vpi_call 2 66 "$display", "out_RegDest %0d", v000000000638cc40_0 {0 0 0};
    %vpi_call 2 67 "$display", "alu.AluControl %b", v0000000006323490_0 {0 0 0};
    %vpi_call 2 68 "$display", "alu.a %0d", v00000000063232b0_0 {0 0 0};
    %vpi_call 2 69 "$display", "alu.b %0d", v00000000063235d0_0 {0 0 0};
    %vpi_call 2 70 "$display", "alu.result %0d", v0000000006323030_0 {0 0 0};
    %vpi_call 2 72 "$display", "\000" {0 0 0};
    %load/vec4 v00000000063224f0_0;
    %subi 3, 0, 32;
    %vpi_call 2 74 "$display", "Memory %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 75 "$display", "in_RegWrite %b", v000000000638e7f0_0 {0 0 0};
    %vpi_call 2 76 "$display", "in_RegDest %0d", v000000000638fc90_0 {0 0 0};
    %vpi_call 2 77 "$display", "out_RegWrite %b", v000000000638e2f0_0 {0 0 0};
    %vpi_call 2 78 "$display", "out_RegDest %0d", v000000000638e070_0 {0 0 0};
    %vpi_call 2 80 "$display", "\000" {0 0 0};
    %load/vec4 v00000000063224f0_0;
    %subi 4, 0, 32;
    %vpi_call 2 82 "$display", "WB %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 83 "$display", "in_RegWrite %b", v0000000006391520_0 {0 0 0};
    %vpi_call 2 84 "$display", "in_RegDest %0d", v0000000006391d40_0 {0 0 0};
    %vpi_call 2 85 "$display", "out_RegWrite %b", v0000000006391700_0 {0 0 0};
    %vpi_call 2 86 "$display", "out_RegDest %0d", v0000000006390ee0_0 {0 0 0};
    %vpi_call 2 88 "$display", "\000" {0 0 0};
    %vpi_call 2 90 "$display", "Register bank" {0 0 0};
    %vpi_call 2 91 "$display", "Write enable %0d", v000000000638f510_0 {0 0 0};
    %vpi_call 2 92 "$display", "Write address %0d", v000000000638f290_0 {0 0 0};
    %vpi_call 2 93 "$display", "Write value %0d", v000000000638ebb0_0 {0 0 0};
    %fork t_3, S_00000000062d3050;
    %jmp t_2;
    .scope S_00000000062d3050;
t_3 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v00000000063229f0_0, 0, 32;
T_18.3 ; Top of for-loop 
    %load/vec4 v00000000063229f0_0;
    %cmpi/s 18, 0, 32;
    %jmp/0xz T_18.4, 5;
    %load/vec4 v00000000063229f0_0;
    %subi 10, 0, 32;
    %load/vec4 v00000000063229f0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000000000638f150, 4;
    %vpi_call 2 97 "$display", "a%0d=x%0d %0d", S<1,vec4,s32>, v00000000063229f0_0, S<0,vec4,u32> {2 0 0};
T_18.5 ; for-loop step statement
    %load/vec4 v00000000063229f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000063229f0_0, 0, 32;
    %jmp T_18.3;
T_18.4 ; for-loop exit label
    %end;
    .scope S_00000000062d2ec0;
t_2 %join;
    %vpi_call 2 105 "$display", "\000" {0 0 0};
    %vpi_call 2 106 "$display", "#STEP_END" {0 0 0};
    %vpi_call 2 107 "$display", "\012\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000063933f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000063933f0_0, 0, 1;
    %delay 10, 0;
T_18.2 ; for-loop step statement
    %load/vec4 v00000000063224f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000063224f0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ; for-loop exit label
    %end;
    .scope S_0000000006326be0;
t_0 %join;
    %vpi_call 2 115 "$display", "#RESULT" {0 0 0};
    %fork t_5, S_00000000062d31e0;
    %jmp t_4;
    .scope S_00000000062d31e0;
t_5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000006323f30_0, 0, 32;
T_18.6 ; Top of for-loop 
    %load/vec4 v0000000006323f30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.7, 5;
    %load/vec4 v0000000006323f30_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000000000638f150, 4;
    %vpi_call 2 118 "$display", "%0d %0d", v0000000006323f30_0, S<0,vec4,u32> {1 0 0};
T_18.8 ; for-loop step statement
    %load/vec4 v0000000006323f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000006323f30_0, 0, 32;
    %jmp T_18.6;
T_18.7 ; for-loop exit label
    %end;
    .scope S_0000000006326be0;
t_4 %join;
    %vpi_call 2 121 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../testbenches/instruction_tb.v";
    "cpu.v";
    "./cpu/decode.v";
    "./cpu/execute.v";
    "./cpu/alu.v";
    "./cpu/fetch.v";
    "./cpu/memory.v";
    "./ram.v";
    "./cpu/register_bank.v";
    "./rom.v";
    "./cpu/writeback.v";
