Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jul 19 15:07:54 2018
| Host         : LB-201803132255 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z035-ffg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There is 1 register/latch pin with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.377        0.000                      0                  274        0.095        0.000                      0                  274        0.264        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                      ------------         ----------      --------------
clk_fpga_0                                 {0.000 2.500}        5.000           200.000         
  clk_10                                   {0.000 50.000}       100.000         10.000          
    gmii_clk_2_5m_out                      {0.000 200.000}      400.000         2.500           
  clkfbout                                 {0.000 2.500}        5.000           200.000         
  gmii_clk_125m_out                        {0.000 4.000}        8.000           125.000         
    system_gmii_to_rgmii_0_0_rgmii_tx_clk  {0.000 4.000}        8.000           125.000         
  gmii_clk_25m_out                         {0.000 20.000}       40.000          25.000          
rgmii_rx_clk                               {0.000 4.000}        8.000           125.000         
system_gmii_to_rgmii_0_0_rgmii_rx_clk      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                   3.050        0.000                      0                  191        0.119        0.000                      0                  191        0.264        0.000                       0                   112  
  clk_10                                                                                                                                                                98.751        0.000                       0                     2  
    gmii_clk_2_5m_out                                                                                                                                                  398.592        0.000                       0                     2  
  clkfbout                                                                                                                                                               3.929        0.000                       0                     2  
  gmii_clk_125m_out          4.119        0.000                      0                   53        0.149        0.000                      0                   53        3.600        0.000                       0                    36  
  gmii_clk_25m_out                                                                                                                                                      38.592        0.000                       0                     3  
rgmii_rx_clk                 3.635        0.000                      0                   20        0.095        0.000                      0                   20        3.650        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
rgmii_rx_clk                           gmii_clk_125m_out                            4.944        0.000                      0                    2        0.282        0.000                      0                    2  
gmii_clk_125m_out                      system_gmii_to_rgmii_0_0_rgmii_tx_clk        0.638        0.000                      0                    5        0.964        0.000                      0                    5  
system_gmii_to_rgmii_0_0_rgmii_rx_clk  rgmii_rx_clk                                 0.377        0.000                      0                    5        0.438        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.050ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_REG_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.402ns (21.081%)  route 1.505ns (78.919%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.544ns = ( 7.544 - 5.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.364     2.796    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X2Y189         FDSE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y189         FDSE (Prop_fdse_C_Q)         0.236     3.032 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_REG_reg/Q
                         net (fo=7, routed)           0.828     3.860    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_RD_0[0]
    SLICE_X1Y187         LUT4 (Prop_lut4_I2_O)        0.123     3.983 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_3/O
                         net (fo=4, routed)           0.677     4.660    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_3_n_0
    SLICE_X0Y187         LUT5 (Prop_lut5_I2_O)        0.043     4.703 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[13]_i_1/O
                         net (fo=1, routed)           0.000     4.703    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[13]
    SLICE_X0Y187         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.220     7.544    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X0Y187         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/C
                         clock pessimism              0.226     7.770    
                         clock uncertainty           -0.083     7.687    
    SLICE_X0Y187         FDRE (Setup_fdre_C_D)        0.066     7.753    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]
  -------------------------------------------------------------------
                         required time                          7.753    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_REG_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.402ns (21.170%)  route 1.497ns (78.830%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.544ns = ( 7.544 - 5.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.364     2.796    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X2Y189         FDSE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y189         FDSE (Prop_fdse_C_Q)         0.236     3.032 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_REG_reg/Q
                         net (fo=7, routed)           0.828     3.860    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_RD_0[0]
    SLICE_X1Y187         LUT4 (Prop_lut4_I2_O)        0.123     3.983 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_3/O
                         net (fo=4, routed)           0.669     4.652    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_3_n_0
    SLICE_X0Y187         LUT5 (Prop_lut5_I2_O)        0.043     4.695 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[8]_i_1/O
                         net (fo=1, routed)           0.000     4.695    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[8]
    SLICE_X0Y187         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.220     7.544    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X0Y187         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/C
                         clock pessimism              0.226     7.770    
                         clock uncertainty           -0.083     7.687    
    SLICE_X0Y187         FDRE (Setup_fdre_C_D)        0.066     7.753    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]
  -------------------------------------------------------------------
                         required time                          7.753    
                         arrival time                          -4.695    
  -------------------------------------------------------------------
                         slack                                  3.058    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.309ns (20.049%)  route 1.232ns (79.951%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.544ns = ( 7.544 - 5.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.364     2.796    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X1Y189         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y189         FDRE (Prop_fdre_C_Q)         0.223     3.019 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.540     3.559    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X4Y186         LUT2 (Prop_lut2_I0_O)        0.043     3.602 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.210     3.812    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X2Y186         LUT6 (Prop_lut6_I5_O)        0.043     3.855 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.482     4.337    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X0Y188         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.220     7.544    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X0Y188         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/C
                         clock pessimism              0.226     7.770    
                         clock uncertainty           -0.083     7.687    
    SLICE_X0Y188         FDRE (Setup_fdre_C_R)       -0.281     7.406    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.309ns (20.049%)  route 1.232ns (79.951%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.544ns = ( 7.544 - 5.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.364     2.796    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X1Y189         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y189         FDRE (Prop_fdre_C_Q)         0.223     3.019 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.540     3.559    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X4Y186         LUT2 (Prop_lut2_I0_O)        0.043     3.602 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.210     3.812    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X2Y186         LUT6 (Prop_lut6_I5_O)        0.043     3.855 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.482     4.337    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X0Y188         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.220     7.544    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X0Y188         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]/C
                         clock pessimism              0.226     7.770    
                         clock uncertainty           -0.083     7.687    
    SLICE_X0Y188         FDRE (Setup_fdre_C_R)       -0.281     7.406    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.309ns (20.049%)  route 1.232ns (79.951%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.544ns = ( 7.544 - 5.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.364     2.796    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X1Y189         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y189         FDRE (Prop_fdre_C_Q)         0.223     3.019 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.540     3.559    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X4Y186         LUT2 (Prop_lut2_I0_O)        0.043     3.602 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.210     3.812    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X2Y186         LUT6 (Prop_lut6_I5_O)        0.043     3.855 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.482     4.337    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X0Y188         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.220     7.544    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X0Y188         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[3]/C
                         clock pessimism              0.226     7.770    
                         clock uncertainty           -0.083     7.687    
    SLICE_X0Y188         FDRE (Setup_fdre_C_R)       -0.281     7.406    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[3]
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.309ns (20.049%)  route 1.232ns (79.951%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.544ns = ( 7.544 - 5.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.364     2.796    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X1Y189         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y189         FDRE (Prop_fdre_C_Q)         0.223     3.019 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.540     3.559    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X4Y186         LUT2 (Prop_lut2_I0_O)        0.043     3.602 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.210     3.812    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X2Y186         LUT6 (Prop_lut6_I5_O)        0.043     3.855 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.482     4.337    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X0Y188         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.220     7.544    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X0Y188         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[7]/C
                         clock pessimism              0.226     7.770    
                         clock uncertainty           -0.083     7.687    
    SLICE_X0Y188         FDRE (Setup_fdre_C_R)       -0.281     7.406    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[7]
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.309ns (20.049%)  route 1.232ns (79.951%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.544ns = ( 7.544 - 5.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.364     2.796    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X1Y189         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y189         FDRE (Prop_fdre_C_Q)         0.223     3.019 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.540     3.559    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X4Y186         LUT2 (Prop_lut2_I0_O)        0.043     3.602 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.210     3.812    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X2Y186         LUT6 (Prop_lut6_I5_O)        0.043     3.855 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.482     4.337    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X0Y188         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.220     7.544    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X0Y188         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r/C
                         clock pessimism              0.226     7.770    
                         clock uncertainty           -0.083     7.687    
    SLICE_X0Y188         FDRE (Setup_fdre_C_R)       -0.281     7.406    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.309ns (20.049%)  route 1.232ns (79.951%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.544ns = ( 7.544 - 5.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.364     2.796    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X1Y189         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y189         FDRE (Prop_fdre_C_Q)         0.223     3.019 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.540     3.559    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X4Y186         LUT2 (Prop_lut2_I0_O)        0.043     3.602 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.210     3.812    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X2Y186         LUT6 (Prop_lut6_I5_O)        0.043     3.855 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.482     4.337    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X0Y188         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.220     7.544    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X0Y188         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_0/C
                         clock pessimism              0.226     7.770    
                         clock uncertainty           -0.083     7.687    
    SLICE_X0Y188         FDRE (Setup_fdre_C_R)       -0.281     7.406    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_0
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.189ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_REG_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDRESS_MATCH_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.503ns (28.479%)  route 1.263ns (71.521%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.544ns = ( 7.544 - 5.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.364     2.796    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X2Y189         FDSE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y189         FDSE (Prop_fdse_C_Q)         0.236     3.032 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_REG_reg/Q
                         net (fo=7, routed)           0.828     3.860    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_RD_0[0]
    SLICE_X1Y187         LUT5 (Prop_lut5_I3_O)        0.131     3.991 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDRESS_MATCH_i_2/O
                         net (fo=1, routed)           0.435     4.426    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDRESS_MATCH_COMB
    SLICE_X2Y187         LUT4 (Prop_lut4_I0_O)        0.136     4.562 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDRESS_MATCH_i_1/O
                         net (fo=1, routed)           0.000     4.562    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDRESS_MATCH_i_1_n_0
    SLICE_X2Y187         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDRESS_MATCH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.220     7.544    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X2Y187         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDRESS_MATCH_reg/C
                         clock pessimism              0.226     7.770    
                         clock uncertainty           -0.083     7.687    
    SLICE_X2Y187         FDRE (Setup_fdre_C_D)        0.064     7.751    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDRESS_MATCH_reg
  -------------------------------------------------------------------
                         required time                          7.751    
                         arrival time                          -4.562    
  -------------------------------------------------------------------
                         slack                                  3.189    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.309ns (20.344%)  route 1.210ns (79.656%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 7.542 - 5.000 ) 
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.359     2.791    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X1Y184         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y184         FDRE (Prop_fdre_C_Q)         0.223     3.014 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/Q
                         net (fo=10, routed)          0.560     3.574    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg__0[2]
    SLICE_X2Y185         LUT4 (Prop_lut4_I0_O)        0.043     3.617 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_OUT_i_2/O
                         net (fo=3, routed)           0.370     3.987    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG2__0
    SLICE_X1Y185         LUT5 (Prop_lut5_I1_O)        0.043     4.030 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT[3]_i_1/O
                         net (fo=4, routed)           0.279     4.310    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT
    SLICE_X1Y184         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.218     7.542    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X1Y184         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/C
                         clock pessimism              0.249     7.791    
                         clock uncertainty           -0.083     7.708    
    SLICE_X1Y184         FDRE (Setup_fdre_C_CE)      -0.201     7.507    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                          7.507    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                  3.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/LAST_DATA_SHIFT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.806%)  route 0.110ns (46.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.616     1.367    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X3Y187         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y187         FDRE (Prop_fdre_C_Q)         0.100     1.467 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[10]/Q
                         net (fo=2, routed)           0.110     1.577    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg_n_0_[10]
    SLICE_X4Y187         LUT2 (Prop_lut2_I1_O)        0.028     1.605 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/LAST_DATA_SHIFT_i_1/O
                         net (fo=1, routed)           0.000     1.605    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/LAST_DATA_SHIFT0
    SLICE_X4Y187         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/LAST_DATA_SHIFT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.821     1.620    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X4Y187         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/LAST_DATA_SHIFT_reg/C
                         clock pessimism             -0.221     1.399    
    SLICE_X4Y187         FDRE (Hold_fdre_C_D)         0.087     1.486    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/LAST_DATA_SHIFT_reg
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.615     1.366    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/ref_clk
    SLICE_X4Y189         FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y189         FDPE (Prop_fdpe_C_Q)         0.107     1.473 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/Q
                         net (fo=1, routed)           0.054     1.527    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync_reg1
    SLICE_X4Y189         FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.823     1.622    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/ref_clk
    SLICE_X4Y189         FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/C
                         clock pessimism             -0.256     1.366    
    SLICE_X4Y189         FDPE (Hold_fdpe_C_D)         0.023     1.389    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.615     1.366    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X6Y189         FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y189         FDPE (Prop_fdpe_C_Q)         0.107     1.473 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/Q
                         net (fo=1, routed)           0.054     1.527    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync_reg1
    SLICE_X6Y189         FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.823     1.622    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X6Y189         FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/C
                         clock pessimism             -0.256     1.366    
    SLICE_X6Y189         FDPE (Hold_fdpe_C_D)         0.023     1.389    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG4_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_REG_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.617     1.368    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X1Y189         FDSE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y189         FDSE (Prop_fdse_C_Q)         0.100     1.468 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG4_reg/Q
                         net (fo=1, routed)           0.094     1.562    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN
    SLICE_X2Y189         FDSE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.825     1.624    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X2Y189         FDSE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_REG_reg/C
                         clock pessimism             -0.242     1.382    
    SLICE_X2Y189         FDSE (Hold_fdse_C_D)         0.042     1.424    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_REG_reg
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_REG_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.171ns (74.428%)  route 0.059ns (25.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.617     1.368    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X2Y189         FDSE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y189         FDSE (Prop_fdse_C_Q)         0.107     1.475 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_REG_reg/Q
                         net (fo=7, routed)           0.059     1.534    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_RD_0[0]
    SLICE_X2Y189         LUT3 (Prop_lut3_I2_O)        0.064     1.598 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     1.598    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[1]_i_1_n_0
    SLICE_X2Y189         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.825     1.624    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X2Y189         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[1]/C
                         clock pessimism             -0.256     1.368    
    SLICE_X2Y189         FDRE (Hold_fdre_C_D)         0.087     1.455    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.146ns (60.160%)  route 0.097ns (39.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.617     1.368    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X0Y188         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y188         FDRE (Prop_fdre_C_Q)         0.118     1.486 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/Q
                         net (fo=1, routed)           0.097     1.583    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_n_0_[14]
    SLICE_X0Y187         LUT5 (Prop_lut5_I4_O)        0.028     1.611 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_2/O
                         net (fo=1, routed)           0.000     1.611    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[15]
    SLICE_X0Y187         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.823     1.622    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X0Y187         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[15]/C
                         clock pessimism             -0.242     1.380    
    SLICE_X0Y187         FDRE (Hold_fdre_C_D)         0.087     1.467    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.085%)  route 0.104ns (46.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.616     1.367    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X0Y187         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y187         FDRE (Prop_fdre_C_Q)         0.118     1.485 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/Q
                         net (fo=2, routed)           0.104     1.589    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/Q[1]
    SLICE_X0Y188         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.825     1.624    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X0Y188         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/C
                         clock pessimism             -0.242     1.382    
    SLICE_X0Y188         FDRE (Hold_fdre_C_D)         0.059     1.441    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.157ns (75.238%)  route 0.052ns (24.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.617     1.368    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X1Y189         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y189         FDRE (Prop_fdre_C_Q)         0.091     1.459 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/Q
                         net (fo=1, routed)           0.052     1.511    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC_REG3
    SLICE_X1Y189         LUT2 (Prop_lut2_I1_O)        0.066     1.577 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC_RISING_REG1_i_1/O
                         net (fo=1, routed)           0.000     1.577    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC_n_0
    SLICE_X1Y189         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.825     1.624    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X1Y189         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                         clock pessimism             -0.256     1.368    
    SLICE_X1Y189         FDRE (Hold_fdre_C_D)         0.060     1.428    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.091ns (63.783%)  route 0.052ns (36.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.616     1.367    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/ref_clk
    SLICE_X5Y190         FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y190         FDPE (Prop_fdpe_C_Q)         0.091     1.458 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/Q
                         net (fo=1, routed)           0.052     1.510    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync_reg1
    SLICE_X5Y190         FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.824     1.623    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/ref_clk
    SLICE_X5Y190         FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/C
                         clock pessimism             -0.256     1.367    
    SLICE_X5Y190         FDPE (Hold_fdpe_C_D)        -0.006     1.361    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.091ns (63.783%)  route 0.052ns (36.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.616     1.367    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/ref_clk
    SLICE_X7Y190         FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y190         FDPE (Prop_fdpe_C_Q)         0.091     1.458 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/Q
                         net (fo=1, routed)           0.052     1.510    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg1
    SLICE_X7Y190         FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.824     1.623    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/ref_clk
    SLICE_X7Y190         FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                         clock pessimism             -0.256     1.367    
    SLICE_X7Y190         FDPE (Hold_fdpe_C_D)        -0.006     1.361    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Min Period        n/a     BUFG/I             n/a            1.409         5.000       3.592      BUFGCTRL_X0Y18   system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y6  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X1Y189     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X2Y185     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/OPCODE_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X3Y188     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X2Y188     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[11]_i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_1/C
Min Period        n/a     FDPE/C             n/a            0.750         5.000       4.250      SLICE_X5Y190     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/C
Min Period        n/a     FDPE/C             n/a            0.750         5.000       4.250      SLICE_X5Y190     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync3/C
Min Period        n/a     FDPE/C             n/a            0.750         5.000       4.250      SLICE_X5Y190     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync5/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y6  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y6  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y6  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.642         2.500       1.858      SLICE_X2Y188     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.642         2.500       1.858      SLICE_X2Y188     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X2Y185     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/OPCODE_reg[1]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         2.500       2.100      SLICE_X5Y190     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         2.500       2.100      SLICE_X5Y190     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         2.500       2.100      SLICE_X5Y190     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync5/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X4Y191     system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X4Y191     system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[5]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y6  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y6  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.642         2.500       1.858      SLICE_X2Y188     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.642         2.500       1.858      SLICE_X2Y188     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X1Y190     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X1Y190     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X1Y190     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X1Y190     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg4/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X1Y190     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg5/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X1Y190     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg6/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_10
  To Clock:  clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I              n/a            1.249         100.000     98.751     BUFR_X1Y25       system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clk10_div_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y6  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y6  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_2_5m_out
  To Clock:  gmii_clk_2_5m_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      398.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_clk_2_5m_out
Waveform(ns):       { 0.000 200.000 }
Period(ns):         400.000
Sources:            { system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFGCTRL/I0  n/a            1.409         400.000     398.592    BUFGCTRL_X0Y16  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I0  n/a            1.409         400.000     398.592    BUFGCTRL_X0Y17  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y6  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y6  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y6  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y6  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_125m_out
  To Clock:  gmii_clk_125m_out

Setup :            0  Failing Endpoints,  Worst Slack        4.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.682ns (48.316%)  route 1.799ns (51.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.534ns = ( 14.534 - 8.000 ) 
    Source Clock Delay      (SCD):    7.496ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.911     3.343    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.420 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     5.605    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.698 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.798     7.496    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      1.682     9.178 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[1]
                         net (fo=1, routed)           1.799    10.977    system_i/processing_system7_0/inst/ENET1_GMII_TXD_i[1]
    SLICE_X26Y264        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.658    10.982    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.055 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.058    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.141 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.393    14.534    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X26Y264        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/C
                         clock pessimism              0.630    15.164    
                         clock uncertainty           -0.066    15.098    
    SLICE_X26Y264        FDRE (Setup_fdre_C_D)       -0.002    15.096    system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -10.977    
  -------------------------------------------------------------------
                         slack                                  4.119    

Slack (MET) :             4.141ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.628ns (47.006%)  route 1.835ns (52.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.538ns = ( 14.538 - 8.000 ) 
    Source Clock Delay      (SCD):    7.496ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.911     3.343    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.420 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     5.605    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.698 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.798     7.496    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      1.628     9.124 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXEN
                         net (fo=1, routed)           1.835    10.960    system_i/processing_system7_0/inst/ENET1_GMII_TX_EN_i
    SLICE_X26Y257        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.658    10.982    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.055 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.058    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.141 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.397    14.538    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X26Y257        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg/C
                         clock pessimism              0.630    15.168    
                         clock uncertainty           -0.066    15.102    
    SLICE_X26Y257        FDRE (Setup_fdre_C_D)       -0.002    15.100    system_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  4.141    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 1.560ns (45.315%)  route 1.883ns (54.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.538ns = ( 14.538 - 8.000 ) 
    Source Clock Delay      (SCD):    7.496ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.911     3.343    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.420 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     5.605    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.698 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.798     7.496    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXER)
                                                      1.560     9.056 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXER
                         net (fo=1, routed)           1.883    10.939    system_i/processing_system7_0/inst/ENET1_GMII_TX_ER_i
    SLICE_X26Y257        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.658    10.982    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.055 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.058    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.141 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.397    14.538    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X26Y257        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg/C
                         clock pessimism              0.630    15.168    
                         clock uncertainty           -0.066    15.102    
    SLICE_X26Y257        FDRE (Setup_fdre_C_D)       -0.010    15.092    system_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.256ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 1.682ns (50.322%)  route 1.660ns (49.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.532ns = ( 14.532 - 8.000 ) 
    Source Clock Delay      (SCD):    7.496ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.911     3.343    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.420 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     5.605    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.698 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.798     7.496    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      1.682     9.178 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[3]
                         net (fo=1, routed)           1.660    10.839    system_i/processing_system7_0/inst/ENET1_GMII_TXD_i[3]
    SLICE_X26Y266        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.658    10.982    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.055 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.058    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.141 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.391    14.532    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X26Y266        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]/C
                         clock pessimism              0.630    15.162    
                         clock uncertainty           -0.066    15.096    
    SLICE_X26Y266        FDRE (Setup_fdre_C_D)       -0.002    15.094    system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                  4.256    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 1.682ns (50.636%)  route 1.640ns (49.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.530ns = ( 14.530 - 8.000 ) 
    Source Clock Delay      (SCD):    7.496ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.911     3.343    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.420 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     5.605    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.698 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.798     7.496    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      1.682     9.178 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[0]
                         net (fo=1, routed)           1.640    10.818    system_i/processing_system7_0/inst/ENET1_GMII_TXD_i[0]
    SLICE_X26Y269        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.658    10.982    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.055 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.058    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.141 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.389    14.530    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X26Y269        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]/C
                         clock pessimism              0.630    15.160    
                         clock uncertainty           -0.066    15.094    
    SLICE_X26Y269        FDRE (Setup_fdre_C_D)       -0.002    15.092    system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 1.682ns (51.915%)  route 1.558ns (48.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.530ns = ( 14.530 - 8.000 ) 
    Source Clock Delay      (SCD):    7.496ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.911     3.343    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.420 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     5.605    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.698 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.798     7.496    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[2])
                                                      1.682     9.178 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[2]
                         net (fo=1, routed)           1.558    10.736    system_i/processing_system7_0/inst/ENET1_GMII_TXD_i[2]
    SLICE_X26Y269        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.658    10.982    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.055 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.058    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.141 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.389    14.530    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X26Y269        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/C
                         clock pessimism              0.630    15.160    
                         clock uncertainty           -0.066    15.094    
    SLICE_X26Y269        FDRE (Setup_fdre_C_D)       -0.010    15.084    system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.363ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 1.682ns (52.116%)  route 1.545ns (47.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.524ns = ( 14.524 - 8.000 ) 
    Source Clock Delay      (SCD):    7.496ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.911     3.343    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.420 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     5.605    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.698 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.798     7.496    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[7])
                                                      1.682     9.178 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[7]
                         net (fo=1, routed)           1.545    10.724    system_i/processing_system7_0/inst/ENET1_GMII_TXD_i[7]
    SLICE_X26Y274        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.658    10.982    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.055 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.058    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.141 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.383    14.524    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X26Y274        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/C
                         clock pessimism              0.630    15.154    
                         clock uncertainty           -0.066    15.088    
    SLICE_X26Y274        FDRE (Setup_fdre_C_D)       -0.002    15.086    system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                  4.363    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 1.682ns (52.205%)  route 1.540ns (47.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.529ns = ( 14.529 - 8.000 ) 
    Source Clock Delay      (SCD):    7.496ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.911     3.343    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.420 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     5.605    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.698 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.798     7.496    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[5])
                                                      1.682     9.178 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[5]
                         net (fo=1, routed)           1.540    10.718    system_i/processing_system7_0/inst/ENET1_GMII_TXD_i[5]
    SLICE_X26Y270        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.658    10.982    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.055 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.058    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.141 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.388    14.529    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X26Y270        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/C
                         clock pessimism              0.630    15.159    
                         clock uncertainty           -0.066    15.093    
    SLICE_X26Y270        FDRE (Setup_fdre_C_D)       -0.002    15.091    system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.384ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 1.682ns (52.584%)  route 1.517ns (47.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.525ns = ( 14.525 - 8.000 ) 
    Source Clock Delay      (SCD):    7.496ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.911     3.343    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.420 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     5.605    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.698 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.798     7.496    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[6])
                                                      1.682     9.178 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[6]
                         net (fo=1, routed)           1.517    10.695    system_i/processing_system7_0/inst/ENET1_GMII_TXD_i[6]
    SLICE_X26Y273        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.658    10.982    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.055 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.058    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.141 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.384    14.525    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X26Y273        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/C
                         clock pessimism              0.630    15.155    
                         clock uncertainty           -0.066    15.089    
    SLICE_X26Y273        FDRE (Setup_fdre_C_D)       -0.010    15.079    system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                  4.384    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.259ns (8.235%)  route 2.886ns (91.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.365ns = ( 14.365 - 8.000 ) 
    Source Clock Delay      (SCD):    7.279ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.911     3.343    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.420 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     5.605    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.698 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.581     7.279    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X26Y273        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y273        FDRE (Prop_fdre_C_Q)         0.259     7.538 r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/Q
                         net (fo=1, routed)           2.886    10.424    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd[6]
    SLICE_X0Y196         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.658    10.982    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.055 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.058    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.141 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.224    14.365    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X0Y196         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[6]/C
                         clock pessimism              0.570    14.935    
                         clock uncertainty           -0.066    14.869    
    SLICE_X0Y196         FDRE (Setup_fdre_C_D)        0.000    14.869    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[6]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.091ns (63.783%)  route 0.052ns (36.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.066ns
    Source Clock Delay      (SCD):    3.450ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.842     1.593    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.643 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.809    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.835 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          0.615     3.450    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X1Y185         FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y185         FDPE (Prop_fdpe_C_Q)         0.091     3.541 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/Q
                         net (fo=1, routed)           0.052     3.593    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg1_0
    SLICE_X1Y185         FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.118     1.917    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.970 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     3.214    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.244 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          0.822     4.066    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X1Y185         FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                         clock pessimism             -0.616     3.450    
    SLICE_X1Y185         FDPE (Hold_fdpe_C_D)        -0.006     3.444    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           3.593    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.066ns
    Source Clock Delay      (SCD):    3.450ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.842     1.593    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.643 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.809    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.835 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          0.615     3.450    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X1Y185         FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y185         FDPE (Prop_fdpe_C_Q)         0.091     3.541 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/Q
                         net (fo=1, routed)           0.095     3.636    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg5_4
    SLICE_X1Y186         FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.118     1.917    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.970 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     3.214    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.244 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          0.822     4.066    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X1Y186         FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                         clock pessimism             -0.603     3.463    
    SLICE_X1Y186         FDPE (Hold_fdpe_C_D)         0.011     3.474    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -3.474    
                         arrival time                           3.636    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/R
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.091ns (12.553%)  route 0.634ns (87.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.098ns
    Source Clock Delay      (SCD):    3.450ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.842     1.593    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.643 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.809    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.835 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          0.615     3.450    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X1Y186         FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y186         FDPE (Prop_fdpe_C_Q)         0.091     3.541 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.634     4.175    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    OLOGIC_X0Y189        ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.118     1.917    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.970 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     3.214    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.244 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          0.854     4.098    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y189        ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                         clock pessimism             -0.582     3.516    
    OLOGIC_X0Y189        ODDR (Hold_oddr_C_R)         0.479     3.995    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out
  -------------------------------------------------------------------
                         required time                         -3.995    
                         arrival time                           4.175    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.091ns (12.498%)  route 0.637ns (87.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.095ns
    Source Clock Delay      (SCD):    3.450ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.842     1.593    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.643 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.809    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.835 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          0.615     3.450    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X1Y186         FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y186         FDPE (Prop_fdpe_C_Q)         0.091     3.541 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.637     4.178    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    OLOGIC_X0Y166        ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.118     1.917    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.970 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     3.214    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.244 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          0.851     4.095    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y166        ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                         clock pessimism             -0.582     3.513    
    OLOGIC_X0Y166        ODDR (Hold_oddr_C_R)         0.479     3.992    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -3.992    
                         arrival time                           4.178    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.091ns (12.441%)  route 0.640ns (87.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.095ns
    Source Clock Delay      (SCD):    3.450ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.842     1.593    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.643 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.809    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.835 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          0.615     3.450    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X1Y186         FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y186         FDPE (Prop_fdpe_C_Q)         0.091     3.541 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.640     4.181    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    OLOGIC_X0Y165        ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.118     1.917    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.970 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     3.214    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.244 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          0.851     4.095    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y165        ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                         clock pessimism             -0.582     3.513    
    OLOGIC_X0Y165        ODDR (Hold_oddr_C_R)         0.479     3.992    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -3.992    
                         arrival time                           4.181    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.286%)  route 0.148ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.066ns
    Source Clock Delay      (SCD):    3.450ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.842     1.593    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.643 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.809    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.835 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          0.615     3.450    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X1Y185         FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y185         FDPE (Prop_fdpe_C_Q)         0.100     3.550 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/Q
                         net (fo=1, routed)           0.148     3.698    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg2_1
    SLICE_X1Y185         FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.118     1.917    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.970 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     3.214    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.244 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          0.822     4.066    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X1Y185         FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                         clock pessimism             -0.616     3.450    
    SLICE_X1Y185         FDPE (Hold_fdpe_C_D)         0.044     3.494    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3
  -------------------------------------------------------------------
                         required time                         -3.494    
                         arrival time                           3.698    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.147ns (46.271%)  route 0.171ns (53.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.070ns
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.842     1.593    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.643 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.809    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.835 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          0.618     3.453    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X0Y192         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y192         FDRE (Prop_fdre_C_Q)         0.118     3.571 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/Q
                         net (fo=4, routed)           0.171     3.742    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/D1
    SLICE_X0Y191         LUT5 (Prop_lut5_I2_O)        0.029     3.771 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     3.771    system_i/processing_system7_0/inst/ENET1_GMII_CRS
    SLICE_X0Y191         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.118     1.917    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.970 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     3.214    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.244 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          0.826     4.070    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X0Y191         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/C
                         clock pessimism             -0.603     3.467    
    SLICE_X0Y191         FDRE (Hold_fdre_C_D)         0.096     3.563    system_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg
  -------------------------------------------------------------------
                         required time                         -3.563    
                         arrival time                           3.771    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.146ns (46.101%)  route 0.171ns (53.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.070ns
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.842     1.593    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.643 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.809    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.835 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          0.618     3.453    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X0Y192         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y192         FDRE (Prop_fdre_C_Q)         0.118     3.571 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/Q
                         net (fo=4, routed)           0.171     3.742    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/D1
    SLICE_X0Y191         LUT5 (Prop_lut5_I1_O)        0.028     3.770 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     3.770    system_i/processing_system7_0/inst/ENET1_GMII_COL
    SLICE_X0Y191         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.118     1.917    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.970 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     3.214    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.244 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          0.826     4.070    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X0Y191         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/C
                         clock pessimism             -0.603     3.467    
    SLICE_X0Y191         FDRE (Hold_fdre_C_D)         0.087     3.554    system_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg
  -------------------------------------------------------------------
                         required time                         -3.554    
                         arrival time                           3.770    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.091ns (11.844%)  route 0.677ns (88.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.098ns
    Source Clock Delay      (SCD):    3.450ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.842     1.593    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.643 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.809    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.835 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          0.615     3.450    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X1Y186         FDPE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y186         FDPE (Prop_fdpe_C_Q)         0.091     3.541 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.677     4.218    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    OLOGIC_X0Y190        ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.118     1.917    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.970 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     3.214    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.244 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          0.854     4.098    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y190        ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                         clock pessimism             -0.582     3.516    
    OLOGIC_X0Y190        ODDR (Hold_oddr_C_R)         0.479     3.995    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -3.995    
                         arrival time                           4.218    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D1
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.792%)  route 0.158ns (57.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.101ns
    Source Clock Delay      (SCD):    3.455ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         0.842     1.593    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.643 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.809    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.835 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          0.620     3.455    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X0Y197         FDRE                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y197         FDRE (Prop_fdre_C_Q)         0.118     3.573 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]/Q
                         net (fo=2, routed)           0.158     3.731    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int[2]
    OLOGIC_X0Y197        ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D1
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.118     1.917    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.970 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     3.214    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.244 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          0.857     4.101    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y197        ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                         clock pessimism             -0.582     3.519    
    OLOGIC_X0Y197        ODDR (Hold_oddr_C_D1)       -0.087     3.432    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -3.432    
                         arrival time                           3.731    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_clk_125m_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I1         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y16   system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I1
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y6  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y198    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y189    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y166    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y165    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y197    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y190    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
Min Period        n/a     FDPE/C              n/a            0.750         8.000       7.250      SLICE_X1Y185     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
Min Period        n/a     FDPE/C              n/a            0.750         8.000       7.250      SLICE_X1Y185     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y6  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.400         4.000       3.600      SLICE_X1Y185     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         4.000       3.600      SLICE_X1Y185     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         4.000       3.600      SLICE_X1Y185     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         4.000       3.600      SLICE_X1Y186     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         4.000       3.600      SLICE_X1Y185     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         4.000       3.600      SLICE_X1Y185     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         4.000       3.600      SLICE_X1Y185     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         4.000       3.600      SLICE_X1Y186     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y191     system_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y191     system_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y196     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y196     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y196     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y196     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y197     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[7]/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         4.000       3.650      SLICE_X1Y185     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         4.000       3.650      SLICE_X1Y185     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         4.000       3.650      SLICE_X1Y185     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         4.000       3.650      SLICE_X1Y185     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         4.000       3.650      SLICE_X1Y185     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_25m_out
  To Clock:  gmii_clk_25m_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_clk_25m_out
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I0         n/a            1.409         40.000      38.592     BUFGCTRL_X0Y16   system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I1         n/a            1.409         40.000      38.592     BUFGCTRL_X0Y17   system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y6  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y6  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rx_clk
  To Clock:  rgmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS7 clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rx_clk rise@8.000ns - rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.223ns (6.513%)  route 3.201ns (93.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 12.609 - 8.000 ) 
    Source Clock Delay      (SCD):    4.665ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.300 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.365     4.665    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X1Y191         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y191         FDRE (Prop_fdre_C_Q)         0.223     4.888 r  system_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/Q
                         net (fo=1, routed)           3.201     8.089    system_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.535    10.957    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    11.040 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.569    12.609    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.274    12.882    
                         clock uncertainty           -0.035    12.847    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -1.123    11.724    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.724    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS7 clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rx_clk rise@8.000ns - rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.259ns (8.281%)  route 2.868ns (91.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 12.609 - 8.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.300 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.471     4.771    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X8Y245         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y245         FDRE (Prop_fdre_C_Q)         0.259     5.030 r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/Q
                         net (fo=1, routed)           2.868     7.899    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i[6]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.535    10.957    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    11.040 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.569    12.609    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.304    12.912    
                         clock uncertainty           -0.035    12.877    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -1.213    11.664    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  3.765    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS7 clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rx_clk rise@8.000ns - rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.259ns (8.524%)  route 2.779ns (91.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 12.609 - 8.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.300 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.466     4.766    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X8Y236         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y236         FDRE (Prop_fdre_C_Q)         0.259     5.025 r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/Q
                         net (fo=1, routed)           2.779     7.804    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i[4]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.535    10.957    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    11.040 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.569    12.609    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.304    12.912    
                         clock uncertainty           -0.035    12.877    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -1.213    11.664    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -7.804    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS7 clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rx_clk rise@8.000ns - rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.223ns (7.144%)  route 2.898ns (92.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 12.609 - 8.000 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.300 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.366     4.666    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X1Y193         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDRE (Prop_fdre_C_Q)         0.223     4.889 r  system_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/Q
                         net (fo=1, routed)           2.898     7.787    system_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.535    10.957    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    11.040 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.569    12.609    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.274    12.882    
                         clock uncertainty           -0.035    12.847    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                     -0.989    11.858    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.858    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.349ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS7 clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rx_clk rise@8.000ns - rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.259ns (10.173%)  route 2.287ns (89.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 12.609 - 8.000 ) 
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.300 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.469     4.769    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X8Y241         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y241         FDRE (Prop_fdre_C_Q)         0.259     5.028 r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/Q
                         net (fo=1, routed)           2.287     7.315    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i[1]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.535    10.957    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    11.040 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.569    12.609    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.304    12.912    
                         clock uncertainty           -0.035    12.877    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                     -1.213    11.664    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  4.349    

Slack (MET) :             4.470ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS7 clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rx_clk rise@8.000ns - rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.259ns (10.689%)  route 2.164ns (89.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 12.609 - 8.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.300 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.471     4.771    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X8Y245         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y245         FDRE (Prop_fdre_C_Q)         0.259     5.030 r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/Q
                         net (fo=1, routed)           2.164     7.194    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i[2]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.535    10.957    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    11.040 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.569    12.609    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.304    12.912    
                         clock uncertainty           -0.035    12.877    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -1.213    11.664    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  4.470    

Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS7 clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rx_clk rise@8.000ns - rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.259ns (11.096%)  route 2.075ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 12.609 - 8.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.300 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.466     4.766    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X8Y236         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y236         FDRE (Prop_fdre_C_Q)         0.259     5.025 r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/Q
                         net (fo=1, routed)           2.075     7.100    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i[0]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.535    10.957    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    11.040 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.569    12.609    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.304    12.912    
                         clock uncertainty           -0.035    12.877    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -1.213    11.664    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -7.100    
  -------------------------------------------------------------------
                         slack                                  4.564    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS7 clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rx_clk rise@8.000ns - rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.259ns (12.397%)  route 1.830ns (87.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 12.609 - 8.000 ) 
    Source Clock Delay      (SCD):    4.770ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.300 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.470     4.770    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X8Y242         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y242         FDRE (Prop_fdre_C_Q)         0.259     5.029 r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/Q
                         net (fo=1, routed)           1.830     6.859    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i[5]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.535    10.957    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    11.040 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.569    12.609    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.304    12.912    
                         clock uncertainty           -0.035    12.877    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -1.213    11.664    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS7 clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rx_clk rise@8.000ns - rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.259ns (13.385%)  route 1.676ns (86.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 12.609 - 8.000 ) 
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.300 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.595     4.895    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X26Y261        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y261        FDRE (Prop_fdre_C_Q)         0.259     5.154 r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/Q
                         net (fo=1, routed)           1.676     6.830    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i[7]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.535    10.957    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    11.040 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.569    12.609    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.334    12.942    
                         clock uncertainty           -0.035    12.907    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -1.213    11.694    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                          -6.830    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS7 clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rx_clk rise@8.000ns - rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.259ns (16.896%)  route 1.274ns (83.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 12.609 - 8.000 ) 
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.300 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.595     4.895    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X26Y261        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y261        FDRE (Prop_fdre_C_Q)         0.259     5.154 r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/Q
                         net (fo=1, routed)           1.274     6.428    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i[3]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    AC14                                              0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     9.422 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.535    10.957    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    11.040 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.569    12.609    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.334    12.942    
                         clock uncertainty           -0.035    12.907    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                     -1.213    11.694    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                  5.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rx_clk rise@0.000ns - rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.413ns (23.618%)  route 1.336ns (76.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.665ns
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     1.422 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.286     1.708    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.033     2.741 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.292     3.033    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y152        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y152        IDDR (Prop_iddr_C_Q2)        0.340     3.373 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q2
                         net (fo=3, routed)           1.336     4.708    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in__0
    SLICE_X1Y191         LUT2 (Prop_lut2_I1_O)        0.073     4.781 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                         net (fo=1, routed)           0.000     4.781    system_i/processing_system7_0/inst/ENET1_GMII_RX_ER
    SLICE_X1Y191         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.300 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.365     4.665    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X1Y191         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
                         clock pessimism             -0.133     4.533    
    SLICE_X1Y191         FDRE (Hold_fdre_C_D)         0.154     4.687    system_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg
  -------------------------------------------------------------------
                         required time                         -4.687    
                         arrival time                           4.781    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rx_clk rise@0.000ns - rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.340ns (18.955%)  route 1.454ns (81.045%))
  Logic Levels:           0  
  Clock Path Skew:        1.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.666ns
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     1.422 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.286     1.708    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.033     2.741 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.292     3.033    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y152        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y152        IDDR (Prop_iddr_C_Q1)        0.340     3.373 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=4, routed)           1.454     4.826    system_i/processing_system7_0/inst/ENET1_GMII_RX_DV
    SLICE_X1Y193         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.300 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.366     4.666    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X1Y193         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/C
                         clock pessimism             -0.133     4.534    
    SLICE_X1Y193         FDRE (Hold_fdre_C_D)         0.071     4.605    system_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg
  -------------------------------------------------------------------
                         required time                         -4.605    
                         arrival time                           4.826    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rx_clk rise@0.000ns - rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.340ns (16.154%)  route 1.765ns (83.846%))
  Logic Levels:           0  
  Clock Path Skew:        1.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     1.422 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.286     1.708    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.033     2.741 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.282     3.023    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y169        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y169        IDDR (Prop_iddr_C_Q1)        0.340     3.363 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.765     5.127    system_i/processing_system7_0/inst/ENET1_GMII_RXD[2]
    SLICE_X8Y245         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.300 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.471     4.771    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X8Y245         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
                         clock pessimism             -0.133     4.639    
    SLICE_X8Y245         FDRE (Hold_fdre_C_D)         0.098     4.737    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.737    
                         arrival time                           5.127    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rx_clk rise@0.000ns - rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.340ns (16.170%)  route 1.763ns (83.830%))
  Logic Levels:           0  
  Clock Path Skew:        1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     1.422 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.286     1.708    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.033     2.741 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.292     3.033    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y151        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y151        IDDR (Prop_iddr_C_Q1)        0.340     3.373 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.763     5.135    system_i/processing_system7_0/inst/ENET1_GMII_RXD[0]
    SLICE_X8Y236         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.300 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.466     4.766    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X8Y236         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
                         clock pessimism             -0.133     4.634    
    SLICE_X8Y236         FDRE (Hold_fdre_C_D)         0.098     4.732    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.732    
                         arrival time                           5.135    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rx_clk rise@0.000ns - rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.340ns (16.014%)  route 1.783ns (83.986%))
  Logic Levels:           0  
  Clock Path Skew:        1.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     1.422 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.286     1.708    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.033     2.741 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.287     3.028    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y162        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y162        IDDR (Prop_iddr_C_Q1)        0.340     3.368 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.783     5.151    system_i/processing_system7_0/inst/ENET1_GMII_RXD[1]
    SLICE_X8Y241         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.300 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.469     4.769    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X8Y241         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
                         clock pessimism             -0.133     4.637    
    SLICE_X8Y241         FDRE (Hold_fdre_C_D)         0.098     4.735    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.735    
                         arrival time                           5.151    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS7 clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rx_clk rise@0.000ns - rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.118ns (14.807%)  route 0.679ns (85.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.723     1.202    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.228 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          0.727     1.955    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X26Y261        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y261        FDRE (Prop_fdre_C_Q)         0.118     2.073 r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/Q
                         net (fo=1, routed)           0.679     2.751    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i[3]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.796     1.471    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.501 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.117     2.618    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.322     2.297    
    PS7_X0Y0             PS7 (Hold_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                      0.000     2.297    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rx_clk rise@0.000ns - rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.340ns (14.491%)  route 2.006ns (85.509%))
  Logic Levels:           0  
  Clock Path Skew:        1.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.422     1.422 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.286     1.708    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.033     2.741 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.291     3.032    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y196        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y196        IDDR (Prop_iddr_C_Q1)        0.340     3.372 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           2.006     5.378    system_i/processing_system7_0/inst/ENET1_GMII_RXD[3]
    SLICE_X26Y261        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.653     3.207    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.300 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.595     4.895    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X26Y261        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
                         clock pessimism             -0.133     4.763    
    SLICE_X26Y261        FDRE (Hold_fdre_C_D)         0.098     4.861    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.861    
                         arrival time                           5.378    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rx_clk rise@0.000ns - rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.193ns (11.967%)  route 1.420ns (88.033%))
  Logic Levels:           0  
  Clock Path Skew:        1.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.666    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.482     1.148 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.126     1.274    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y196        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y196        IDDR (Prop_iddr_C_Q2)        0.193     1.467 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.420     2.886    system_i/processing_system7_0/inst/ENET1_GMII_RXD[7]
    SLICE_X26Y261        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.796     1.471    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.501 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          0.974     2.475    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X26Y261        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
                         clock pessimism             -0.197     2.279    
    SLICE_X26Y261        FDRE (Hold_fdre_C_D)         0.005     2.284    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS7 clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rx_clk rise@0.000ns - rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.118ns (10.934%)  route 0.961ns (89.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.723     1.202    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.228 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          0.667     1.895    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X8Y242         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y242         FDRE (Prop_fdre_C_Q)         0.118     2.013 r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/Q
                         net (fo=1, routed)           0.961     2.974    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i[5]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.796     1.471    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.501 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.117     2.618    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.302     2.317    
    PS7_X0Y0             PS7 (Hold_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                      0.000     2.317    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS7 clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rx_clk rise@0.000ns - rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.118ns (11.558%)  route 0.903ns (88.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.723     1.202    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.228 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          0.727     1.955    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X26Y261        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y261        FDRE (Prop_fdre_C_Q)         0.118     2.073 r  system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/Q
                         net (fo=1, routed)           0.903     2.976    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i[7]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.796     1.471    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.501 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=11, routed)          1.117     2.618    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.322     2.297    
    PS7_X0Y0             PS7 (Hold_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                      0.000     2.297    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  0.679    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_rxc }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y19  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/I
Min Period        n/a     BUFIO/I  n/a            1.249         8.000       6.751      BUFIO_X0Y13     system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C   n/a            1.070         8.000       6.930      ILOGIC_X0Y162   system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.070         8.000       6.930      ILOGIC_X0Y169   system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.070         8.000       6.930      ILOGIC_X0Y196   system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.070         8.000       6.930      ILOGIC_X0Y152   system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C   n/a            1.070         8.000       6.930      ILOGIC_X0Y151   system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     FDRE/C   n/a            0.700         8.000       7.300      SLICE_X8Y236    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         8.000       7.300      SLICE_X8Y241    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         8.000       7.300      SLICE_X8Y245    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         4.000       3.650      SLICE_X8Y245    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         4.000       3.650      SLICE_X8Y245    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         4.000       3.650      SLICE_X1Y191    system_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         4.000       3.650      SLICE_X8Y245    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         4.000       3.650      SLICE_X8Y245    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         4.000       3.650      SLICE_X1Y193    system_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         4.000       3.650      SLICE_X1Y193    system_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         4.000       3.650      SLICE_X1Y191    system_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         4.000       3.650      SLICE_X8Y236    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         4.000       3.650      SLICE_X8Y236    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         4.000       3.650      SLICE_X8Y236    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         4.000       3.650      SLICE_X8Y241    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         4.000       3.650      SLICE_X26Y261   system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         4.000       3.650      SLICE_X8Y236    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         4.000       3.650      SLICE_X8Y242    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         4.000       3.650      SLICE_X26Y261   system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         4.000       3.650      SLICE_X1Y193    system_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         4.000       3.650      SLICE_X1Y193    system_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         4.000       3.650      SLICE_X1Y191    system_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         4.000       3.650      SLICE_X8Y236    system_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rx_clk
  To Clock:  gmii_clk_125m_out

Setup :            0  Failing Endpoints,  Worst Slack        4.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 0.478ns (8.059%)  route 5.453ns (91.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.363ns = ( 14.363 - 8.000 ) 
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354     1.908    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.140     3.048 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.348     3.396    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y152        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y152        IDDR (Prop_iddr_C_Q2)        0.392     3.788 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q2
                         net (fo=3, routed)           5.453     9.241    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in__0
    SLICE_X0Y191         LUT5 (Prop_lut5_I3_O)        0.086     9.327 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     9.327    system_i/processing_system7_0/inst/ENET1_GMII_COL
    SLICE_X0Y191         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.658    10.982    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.055 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.058    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.141 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.222    14.363    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X0Y191         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/C
                         clock pessimism              0.000    14.363    
                         clock uncertainty           -0.156    14.207    
    SLICE_X0Y191         FDRE (Setup_fdre_C_D)        0.064    14.271    system_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg
  -------------------------------------------------------------------
                         required time                         14.271    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 0.486ns (8.183%)  route 5.453ns (91.817%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.363ns = ( 14.363 - 8.000 ) 
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554     1.554 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354     1.908    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.140     3.048 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.348     3.396    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y152        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y152        IDDR (Prop_iddr_C_Q2)        0.392     3.788 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q2
                         net (fo=3, routed)           5.453     9.241    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in__0
    SLICE_X0Y191         LUT5 (Prop_lut5_I0_O)        0.094     9.335 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     9.335    system_i/processing_system7_0/inst/ENET1_GMII_CRS
    SLICE_X0Y191         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.658    10.982    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.055 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.058    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.141 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.222    14.363    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X0Y191         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/C
                         clock pessimism              0.000    14.363    
                         clock uncertainty           -0.156    14.207    
    SLICE_X0Y191         FDRE (Setup_fdre_C_D)        0.086    14.293    system_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  4.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.247ns (7.419%)  route 3.082ns (92.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.070ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.666    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.482     1.148 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.127     1.275    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y152        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y152        IDDR (Prop_iddr_C_Q2)        0.193     1.468 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q2
                         net (fo=3, routed)           3.082     4.550    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in__0
    SLICE_X0Y191         LUT5 (Prop_lut5_I0_O)        0.054     4.604 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     4.604    system_i/processing_system7_0/inst/ENET1_GMII_CRS
    SLICE_X0Y191         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.118     1.917    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.970 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     3.214    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.244 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          0.826     4.070    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X0Y191         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/C
                         clock pessimism              0.000     4.070    
                         clock uncertainty            0.156     4.226    
    SLICE_X0Y191         FDRE (Hold_fdre_C_D)         0.096     4.322    system_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg
  -------------------------------------------------------------------
                         required time                         -4.322    
                         arrival time                           4.604    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.248ns (7.447%)  route 3.082ns (92.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.070ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.666    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.482     1.148 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.127     1.275    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y152        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y152        IDDR (Prop_iddr_C_Q2)        0.193     1.468 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q2
                         net (fo=3, routed)           3.082     4.550    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in__0
    SLICE_X0Y191         LUT5 (Prop_lut5_I3_O)        0.055     4.605 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     4.605    system_i/processing_system7_0/inst/ENET1_GMII_COL
    SLICE_X0Y191         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.118     1.917    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.970 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     3.214    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.244 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          0.826     4.070    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X0Y191         FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/C
                         clock pessimism              0.000     4.070    
                         clock uncertainty            0.156     4.226    
    SLICE_X0Y191         FDRE (Hold_fdre_C_D)         0.087     4.313    system_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg
  -------------------------------------------------------------------
                         required time                         -4.313    
                         arrival time                           4.605    
  -------------------------------------------------------------------
                         slack                                  0.292    





---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_125m_out
  To Clock:  system_gmii_to_rgmii_0_0_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.964ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[2]
                            (output port clocked by system_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (system_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.359ns  (logic 3.359ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.481ns = ( 21.481 - 12.000 ) 
    Source Clock Delay      (SCD):    7.182ns = ( 11.182 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     5.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.432 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.911     7.343    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.420 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     9.605    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.698 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.484    11.182    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y197        ODDR                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y197        ODDR (Prop_oddr_C_Q)         0.366    11.548 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000    11.548    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    Y11                  OBUF (Prop_obuf_I_O)         2.993    14.541 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.541    rgmii_td[2]
    Y11                                                               r  rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     5.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     5.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.658     6.982    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.055 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     9.058    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     9.141 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.288    10.429    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.318    10.747 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.000    10.747    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    Y12                  OBUF (Prop_obuf_I_O)         2.734    13.481 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.481    rgmii_txc
    Y12                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.697    14.178    
                         output delay                 1.000    15.178    
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -14.541    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[3]
                            (output port clocked by system_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (system_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.358ns  (logic 3.358ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.481ns = ( 21.481 - 12.000 ) 
    Source Clock Delay      (SCD):    7.180ns = ( 11.180 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     5.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.432 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.911     7.343    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.420 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     9.605    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.698 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.482    11.180    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y190        ODDR                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.366    11.546 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000    11.546    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    W13                  OBUF (Prop_obuf_I_O)         2.992    14.538 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.538    rgmii_td[3]
    W13                                                               r  rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     5.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     5.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.658     6.982    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.055 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     9.058    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     9.141 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.288    10.429    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.318    10.747 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.000    10.747    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    Y12                  OBUF (Prop_obuf_I_O)         2.734    13.481 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.481    rgmii_txc
    Y12                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.697    14.178    
                         output delay                 1.000    15.178    
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -14.538    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by system_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (system_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.358ns  (logic 3.358ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.481ns = ( 21.481 - 12.000 ) 
    Source Clock Delay      (SCD):    7.180ns = ( 11.180 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     5.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.432 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.911     7.343    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.420 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     9.605    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.698 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.482    11.180    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y189        ODDR                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y189        ODDR (Prop_oddr_C_Q)         0.366    11.546 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.000    11.546    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    Y13                  OBUF (Prop_obuf_I_O)         2.992    14.538 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    14.538    rgmii_tx_ctl
    Y13                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     5.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     5.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.658     6.982    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.055 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     9.058    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     9.141 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.288    10.429    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.318    10.747 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.000    10.747    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    Y12                  OBUF (Prop_obuf_I_O)         2.734    13.481 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.481    rgmii_txc
    Y12                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.697    14.178    
                         output delay                 1.000    15.178    
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -14.538    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[0]
                            (output port clocked by system_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (system_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.360ns  (logic 3.360ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.481ns = ( 21.481 - 12.000 ) 
    Source Clock Delay      (SCD):    7.177ns = ( 11.177 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     5.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.432 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.911     7.343    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.420 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     9.605    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.698 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.479    11.177    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y166        ODDR                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.366    11.543 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000    11.543    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    AE16                 OBUF (Prop_obuf_I_O)         2.994    14.537 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.537    rgmii_td[0]
    AE16                                                              r  rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     5.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     5.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.658     6.982    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.055 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     9.058    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     9.141 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.288    10.429    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.318    10.747 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.000    10.747    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    Y12                  OBUF (Prop_obuf_I_O)         2.734    13.481 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.481    rgmii_txc
    Y12                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.697    14.178    
                         output delay                 1.000    15.178    
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -14.537    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[1]
                            (output port clocked by system_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (system_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.353ns  (logic 3.353ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.481ns = ( 21.481 - 12.000 ) 
    Source Clock Delay      (SCD):    7.177ns = ( 11.177 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     5.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.432 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.911     7.343    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.420 f  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     9.605    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.698 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.479    11.177    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y165        ODDR                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y165        ODDR (Prop_oddr_C_Q)         0.366    11.543 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000    11.543    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    AE15                 OBUF (Prop_obuf_I_O)         2.987    14.530 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.530    rgmii_td[1]
    AE15                                                              r  rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     5.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     5.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.658     6.982    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.055 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     9.058    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     9.141 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.288    10.429    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.318    10.747 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.000    10.747    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    Y12                  OBUF (Prop_obuf_I_O)         2.734    13.481 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.481    rgmii_txc
    Y12                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.697    14.178    
                         output delay                 1.000    15.178    
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -14.530    
  -------------------------------------------------------------------
                         slack                                  0.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[1]
                            (output port clocked by system_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (system_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.047ns  (logic 3.047ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.540ns = ( 14.540 - 4.000 ) 
    Source Clock Delay      (SCD):    6.425ns = ( 14.425 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.658    10.982    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.055 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.058    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.141 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.284    14.425    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y165        ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y165        ODDR (Prop_oddr_C_Q)         0.318    14.743 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000    14.743    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    AE15                 OBUF (Prop_obuf_I_O)         2.729    17.472 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.472    rgmii_td[1]
    AE15                                                              r  rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     5.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.432 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.911     7.343    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.420 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     9.605    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.698 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.484    11.182    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.366    11.548 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.000    11.548    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    Y12                  OBUF (Prop_obuf_I_O)         2.992    14.540 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.540    rgmii_txc
    Y12                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.697    13.843    
                         clock uncertainty            0.066    13.909    
                         output delay                 2.600    16.509    
  -------------------------------------------------------------------
                         required time                        -16.509    
                         arrival time                          17.472    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[0]
                            (output port clocked by system_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (system_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.055ns  (logic 3.055ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.540ns = ( 14.540 - 4.000 ) 
    Source Clock Delay      (SCD):    6.425ns = ( 14.425 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.658    10.982    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.055 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.058    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.141 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.284    14.425    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y166        ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.318    14.743 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000    14.743    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    AE16                 OBUF (Prop_obuf_I_O)         2.737    17.480 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.480    rgmii_td[0]
    AE16                                                              r  rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     5.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.432 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.911     7.343    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.420 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     9.605    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.698 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.484    11.182    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.366    11.548 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.000    11.548    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    Y12                  OBUF (Prop_obuf_I_O)         2.992    14.540 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.540    rgmii_txc
    Y12                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.697    13.843    
                         clock uncertainty            0.066    13.909    
                         output delay                 2.600    16.509    
  -------------------------------------------------------------------
                         required time                        -16.509    
                         arrival time                          17.480    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by system_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (system_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.053ns  (logic 3.053ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.540ns = ( 14.540 - 4.000 ) 
    Source Clock Delay      (SCD):    6.427ns = ( 14.427 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.658    10.982    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.055 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.058    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.141 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.286    14.427    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y189        ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y189        ODDR (Prop_oddr_C_Q)         0.318    14.745 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.000    14.745    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    Y13                  OBUF (Prop_obuf_I_O)         2.735    17.480 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    17.480    rgmii_tx_ctl
    Y13                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     5.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.432 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.911     7.343    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.420 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     9.605    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.698 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.484    11.182    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.366    11.548 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.000    11.548    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    Y12                  OBUF (Prop_obuf_I_O)         2.992    14.540 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.540    rgmii_txc
    Y12                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.697    13.843    
                         clock uncertainty            0.066    13.909    
                         output delay                 2.600    16.509    
  -------------------------------------------------------------------
                         required time                        -16.509    
                         arrival time                          17.480    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[3]
                            (output port clocked by system_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (system_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.053ns  (logic 3.053ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.540ns = ( 14.540 - 4.000 ) 
    Source Clock Delay      (SCD):    6.427ns = ( 14.427 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.658    10.982    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.055 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.058    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.141 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.286    14.427    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y190        ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.318    14.745 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000    14.745    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    W13                  OBUF (Prop_obuf_I_O)         2.735    17.480 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.480    rgmii_td[3]
    W13                                                               r  rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     5.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.432 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.911     7.343    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.420 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     9.605    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.698 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.484    11.182    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.366    11.548 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.000    11.548    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    Y12                  OBUF (Prop_obuf_I_O)         2.992    14.540 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.540    rgmii_txc
    Y12                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.697    13.843    
                         clock uncertainty            0.066    13.909    
                         output delay                 2.600    16.509    
  -------------------------------------------------------------------
                         required time                        -16.509    
                         arrival time                          17.480    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[2]
                            (output port clocked by system_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (system_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.053ns  (logic 3.053ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.540ns = ( 14.540 - 4.000 ) 
    Source Clock Delay      (SCD):    6.429ns = ( 14.429 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.241    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.324 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.658    10.982    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.055 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.058    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.141 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.288    14.429    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y197        ODDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y197        ODDR (Prop_oddr_C_Q)         0.318    14.747 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000    14.747    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    Y11                  OBUF (Prop_obuf_I_O)         2.735    17.482 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.482    rgmii_td[2]
    Y11                                                               r  rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     5.339    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.432 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=111, routed)         1.911     7.343    system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.420 r  system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     9.605    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.698 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=35, routed)          1.484    11.182    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y198        ODDR (Prop_oddr_C_Q)         0.366    11.548 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.000    11.548    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    Y12                  OBUF (Prop_obuf_I_O)         2.992    14.540 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.540    rgmii_txc
    Y12                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.697    13.843    
                         clock uncertainty            0.066    13.909    
                         output delay                 2.600    16.509    
  -------------------------------------------------------------------
                         required time                        -16.509    
                         arrival time                          17.482    
  -------------------------------------------------------------------
                         slack                                  0.973    





---------------------------------------------------------------------------------------------------
From Clock:  system_gmii_to_rgmii_0_0_rgmii_rx_clk
  To Clock:  rgmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 rgmii_rd[3]
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rx_clk fall@4.000ns - system_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.369ns  (logic 2.369ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 13.274 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    AB12                                              0.000     2.500 r  rgmii_rd[3] (IN)
                         net (fo=0)                   0.000     2.500    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    AB12                 IBUF (Prop_ibuf_I_O)         0.693     3.193 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.193    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X0Y196        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.675     4.869 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.869    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X0Y196        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
    AC14                                              0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     4.479 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.666    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.482     5.148 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.126     5.274    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y196        IDDR                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.274    
                         clock uncertainty           -0.025     5.249    
    ILOGIC_X0Y196        IDDR (Setup_iddr_C_D)       -0.003     5.246    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.246    
                         arrival time                          -4.869    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 rgmii_rd[2]
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rx_clk rise@0.000ns - system_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 2.348ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 9.266 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    AD15                                              0.000    -1.500 r  rgmii_rd[2] (IN)
                         net (fo=0)                   0.000    -1.500    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    AD15                 IBUF (Prop_ibuf_I_O)         0.673    -0.827 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.827    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X0Y169        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.675     0.848 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.848    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X0Y169        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.666    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.482     1.148 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.118     1.266    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y169        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.266    
                         clock uncertainty           -0.025     1.241    
    ILOGIC_X0Y169        IDDR (Setup_iddr_C_D)       -0.003     1.238    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.238    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 rgmii_rd[1]
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rx_clk fall@4.000ns - system_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.290ns  (logic 2.290ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 13.271 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    Y17                                               0.000     2.500 r  rgmii_rd[1] (IN)
                         net (fo=0)                   0.000     2.500    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    Y17                  IBUF (Prop_ibuf_I_O)         0.614     3.114 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.114    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X0Y162        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.675     4.790 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.790    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X0Y162        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
    AC14                                              0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     4.479 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.666    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.482     5.148 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.123     5.271    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y162        IDDR                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.271    
                         clock uncertainty           -0.025     5.246    
    ILOGIC_X0Y162        IDDR (Setup_iddr_C_D)       -0.003     5.243    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.243    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 rgmii_rd[0]
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rx_clk rise@0.000ns - system_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 2.289ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 9.275 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    W15                                               0.000    -1.500 r  rgmii_rd[0] (IN)
                         net (fo=0)                   0.000    -1.500    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.614    -0.886 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.886    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X0Y151        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.675     0.789 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.789    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X0Y151        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.666    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.482     1.148 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.127     1.275    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y151        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.275    
                         clock uncertainty           -0.025     1.250    
    ILOGIC_X0Y151        IDDR (Setup_iddr_C_D)       -0.003     1.247    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.247    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rx_clk rise@0.000ns - system_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 2.279ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 9.275 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    W16                                               0.000    -1.500 r  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000    -1.500    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    W16                  IBUF (Prop_ibuf_I_O)         0.603    -0.897 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.897    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X0Y152        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.675     0.779 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     0.779    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X0Y152        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         0.479     0.479 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.666    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.482     1.148 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.127     1.275    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y152        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000     1.275    
                         clock uncertainty           -0.025     1.250    
    ILOGIC_X0Y152        IDDR (Setup_iddr_C_D)       -0.003     1.247    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          1.247    
                         arrival time                          -0.779    
  -------------------------------------------------------------------
                         slack                                  0.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rx_clk rise@-8.000ns - system_gmii_to_rgmii_0_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.794ns  (logic 2.794ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    W16                                               0.000    -6.800 r  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000    -6.800    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    W16                  IBUF (Prop_ibuf_I_O)         1.350    -5.450 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.450    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X0Y152        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.443    -4.006 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -4.006    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X0Y152        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                     -8.000    -8.000 r  
    AC14                                              0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554    -6.446 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.092    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.140    -4.952 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.348    -4.604    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y152        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -4.604    
                         clock uncertainty            0.025    -4.579    
    ILOGIC_X0Y152        IDDR (Hold_iddr_C_D)         0.135    -4.444    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.444    
                         arrival time                          -4.006    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 rgmii_rd[0]
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rx_clk rise@-8.000ns - system_gmii_to_rgmii_0_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.804ns  (logic 2.804ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    W15                                               0.000    -6.800 r  rgmii_rd[0] (IN)
                         net (fo=0)                   0.000    -6.800    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.361    -5.439 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.439    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X0Y151        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.443    -3.996 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.996    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X0Y151        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                     -8.000    -8.000 r  
    AC14                                              0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554    -6.446 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.092    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.140    -4.952 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.348    -4.604    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y151        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.604    
                         clock uncertainty            0.025    -4.579    
    ILOGIC_X0Y151        IDDR (Hold_iddr_C_D)         0.135    -4.444    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.444    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 rgmii_rd[1]
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rx_clk rise@-8.000ns - system_gmii_to_rgmii_0_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.805ns  (logic 2.805ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.391ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    Y17                                               0.000    -6.800 r  rgmii_rd[1] (IN)
                         net (fo=0)                   0.000    -6.800    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    Y17                  IBUF (Prop_ibuf_I_O)         1.361    -5.439 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.439    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X0Y162        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.443    -3.995 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.995    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X0Y162        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk rise edge)
                                                     -8.000    -8.000 r  
    AC14                                              0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554    -6.446 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.092    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.140    -4.952 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.343    -4.609    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y162        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.609    
                         clock uncertainty            0.025    -4.584    
    ILOGIC_X0Y162        IDDR (Hold_iddr_C_D)         0.135    -4.449    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.449    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 rgmii_rd[2]
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rx_clk fall@-4.000ns - system_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 2.862ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 7.385 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    AD15                                              0.000    -2.800 r  rgmii_rd[2] (IN)
                         net (fo=0)                   0.000    -2.800    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    AD15                 IBUF (Prop_ibuf_I_O)         1.419    -1.381 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.381    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X0Y169        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.443     0.062 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.062    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X0Y169        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
    AC14                                              0.000    -4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -4.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554    -2.446 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -2.092    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.140    -0.952 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.337    -0.615    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y169        IDDR                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.615    
                         clock uncertainty            0.025    -0.590    
    ILOGIC_X0Y169        IDDR (Hold_iddr_C_D)         0.135    -0.455    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 rgmii_rd[3]
                            (input port clocked by system_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rx_clk fall@-4.000ns - system_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 2.883ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 7.395 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    AB12                                              0.000    -2.800 r  rgmii_rd[3] (IN)
                         net (fo=0)                   0.000    -2.800    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    AB12                 IBUF (Prop_ibuf_I_O)         1.440    -1.360 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.360    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X0Y196        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.443     0.083 r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.083    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X0Y196        IDDR                                         r  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
    AC14                                              0.000    -4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -4.000    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    AC14                 IBUF (Prop_ibuf_I_O)         1.554    -2.446 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -2.092    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.140    -0.952 f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.347    -0.605    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y196        IDDR                                         f  system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.605    
                         clock uncertainty            0.025    -0.580    
    ILOGIC_X0Y196        IDDR (Hold_iddr_C_D)         0.135    -0.445    system_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/system_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.528    





