$date
	Mon May 10 19:42:53 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module khalf_adder_tb $end
$var wire 1 ! c_out_tb $end
$var wire 1 " sum2_tb $end
$var wire 1 # sum1_tb $end
$var wire 1 $ c_out2_tb $end
$var wire 1 % c_out1_tb $end
$var reg 1 & a_tb $end
$var reg 1 ' b_tb $end
$var reg 1 ( c_tb $end
$scope module khalf_adder_1 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 % c_out $end
$var wire 1 # sum $end
$upscope $end
$scope module khalf_adder_2 $end
$var wire 1 # a $end
$var wire 1 ( b $end
$var wire 1 ( c $end
$var wire 1 $ c_out $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1"
1(
#10
1#
0(
1'
#15
1!
0"
1$
1(
#20
0!
1"
0$
0(
0'
1&
#25
1!
0"
1$
1(
#30
0$
0#
1%
0(
1'
#35
1"
1(
#80
