# Reading D:/Programas/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do SimAlu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Programas/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/JPBolivar/Desktop/Proyecto1/ALU {C:/Users/JPBolivar/Desktop/Proyecto1/ALU/alu_avr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:56 on Aug 25,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/JPBolivar/Desktop/Proyecto1/ALU" C:/Users/JPBolivar/Desktop/Proyecto1/ALU/alu_avr.v 
# -- Compiling module alu_avr
# 
# Top level modules:
# 	alu_avr
# End time: 21:16:57 on Aug 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.alu_avr
# vsim work.alu_avr 
# Start time: 21:17:28 on Aug 25,2017
# Loading work.alu_avr
do wave.do
# End time: 21:56:42 on Aug 25,2017, Elapsed time: 0:39:14
# Errors: 0, Warnings: 0
