//
// Generated by Bluespec Compiler, version 2017.07.A (build 1da80f1, 2017-07-21)
//
// On Tue Jan  8 14:40:02 EST 2019
//
//
// Ports:
// Name                         I/O  size props
// RDY_reset                      O     1
// RDY_set_verbosity              O     1 const
// v_from_masters_0_awready       O     1 reg
// v_from_masters_0_wready        O     1 reg
// v_from_masters_0_bvalid        O     1 reg
// v_from_masters_0_bresp         O     2 reg
// v_from_masters_0_arready       O     1 reg
// v_from_masters_0_rvalid        O     1 reg
// v_from_masters_0_rresp         O     2 reg
// v_from_masters_0_rdata         O    64 reg
// v_from_masters_1_awready       O     1 reg
// v_from_masters_1_wready        O     1 reg
// v_from_masters_1_bvalid        O     1 reg
// v_from_masters_1_bresp         O     2 reg
// v_from_masters_1_arready       O     1 reg
// v_from_masters_1_rvalid        O     1 reg
// v_from_masters_1_rresp         O     2 reg
// v_from_masters_1_rdata         O    64 reg
// v_from_masters_2_awready       O     1 reg
// v_from_masters_2_wready        O     1 reg
// v_from_masters_2_bvalid        O     1 reg
// v_from_masters_2_bresp         O     2 reg
// v_from_masters_2_arready       O     1 reg
// v_from_masters_2_rvalid        O     1 reg
// v_from_masters_2_rresp         O     2 reg
// v_from_masters_2_rdata         O    64 reg
// v_to_slaves_0_awvalid          O     1 reg
// v_to_slaves_0_awaddr           O    64 reg
// v_to_slaves_0_awprot           O     3 reg
// v_to_slaves_0_wvalid           O     1 reg
// v_to_slaves_0_wdata            O    64 reg
// v_to_slaves_0_wstrb            O     8 reg
// v_to_slaves_0_bready           O     1 reg
// v_to_slaves_0_arvalid          O     1 reg
// v_to_slaves_0_araddr           O    64 reg
// v_to_slaves_0_arprot           O     3 reg
// v_to_slaves_0_rready           O     1 reg
// v_to_slaves_1_awvalid          O     1 reg
// v_to_slaves_1_awaddr           O    64 reg
// v_to_slaves_1_awprot           O     3 reg
// v_to_slaves_1_wvalid           O     1 reg
// v_to_slaves_1_wdata            O    64 reg
// v_to_slaves_1_wstrb            O     8 reg
// v_to_slaves_1_bready           O     1 reg
// v_to_slaves_1_arvalid          O     1 reg
// v_to_slaves_1_araddr           O    64 reg
// v_to_slaves_1_arprot           O     3 reg
// v_to_slaves_1_rready           O     1 reg
// v_to_slaves_2_awvalid          O     1 reg
// v_to_slaves_2_awaddr           O    64 reg
// v_to_slaves_2_awprot           O     3 reg
// v_to_slaves_2_wvalid           O     1 reg
// v_to_slaves_2_wdata            O    64 reg
// v_to_slaves_2_wstrb            O     8 reg
// v_to_slaves_2_bready           O     1 reg
// v_to_slaves_2_arvalid          O     1 reg
// v_to_slaves_2_araddr           O    64 reg
// v_to_slaves_2_arprot           O     3 reg
// v_to_slaves_2_rready           O     1 reg
// v_to_slaves_3_awvalid          O     1 reg
// v_to_slaves_3_awaddr           O    64 reg
// v_to_slaves_3_awprot           O     3 reg
// v_to_slaves_3_wvalid           O     1 reg
// v_to_slaves_3_wdata            O    64 reg
// v_to_slaves_3_wstrb            O     8 reg
// v_to_slaves_3_bready           O     1 reg
// v_to_slaves_3_arvalid          O     1 reg
// v_to_slaves_3_araddr           O    64 reg
// v_to_slaves_3_arprot           O     3 reg
// v_to_slaves_3_rready           O     1 reg
// v_to_slaves_4_awvalid          O     1 reg
// v_to_slaves_4_awaddr           O    64 reg
// v_to_slaves_4_awprot           O     3 reg
// v_to_slaves_4_wvalid           O     1 reg
// v_to_slaves_4_wdata            O    64 reg
// v_to_slaves_4_wstrb            O     8 reg
// v_to_slaves_4_bready           O     1 reg
// v_to_slaves_4_arvalid          O     1 reg
// v_to_slaves_4_araddr           O    64 reg
// v_to_slaves_4_arprot           O     3 reg
// v_to_slaves_4_rready           O     1 reg
// CLK                            I     1 clock
// RST_N                          I     1 reset
// set_verbosity_verbosity        I     4 reg
// v_from_masters_0_awvalid       I     1
// v_from_masters_0_awaddr        I    64 reg
// v_from_masters_0_awprot        I     3 reg
// v_from_masters_0_wvalid        I     1
// v_from_masters_0_wdata         I    64 reg
// v_from_masters_0_wstrb         I     8 reg
// v_from_masters_0_bready        I     1
// v_from_masters_0_arvalid       I     1
// v_from_masters_0_araddr        I    64 reg
// v_from_masters_0_arprot        I     3 reg
// v_from_masters_0_rready        I     1
// v_from_masters_1_awvalid       I     1
// v_from_masters_1_awaddr        I    64 reg
// v_from_masters_1_awprot        I     3 reg
// v_from_masters_1_wvalid        I     1
// v_from_masters_1_wdata         I    64 reg
// v_from_masters_1_wstrb         I     8 reg
// v_from_masters_1_bready        I     1
// v_from_masters_1_arvalid       I     1
// v_from_masters_1_araddr        I    64 reg
// v_from_masters_1_arprot        I     3 reg
// v_from_masters_1_rready        I     1
// v_from_masters_2_awvalid       I     1
// v_from_masters_2_awaddr        I    64 reg
// v_from_masters_2_awprot        I     3 reg
// v_from_masters_2_wvalid        I     1
// v_from_masters_2_wdata         I    64 reg
// v_from_masters_2_wstrb         I     8 reg
// v_from_masters_2_bready        I     1
// v_from_masters_2_arvalid       I     1
// v_from_masters_2_araddr        I    64 reg
// v_from_masters_2_arprot        I     3 reg
// v_from_masters_2_rready        I     1
// v_to_slaves_0_awready          I     1
// v_to_slaves_0_wready           I     1
// v_to_slaves_0_bvalid           I     1
// v_to_slaves_0_bresp            I     2 reg
// v_to_slaves_0_arready          I     1
// v_to_slaves_0_rvalid           I     1
// v_to_slaves_0_rresp            I     2 reg
// v_to_slaves_0_rdata            I    64 reg
// v_to_slaves_1_awready          I     1
// v_to_slaves_1_wready           I     1
// v_to_slaves_1_bvalid           I     1
// v_to_slaves_1_bresp            I     2 reg
// v_to_slaves_1_arready          I     1
// v_to_slaves_1_rvalid           I     1
// v_to_slaves_1_rresp            I     2 reg
// v_to_slaves_1_rdata            I    64 reg
// v_to_slaves_2_awready          I     1
// v_to_slaves_2_wready           I     1
// v_to_slaves_2_bvalid           I     1
// v_to_slaves_2_bresp            I     2 reg
// v_to_slaves_2_arready          I     1
// v_to_slaves_2_rvalid           I     1
// v_to_slaves_2_rresp            I     2 reg
// v_to_slaves_2_rdata            I    64 reg
// v_to_slaves_3_awready          I     1
// v_to_slaves_3_wready           I     1
// v_to_slaves_3_bvalid           I     1
// v_to_slaves_3_bresp            I     2 reg
// v_to_slaves_3_arready          I     1
// v_to_slaves_3_rvalid           I     1
// v_to_slaves_3_rresp            I     2 reg
// v_to_slaves_3_rdata            I    64 reg
// v_to_slaves_4_awready          I     1
// v_to_slaves_4_wready           I     1
// v_to_slaves_4_bvalid           I     1
// v_to_slaves_4_bresp            I     2 reg
// v_to_slaves_4_arready          I     1
// v_to_slaves_4_rvalid           I     1
// v_to_slaves_4_rresp            I     2 reg
// v_to_slaves_4_rdata            I    64 reg
// EN_reset                       I     1
// EN_set_verbosity               I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkFabric(CLK,
		RST_N,

		EN_reset,
		RDY_reset,

		set_verbosity_verbosity,
		EN_set_verbosity,
		RDY_set_verbosity,

		v_from_masters_0_awvalid,
		v_from_masters_0_awaddr,
		v_from_masters_0_awprot,

		v_from_masters_0_awready,

		v_from_masters_0_wvalid,
		v_from_masters_0_wdata,
		v_from_masters_0_wstrb,

		v_from_masters_0_wready,

		v_from_masters_0_bvalid,

		v_from_masters_0_bresp,

		v_from_masters_0_bready,

		v_from_masters_0_arvalid,
		v_from_masters_0_araddr,
		v_from_masters_0_arprot,

		v_from_masters_0_arready,

		v_from_masters_0_rvalid,

		v_from_masters_0_rresp,

		v_from_masters_0_rdata,

		v_from_masters_0_rready,

		v_from_masters_1_awvalid,
		v_from_masters_1_awaddr,
		v_from_masters_1_awprot,

		v_from_masters_1_awready,

		v_from_masters_1_wvalid,
		v_from_masters_1_wdata,
		v_from_masters_1_wstrb,

		v_from_masters_1_wready,

		v_from_masters_1_bvalid,

		v_from_masters_1_bresp,

		v_from_masters_1_bready,

		v_from_masters_1_arvalid,
		v_from_masters_1_araddr,
		v_from_masters_1_arprot,

		v_from_masters_1_arready,

		v_from_masters_1_rvalid,

		v_from_masters_1_rresp,

		v_from_masters_1_rdata,

		v_from_masters_1_rready,

		v_from_masters_2_awvalid,
		v_from_masters_2_awaddr,
		v_from_masters_2_awprot,

		v_from_masters_2_awready,

		v_from_masters_2_wvalid,
		v_from_masters_2_wdata,
		v_from_masters_2_wstrb,

		v_from_masters_2_wready,

		v_from_masters_2_bvalid,

		v_from_masters_2_bresp,

		v_from_masters_2_bready,

		v_from_masters_2_arvalid,
		v_from_masters_2_araddr,
		v_from_masters_2_arprot,

		v_from_masters_2_arready,

		v_from_masters_2_rvalid,

		v_from_masters_2_rresp,

		v_from_masters_2_rdata,

		v_from_masters_2_rready,

		v_to_slaves_0_awvalid,

		v_to_slaves_0_awaddr,

		v_to_slaves_0_awprot,

		v_to_slaves_0_awready,

		v_to_slaves_0_wvalid,

		v_to_slaves_0_wdata,

		v_to_slaves_0_wstrb,

		v_to_slaves_0_wready,

		v_to_slaves_0_bvalid,
		v_to_slaves_0_bresp,

		v_to_slaves_0_bready,

		v_to_slaves_0_arvalid,

		v_to_slaves_0_araddr,

		v_to_slaves_0_arprot,

		v_to_slaves_0_arready,

		v_to_slaves_0_rvalid,
		v_to_slaves_0_rresp,
		v_to_slaves_0_rdata,

		v_to_slaves_0_rready,

		v_to_slaves_1_awvalid,

		v_to_slaves_1_awaddr,

		v_to_slaves_1_awprot,

		v_to_slaves_1_awready,

		v_to_slaves_1_wvalid,

		v_to_slaves_1_wdata,

		v_to_slaves_1_wstrb,

		v_to_slaves_1_wready,

		v_to_slaves_1_bvalid,
		v_to_slaves_1_bresp,

		v_to_slaves_1_bready,

		v_to_slaves_1_arvalid,

		v_to_slaves_1_araddr,

		v_to_slaves_1_arprot,

		v_to_slaves_1_arready,

		v_to_slaves_1_rvalid,
		v_to_slaves_1_rresp,
		v_to_slaves_1_rdata,

		v_to_slaves_1_rready,

		v_to_slaves_2_awvalid,

		v_to_slaves_2_awaddr,

		v_to_slaves_2_awprot,

		v_to_slaves_2_awready,

		v_to_slaves_2_wvalid,

		v_to_slaves_2_wdata,

		v_to_slaves_2_wstrb,

		v_to_slaves_2_wready,

		v_to_slaves_2_bvalid,
		v_to_slaves_2_bresp,

		v_to_slaves_2_bready,

		v_to_slaves_2_arvalid,

		v_to_slaves_2_araddr,

		v_to_slaves_2_arprot,

		v_to_slaves_2_arready,

		v_to_slaves_2_rvalid,
		v_to_slaves_2_rresp,
		v_to_slaves_2_rdata,

		v_to_slaves_2_rready,

		v_to_slaves_3_awvalid,

		v_to_slaves_3_awaddr,

		v_to_slaves_3_awprot,

		v_to_slaves_3_awready,

		v_to_slaves_3_wvalid,

		v_to_slaves_3_wdata,

		v_to_slaves_3_wstrb,

		v_to_slaves_3_wready,

		v_to_slaves_3_bvalid,
		v_to_slaves_3_bresp,

		v_to_slaves_3_bready,

		v_to_slaves_3_arvalid,

		v_to_slaves_3_araddr,

		v_to_slaves_3_arprot,

		v_to_slaves_3_arready,

		v_to_slaves_3_rvalid,
		v_to_slaves_3_rresp,
		v_to_slaves_3_rdata,

		v_to_slaves_3_rready,

		v_to_slaves_4_awvalid,

		v_to_slaves_4_awaddr,

		v_to_slaves_4_awprot,

		v_to_slaves_4_awready,

		v_to_slaves_4_wvalid,

		v_to_slaves_4_wdata,

		v_to_slaves_4_wstrb,

		v_to_slaves_4_wready,

		v_to_slaves_4_bvalid,
		v_to_slaves_4_bresp,

		v_to_slaves_4_bready,

		v_to_slaves_4_arvalid,

		v_to_slaves_4_araddr,

		v_to_slaves_4_arprot,

		v_to_slaves_4_arready,

		v_to_slaves_4_rvalid,
		v_to_slaves_4_rresp,
		v_to_slaves_4_rdata,

		v_to_slaves_4_rready);
  input  CLK;
  input  RST_N;

  // action method reset
  input  EN_reset;
  output RDY_reset;

  // action method set_verbosity
  input  [3 : 0] set_verbosity_verbosity;
  input  EN_set_verbosity;
  output RDY_set_verbosity;

  // action method v_from_masters_0_m_awvalid
  input  v_from_masters_0_awvalid;
  input  [63 : 0] v_from_masters_0_awaddr;
  input  [2 : 0] v_from_masters_0_awprot;

  // value method v_from_masters_0_m_awready
  output v_from_masters_0_awready;

  // action method v_from_masters_0_m_wvalid
  input  v_from_masters_0_wvalid;
  input  [63 : 0] v_from_masters_0_wdata;
  input  [7 : 0] v_from_masters_0_wstrb;

  // value method v_from_masters_0_m_wready
  output v_from_masters_0_wready;

  // value method v_from_masters_0_m_bvalid
  output v_from_masters_0_bvalid;

  // value method v_from_masters_0_m_bresp
  output [1 : 0] v_from_masters_0_bresp;

  // value method v_from_masters_0_m_buser

  // action method v_from_masters_0_m_bready
  input  v_from_masters_0_bready;

  // action method v_from_masters_0_m_arvalid
  input  v_from_masters_0_arvalid;
  input  [63 : 0] v_from_masters_0_araddr;
  input  [2 : 0] v_from_masters_0_arprot;

  // value method v_from_masters_0_m_arready
  output v_from_masters_0_arready;

  // value method v_from_masters_0_m_rvalid
  output v_from_masters_0_rvalid;

  // value method v_from_masters_0_m_rresp
  output [1 : 0] v_from_masters_0_rresp;

  // value method v_from_masters_0_m_rdata
  output [63 : 0] v_from_masters_0_rdata;

  // value method v_from_masters_0_m_ruser

  // action method v_from_masters_0_m_rready
  input  v_from_masters_0_rready;

  // action method v_from_masters_1_m_awvalid
  input  v_from_masters_1_awvalid;
  input  [63 : 0] v_from_masters_1_awaddr;
  input  [2 : 0] v_from_masters_1_awprot;

  // value method v_from_masters_1_m_awready
  output v_from_masters_1_awready;

  // action method v_from_masters_1_m_wvalid
  input  v_from_masters_1_wvalid;
  input  [63 : 0] v_from_masters_1_wdata;
  input  [7 : 0] v_from_masters_1_wstrb;

  // value method v_from_masters_1_m_wready
  output v_from_masters_1_wready;

  // value method v_from_masters_1_m_bvalid
  output v_from_masters_1_bvalid;

  // value method v_from_masters_1_m_bresp
  output [1 : 0] v_from_masters_1_bresp;

  // value method v_from_masters_1_m_buser

  // action method v_from_masters_1_m_bready
  input  v_from_masters_1_bready;

  // action method v_from_masters_1_m_arvalid
  input  v_from_masters_1_arvalid;
  input  [63 : 0] v_from_masters_1_araddr;
  input  [2 : 0] v_from_masters_1_arprot;

  // value method v_from_masters_1_m_arready
  output v_from_masters_1_arready;

  // value method v_from_masters_1_m_rvalid
  output v_from_masters_1_rvalid;

  // value method v_from_masters_1_m_rresp
  output [1 : 0] v_from_masters_1_rresp;

  // value method v_from_masters_1_m_rdata
  output [63 : 0] v_from_masters_1_rdata;

  // value method v_from_masters_1_m_ruser

  // action method v_from_masters_1_m_rready
  input  v_from_masters_1_rready;

  // action method v_from_masters_2_m_awvalid
  input  v_from_masters_2_awvalid;
  input  [63 : 0] v_from_masters_2_awaddr;
  input  [2 : 0] v_from_masters_2_awprot;

  // value method v_from_masters_2_m_awready
  output v_from_masters_2_awready;

  // action method v_from_masters_2_m_wvalid
  input  v_from_masters_2_wvalid;
  input  [63 : 0] v_from_masters_2_wdata;
  input  [7 : 0] v_from_masters_2_wstrb;

  // value method v_from_masters_2_m_wready
  output v_from_masters_2_wready;

  // value method v_from_masters_2_m_bvalid
  output v_from_masters_2_bvalid;

  // value method v_from_masters_2_m_bresp
  output [1 : 0] v_from_masters_2_bresp;

  // value method v_from_masters_2_m_buser

  // action method v_from_masters_2_m_bready
  input  v_from_masters_2_bready;

  // action method v_from_masters_2_m_arvalid
  input  v_from_masters_2_arvalid;
  input  [63 : 0] v_from_masters_2_araddr;
  input  [2 : 0] v_from_masters_2_arprot;

  // value method v_from_masters_2_m_arready
  output v_from_masters_2_arready;

  // value method v_from_masters_2_m_rvalid
  output v_from_masters_2_rvalid;

  // value method v_from_masters_2_m_rresp
  output [1 : 0] v_from_masters_2_rresp;

  // value method v_from_masters_2_m_rdata
  output [63 : 0] v_from_masters_2_rdata;

  // value method v_from_masters_2_m_ruser

  // action method v_from_masters_2_m_rready
  input  v_from_masters_2_rready;

  // value method v_to_slaves_0_m_awvalid
  output v_to_slaves_0_awvalid;

  // value method v_to_slaves_0_m_awaddr
  output [63 : 0] v_to_slaves_0_awaddr;

  // value method v_to_slaves_0_m_awprot
  output [2 : 0] v_to_slaves_0_awprot;

  // value method v_to_slaves_0_m_awuser

  // action method v_to_slaves_0_m_awready
  input  v_to_slaves_0_awready;

  // value method v_to_slaves_0_m_wvalid
  output v_to_slaves_0_wvalid;

  // value method v_to_slaves_0_m_wdata
  output [63 : 0] v_to_slaves_0_wdata;

  // value method v_to_slaves_0_m_wstrb
  output [7 : 0] v_to_slaves_0_wstrb;

  // action method v_to_slaves_0_m_wready
  input  v_to_slaves_0_wready;

  // action method v_to_slaves_0_m_bvalid
  input  v_to_slaves_0_bvalid;
  input  [1 : 0] v_to_slaves_0_bresp;

  // value method v_to_slaves_0_m_bready
  output v_to_slaves_0_bready;

  // value method v_to_slaves_0_m_arvalid
  output v_to_slaves_0_arvalid;

  // value method v_to_slaves_0_m_araddr
  output [63 : 0] v_to_slaves_0_araddr;

  // value method v_to_slaves_0_m_arprot
  output [2 : 0] v_to_slaves_0_arprot;

  // value method v_to_slaves_0_m_aruser

  // action method v_to_slaves_0_m_arready
  input  v_to_slaves_0_arready;

  // action method v_to_slaves_0_m_rvalid
  input  v_to_slaves_0_rvalid;
  input  [1 : 0] v_to_slaves_0_rresp;
  input  [63 : 0] v_to_slaves_0_rdata;

  // value method v_to_slaves_0_m_rready
  output v_to_slaves_0_rready;

  // value method v_to_slaves_1_m_awvalid
  output v_to_slaves_1_awvalid;

  // value method v_to_slaves_1_m_awaddr
  output [63 : 0] v_to_slaves_1_awaddr;

  // value method v_to_slaves_1_m_awprot
  output [2 : 0] v_to_slaves_1_awprot;

  // value method v_to_slaves_1_m_awuser

  // action method v_to_slaves_1_m_awready
  input  v_to_slaves_1_awready;

  // value method v_to_slaves_1_m_wvalid
  output v_to_slaves_1_wvalid;

  // value method v_to_slaves_1_m_wdata
  output [63 : 0] v_to_slaves_1_wdata;

  // value method v_to_slaves_1_m_wstrb
  output [7 : 0] v_to_slaves_1_wstrb;

  // action method v_to_slaves_1_m_wready
  input  v_to_slaves_1_wready;

  // action method v_to_slaves_1_m_bvalid
  input  v_to_slaves_1_bvalid;
  input  [1 : 0] v_to_slaves_1_bresp;

  // value method v_to_slaves_1_m_bready
  output v_to_slaves_1_bready;

  // value method v_to_slaves_1_m_arvalid
  output v_to_slaves_1_arvalid;

  // value method v_to_slaves_1_m_araddr
  output [63 : 0] v_to_slaves_1_araddr;

  // value method v_to_slaves_1_m_arprot
  output [2 : 0] v_to_slaves_1_arprot;

  // value method v_to_slaves_1_m_aruser

  // action method v_to_slaves_1_m_arready
  input  v_to_slaves_1_arready;

  // action method v_to_slaves_1_m_rvalid
  input  v_to_slaves_1_rvalid;
  input  [1 : 0] v_to_slaves_1_rresp;
  input  [63 : 0] v_to_slaves_1_rdata;

  // value method v_to_slaves_1_m_rready
  output v_to_slaves_1_rready;

  // value method v_to_slaves_2_m_awvalid
  output v_to_slaves_2_awvalid;

  // value method v_to_slaves_2_m_awaddr
  output [63 : 0] v_to_slaves_2_awaddr;

  // value method v_to_slaves_2_m_awprot
  output [2 : 0] v_to_slaves_2_awprot;

  // value method v_to_slaves_2_m_awuser

  // action method v_to_slaves_2_m_awready
  input  v_to_slaves_2_awready;

  // value method v_to_slaves_2_m_wvalid
  output v_to_slaves_2_wvalid;

  // value method v_to_slaves_2_m_wdata
  output [63 : 0] v_to_slaves_2_wdata;

  // value method v_to_slaves_2_m_wstrb
  output [7 : 0] v_to_slaves_2_wstrb;

  // action method v_to_slaves_2_m_wready
  input  v_to_slaves_2_wready;

  // action method v_to_slaves_2_m_bvalid
  input  v_to_slaves_2_bvalid;
  input  [1 : 0] v_to_slaves_2_bresp;

  // value method v_to_slaves_2_m_bready
  output v_to_slaves_2_bready;

  // value method v_to_slaves_2_m_arvalid
  output v_to_slaves_2_arvalid;

  // value method v_to_slaves_2_m_araddr
  output [63 : 0] v_to_slaves_2_araddr;

  // value method v_to_slaves_2_m_arprot
  output [2 : 0] v_to_slaves_2_arprot;

  // value method v_to_slaves_2_m_aruser

  // action method v_to_slaves_2_m_arready
  input  v_to_slaves_2_arready;

  // action method v_to_slaves_2_m_rvalid
  input  v_to_slaves_2_rvalid;
  input  [1 : 0] v_to_slaves_2_rresp;
  input  [63 : 0] v_to_slaves_2_rdata;

  // value method v_to_slaves_2_m_rready
  output v_to_slaves_2_rready;

  // value method v_to_slaves_3_m_awvalid
  output v_to_slaves_3_awvalid;

  // value method v_to_slaves_3_m_awaddr
  output [63 : 0] v_to_slaves_3_awaddr;

  // value method v_to_slaves_3_m_awprot
  output [2 : 0] v_to_slaves_3_awprot;

  // value method v_to_slaves_3_m_awuser

  // action method v_to_slaves_3_m_awready
  input  v_to_slaves_3_awready;

  // value method v_to_slaves_3_m_wvalid
  output v_to_slaves_3_wvalid;

  // value method v_to_slaves_3_m_wdata
  output [63 : 0] v_to_slaves_3_wdata;

  // value method v_to_slaves_3_m_wstrb
  output [7 : 0] v_to_slaves_3_wstrb;

  // action method v_to_slaves_3_m_wready
  input  v_to_slaves_3_wready;

  // action method v_to_slaves_3_m_bvalid
  input  v_to_slaves_3_bvalid;
  input  [1 : 0] v_to_slaves_3_bresp;

  // value method v_to_slaves_3_m_bready
  output v_to_slaves_3_bready;

  // value method v_to_slaves_3_m_arvalid
  output v_to_slaves_3_arvalid;

  // value method v_to_slaves_3_m_araddr
  output [63 : 0] v_to_slaves_3_araddr;

  // value method v_to_slaves_3_m_arprot
  output [2 : 0] v_to_slaves_3_arprot;

  // value method v_to_slaves_3_m_aruser

  // action method v_to_slaves_3_m_arready
  input  v_to_slaves_3_arready;

  // action method v_to_slaves_3_m_rvalid
  input  v_to_slaves_3_rvalid;
  input  [1 : 0] v_to_slaves_3_rresp;
  input  [63 : 0] v_to_slaves_3_rdata;

  // value method v_to_slaves_3_m_rready
  output v_to_slaves_3_rready;

  // value method v_to_slaves_4_m_awvalid
  output v_to_slaves_4_awvalid;

  // value method v_to_slaves_4_m_awaddr
  output [63 : 0] v_to_slaves_4_awaddr;

  // value method v_to_slaves_4_m_awprot
  output [2 : 0] v_to_slaves_4_awprot;

  // value method v_to_slaves_4_m_awuser

  // action method v_to_slaves_4_m_awready
  input  v_to_slaves_4_awready;

  // value method v_to_slaves_4_m_wvalid
  output v_to_slaves_4_wvalid;

  // value method v_to_slaves_4_m_wdata
  output [63 : 0] v_to_slaves_4_wdata;

  // value method v_to_slaves_4_m_wstrb
  output [7 : 0] v_to_slaves_4_wstrb;

  // action method v_to_slaves_4_m_wready
  input  v_to_slaves_4_wready;

  // action method v_to_slaves_4_m_bvalid
  input  v_to_slaves_4_bvalid;
  input  [1 : 0] v_to_slaves_4_bresp;

  // value method v_to_slaves_4_m_bready
  output v_to_slaves_4_bready;

  // value method v_to_slaves_4_m_arvalid
  output v_to_slaves_4_arvalid;

  // value method v_to_slaves_4_m_araddr
  output [63 : 0] v_to_slaves_4_araddr;

  // value method v_to_slaves_4_m_arprot
  output [2 : 0] v_to_slaves_4_arprot;

  // value method v_to_slaves_4_m_aruser

  // action method v_to_slaves_4_m_arready
  input  v_to_slaves_4_arready;

  // action method v_to_slaves_4_m_rvalid
  input  v_to_slaves_4_rvalid;
  input  [1 : 0] v_to_slaves_4_rresp;
  input  [63 : 0] v_to_slaves_4_rdata;

  // value method v_to_slaves_4_m_rready
  output v_to_slaves_4_rready;

  // signals for module outputs
  wire [63 : 0] v_from_masters_0_rdata,
		v_from_masters_1_rdata,
		v_from_masters_2_rdata,
		v_to_slaves_0_araddr,
		v_to_slaves_0_awaddr,
		v_to_slaves_0_wdata,
		v_to_slaves_1_araddr,
		v_to_slaves_1_awaddr,
		v_to_slaves_1_wdata,
		v_to_slaves_2_araddr,
		v_to_slaves_2_awaddr,
		v_to_slaves_2_wdata,
		v_to_slaves_3_araddr,
		v_to_slaves_3_awaddr,
		v_to_slaves_3_wdata,
		v_to_slaves_4_araddr,
		v_to_slaves_4_awaddr,
		v_to_slaves_4_wdata;
  wire [7 : 0] v_to_slaves_0_wstrb,
	       v_to_slaves_1_wstrb,
	       v_to_slaves_2_wstrb,
	       v_to_slaves_3_wstrb,
	       v_to_slaves_4_wstrb;
  wire [2 : 0] v_to_slaves_0_arprot,
	       v_to_slaves_0_awprot,
	       v_to_slaves_1_arprot,
	       v_to_slaves_1_awprot,
	       v_to_slaves_2_arprot,
	       v_to_slaves_2_awprot,
	       v_to_slaves_3_arprot,
	       v_to_slaves_3_awprot,
	       v_to_slaves_4_arprot,
	       v_to_slaves_4_awprot;
  wire [1 : 0] v_from_masters_0_bresp,
	       v_from_masters_0_rresp,
	       v_from_masters_1_bresp,
	       v_from_masters_1_rresp,
	       v_from_masters_2_bresp,
	       v_from_masters_2_rresp;
  wire RDY_reset,
       RDY_set_verbosity,
       v_from_masters_0_arready,
       v_from_masters_0_awready,
       v_from_masters_0_bvalid,
       v_from_masters_0_rvalid,
       v_from_masters_0_wready,
       v_from_masters_1_arready,
       v_from_masters_1_awready,
       v_from_masters_1_bvalid,
       v_from_masters_1_rvalid,
       v_from_masters_1_wready,
       v_from_masters_2_arready,
       v_from_masters_2_awready,
       v_from_masters_2_bvalid,
       v_from_masters_2_rvalid,
       v_from_masters_2_wready,
       v_to_slaves_0_arvalid,
       v_to_slaves_0_awvalid,
       v_to_slaves_0_bready,
       v_to_slaves_0_rready,
       v_to_slaves_0_wvalid,
       v_to_slaves_1_arvalid,
       v_to_slaves_1_awvalid,
       v_to_slaves_1_bready,
       v_to_slaves_1_rready,
       v_to_slaves_1_wvalid,
       v_to_slaves_2_arvalid,
       v_to_slaves_2_awvalid,
       v_to_slaves_2_bready,
       v_to_slaves_2_rready,
       v_to_slaves_2_wvalid,
       v_to_slaves_3_arvalid,
       v_to_slaves_3_awvalid,
       v_to_slaves_3_bready,
       v_to_slaves_3_rready,
       v_to_slaves_3_wvalid,
       v_to_slaves_4_arvalid,
       v_to_slaves_4_awvalid,
       v_to_slaves_4_bready,
       v_to_slaves_4_rready,
       v_to_slaves_4_wvalid;

  // register fabric_cfg_verbosity
  reg [3 : 0] fabric_cfg_verbosity;
  wire [3 : 0] fabric_cfg_verbosity$D_IN;
  wire fabric_cfg_verbosity$EN;

  // register fabric_rg_reset
  reg fabric_rg_reset;
  wire fabric_rg_reset$D_IN, fabric_rg_reset$EN;

  // ports of submodule fabric_v_f_rd_err_user_0
  wire fabric_v_f_rd_err_user_0$CLR,
       fabric_v_f_rd_err_user_0$DEQ,
       fabric_v_f_rd_err_user_0$EMPTY_N,
       fabric_v_f_rd_err_user_0$ENQ,
       fabric_v_f_rd_err_user_0$FULL_N;

  // ports of submodule fabric_v_f_rd_err_user_1
  wire fabric_v_f_rd_err_user_1$CLR,
       fabric_v_f_rd_err_user_1$DEQ,
       fabric_v_f_rd_err_user_1$EMPTY_N,
       fabric_v_f_rd_err_user_1$ENQ,
       fabric_v_f_rd_err_user_1$FULL_N;

  // ports of submodule fabric_v_f_rd_err_user_2
  wire fabric_v_f_rd_err_user_2$CLR,
       fabric_v_f_rd_err_user_2$DEQ,
       fabric_v_f_rd_err_user_2$EMPTY_N,
       fabric_v_f_rd_err_user_2$ENQ,
       fabric_v_f_rd_err_user_2$FULL_N;

  // ports of submodule fabric_v_f_rd_mis_0
  reg [1 : 0] fabric_v_f_rd_mis_0$D_IN;
  wire [1 : 0] fabric_v_f_rd_mis_0$D_OUT;
  wire fabric_v_f_rd_mis_0$CLR,
       fabric_v_f_rd_mis_0$DEQ,
       fabric_v_f_rd_mis_0$EMPTY_N,
       fabric_v_f_rd_mis_0$ENQ,
       fabric_v_f_rd_mis_0$FULL_N;

  // ports of submodule fabric_v_f_rd_mis_1
  reg [1 : 0] fabric_v_f_rd_mis_1$D_IN;
  wire [1 : 0] fabric_v_f_rd_mis_1$D_OUT;
  wire fabric_v_f_rd_mis_1$CLR,
       fabric_v_f_rd_mis_1$DEQ,
       fabric_v_f_rd_mis_1$EMPTY_N,
       fabric_v_f_rd_mis_1$ENQ,
       fabric_v_f_rd_mis_1$FULL_N;

  // ports of submodule fabric_v_f_rd_mis_2
  reg [1 : 0] fabric_v_f_rd_mis_2$D_IN;
  wire [1 : 0] fabric_v_f_rd_mis_2$D_OUT;
  wire fabric_v_f_rd_mis_2$CLR,
       fabric_v_f_rd_mis_2$DEQ,
       fabric_v_f_rd_mis_2$EMPTY_N,
       fabric_v_f_rd_mis_2$ENQ,
       fabric_v_f_rd_mis_2$FULL_N;

  // ports of submodule fabric_v_f_rd_mis_3
  reg [1 : 0] fabric_v_f_rd_mis_3$D_IN;
  wire [1 : 0] fabric_v_f_rd_mis_3$D_OUT;
  wire fabric_v_f_rd_mis_3$CLR,
       fabric_v_f_rd_mis_3$DEQ,
       fabric_v_f_rd_mis_3$EMPTY_N,
       fabric_v_f_rd_mis_3$ENQ,
       fabric_v_f_rd_mis_3$FULL_N;

  // ports of submodule fabric_v_f_rd_mis_4
  reg [1 : 0] fabric_v_f_rd_mis_4$D_IN;
  wire [1 : 0] fabric_v_f_rd_mis_4$D_OUT;
  wire fabric_v_f_rd_mis_4$CLR,
       fabric_v_f_rd_mis_4$DEQ,
       fabric_v_f_rd_mis_4$EMPTY_N,
       fabric_v_f_rd_mis_4$ENQ,
       fabric_v_f_rd_mis_4$FULL_N;

  // ports of submodule fabric_v_f_rd_sjs_0
  reg [2 : 0] fabric_v_f_rd_sjs_0$D_IN;
  wire [2 : 0] fabric_v_f_rd_sjs_0$D_OUT;
  wire fabric_v_f_rd_sjs_0$CLR,
       fabric_v_f_rd_sjs_0$DEQ,
       fabric_v_f_rd_sjs_0$EMPTY_N,
       fabric_v_f_rd_sjs_0$ENQ,
       fabric_v_f_rd_sjs_0$FULL_N;

  // ports of submodule fabric_v_f_rd_sjs_1
  reg [2 : 0] fabric_v_f_rd_sjs_1$D_IN;
  wire [2 : 0] fabric_v_f_rd_sjs_1$D_OUT;
  wire fabric_v_f_rd_sjs_1$CLR,
       fabric_v_f_rd_sjs_1$DEQ,
       fabric_v_f_rd_sjs_1$EMPTY_N,
       fabric_v_f_rd_sjs_1$ENQ,
       fabric_v_f_rd_sjs_1$FULL_N;

  // ports of submodule fabric_v_f_rd_sjs_2
  reg [2 : 0] fabric_v_f_rd_sjs_2$D_IN;
  wire [2 : 0] fabric_v_f_rd_sjs_2$D_OUT;
  wire fabric_v_f_rd_sjs_2$CLR,
       fabric_v_f_rd_sjs_2$DEQ,
       fabric_v_f_rd_sjs_2$EMPTY_N,
       fabric_v_f_rd_sjs_2$ENQ,
       fabric_v_f_rd_sjs_2$FULL_N;

  // ports of submodule fabric_v_f_wr_err_user_0
  wire fabric_v_f_wr_err_user_0$CLR,
       fabric_v_f_wr_err_user_0$DEQ,
       fabric_v_f_wr_err_user_0$EMPTY_N,
       fabric_v_f_wr_err_user_0$ENQ,
       fabric_v_f_wr_err_user_0$FULL_N;

  // ports of submodule fabric_v_f_wr_err_user_1
  wire fabric_v_f_wr_err_user_1$CLR,
       fabric_v_f_wr_err_user_1$DEQ,
       fabric_v_f_wr_err_user_1$EMPTY_N,
       fabric_v_f_wr_err_user_1$ENQ,
       fabric_v_f_wr_err_user_1$FULL_N;

  // ports of submodule fabric_v_f_wr_err_user_2
  wire fabric_v_f_wr_err_user_2$CLR,
       fabric_v_f_wr_err_user_2$DEQ,
       fabric_v_f_wr_err_user_2$EMPTY_N,
       fabric_v_f_wr_err_user_2$ENQ,
       fabric_v_f_wr_err_user_2$FULL_N;

  // ports of submodule fabric_v_f_wr_mis_0
  reg [1 : 0] fabric_v_f_wr_mis_0$D_IN;
  wire [1 : 0] fabric_v_f_wr_mis_0$D_OUT;
  wire fabric_v_f_wr_mis_0$CLR,
       fabric_v_f_wr_mis_0$DEQ,
       fabric_v_f_wr_mis_0$EMPTY_N,
       fabric_v_f_wr_mis_0$ENQ,
       fabric_v_f_wr_mis_0$FULL_N;

  // ports of submodule fabric_v_f_wr_mis_1
  reg [1 : 0] fabric_v_f_wr_mis_1$D_IN;
  wire [1 : 0] fabric_v_f_wr_mis_1$D_OUT;
  wire fabric_v_f_wr_mis_1$CLR,
       fabric_v_f_wr_mis_1$DEQ,
       fabric_v_f_wr_mis_1$EMPTY_N,
       fabric_v_f_wr_mis_1$ENQ,
       fabric_v_f_wr_mis_1$FULL_N;

  // ports of submodule fabric_v_f_wr_mis_2
  reg [1 : 0] fabric_v_f_wr_mis_2$D_IN;
  wire [1 : 0] fabric_v_f_wr_mis_2$D_OUT;
  wire fabric_v_f_wr_mis_2$CLR,
       fabric_v_f_wr_mis_2$DEQ,
       fabric_v_f_wr_mis_2$EMPTY_N,
       fabric_v_f_wr_mis_2$ENQ,
       fabric_v_f_wr_mis_2$FULL_N;

  // ports of submodule fabric_v_f_wr_mis_3
  reg [1 : 0] fabric_v_f_wr_mis_3$D_IN;
  wire [1 : 0] fabric_v_f_wr_mis_3$D_OUT;
  wire fabric_v_f_wr_mis_3$CLR,
       fabric_v_f_wr_mis_3$DEQ,
       fabric_v_f_wr_mis_3$EMPTY_N,
       fabric_v_f_wr_mis_3$ENQ,
       fabric_v_f_wr_mis_3$FULL_N;

  // ports of submodule fabric_v_f_wr_mis_4
  reg [1 : 0] fabric_v_f_wr_mis_4$D_IN;
  wire [1 : 0] fabric_v_f_wr_mis_4$D_OUT;
  wire fabric_v_f_wr_mis_4$CLR,
       fabric_v_f_wr_mis_4$DEQ,
       fabric_v_f_wr_mis_4$EMPTY_N,
       fabric_v_f_wr_mis_4$ENQ,
       fabric_v_f_wr_mis_4$FULL_N;

  // ports of submodule fabric_v_f_wr_sjs_0
  reg [2 : 0] fabric_v_f_wr_sjs_0$D_IN;
  wire [2 : 0] fabric_v_f_wr_sjs_0$D_OUT;
  wire fabric_v_f_wr_sjs_0$CLR,
       fabric_v_f_wr_sjs_0$DEQ,
       fabric_v_f_wr_sjs_0$EMPTY_N,
       fabric_v_f_wr_sjs_0$ENQ,
       fabric_v_f_wr_sjs_0$FULL_N;

  // ports of submodule fabric_v_f_wr_sjs_1
  reg [2 : 0] fabric_v_f_wr_sjs_1$D_IN;
  wire [2 : 0] fabric_v_f_wr_sjs_1$D_OUT;
  wire fabric_v_f_wr_sjs_1$CLR,
       fabric_v_f_wr_sjs_1$DEQ,
       fabric_v_f_wr_sjs_1$EMPTY_N,
       fabric_v_f_wr_sjs_1$ENQ,
       fabric_v_f_wr_sjs_1$FULL_N;

  // ports of submodule fabric_v_f_wr_sjs_2
  reg [2 : 0] fabric_v_f_wr_sjs_2$D_IN;
  wire [2 : 0] fabric_v_f_wr_sjs_2$D_OUT;
  wire fabric_v_f_wr_sjs_2$CLR,
       fabric_v_f_wr_sjs_2$DEQ,
       fabric_v_f_wr_sjs_2$EMPTY_N,
       fabric_v_f_wr_sjs_2$ENQ,
       fabric_v_f_wr_sjs_2$FULL_N;

  // ports of submodule fabric_xactors_from_masters_0_f_rd_addr
  wire [66 : 0] fabric_xactors_from_masters_0_f_rd_addr$D_IN,
		fabric_xactors_from_masters_0_f_rd_addr$D_OUT;
  wire fabric_xactors_from_masters_0_f_rd_addr$CLR,
       fabric_xactors_from_masters_0_f_rd_addr$DEQ,
       fabric_xactors_from_masters_0_f_rd_addr$EMPTY_N,
       fabric_xactors_from_masters_0_f_rd_addr$ENQ,
       fabric_xactors_from_masters_0_f_rd_addr$FULL_N;

  // ports of submodule fabric_xactors_from_masters_0_f_rd_data
  reg [65 : 0] fabric_xactors_from_masters_0_f_rd_data$D_IN;
  wire [65 : 0] fabric_xactors_from_masters_0_f_rd_data$D_OUT;
  wire fabric_xactors_from_masters_0_f_rd_data$CLR,
       fabric_xactors_from_masters_0_f_rd_data$DEQ,
       fabric_xactors_from_masters_0_f_rd_data$EMPTY_N,
       fabric_xactors_from_masters_0_f_rd_data$ENQ,
       fabric_xactors_from_masters_0_f_rd_data$FULL_N;

  // ports of submodule fabric_xactors_from_masters_0_f_wr_addr
  wire [66 : 0] fabric_xactors_from_masters_0_f_wr_addr$D_IN,
		fabric_xactors_from_masters_0_f_wr_addr$D_OUT;
  wire fabric_xactors_from_masters_0_f_wr_addr$CLR,
       fabric_xactors_from_masters_0_f_wr_addr$DEQ,
       fabric_xactors_from_masters_0_f_wr_addr$EMPTY_N,
       fabric_xactors_from_masters_0_f_wr_addr$ENQ,
       fabric_xactors_from_masters_0_f_wr_addr$FULL_N;

  // ports of submodule fabric_xactors_from_masters_0_f_wr_data
  wire [71 : 0] fabric_xactors_from_masters_0_f_wr_data$D_IN,
		fabric_xactors_from_masters_0_f_wr_data$D_OUT;
  wire fabric_xactors_from_masters_0_f_wr_data$CLR,
       fabric_xactors_from_masters_0_f_wr_data$DEQ,
       fabric_xactors_from_masters_0_f_wr_data$EMPTY_N,
       fabric_xactors_from_masters_0_f_wr_data$ENQ,
       fabric_xactors_from_masters_0_f_wr_data$FULL_N;

  // ports of submodule fabric_xactors_from_masters_0_f_wr_resp
  reg [1 : 0] fabric_xactors_from_masters_0_f_wr_resp$D_IN;
  wire [1 : 0] fabric_xactors_from_masters_0_f_wr_resp$D_OUT;
  wire fabric_xactors_from_masters_0_f_wr_resp$CLR,
       fabric_xactors_from_masters_0_f_wr_resp$DEQ,
       fabric_xactors_from_masters_0_f_wr_resp$EMPTY_N,
       fabric_xactors_from_masters_0_f_wr_resp$ENQ,
       fabric_xactors_from_masters_0_f_wr_resp$FULL_N;

  // ports of submodule fabric_xactors_from_masters_1_f_rd_addr
  wire [66 : 0] fabric_xactors_from_masters_1_f_rd_addr$D_IN,
		fabric_xactors_from_masters_1_f_rd_addr$D_OUT;
  wire fabric_xactors_from_masters_1_f_rd_addr$CLR,
       fabric_xactors_from_masters_1_f_rd_addr$DEQ,
       fabric_xactors_from_masters_1_f_rd_addr$EMPTY_N,
       fabric_xactors_from_masters_1_f_rd_addr$ENQ,
       fabric_xactors_from_masters_1_f_rd_addr$FULL_N;

  // ports of submodule fabric_xactors_from_masters_1_f_rd_data
  reg [65 : 0] fabric_xactors_from_masters_1_f_rd_data$D_IN;
  wire [65 : 0] fabric_xactors_from_masters_1_f_rd_data$D_OUT;
  wire fabric_xactors_from_masters_1_f_rd_data$CLR,
       fabric_xactors_from_masters_1_f_rd_data$DEQ,
       fabric_xactors_from_masters_1_f_rd_data$EMPTY_N,
       fabric_xactors_from_masters_1_f_rd_data$ENQ,
       fabric_xactors_from_masters_1_f_rd_data$FULL_N;

  // ports of submodule fabric_xactors_from_masters_1_f_wr_addr
  wire [66 : 0] fabric_xactors_from_masters_1_f_wr_addr$D_IN,
		fabric_xactors_from_masters_1_f_wr_addr$D_OUT;
  wire fabric_xactors_from_masters_1_f_wr_addr$CLR,
       fabric_xactors_from_masters_1_f_wr_addr$DEQ,
       fabric_xactors_from_masters_1_f_wr_addr$EMPTY_N,
       fabric_xactors_from_masters_1_f_wr_addr$ENQ,
       fabric_xactors_from_masters_1_f_wr_addr$FULL_N;

  // ports of submodule fabric_xactors_from_masters_1_f_wr_data
  wire [71 : 0] fabric_xactors_from_masters_1_f_wr_data$D_IN,
		fabric_xactors_from_masters_1_f_wr_data$D_OUT;
  wire fabric_xactors_from_masters_1_f_wr_data$CLR,
       fabric_xactors_from_masters_1_f_wr_data$DEQ,
       fabric_xactors_from_masters_1_f_wr_data$EMPTY_N,
       fabric_xactors_from_masters_1_f_wr_data$ENQ,
       fabric_xactors_from_masters_1_f_wr_data$FULL_N;

  // ports of submodule fabric_xactors_from_masters_1_f_wr_resp
  reg [1 : 0] fabric_xactors_from_masters_1_f_wr_resp$D_IN;
  wire [1 : 0] fabric_xactors_from_masters_1_f_wr_resp$D_OUT;
  wire fabric_xactors_from_masters_1_f_wr_resp$CLR,
       fabric_xactors_from_masters_1_f_wr_resp$DEQ,
       fabric_xactors_from_masters_1_f_wr_resp$EMPTY_N,
       fabric_xactors_from_masters_1_f_wr_resp$ENQ,
       fabric_xactors_from_masters_1_f_wr_resp$FULL_N;

  // ports of submodule fabric_xactors_from_masters_2_f_rd_addr
  wire [66 : 0] fabric_xactors_from_masters_2_f_rd_addr$D_IN,
		fabric_xactors_from_masters_2_f_rd_addr$D_OUT;
  wire fabric_xactors_from_masters_2_f_rd_addr$CLR,
       fabric_xactors_from_masters_2_f_rd_addr$DEQ,
       fabric_xactors_from_masters_2_f_rd_addr$EMPTY_N,
       fabric_xactors_from_masters_2_f_rd_addr$ENQ,
       fabric_xactors_from_masters_2_f_rd_addr$FULL_N;

  // ports of submodule fabric_xactors_from_masters_2_f_rd_data
  reg [65 : 0] fabric_xactors_from_masters_2_f_rd_data$D_IN;
  wire [65 : 0] fabric_xactors_from_masters_2_f_rd_data$D_OUT;
  wire fabric_xactors_from_masters_2_f_rd_data$CLR,
       fabric_xactors_from_masters_2_f_rd_data$DEQ,
       fabric_xactors_from_masters_2_f_rd_data$EMPTY_N,
       fabric_xactors_from_masters_2_f_rd_data$ENQ,
       fabric_xactors_from_masters_2_f_rd_data$FULL_N;

  // ports of submodule fabric_xactors_from_masters_2_f_wr_addr
  wire [66 : 0] fabric_xactors_from_masters_2_f_wr_addr$D_IN,
		fabric_xactors_from_masters_2_f_wr_addr$D_OUT;
  wire fabric_xactors_from_masters_2_f_wr_addr$CLR,
       fabric_xactors_from_masters_2_f_wr_addr$DEQ,
       fabric_xactors_from_masters_2_f_wr_addr$EMPTY_N,
       fabric_xactors_from_masters_2_f_wr_addr$ENQ,
       fabric_xactors_from_masters_2_f_wr_addr$FULL_N;

  // ports of submodule fabric_xactors_from_masters_2_f_wr_data
  wire [71 : 0] fabric_xactors_from_masters_2_f_wr_data$D_IN,
		fabric_xactors_from_masters_2_f_wr_data$D_OUT;
  wire fabric_xactors_from_masters_2_f_wr_data$CLR,
       fabric_xactors_from_masters_2_f_wr_data$DEQ,
       fabric_xactors_from_masters_2_f_wr_data$EMPTY_N,
       fabric_xactors_from_masters_2_f_wr_data$ENQ,
       fabric_xactors_from_masters_2_f_wr_data$FULL_N;

  // ports of submodule fabric_xactors_from_masters_2_f_wr_resp
  reg [1 : 0] fabric_xactors_from_masters_2_f_wr_resp$D_IN;
  wire [1 : 0] fabric_xactors_from_masters_2_f_wr_resp$D_OUT;
  wire fabric_xactors_from_masters_2_f_wr_resp$CLR,
       fabric_xactors_from_masters_2_f_wr_resp$DEQ,
       fabric_xactors_from_masters_2_f_wr_resp$EMPTY_N,
       fabric_xactors_from_masters_2_f_wr_resp$ENQ,
       fabric_xactors_from_masters_2_f_wr_resp$FULL_N;

  // ports of submodule fabric_xactors_to_slaves_0_f_rd_addr
  reg [66 : 0] fabric_xactors_to_slaves_0_f_rd_addr$D_IN;
  wire [66 : 0] fabric_xactors_to_slaves_0_f_rd_addr$D_OUT;
  wire fabric_xactors_to_slaves_0_f_rd_addr$CLR,
       fabric_xactors_to_slaves_0_f_rd_addr$DEQ,
       fabric_xactors_to_slaves_0_f_rd_addr$EMPTY_N,
       fabric_xactors_to_slaves_0_f_rd_addr$ENQ,
       fabric_xactors_to_slaves_0_f_rd_addr$FULL_N;

  // ports of submodule fabric_xactors_to_slaves_0_f_rd_data
  wire [65 : 0] fabric_xactors_to_slaves_0_f_rd_data$D_IN,
		fabric_xactors_to_slaves_0_f_rd_data$D_OUT;
  wire fabric_xactors_to_slaves_0_f_rd_data$CLR,
       fabric_xactors_to_slaves_0_f_rd_data$DEQ,
       fabric_xactors_to_slaves_0_f_rd_data$EMPTY_N,
       fabric_xactors_to_slaves_0_f_rd_data$ENQ,
       fabric_xactors_to_slaves_0_f_rd_data$FULL_N;

  // ports of submodule fabric_xactors_to_slaves_0_f_wr_addr
  reg [66 : 0] fabric_xactors_to_slaves_0_f_wr_addr$D_IN;
  wire [66 : 0] fabric_xactors_to_slaves_0_f_wr_addr$D_OUT;
  wire fabric_xactors_to_slaves_0_f_wr_addr$CLR,
       fabric_xactors_to_slaves_0_f_wr_addr$DEQ,
       fabric_xactors_to_slaves_0_f_wr_addr$EMPTY_N,
       fabric_xactors_to_slaves_0_f_wr_addr$ENQ,
       fabric_xactors_to_slaves_0_f_wr_addr$FULL_N;

  // ports of submodule fabric_xactors_to_slaves_0_f_wr_data
  reg [71 : 0] fabric_xactors_to_slaves_0_f_wr_data$D_IN;
  wire [71 : 0] fabric_xactors_to_slaves_0_f_wr_data$D_OUT;
  wire fabric_xactors_to_slaves_0_f_wr_data$CLR,
       fabric_xactors_to_slaves_0_f_wr_data$DEQ,
       fabric_xactors_to_slaves_0_f_wr_data$EMPTY_N,
       fabric_xactors_to_slaves_0_f_wr_data$ENQ,
       fabric_xactors_to_slaves_0_f_wr_data$FULL_N;

  // ports of submodule fabric_xactors_to_slaves_0_f_wr_resp
  wire [1 : 0] fabric_xactors_to_slaves_0_f_wr_resp$D_IN,
	       fabric_xactors_to_slaves_0_f_wr_resp$D_OUT;
  wire fabric_xactors_to_slaves_0_f_wr_resp$CLR,
       fabric_xactors_to_slaves_0_f_wr_resp$DEQ,
       fabric_xactors_to_slaves_0_f_wr_resp$EMPTY_N,
       fabric_xactors_to_slaves_0_f_wr_resp$ENQ,
       fabric_xactors_to_slaves_0_f_wr_resp$FULL_N;

  // ports of submodule fabric_xactors_to_slaves_1_f_rd_addr
  reg [66 : 0] fabric_xactors_to_slaves_1_f_rd_addr$D_IN;
  wire [66 : 0] fabric_xactors_to_slaves_1_f_rd_addr$D_OUT;
  wire fabric_xactors_to_slaves_1_f_rd_addr$CLR,
       fabric_xactors_to_slaves_1_f_rd_addr$DEQ,
       fabric_xactors_to_slaves_1_f_rd_addr$EMPTY_N,
       fabric_xactors_to_slaves_1_f_rd_addr$ENQ,
       fabric_xactors_to_slaves_1_f_rd_addr$FULL_N;

  // ports of submodule fabric_xactors_to_slaves_1_f_rd_data
  wire [65 : 0] fabric_xactors_to_slaves_1_f_rd_data$D_IN,
		fabric_xactors_to_slaves_1_f_rd_data$D_OUT;
  wire fabric_xactors_to_slaves_1_f_rd_data$CLR,
       fabric_xactors_to_slaves_1_f_rd_data$DEQ,
       fabric_xactors_to_slaves_1_f_rd_data$EMPTY_N,
       fabric_xactors_to_slaves_1_f_rd_data$ENQ,
       fabric_xactors_to_slaves_1_f_rd_data$FULL_N;

  // ports of submodule fabric_xactors_to_slaves_1_f_wr_addr
  reg [66 : 0] fabric_xactors_to_slaves_1_f_wr_addr$D_IN;
  wire [66 : 0] fabric_xactors_to_slaves_1_f_wr_addr$D_OUT;
  wire fabric_xactors_to_slaves_1_f_wr_addr$CLR,
       fabric_xactors_to_slaves_1_f_wr_addr$DEQ,
       fabric_xactors_to_slaves_1_f_wr_addr$EMPTY_N,
       fabric_xactors_to_slaves_1_f_wr_addr$ENQ,
       fabric_xactors_to_slaves_1_f_wr_addr$FULL_N;

  // ports of submodule fabric_xactors_to_slaves_1_f_wr_data
  reg [71 : 0] fabric_xactors_to_slaves_1_f_wr_data$D_IN;
  wire [71 : 0] fabric_xactors_to_slaves_1_f_wr_data$D_OUT;
  wire fabric_xactors_to_slaves_1_f_wr_data$CLR,
       fabric_xactors_to_slaves_1_f_wr_data$DEQ,
       fabric_xactors_to_slaves_1_f_wr_data$EMPTY_N,
       fabric_xactors_to_slaves_1_f_wr_data$ENQ,
       fabric_xactors_to_slaves_1_f_wr_data$FULL_N;

  // ports of submodule fabric_xactors_to_slaves_1_f_wr_resp
  wire [1 : 0] fabric_xactors_to_slaves_1_f_wr_resp$D_IN,
	       fabric_xactors_to_slaves_1_f_wr_resp$D_OUT;
  wire fabric_xactors_to_slaves_1_f_wr_resp$CLR,
       fabric_xactors_to_slaves_1_f_wr_resp$DEQ,
       fabric_xactors_to_slaves_1_f_wr_resp$EMPTY_N,
       fabric_xactors_to_slaves_1_f_wr_resp$ENQ,
       fabric_xactors_to_slaves_1_f_wr_resp$FULL_N;

  // ports of submodule fabric_xactors_to_slaves_2_f_rd_addr
  reg [66 : 0] fabric_xactors_to_slaves_2_f_rd_addr$D_IN;
  wire [66 : 0] fabric_xactors_to_slaves_2_f_rd_addr$D_OUT;
  wire fabric_xactors_to_slaves_2_f_rd_addr$CLR,
       fabric_xactors_to_slaves_2_f_rd_addr$DEQ,
       fabric_xactors_to_slaves_2_f_rd_addr$EMPTY_N,
       fabric_xactors_to_slaves_2_f_rd_addr$ENQ,
       fabric_xactors_to_slaves_2_f_rd_addr$FULL_N;

  // ports of submodule fabric_xactors_to_slaves_2_f_rd_data
  wire [65 : 0] fabric_xactors_to_slaves_2_f_rd_data$D_IN,
		fabric_xactors_to_slaves_2_f_rd_data$D_OUT;
  wire fabric_xactors_to_slaves_2_f_rd_data$CLR,
       fabric_xactors_to_slaves_2_f_rd_data$DEQ,
       fabric_xactors_to_slaves_2_f_rd_data$EMPTY_N,
       fabric_xactors_to_slaves_2_f_rd_data$ENQ,
       fabric_xactors_to_slaves_2_f_rd_data$FULL_N;

  // ports of submodule fabric_xactors_to_slaves_2_f_wr_addr
  reg [66 : 0] fabric_xactors_to_slaves_2_f_wr_addr$D_IN;
  wire [66 : 0] fabric_xactors_to_slaves_2_f_wr_addr$D_OUT;
  wire fabric_xactors_to_slaves_2_f_wr_addr$CLR,
       fabric_xactors_to_slaves_2_f_wr_addr$DEQ,
       fabric_xactors_to_slaves_2_f_wr_addr$EMPTY_N,
       fabric_xactors_to_slaves_2_f_wr_addr$ENQ,
       fabric_xactors_to_slaves_2_f_wr_addr$FULL_N;

  // ports of submodule fabric_xactors_to_slaves_2_f_wr_data
  reg [71 : 0] fabric_xactors_to_slaves_2_f_wr_data$D_IN;
  wire [71 : 0] fabric_xactors_to_slaves_2_f_wr_data$D_OUT;
  wire fabric_xactors_to_slaves_2_f_wr_data$CLR,
       fabric_xactors_to_slaves_2_f_wr_data$DEQ,
       fabric_xactors_to_slaves_2_f_wr_data$EMPTY_N,
       fabric_xactors_to_slaves_2_f_wr_data$ENQ,
       fabric_xactors_to_slaves_2_f_wr_data$FULL_N;

  // ports of submodule fabric_xactors_to_slaves_2_f_wr_resp
  wire [1 : 0] fabric_xactors_to_slaves_2_f_wr_resp$D_IN,
	       fabric_xactors_to_slaves_2_f_wr_resp$D_OUT;
  wire fabric_xactors_to_slaves_2_f_wr_resp$CLR,
       fabric_xactors_to_slaves_2_f_wr_resp$DEQ,
       fabric_xactors_to_slaves_2_f_wr_resp$EMPTY_N,
       fabric_xactors_to_slaves_2_f_wr_resp$ENQ,
       fabric_xactors_to_slaves_2_f_wr_resp$FULL_N;

  // ports of submodule fabric_xactors_to_slaves_3_f_rd_addr
  reg [66 : 0] fabric_xactors_to_slaves_3_f_rd_addr$D_IN;
  wire [66 : 0] fabric_xactors_to_slaves_3_f_rd_addr$D_OUT;
  wire fabric_xactors_to_slaves_3_f_rd_addr$CLR,
       fabric_xactors_to_slaves_3_f_rd_addr$DEQ,
       fabric_xactors_to_slaves_3_f_rd_addr$EMPTY_N,
       fabric_xactors_to_slaves_3_f_rd_addr$ENQ,
       fabric_xactors_to_slaves_3_f_rd_addr$FULL_N;

  // ports of submodule fabric_xactors_to_slaves_3_f_rd_data
  wire [65 : 0] fabric_xactors_to_slaves_3_f_rd_data$D_IN,
		fabric_xactors_to_slaves_3_f_rd_data$D_OUT;
  wire fabric_xactors_to_slaves_3_f_rd_data$CLR,
       fabric_xactors_to_slaves_3_f_rd_data$DEQ,
       fabric_xactors_to_slaves_3_f_rd_data$EMPTY_N,
       fabric_xactors_to_slaves_3_f_rd_data$ENQ,
       fabric_xactors_to_slaves_3_f_rd_data$FULL_N;

  // ports of submodule fabric_xactors_to_slaves_3_f_wr_addr
  reg [66 : 0] fabric_xactors_to_slaves_3_f_wr_addr$D_IN;
  wire [66 : 0] fabric_xactors_to_slaves_3_f_wr_addr$D_OUT;
  wire fabric_xactors_to_slaves_3_f_wr_addr$CLR,
       fabric_xactors_to_slaves_3_f_wr_addr$DEQ,
       fabric_xactors_to_slaves_3_f_wr_addr$EMPTY_N,
       fabric_xactors_to_slaves_3_f_wr_addr$ENQ,
       fabric_xactors_to_slaves_3_f_wr_addr$FULL_N;

  // ports of submodule fabric_xactors_to_slaves_3_f_wr_data
  reg [71 : 0] fabric_xactors_to_slaves_3_f_wr_data$D_IN;
  wire [71 : 0] fabric_xactors_to_slaves_3_f_wr_data$D_OUT;
  wire fabric_xactors_to_slaves_3_f_wr_data$CLR,
       fabric_xactors_to_slaves_3_f_wr_data$DEQ,
       fabric_xactors_to_slaves_3_f_wr_data$EMPTY_N,
       fabric_xactors_to_slaves_3_f_wr_data$ENQ,
       fabric_xactors_to_slaves_3_f_wr_data$FULL_N;

  // ports of submodule fabric_xactors_to_slaves_3_f_wr_resp
  wire [1 : 0] fabric_xactors_to_slaves_3_f_wr_resp$D_IN,
	       fabric_xactors_to_slaves_3_f_wr_resp$D_OUT;
  wire fabric_xactors_to_slaves_3_f_wr_resp$CLR,
       fabric_xactors_to_slaves_3_f_wr_resp$DEQ,
       fabric_xactors_to_slaves_3_f_wr_resp$EMPTY_N,
       fabric_xactors_to_slaves_3_f_wr_resp$ENQ,
       fabric_xactors_to_slaves_3_f_wr_resp$FULL_N;

  // ports of submodule fabric_xactors_to_slaves_4_f_rd_addr
  reg [66 : 0] fabric_xactors_to_slaves_4_f_rd_addr$D_IN;
  wire [66 : 0] fabric_xactors_to_slaves_4_f_rd_addr$D_OUT;
  wire fabric_xactors_to_slaves_4_f_rd_addr$CLR,
       fabric_xactors_to_slaves_4_f_rd_addr$DEQ,
       fabric_xactors_to_slaves_4_f_rd_addr$EMPTY_N,
       fabric_xactors_to_slaves_4_f_rd_addr$ENQ,
       fabric_xactors_to_slaves_4_f_rd_addr$FULL_N;

  // ports of submodule fabric_xactors_to_slaves_4_f_rd_data
  wire [65 : 0] fabric_xactors_to_slaves_4_f_rd_data$D_IN,
		fabric_xactors_to_slaves_4_f_rd_data$D_OUT;
  wire fabric_xactors_to_slaves_4_f_rd_data$CLR,
       fabric_xactors_to_slaves_4_f_rd_data$DEQ,
       fabric_xactors_to_slaves_4_f_rd_data$EMPTY_N,
       fabric_xactors_to_slaves_4_f_rd_data$ENQ,
       fabric_xactors_to_slaves_4_f_rd_data$FULL_N;

  // ports of submodule fabric_xactors_to_slaves_4_f_wr_addr
  reg [66 : 0] fabric_xactors_to_slaves_4_f_wr_addr$D_IN;
  wire [66 : 0] fabric_xactors_to_slaves_4_f_wr_addr$D_OUT;
  wire fabric_xactors_to_slaves_4_f_wr_addr$CLR,
       fabric_xactors_to_slaves_4_f_wr_addr$DEQ,
       fabric_xactors_to_slaves_4_f_wr_addr$EMPTY_N,
       fabric_xactors_to_slaves_4_f_wr_addr$ENQ,
       fabric_xactors_to_slaves_4_f_wr_addr$FULL_N;

  // ports of submodule fabric_xactors_to_slaves_4_f_wr_data
  reg [71 : 0] fabric_xactors_to_slaves_4_f_wr_data$D_IN;
  wire [71 : 0] fabric_xactors_to_slaves_4_f_wr_data$D_OUT;
  wire fabric_xactors_to_slaves_4_f_wr_data$CLR,
       fabric_xactors_to_slaves_4_f_wr_data$DEQ,
       fabric_xactors_to_slaves_4_f_wr_data$EMPTY_N,
       fabric_xactors_to_slaves_4_f_wr_data$ENQ,
       fabric_xactors_to_slaves_4_f_wr_data$FULL_N;

  // ports of submodule fabric_xactors_to_slaves_4_f_wr_resp
  wire [1 : 0] fabric_xactors_to_slaves_4_f_wr_resp$D_IN,
	       fabric_xactors_to_slaves_4_f_wr_resp$D_OUT;
  wire fabric_xactors_to_slaves_4_f_wr_resp$CLR,
       fabric_xactors_to_slaves_4_f_wr_resp$DEQ,
       fabric_xactors_to_slaves_4_f_wr_resp$EMPTY_N,
       fabric_xactors_to_slaves_4_f_wr_resp$ENQ,
       fabric_xactors_to_slaves_4_f_wr_resp$FULL_N;

  // ports of submodule soc_map
  wire [63 : 0] soc_map$m_boot_rom_addr_base,
		soc_map$m_boot_rom_addr_lim,
		soc_map$m_is_IO_addr_addr,
		soc_map$m_mem0_controller_addr_base,
		soc_map$m_mem0_controller_addr_lim,
		soc_map$m_timer0_addr_base,
		soc_map$m_timer0_addr_lim,
		soc_map$m_uart0_addr_base,
		soc_map$m_uart0_addr_lim;

  // rule scheduling signals
  wire CAN_FIRE_RL_fabric_rl_rd_resp_err_to_master,
       CAN_FIRE_RL_fabric_rl_rd_resp_err_to_master_1,
       CAN_FIRE_RL_fabric_rl_rd_resp_err_to_master_2,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9,
       CAN_FIRE_RL_fabric_rl_rd_xaction_no_such_slave,
       CAN_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1,
       CAN_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2,
       CAN_FIRE_RL_fabric_rl_reset,
       CAN_FIRE_RL_fabric_rl_wr_resp_err_to_master,
       CAN_FIRE_RL_fabric_rl_wr_resp_err_to_master_1,
       CAN_FIRE_RL_fabric_rl_wr_resp_err_to_master_2,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9,
       CAN_FIRE_RL_fabric_rl_wr_xaction_no_such_slave,
       CAN_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1,
       CAN_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2,
       CAN_FIRE_reset,
       CAN_FIRE_set_verbosity,
       CAN_FIRE_v_from_masters_0_m_arvalid,
       CAN_FIRE_v_from_masters_0_m_awvalid,
       CAN_FIRE_v_from_masters_0_m_bready,
       CAN_FIRE_v_from_masters_0_m_rready,
       CAN_FIRE_v_from_masters_0_m_wvalid,
       CAN_FIRE_v_from_masters_1_m_arvalid,
       CAN_FIRE_v_from_masters_1_m_awvalid,
       CAN_FIRE_v_from_masters_1_m_bready,
       CAN_FIRE_v_from_masters_1_m_rready,
       CAN_FIRE_v_from_masters_1_m_wvalid,
       CAN_FIRE_v_from_masters_2_m_arvalid,
       CAN_FIRE_v_from_masters_2_m_awvalid,
       CAN_FIRE_v_from_masters_2_m_bready,
       CAN_FIRE_v_from_masters_2_m_rready,
       CAN_FIRE_v_from_masters_2_m_wvalid,
       CAN_FIRE_v_to_slaves_0_m_arready,
       CAN_FIRE_v_to_slaves_0_m_awready,
       CAN_FIRE_v_to_slaves_0_m_bvalid,
       CAN_FIRE_v_to_slaves_0_m_rvalid,
       CAN_FIRE_v_to_slaves_0_m_wready,
       CAN_FIRE_v_to_slaves_1_m_arready,
       CAN_FIRE_v_to_slaves_1_m_awready,
       CAN_FIRE_v_to_slaves_1_m_bvalid,
       CAN_FIRE_v_to_slaves_1_m_rvalid,
       CAN_FIRE_v_to_slaves_1_m_wready,
       CAN_FIRE_v_to_slaves_2_m_arready,
       CAN_FIRE_v_to_slaves_2_m_awready,
       CAN_FIRE_v_to_slaves_2_m_bvalid,
       CAN_FIRE_v_to_slaves_2_m_rvalid,
       CAN_FIRE_v_to_slaves_2_m_wready,
       CAN_FIRE_v_to_slaves_3_m_arready,
       CAN_FIRE_v_to_slaves_3_m_awready,
       CAN_FIRE_v_to_slaves_3_m_bvalid,
       CAN_FIRE_v_to_slaves_3_m_rvalid,
       CAN_FIRE_v_to_slaves_3_m_wready,
       CAN_FIRE_v_to_slaves_4_m_arready,
       CAN_FIRE_v_to_slaves_4_m_awready,
       CAN_FIRE_v_to_slaves_4_m_bvalid,
       CAN_FIRE_v_to_slaves_4_m_rvalid,
       CAN_FIRE_v_to_slaves_4_m_wready,
       WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master,
       WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_1,
       WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_2,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9,
       WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave,
       WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1,
       WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2,
       WILL_FIRE_RL_fabric_rl_reset,
       WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master,
       WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_1,
       WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_2,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9,
       WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave,
       WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1,
       WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2,
       WILL_FIRE_reset,
       WILL_FIRE_set_verbosity,
       WILL_FIRE_v_from_masters_0_m_arvalid,
       WILL_FIRE_v_from_masters_0_m_awvalid,
       WILL_FIRE_v_from_masters_0_m_bready,
       WILL_FIRE_v_from_masters_0_m_rready,
       WILL_FIRE_v_from_masters_0_m_wvalid,
       WILL_FIRE_v_from_masters_1_m_arvalid,
       WILL_FIRE_v_from_masters_1_m_awvalid,
       WILL_FIRE_v_from_masters_1_m_bready,
       WILL_FIRE_v_from_masters_1_m_rready,
       WILL_FIRE_v_from_masters_1_m_wvalid,
       WILL_FIRE_v_from_masters_2_m_arvalid,
       WILL_FIRE_v_from_masters_2_m_awvalid,
       WILL_FIRE_v_from_masters_2_m_bready,
       WILL_FIRE_v_from_masters_2_m_rready,
       WILL_FIRE_v_from_masters_2_m_wvalid,
       WILL_FIRE_v_to_slaves_0_m_arready,
       WILL_FIRE_v_to_slaves_0_m_awready,
       WILL_FIRE_v_to_slaves_0_m_bvalid,
       WILL_FIRE_v_to_slaves_0_m_rvalid,
       WILL_FIRE_v_to_slaves_0_m_wready,
       WILL_FIRE_v_to_slaves_1_m_arready,
       WILL_FIRE_v_to_slaves_1_m_awready,
       WILL_FIRE_v_to_slaves_1_m_bvalid,
       WILL_FIRE_v_to_slaves_1_m_rvalid,
       WILL_FIRE_v_to_slaves_1_m_wready,
       WILL_FIRE_v_to_slaves_2_m_arready,
       WILL_FIRE_v_to_slaves_2_m_awready,
       WILL_FIRE_v_to_slaves_2_m_bvalid,
       WILL_FIRE_v_to_slaves_2_m_rvalid,
       WILL_FIRE_v_to_slaves_2_m_wready,
       WILL_FIRE_v_to_slaves_3_m_arready,
       WILL_FIRE_v_to_slaves_3_m_awready,
       WILL_FIRE_v_to_slaves_3_m_bvalid,
       WILL_FIRE_v_to_slaves_3_m_rvalid,
       WILL_FIRE_v_to_slaves_3_m_wready,
       WILL_FIRE_v_to_slaves_4_m_arready,
       WILL_FIRE_v_to_slaves_4_m_awready,
       WILL_FIRE_v_to_slaves_4_m_bvalid,
       WILL_FIRE_v_to_slaves_4_m_rvalid,
       WILL_FIRE_v_to_slaves_4_m_wready;

  // remaining internal signals
  reg [31 : 0] v__h10676,
	       v__h10682,
	       v__h11132,
	       v__h11138,
	       v__h11588,
	       v__h11594,
	       v__h12044,
	       v__h12050,
	       v__h12500,
	       v__h12506,
	       v__h13004,
	       v__h13010,
	       v__h13447,
	       v__h13453,
	       v__h13890,
	       v__h13896,
	       v__h14333,
	       v__h14339,
	       v__h14776,
	       v__h14782,
	       v__h15280,
	       v__h15286,
	       v__h15723,
	       v__h15729,
	       v__h16166,
	       v__h16172,
	       v__h16609,
	       v__h16615,
	       v__h17052,
	       v__h17058,
	       v__h17449,
	       v__h17455,
	       v__h17781,
	       v__h17787,
	       v__h18113,
	       v__h18119,
	       v__h18503,
	       v__h18509,
	       v__h18845,
	       v__h18851,
	       v__h19187,
	       v__h19193,
	       v__h19529,
	       v__h19535,
	       v__h19871,
	       v__h19877,
	       v__h20250,
	       v__h20256,
	       v__h20582,
	       v__h20588,
	       v__h20914,
	       v__h20920,
	       v__h21246,
	       v__h21252,
	       v__h21578,
	       v__h21584,
	       v__h21957,
	       v__h21963,
	       v__h22289,
	       v__h22295,
	       v__h22621,
	       v__h22627,
	       v__h22953,
	       v__h22959,
	       v__h23285,
	       v__h23291,
	       v__h23607,
	       v__h23613,
	       v__h23893,
	       v__h23899,
	       v__h24179,
	       v__h24185,
	       v__h24503,
	       v__h24509,
	       v__h24805,
	       v__h24811,
	       v__h25107,
	       v__h25113,
	       v__h25409,
	       v__h25415,
	       v__h25711,
	       v__h25717,
	       v__h26029,
	       v__h26035,
	       v__h26309,
	       v__h26315,
	       v__h26589,
	       v__h26595,
	       v__h26869,
	       v__h26875,
	       v__h27149,
	       v__h27155,
	       v__h27467,
	       v__h27473,
	       v__h27747,
	       v__h27753,
	       v__h28027,
	       v__h28033,
	       v__h28307,
	       v__h28313,
	       v__h28587,
	       v__h28593,
	       v__h28864,
	       v__h28870,
	       v__h29087,
	       v__h29093,
	       v__h29310,
	       v__h29316,
	       v__h29641,
	       v__h29647,
	       v__h29952,
	       v__h29958,
	       v__h30263,
	       v__h30269,
	       v__h30574,
	       v__h30580,
	       v__h30885,
	       v__h30891,
	       v__h31208,
	       v__h31214,
	       v__h31492,
	       v__h31498,
	       v__h31776,
	       v__h31782,
	       v__h32060,
	       v__h32066,
	       v__h32344,
	       v__h32350,
	       v__h32667,
	       v__h32673,
	       v__h32951,
	       v__h32957,
	       v__h33235,
	       v__h33241,
	       v__h33519,
	       v__h33525,
	       v__h33803,
	       v__h33809,
	       v__h34084,
	       v__h34090,
	       v__h34310,
	       v__h34316,
	       v__h34536,
	       v__h34542,
	       v__h7070,
	       v__h7076;
  wire [2 : 0] IF_soc_map_m_boot_rom_addr_base__2_ULE_fabric__ETC___d140,
	       IF_soc_map_m_boot_rom_addr_base__2_ULE_fabric__ETC___d210,
	       IF_soc_map_m_boot_rom_addr_base__2_ULE_fabric__ETC___d345,
	       IF_soc_map_m_boot_rom_addr_base__2_ULE_fabric__ETC___d417,
	       IF_soc_map_m_boot_rom_addr_base__2_ULE_fabric__ETC___d42,
	       IF_soc_map_m_boot_rom_addr_base__2_ULE_fabric__ETC___d477,
	       IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d141,
	       IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d211,
	       IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d346,
	       IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d418,
	       IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d43,
	       IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d478;
  wire NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50,
       NOT_soc_map_m_boot_rom_addr_base__2_ULE_fabric_ETC___d270,
       NOT_soc_map_m_boot_rom_addr_base__2_ULE_fabric_ETC___d292,
       NOT_soc_map_m_boot_rom_addr_base__2_ULE_fabric_ETC___d314,
       NOT_soc_map_m_boot_rom_addr_base__2_ULE_fabric_ETC___d529,
       NOT_soc_map_m_boot_rom_addr_base__2_ULE_fabric_ETC___d550,
       NOT_soc_map_m_boot_rom_addr_base__2_ULE_fabric_ETC___d571,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d329,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d332,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d335,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d338,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d20,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d25,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d30,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d35,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d401,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d404,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d407,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d410,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d124,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d127,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d130,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d133,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d461,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d464,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d467,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d470,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d194,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d197,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d200,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d203,
       soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d126,
       soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d136,
       soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d196,
       soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d206,
       soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d23,
       soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d331,
       soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d341,
       soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d38,
       soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d403,
       soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d413,
       soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d463,
       soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d473,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d108,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d123,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d143,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d155,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d163,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d171,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d179,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d18,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d193,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d213,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d225,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d233,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d241,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d249,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d328,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d348,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d359,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d369,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d379,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d389,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d400,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d420,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d428,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d435,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d442,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d449,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d45,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d460,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d480,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d488,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d495,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d502,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d509,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d66,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d80,
       soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d94,
       soc_map_m_timer0_addr_base__2_ULE_fabric_xacto_ETC___d132,
       soc_map_m_timer0_addr_base__2_ULE_fabric_xacto_ETC___d202,
       soc_map_m_timer0_addr_base__2_ULE_fabric_xacto_ETC___d33,
       soc_map_m_timer0_addr_base__2_ULE_fabric_xacto_ETC___d337,
       soc_map_m_timer0_addr_base__2_ULE_fabric_xacto_ETC___d409,
       soc_map_m_timer0_addr_base__2_ULE_fabric_xacto_ETC___d469,
       soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d129,
       soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d199,
       soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d28,
       soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d334,
       soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d406,
       soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d466;

  // action method reset
  assign RDY_reset = !fabric_rg_reset ;
  assign CAN_FIRE_reset = !fabric_rg_reset ;
  assign WILL_FIRE_reset = EN_reset ;

  // action method set_verbosity
  assign RDY_set_verbosity = 1'd1 ;
  assign CAN_FIRE_set_verbosity = 1'd1 ;
  assign WILL_FIRE_set_verbosity = EN_set_verbosity ;

  // action method v_from_masters_0_m_awvalid
  assign CAN_FIRE_v_from_masters_0_m_awvalid = 1'd1 ;
  assign WILL_FIRE_v_from_masters_0_m_awvalid = 1'd1 ;

  // value method v_from_masters_0_m_awready
  assign v_from_masters_0_awready =
	     fabric_xactors_from_masters_0_f_wr_addr$FULL_N ;

  // action method v_from_masters_0_m_wvalid
  assign CAN_FIRE_v_from_masters_0_m_wvalid = 1'd1 ;
  assign WILL_FIRE_v_from_masters_0_m_wvalid = 1'd1 ;

  // value method v_from_masters_0_m_wready
  assign v_from_masters_0_wready =
	     fabric_xactors_from_masters_0_f_wr_data$FULL_N ;

  // value method v_from_masters_0_m_bvalid
  assign v_from_masters_0_bvalid =
	     fabric_xactors_from_masters_0_f_wr_resp$EMPTY_N ;

  // value method v_from_masters_0_m_bresp
  assign v_from_masters_0_bresp =
	     fabric_xactors_from_masters_0_f_wr_resp$D_OUT ;

  // action method v_from_masters_0_m_bready
  assign CAN_FIRE_v_from_masters_0_m_bready = 1'd1 ;
  assign WILL_FIRE_v_from_masters_0_m_bready = 1'd1 ;

  // action method v_from_masters_0_m_arvalid
  assign CAN_FIRE_v_from_masters_0_m_arvalid = 1'd1 ;
  assign WILL_FIRE_v_from_masters_0_m_arvalid = 1'd1 ;

  // value method v_from_masters_0_m_arready
  assign v_from_masters_0_arready =
	     fabric_xactors_from_masters_0_f_rd_addr$FULL_N ;

  // value method v_from_masters_0_m_rvalid
  assign v_from_masters_0_rvalid =
	     fabric_xactors_from_masters_0_f_rd_data$EMPTY_N ;

  // value method v_from_masters_0_m_rresp
  assign v_from_masters_0_rresp =
	     fabric_xactors_from_masters_0_f_rd_data$D_OUT[65:64] ;

  // value method v_from_masters_0_m_rdata
  assign v_from_masters_0_rdata =
	     fabric_xactors_from_masters_0_f_rd_data$D_OUT[63:0] ;

  // action method v_from_masters_0_m_rready
  assign CAN_FIRE_v_from_masters_0_m_rready = 1'd1 ;
  assign WILL_FIRE_v_from_masters_0_m_rready = 1'd1 ;

  // action method v_from_masters_1_m_awvalid
  assign CAN_FIRE_v_from_masters_1_m_awvalid = 1'd1 ;
  assign WILL_FIRE_v_from_masters_1_m_awvalid = 1'd1 ;

  // value method v_from_masters_1_m_awready
  assign v_from_masters_1_awready =
	     fabric_xactors_from_masters_1_f_wr_addr$FULL_N ;

  // action method v_from_masters_1_m_wvalid
  assign CAN_FIRE_v_from_masters_1_m_wvalid = 1'd1 ;
  assign WILL_FIRE_v_from_masters_1_m_wvalid = 1'd1 ;

  // value method v_from_masters_1_m_wready
  assign v_from_masters_1_wready =
	     fabric_xactors_from_masters_1_f_wr_data$FULL_N ;

  // value method v_from_masters_1_m_bvalid
  assign v_from_masters_1_bvalid =
	     fabric_xactors_from_masters_1_f_wr_resp$EMPTY_N ;

  // value method v_from_masters_1_m_bresp
  assign v_from_masters_1_bresp =
	     fabric_xactors_from_masters_1_f_wr_resp$D_OUT ;

  // action method v_from_masters_1_m_bready
  assign CAN_FIRE_v_from_masters_1_m_bready = 1'd1 ;
  assign WILL_FIRE_v_from_masters_1_m_bready = 1'd1 ;

  // action method v_from_masters_1_m_arvalid
  assign CAN_FIRE_v_from_masters_1_m_arvalid = 1'd1 ;
  assign WILL_FIRE_v_from_masters_1_m_arvalid = 1'd1 ;

  // value method v_from_masters_1_m_arready
  assign v_from_masters_1_arready =
	     fabric_xactors_from_masters_1_f_rd_addr$FULL_N ;

  // value method v_from_masters_1_m_rvalid
  assign v_from_masters_1_rvalid =
	     fabric_xactors_from_masters_1_f_rd_data$EMPTY_N ;

  // value method v_from_masters_1_m_rresp
  assign v_from_masters_1_rresp =
	     fabric_xactors_from_masters_1_f_rd_data$D_OUT[65:64] ;

  // value method v_from_masters_1_m_rdata
  assign v_from_masters_1_rdata =
	     fabric_xactors_from_masters_1_f_rd_data$D_OUT[63:0] ;

  // action method v_from_masters_1_m_rready
  assign CAN_FIRE_v_from_masters_1_m_rready = 1'd1 ;
  assign WILL_FIRE_v_from_masters_1_m_rready = 1'd1 ;

  // action method v_from_masters_2_m_awvalid
  assign CAN_FIRE_v_from_masters_2_m_awvalid = 1'd1 ;
  assign WILL_FIRE_v_from_masters_2_m_awvalid = 1'd1 ;

  // value method v_from_masters_2_m_awready
  assign v_from_masters_2_awready =
	     fabric_xactors_from_masters_2_f_wr_addr$FULL_N ;

  // action method v_from_masters_2_m_wvalid
  assign CAN_FIRE_v_from_masters_2_m_wvalid = 1'd1 ;
  assign WILL_FIRE_v_from_masters_2_m_wvalid = 1'd1 ;

  // value method v_from_masters_2_m_wready
  assign v_from_masters_2_wready =
	     fabric_xactors_from_masters_2_f_wr_data$FULL_N ;

  // value method v_from_masters_2_m_bvalid
  assign v_from_masters_2_bvalid =
	     fabric_xactors_from_masters_2_f_wr_resp$EMPTY_N ;

  // value method v_from_masters_2_m_bresp
  assign v_from_masters_2_bresp =
	     fabric_xactors_from_masters_2_f_wr_resp$D_OUT ;

  // action method v_from_masters_2_m_bready
  assign CAN_FIRE_v_from_masters_2_m_bready = 1'd1 ;
  assign WILL_FIRE_v_from_masters_2_m_bready = 1'd1 ;

  // action method v_from_masters_2_m_arvalid
  assign CAN_FIRE_v_from_masters_2_m_arvalid = 1'd1 ;
  assign WILL_FIRE_v_from_masters_2_m_arvalid = 1'd1 ;

  // value method v_from_masters_2_m_arready
  assign v_from_masters_2_arready =
	     fabric_xactors_from_masters_2_f_rd_addr$FULL_N ;

  // value method v_from_masters_2_m_rvalid
  assign v_from_masters_2_rvalid =
	     fabric_xactors_from_masters_2_f_rd_data$EMPTY_N ;

  // value method v_from_masters_2_m_rresp
  assign v_from_masters_2_rresp =
	     fabric_xactors_from_masters_2_f_rd_data$D_OUT[65:64] ;

  // value method v_from_masters_2_m_rdata
  assign v_from_masters_2_rdata =
	     fabric_xactors_from_masters_2_f_rd_data$D_OUT[63:0] ;

  // action method v_from_masters_2_m_rready
  assign CAN_FIRE_v_from_masters_2_m_rready = 1'd1 ;
  assign WILL_FIRE_v_from_masters_2_m_rready = 1'd1 ;

  // value method v_to_slaves_0_m_awvalid
  assign v_to_slaves_0_awvalid =
	     fabric_xactors_to_slaves_0_f_wr_addr$EMPTY_N ;

  // value method v_to_slaves_0_m_awaddr
  assign v_to_slaves_0_awaddr =
	     fabric_xactors_to_slaves_0_f_wr_addr$D_OUT[66:3] ;

  // value method v_to_slaves_0_m_awprot
  assign v_to_slaves_0_awprot =
	     fabric_xactors_to_slaves_0_f_wr_addr$D_OUT[2:0] ;

  // action method v_to_slaves_0_m_awready
  assign CAN_FIRE_v_to_slaves_0_m_awready = 1'd1 ;
  assign WILL_FIRE_v_to_slaves_0_m_awready = 1'd1 ;

  // value method v_to_slaves_0_m_wvalid
  assign v_to_slaves_0_wvalid = fabric_xactors_to_slaves_0_f_wr_data$EMPTY_N ;

  // value method v_to_slaves_0_m_wdata
  assign v_to_slaves_0_wdata =
	     fabric_xactors_to_slaves_0_f_wr_data$D_OUT[71:8] ;

  // value method v_to_slaves_0_m_wstrb
  assign v_to_slaves_0_wstrb =
	     fabric_xactors_to_slaves_0_f_wr_data$D_OUT[7:0] ;

  // action method v_to_slaves_0_m_wready
  assign CAN_FIRE_v_to_slaves_0_m_wready = 1'd1 ;
  assign WILL_FIRE_v_to_slaves_0_m_wready = 1'd1 ;

  // action method v_to_slaves_0_m_bvalid
  assign CAN_FIRE_v_to_slaves_0_m_bvalid = 1'd1 ;
  assign WILL_FIRE_v_to_slaves_0_m_bvalid = 1'd1 ;

  // value method v_to_slaves_0_m_bready
  assign v_to_slaves_0_bready = fabric_xactors_to_slaves_0_f_wr_resp$FULL_N ;

  // value method v_to_slaves_0_m_arvalid
  assign v_to_slaves_0_arvalid =
	     fabric_xactors_to_slaves_0_f_rd_addr$EMPTY_N ;

  // value method v_to_slaves_0_m_araddr
  assign v_to_slaves_0_araddr =
	     fabric_xactors_to_slaves_0_f_rd_addr$D_OUT[66:3] ;

  // value method v_to_slaves_0_m_arprot
  assign v_to_slaves_0_arprot =
	     fabric_xactors_to_slaves_0_f_rd_addr$D_OUT[2:0] ;

  // action method v_to_slaves_0_m_arready
  assign CAN_FIRE_v_to_slaves_0_m_arready = 1'd1 ;
  assign WILL_FIRE_v_to_slaves_0_m_arready = 1'd1 ;

  // action method v_to_slaves_0_m_rvalid
  assign CAN_FIRE_v_to_slaves_0_m_rvalid = 1'd1 ;
  assign WILL_FIRE_v_to_slaves_0_m_rvalid = 1'd1 ;

  // value method v_to_slaves_0_m_rready
  assign v_to_slaves_0_rready = fabric_xactors_to_slaves_0_f_rd_data$FULL_N ;

  // value method v_to_slaves_1_m_awvalid
  assign v_to_slaves_1_awvalid =
	     fabric_xactors_to_slaves_1_f_wr_addr$EMPTY_N ;

  // value method v_to_slaves_1_m_awaddr
  assign v_to_slaves_1_awaddr =
	     fabric_xactors_to_slaves_1_f_wr_addr$D_OUT[66:3] ;

  // value method v_to_slaves_1_m_awprot
  assign v_to_slaves_1_awprot =
	     fabric_xactors_to_slaves_1_f_wr_addr$D_OUT[2:0] ;

  // action method v_to_slaves_1_m_awready
  assign CAN_FIRE_v_to_slaves_1_m_awready = 1'd1 ;
  assign WILL_FIRE_v_to_slaves_1_m_awready = 1'd1 ;

  // value method v_to_slaves_1_m_wvalid
  assign v_to_slaves_1_wvalid = fabric_xactors_to_slaves_1_f_wr_data$EMPTY_N ;

  // value method v_to_slaves_1_m_wdata
  assign v_to_slaves_1_wdata =
	     fabric_xactors_to_slaves_1_f_wr_data$D_OUT[71:8] ;

  // value method v_to_slaves_1_m_wstrb
  assign v_to_slaves_1_wstrb =
	     fabric_xactors_to_slaves_1_f_wr_data$D_OUT[7:0] ;

  // action method v_to_slaves_1_m_wready
  assign CAN_FIRE_v_to_slaves_1_m_wready = 1'd1 ;
  assign WILL_FIRE_v_to_slaves_1_m_wready = 1'd1 ;

  // action method v_to_slaves_1_m_bvalid
  assign CAN_FIRE_v_to_slaves_1_m_bvalid = 1'd1 ;
  assign WILL_FIRE_v_to_slaves_1_m_bvalid = 1'd1 ;

  // value method v_to_slaves_1_m_bready
  assign v_to_slaves_1_bready = fabric_xactors_to_slaves_1_f_wr_resp$FULL_N ;

  // value method v_to_slaves_1_m_arvalid
  assign v_to_slaves_1_arvalid =
	     fabric_xactors_to_slaves_1_f_rd_addr$EMPTY_N ;

  // value method v_to_slaves_1_m_araddr
  assign v_to_slaves_1_araddr =
	     fabric_xactors_to_slaves_1_f_rd_addr$D_OUT[66:3] ;

  // value method v_to_slaves_1_m_arprot
  assign v_to_slaves_1_arprot =
	     fabric_xactors_to_slaves_1_f_rd_addr$D_OUT[2:0] ;

  // action method v_to_slaves_1_m_arready
  assign CAN_FIRE_v_to_slaves_1_m_arready = 1'd1 ;
  assign WILL_FIRE_v_to_slaves_1_m_arready = 1'd1 ;

  // action method v_to_slaves_1_m_rvalid
  assign CAN_FIRE_v_to_slaves_1_m_rvalid = 1'd1 ;
  assign WILL_FIRE_v_to_slaves_1_m_rvalid = 1'd1 ;

  // value method v_to_slaves_1_m_rready
  assign v_to_slaves_1_rready = fabric_xactors_to_slaves_1_f_rd_data$FULL_N ;

  // value method v_to_slaves_2_m_awvalid
  assign v_to_slaves_2_awvalid =
	     fabric_xactors_to_slaves_2_f_wr_addr$EMPTY_N ;

  // value method v_to_slaves_2_m_awaddr
  assign v_to_slaves_2_awaddr =
	     fabric_xactors_to_slaves_2_f_wr_addr$D_OUT[66:3] ;

  // value method v_to_slaves_2_m_awprot
  assign v_to_slaves_2_awprot =
	     fabric_xactors_to_slaves_2_f_wr_addr$D_OUT[2:0] ;

  // action method v_to_slaves_2_m_awready
  assign CAN_FIRE_v_to_slaves_2_m_awready = 1'd1 ;
  assign WILL_FIRE_v_to_slaves_2_m_awready = 1'd1 ;

  // value method v_to_slaves_2_m_wvalid
  assign v_to_slaves_2_wvalid = fabric_xactors_to_slaves_2_f_wr_data$EMPTY_N ;

  // value method v_to_slaves_2_m_wdata
  assign v_to_slaves_2_wdata =
	     fabric_xactors_to_slaves_2_f_wr_data$D_OUT[71:8] ;

  // value method v_to_slaves_2_m_wstrb
  assign v_to_slaves_2_wstrb =
	     fabric_xactors_to_slaves_2_f_wr_data$D_OUT[7:0] ;

  // action method v_to_slaves_2_m_wready
  assign CAN_FIRE_v_to_slaves_2_m_wready = 1'd1 ;
  assign WILL_FIRE_v_to_slaves_2_m_wready = 1'd1 ;

  // action method v_to_slaves_2_m_bvalid
  assign CAN_FIRE_v_to_slaves_2_m_bvalid = 1'd1 ;
  assign WILL_FIRE_v_to_slaves_2_m_bvalid = 1'd1 ;

  // value method v_to_slaves_2_m_bready
  assign v_to_slaves_2_bready = fabric_xactors_to_slaves_2_f_wr_resp$FULL_N ;

  // value method v_to_slaves_2_m_arvalid
  assign v_to_slaves_2_arvalid =
	     fabric_xactors_to_slaves_2_f_rd_addr$EMPTY_N ;

  // value method v_to_slaves_2_m_araddr
  assign v_to_slaves_2_araddr =
	     fabric_xactors_to_slaves_2_f_rd_addr$D_OUT[66:3] ;

  // value method v_to_slaves_2_m_arprot
  assign v_to_slaves_2_arprot =
	     fabric_xactors_to_slaves_2_f_rd_addr$D_OUT[2:0] ;

  // action method v_to_slaves_2_m_arready
  assign CAN_FIRE_v_to_slaves_2_m_arready = 1'd1 ;
  assign WILL_FIRE_v_to_slaves_2_m_arready = 1'd1 ;

  // action method v_to_slaves_2_m_rvalid
  assign CAN_FIRE_v_to_slaves_2_m_rvalid = 1'd1 ;
  assign WILL_FIRE_v_to_slaves_2_m_rvalid = 1'd1 ;

  // value method v_to_slaves_2_m_rready
  assign v_to_slaves_2_rready = fabric_xactors_to_slaves_2_f_rd_data$FULL_N ;

  // value method v_to_slaves_3_m_awvalid
  assign v_to_slaves_3_awvalid =
	     fabric_xactors_to_slaves_3_f_wr_addr$EMPTY_N ;

  // value method v_to_slaves_3_m_awaddr
  assign v_to_slaves_3_awaddr =
	     fabric_xactors_to_slaves_3_f_wr_addr$D_OUT[66:3] ;

  // value method v_to_slaves_3_m_awprot
  assign v_to_slaves_3_awprot =
	     fabric_xactors_to_slaves_3_f_wr_addr$D_OUT[2:0] ;

  // action method v_to_slaves_3_m_awready
  assign CAN_FIRE_v_to_slaves_3_m_awready = 1'd1 ;
  assign WILL_FIRE_v_to_slaves_3_m_awready = 1'd1 ;

  // value method v_to_slaves_3_m_wvalid
  assign v_to_slaves_3_wvalid = fabric_xactors_to_slaves_3_f_wr_data$EMPTY_N ;

  // value method v_to_slaves_3_m_wdata
  assign v_to_slaves_3_wdata =
	     fabric_xactors_to_slaves_3_f_wr_data$D_OUT[71:8] ;

  // value method v_to_slaves_3_m_wstrb
  assign v_to_slaves_3_wstrb =
	     fabric_xactors_to_slaves_3_f_wr_data$D_OUT[7:0] ;

  // action method v_to_slaves_3_m_wready
  assign CAN_FIRE_v_to_slaves_3_m_wready = 1'd1 ;
  assign WILL_FIRE_v_to_slaves_3_m_wready = 1'd1 ;

  // action method v_to_slaves_3_m_bvalid
  assign CAN_FIRE_v_to_slaves_3_m_bvalid = 1'd1 ;
  assign WILL_FIRE_v_to_slaves_3_m_bvalid = 1'd1 ;

  // value method v_to_slaves_3_m_bready
  assign v_to_slaves_3_bready = fabric_xactors_to_slaves_3_f_wr_resp$FULL_N ;

  // value method v_to_slaves_3_m_arvalid
  assign v_to_slaves_3_arvalid =
	     fabric_xactors_to_slaves_3_f_rd_addr$EMPTY_N ;

  // value method v_to_slaves_3_m_araddr
  assign v_to_slaves_3_araddr =
	     fabric_xactors_to_slaves_3_f_rd_addr$D_OUT[66:3] ;

  // value method v_to_slaves_3_m_arprot
  assign v_to_slaves_3_arprot =
	     fabric_xactors_to_slaves_3_f_rd_addr$D_OUT[2:0] ;

  // action method v_to_slaves_3_m_arready
  assign CAN_FIRE_v_to_slaves_3_m_arready = 1'd1 ;
  assign WILL_FIRE_v_to_slaves_3_m_arready = 1'd1 ;

  // action method v_to_slaves_3_m_rvalid
  assign CAN_FIRE_v_to_slaves_3_m_rvalid = 1'd1 ;
  assign WILL_FIRE_v_to_slaves_3_m_rvalid = 1'd1 ;

  // value method v_to_slaves_3_m_rready
  assign v_to_slaves_3_rready = fabric_xactors_to_slaves_3_f_rd_data$FULL_N ;

  // value method v_to_slaves_4_m_awvalid
  assign v_to_slaves_4_awvalid =
	     fabric_xactors_to_slaves_4_f_wr_addr$EMPTY_N ;

  // value method v_to_slaves_4_m_awaddr
  assign v_to_slaves_4_awaddr =
	     fabric_xactors_to_slaves_4_f_wr_addr$D_OUT[66:3] ;

  // value method v_to_slaves_4_m_awprot
  assign v_to_slaves_4_awprot =
	     fabric_xactors_to_slaves_4_f_wr_addr$D_OUT[2:0] ;

  // action method v_to_slaves_4_m_awready
  assign CAN_FIRE_v_to_slaves_4_m_awready = 1'd1 ;
  assign WILL_FIRE_v_to_slaves_4_m_awready = 1'd1 ;

  // value method v_to_slaves_4_m_wvalid
  assign v_to_slaves_4_wvalid = fabric_xactors_to_slaves_4_f_wr_data$EMPTY_N ;

  // value method v_to_slaves_4_m_wdata
  assign v_to_slaves_4_wdata =
	     fabric_xactors_to_slaves_4_f_wr_data$D_OUT[71:8] ;

  // value method v_to_slaves_4_m_wstrb
  assign v_to_slaves_4_wstrb =
	     fabric_xactors_to_slaves_4_f_wr_data$D_OUT[7:0] ;

  // action method v_to_slaves_4_m_wready
  assign CAN_FIRE_v_to_slaves_4_m_wready = 1'd1 ;
  assign WILL_FIRE_v_to_slaves_4_m_wready = 1'd1 ;

  // action method v_to_slaves_4_m_bvalid
  assign CAN_FIRE_v_to_slaves_4_m_bvalid = 1'd1 ;
  assign WILL_FIRE_v_to_slaves_4_m_bvalid = 1'd1 ;

  // value method v_to_slaves_4_m_bready
  assign v_to_slaves_4_bready = fabric_xactors_to_slaves_4_f_wr_resp$FULL_N ;

  // value method v_to_slaves_4_m_arvalid
  assign v_to_slaves_4_arvalid =
	     fabric_xactors_to_slaves_4_f_rd_addr$EMPTY_N ;

  // value method v_to_slaves_4_m_araddr
  assign v_to_slaves_4_araddr =
	     fabric_xactors_to_slaves_4_f_rd_addr$D_OUT[66:3] ;

  // value method v_to_slaves_4_m_arprot
  assign v_to_slaves_4_arprot =
	     fabric_xactors_to_slaves_4_f_rd_addr$D_OUT[2:0] ;

  // action method v_to_slaves_4_m_arready
  assign CAN_FIRE_v_to_slaves_4_m_arready = 1'd1 ;
  assign WILL_FIRE_v_to_slaves_4_m_arready = 1'd1 ;

  // action method v_to_slaves_4_m_rvalid
  assign CAN_FIRE_v_to_slaves_4_m_rvalid = 1'd1 ;
  assign WILL_FIRE_v_to_slaves_4_m_rvalid = 1'd1 ;

  // value method v_to_slaves_4_m_rready
  assign v_to_slaves_4_rready = fabric_xactors_to_slaves_4_f_rd_data$FULL_N ;

  // submodule fabric_v_f_rd_err_user_0
  SizedFIFO0 #(.p1depth(32'd8),
	       .p2cntr_width(32'd4),
	       .guarded(32'd1)) fabric_v_f_rd_err_user_0(.RST(RST_N),
							 .CLK(CLK),
							 .ENQ(fabric_v_f_rd_err_user_0$ENQ),
							 .DEQ(fabric_v_f_rd_err_user_0$DEQ),
							 .CLR(fabric_v_f_rd_err_user_0$CLR),
							 .FULL_N(fabric_v_f_rd_err_user_0$FULL_N),
							 .EMPTY_N(fabric_v_f_rd_err_user_0$EMPTY_N));

  // submodule fabric_v_f_rd_err_user_1
  SizedFIFO0 #(.p1depth(32'd8),
	       .p2cntr_width(32'd4),
	       .guarded(32'd1)) fabric_v_f_rd_err_user_1(.RST(RST_N),
							 .CLK(CLK),
							 .ENQ(fabric_v_f_rd_err_user_1$ENQ),
							 .DEQ(fabric_v_f_rd_err_user_1$DEQ),
							 .CLR(fabric_v_f_rd_err_user_1$CLR),
							 .FULL_N(fabric_v_f_rd_err_user_1$FULL_N),
							 .EMPTY_N(fabric_v_f_rd_err_user_1$EMPTY_N));

  // submodule fabric_v_f_rd_err_user_2
  SizedFIFO0 #(.p1depth(32'd8),
	       .p2cntr_width(32'd4),
	       .guarded(32'd1)) fabric_v_f_rd_err_user_2(.RST(RST_N),
							 .CLK(CLK),
							 .ENQ(fabric_v_f_rd_err_user_2$ENQ),
							 .DEQ(fabric_v_f_rd_err_user_2$DEQ),
							 .CLR(fabric_v_f_rd_err_user_2$CLR),
							 .FULL_N(fabric_v_f_rd_err_user_2$FULL_N),
							 .EMPTY_N(fabric_v_f_rd_err_user_2$EMPTY_N));

  // submodule fabric_v_f_rd_mis_0
  SizedFIFO #(.p1width(32'd2),
	      .p2depth(32'd8),
	      .p3cntr_width(32'd3),
	      .guarded(32'd1)) fabric_v_f_rd_mis_0(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(fabric_v_f_rd_mis_0$D_IN),
						   .ENQ(fabric_v_f_rd_mis_0$ENQ),
						   .DEQ(fabric_v_f_rd_mis_0$DEQ),
						   .CLR(fabric_v_f_rd_mis_0$CLR),
						   .D_OUT(fabric_v_f_rd_mis_0$D_OUT),
						   .FULL_N(fabric_v_f_rd_mis_0$FULL_N),
						   .EMPTY_N(fabric_v_f_rd_mis_0$EMPTY_N));

  // submodule fabric_v_f_rd_mis_1
  SizedFIFO #(.p1width(32'd2),
	      .p2depth(32'd8),
	      .p3cntr_width(32'd3),
	      .guarded(32'd1)) fabric_v_f_rd_mis_1(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(fabric_v_f_rd_mis_1$D_IN),
						   .ENQ(fabric_v_f_rd_mis_1$ENQ),
						   .DEQ(fabric_v_f_rd_mis_1$DEQ),
						   .CLR(fabric_v_f_rd_mis_1$CLR),
						   .D_OUT(fabric_v_f_rd_mis_1$D_OUT),
						   .FULL_N(fabric_v_f_rd_mis_1$FULL_N),
						   .EMPTY_N(fabric_v_f_rd_mis_1$EMPTY_N));

  // submodule fabric_v_f_rd_mis_2
  SizedFIFO #(.p1width(32'd2),
	      .p2depth(32'd8),
	      .p3cntr_width(32'd3),
	      .guarded(32'd1)) fabric_v_f_rd_mis_2(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(fabric_v_f_rd_mis_2$D_IN),
						   .ENQ(fabric_v_f_rd_mis_2$ENQ),
						   .DEQ(fabric_v_f_rd_mis_2$DEQ),
						   .CLR(fabric_v_f_rd_mis_2$CLR),
						   .D_OUT(fabric_v_f_rd_mis_2$D_OUT),
						   .FULL_N(fabric_v_f_rd_mis_2$FULL_N),
						   .EMPTY_N(fabric_v_f_rd_mis_2$EMPTY_N));

  // submodule fabric_v_f_rd_mis_3
  SizedFIFO #(.p1width(32'd2),
	      .p2depth(32'd8),
	      .p3cntr_width(32'd3),
	      .guarded(32'd1)) fabric_v_f_rd_mis_3(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(fabric_v_f_rd_mis_3$D_IN),
						   .ENQ(fabric_v_f_rd_mis_3$ENQ),
						   .DEQ(fabric_v_f_rd_mis_3$DEQ),
						   .CLR(fabric_v_f_rd_mis_3$CLR),
						   .D_OUT(fabric_v_f_rd_mis_3$D_OUT),
						   .FULL_N(fabric_v_f_rd_mis_3$FULL_N),
						   .EMPTY_N(fabric_v_f_rd_mis_3$EMPTY_N));

  // submodule fabric_v_f_rd_mis_4
  SizedFIFO #(.p1width(32'd2),
	      .p2depth(32'd8),
	      .p3cntr_width(32'd3),
	      .guarded(32'd1)) fabric_v_f_rd_mis_4(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(fabric_v_f_rd_mis_4$D_IN),
						   .ENQ(fabric_v_f_rd_mis_4$ENQ),
						   .DEQ(fabric_v_f_rd_mis_4$DEQ),
						   .CLR(fabric_v_f_rd_mis_4$CLR),
						   .D_OUT(fabric_v_f_rd_mis_4$D_OUT),
						   .FULL_N(fabric_v_f_rd_mis_4$FULL_N),
						   .EMPTY_N(fabric_v_f_rd_mis_4$EMPTY_N));

  // submodule fabric_v_f_rd_sjs_0
  SizedFIFO #(.p1width(32'd3),
	      .p2depth(32'd8),
	      .p3cntr_width(32'd3),
	      .guarded(32'd1)) fabric_v_f_rd_sjs_0(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(fabric_v_f_rd_sjs_0$D_IN),
						   .ENQ(fabric_v_f_rd_sjs_0$ENQ),
						   .DEQ(fabric_v_f_rd_sjs_0$DEQ),
						   .CLR(fabric_v_f_rd_sjs_0$CLR),
						   .D_OUT(fabric_v_f_rd_sjs_0$D_OUT),
						   .FULL_N(fabric_v_f_rd_sjs_0$FULL_N),
						   .EMPTY_N(fabric_v_f_rd_sjs_0$EMPTY_N));

  // submodule fabric_v_f_rd_sjs_1
  SizedFIFO #(.p1width(32'd3),
	      .p2depth(32'd8),
	      .p3cntr_width(32'd3),
	      .guarded(32'd1)) fabric_v_f_rd_sjs_1(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(fabric_v_f_rd_sjs_1$D_IN),
						   .ENQ(fabric_v_f_rd_sjs_1$ENQ),
						   .DEQ(fabric_v_f_rd_sjs_1$DEQ),
						   .CLR(fabric_v_f_rd_sjs_1$CLR),
						   .D_OUT(fabric_v_f_rd_sjs_1$D_OUT),
						   .FULL_N(fabric_v_f_rd_sjs_1$FULL_N),
						   .EMPTY_N(fabric_v_f_rd_sjs_1$EMPTY_N));

  // submodule fabric_v_f_rd_sjs_2
  SizedFIFO #(.p1width(32'd3),
	      .p2depth(32'd8),
	      .p3cntr_width(32'd3),
	      .guarded(32'd1)) fabric_v_f_rd_sjs_2(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(fabric_v_f_rd_sjs_2$D_IN),
						   .ENQ(fabric_v_f_rd_sjs_2$ENQ),
						   .DEQ(fabric_v_f_rd_sjs_2$DEQ),
						   .CLR(fabric_v_f_rd_sjs_2$CLR),
						   .D_OUT(fabric_v_f_rd_sjs_2$D_OUT),
						   .FULL_N(fabric_v_f_rd_sjs_2$FULL_N),
						   .EMPTY_N(fabric_v_f_rd_sjs_2$EMPTY_N));

  // submodule fabric_v_f_wr_err_user_0
  SizedFIFO0 #(.p1depth(32'd8),
	       .p2cntr_width(32'd4),
	       .guarded(32'd1)) fabric_v_f_wr_err_user_0(.RST(RST_N),
							 .CLK(CLK),
							 .ENQ(fabric_v_f_wr_err_user_0$ENQ),
							 .DEQ(fabric_v_f_wr_err_user_0$DEQ),
							 .CLR(fabric_v_f_wr_err_user_0$CLR),
							 .FULL_N(fabric_v_f_wr_err_user_0$FULL_N),
							 .EMPTY_N(fabric_v_f_wr_err_user_0$EMPTY_N));

  // submodule fabric_v_f_wr_err_user_1
  SizedFIFO0 #(.p1depth(32'd8),
	       .p2cntr_width(32'd4),
	       .guarded(32'd1)) fabric_v_f_wr_err_user_1(.RST(RST_N),
							 .CLK(CLK),
							 .ENQ(fabric_v_f_wr_err_user_1$ENQ),
							 .DEQ(fabric_v_f_wr_err_user_1$DEQ),
							 .CLR(fabric_v_f_wr_err_user_1$CLR),
							 .FULL_N(fabric_v_f_wr_err_user_1$FULL_N),
							 .EMPTY_N(fabric_v_f_wr_err_user_1$EMPTY_N));

  // submodule fabric_v_f_wr_err_user_2
  SizedFIFO0 #(.p1depth(32'd8),
	       .p2cntr_width(32'd4),
	       .guarded(32'd1)) fabric_v_f_wr_err_user_2(.RST(RST_N),
							 .CLK(CLK),
							 .ENQ(fabric_v_f_wr_err_user_2$ENQ),
							 .DEQ(fabric_v_f_wr_err_user_2$DEQ),
							 .CLR(fabric_v_f_wr_err_user_2$CLR),
							 .FULL_N(fabric_v_f_wr_err_user_2$FULL_N),
							 .EMPTY_N(fabric_v_f_wr_err_user_2$EMPTY_N));

  // submodule fabric_v_f_wr_mis_0
  SizedFIFO #(.p1width(32'd2),
	      .p2depth(32'd8),
	      .p3cntr_width(32'd3),
	      .guarded(32'd1)) fabric_v_f_wr_mis_0(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(fabric_v_f_wr_mis_0$D_IN),
						   .ENQ(fabric_v_f_wr_mis_0$ENQ),
						   .DEQ(fabric_v_f_wr_mis_0$DEQ),
						   .CLR(fabric_v_f_wr_mis_0$CLR),
						   .D_OUT(fabric_v_f_wr_mis_0$D_OUT),
						   .FULL_N(fabric_v_f_wr_mis_0$FULL_N),
						   .EMPTY_N(fabric_v_f_wr_mis_0$EMPTY_N));

  // submodule fabric_v_f_wr_mis_1
  SizedFIFO #(.p1width(32'd2),
	      .p2depth(32'd8),
	      .p3cntr_width(32'd3),
	      .guarded(32'd1)) fabric_v_f_wr_mis_1(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(fabric_v_f_wr_mis_1$D_IN),
						   .ENQ(fabric_v_f_wr_mis_1$ENQ),
						   .DEQ(fabric_v_f_wr_mis_1$DEQ),
						   .CLR(fabric_v_f_wr_mis_1$CLR),
						   .D_OUT(fabric_v_f_wr_mis_1$D_OUT),
						   .FULL_N(fabric_v_f_wr_mis_1$FULL_N),
						   .EMPTY_N(fabric_v_f_wr_mis_1$EMPTY_N));

  // submodule fabric_v_f_wr_mis_2
  SizedFIFO #(.p1width(32'd2),
	      .p2depth(32'd8),
	      .p3cntr_width(32'd3),
	      .guarded(32'd1)) fabric_v_f_wr_mis_2(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(fabric_v_f_wr_mis_2$D_IN),
						   .ENQ(fabric_v_f_wr_mis_2$ENQ),
						   .DEQ(fabric_v_f_wr_mis_2$DEQ),
						   .CLR(fabric_v_f_wr_mis_2$CLR),
						   .D_OUT(fabric_v_f_wr_mis_2$D_OUT),
						   .FULL_N(fabric_v_f_wr_mis_2$FULL_N),
						   .EMPTY_N(fabric_v_f_wr_mis_2$EMPTY_N));

  // submodule fabric_v_f_wr_mis_3
  SizedFIFO #(.p1width(32'd2),
	      .p2depth(32'd8),
	      .p3cntr_width(32'd3),
	      .guarded(32'd1)) fabric_v_f_wr_mis_3(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(fabric_v_f_wr_mis_3$D_IN),
						   .ENQ(fabric_v_f_wr_mis_3$ENQ),
						   .DEQ(fabric_v_f_wr_mis_3$DEQ),
						   .CLR(fabric_v_f_wr_mis_3$CLR),
						   .D_OUT(fabric_v_f_wr_mis_3$D_OUT),
						   .FULL_N(fabric_v_f_wr_mis_3$FULL_N),
						   .EMPTY_N(fabric_v_f_wr_mis_3$EMPTY_N));

  // submodule fabric_v_f_wr_mis_4
  SizedFIFO #(.p1width(32'd2),
	      .p2depth(32'd8),
	      .p3cntr_width(32'd3),
	      .guarded(32'd1)) fabric_v_f_wr_mis_4(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(fabric_v_f_wr_mis_4$D_IN),
						   .ENQ(fabric_v_f_wr_mis_4$ENQ),
						   .DEQ(fabric_v_f_wr_mis_4$DEQ),
						   .CLR(fabric_v_f_wr_mis_4$CLR),
						   .D_OUT(fabric_v_f_wr_mis_4$D_OUT),
						   .FULL_N(fabric_v_f_wr_mis_4$FULL_N),
						   .EMPTY_N(fabric_v_f_wr_mis_4$EMPTY_N));

  // submodule fabric_v_f_wr_sjs_0
  SizedFIFO #(.p1width(32'd3),
	      .p2depth(32'd8),
	      .p3cntr_width(32'd3),
	      .guarded(32'd1)) fabric_v_f_wr_sjs_0(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(fabric_v_f_wr_sjs_0$D_IN),
						   .ENQ(fabric_v_f_wr_sjs_0$ENQ),
						   .DEQ(fabric_v_f_wr_sjs_0$DEQ),
						   .CLR(fabric_v_f_wr_sjs_0$CLR),
						   .D_OUT(fabric_v_f_wr_sjs_0$D_OUT),
						   .FULL_N(fabric_v_f_wr_sjs_0$FULL_N),
						   .EMPTY_N(fabric_v_f_wr_sjs_0$EMPTY_N));

  // submodule fabric_v_f_wr_sjs_1
  SizedFIFO #(.p1width(32'd3),
	      .p2depth(32'd8),
	      .p3cntr_width(32'd3),
	      .guarded(32'd1)) fabric_v_f_wr_sjs_1(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(fabric_v_f_wr_sjs_1$D_IN),
						   .ENQ(fabric_v_f_wr_sjs_1$ENQ),
						   .DEQ(fabric_v_f_wr_sjs_1$DEQ),
						   .CLR(fabric_v_f_wr_sjs_1$CLR),
						   .D_OUT(fabric_v_f_wr_sjs_1$D_OUT),
						   .FULL_N(fabric_v_f_wr_sjs_1$FULL_N),
						   .EMPTY_N(fabric_v_f_wr_sjs_1$EMPTY_N));

  // submodule fabric_v_f_wr_sjs_2
  SizedFIFO #(.p1width(32'd3),
	      .p2depth(32'd8),
	      .p3cntr_width(32'd3),
	      .guarded(32'd1)) fabric_v_f_wr_sjs_2(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(fabric_v_f_wr_sjs_2$D_IN),
						   .ENQ(fabric_v_f_wr_sjs_2$ENQ),
						   .DEQ(fabric_v_f_wr_sjs_2$DEQ),
						   .CLR(fabric_v_f_wr_sjs_2$CLR),
						   .D_OUT(fabric_v_f_wr_sjs_2$D_OUT),
						   .FULL_N(fabric_v_f_wr_sjs_2$FULL_N),
						   .EMPTY_N(fabric_v_f_wr_sjs_2$EMPTY_N));

  // submodule fabric_xactors_from_masters_0_f_rd_addr
  FIFO2 #(.width(32'd67),
	  .guarded(32'd1)) fabric_xactors_from_masters_0_f_rd_addr(.RST(RST_N),
								   .CLK(CLK),
								   .D_IN(fabric_xactors_from_masters_0_f_rd_addr$D_IN),
								   .ENQ(fabric_xactors_from_masters_0_f_rd_addr$ENQ),
								   .DEQ(fabric_xactors_from_masters_0_f_rd_addr$DEQ),
								   .CLR(fabric_xactors_from_masters_0_f_rd_addr$CLR),
								   .D_OUT(fabric_xactors_from_masters_0_f_rd_addr$D_OUT),
								   .FULL_N(fabric_xactors_from_masters_0_f_rd_addr$FULL_N),
								   .EMPTY_N(fabric_xactors_from_masters_0_f_rd_addr$EMPTY_N));

  // submodule fabric_xactors_from_masters_0_f_rd_data
  FIFO2 #(.width(32'd66),
	  .guarded(32'd1)) fabric_xactors_from_masters_0_f_rd_data(.RST(RST_N),
								   .CLK(CLK),
								   .D_IN(fabric_xactors_from_masters_0_f_rd_data$D_IN),
								   .ENQ(fabric_xactors_from_masters_0_f_rd_data$ENQ),
								   .DEQ(fabric_xactors_from_masters_0_f_rd_data$DEQ),
								   .CLR(fabric_xactors_from_masters_0_f_rd_data$CLR),
								   .D_OUT(fabric_xactors_from_masters_0_f_rd_data$D_OUT),
								   .FULL_N(fabric_xactors_from_masters_0_f_rd_data$FULL_N),
								   .EMPTY_N(fabric_xactors_from_masters_0_f_rd_data$EMPTY_N));

  // submodule fabric_xactors_from_masters_0_f_wr_addr
  FIFO2 #(.width(32'd67),
	  .guarded(32'd1)) fabric_xactors_from_masters_0_f_wr_addr(.RST(RST_N),
								   .CLK(CLK),
								   .D_IN(fabric_xactors_from_masters_0_f_wr_addr$D_IN),
								   .ENQ(fabric_xactors_from_masters_0_f_wr_addr$ENQ),
								   .DEQ(fabric_xactors_from_masters_0_f_wr_addr$DEQ),
								   .CLR(fabric_xactors_from_masters_0_f_wr_addr$CLR),
								   .D_OUT(fabric_xactors_from_masters_0_f_wr_addr$D_OUT),
								   .FULL_N(fabric_xactors_from_masters_0_f_wr_addr$FULL_N),
								   .EMPTY_N(fabric_xactors_from_masters_0_f_wr_addr$EMPTY_N));

  // submodule fabric_xactors_from_masters_0_f_wr_data
  FIFO2 #(.width(32'd72),
	  .guarded(32'd1)) fabric_xactors_from_masters_0_f_wr_data(.RST(RST_N),
								   .CLK(CLK),
								   .D_IN(fabric_xactors_from_masters_0_f_wr_data$D_IN),
								   .ENQ(fabric_xactors_from_masters_0_f_wr_data$ENQ),
								   .DEQ(fabric_xactors_from_masters_0_f_wr_data$DEQ),
								   .CLR(fabric_xactors_from_masters_0_f_wr_data$CLR),
								   .D_OUT(fabric_xactors_from_masters_0_f_wr_data$D_OUT),
								   .FULL_N(fabric_xactors_from_masters_0_f_wr_data$FULL_N),
								   .EMPTY_N(fabric_xactors_from_masters_0_f_wr_data$EMPTY_N));

  // submodule fabric_xactors_from_masters_0_f_wr_resp
  FIFO2 #(.width(32'd2),
	  .guarded(32'd1)) fabric_xactors_from_masters_0_f_wr_resp(.RST(RST_N),
								   .CLK(CLK),
								   .D_IN(fabric_xactors_from_masters_0_f_wr_resp$D_IN),
								   .ENQ(fabric_xactors_from_masters_0_f_wr_resp$ENQ),
								   .DEQ(fabric_xactors_from_masters_0_f_wr_resp$DEQ),
								   .CLR(fabric_xactors_from_masters_0_f_wr_resp$CLR),
								   .D_OUT(fabric_xactors_from_masters_0_f_wr_resp$D_OUT),
								   .FULL_N(fabric_xactors_from_masters_0_f_wr_resp$FULL_N),
								   .EMPTY_N(fabric_xactors_from_masters_0_f_wr_resp$EMPTY_N));

  // submodule fabric_xactors_from_masters_1_f_rd_addr
  FIFO2 #(.width(32'd67),
	  .guarded(32'd1)) fabric_xactors_from_masters_1_f_rd_addr(.RST(RST_N),
								   .CLK(CLK),
								   .D_IN(fabric_xactors_from_masters_1_f_rd_addr$D_IN),
								   .ENQ(fabric_xactors_from_masters_1_f_rd_addr$ENQ),
								   .DEQ(fabric_xactors_from_masters_1_f_rd_addr$DEQ),
								   .CLR(fabric_xactors_from_masters_1_f_rd_addr$CLR),
								   .D_OUT(fabric_xactors_from_masters_1_f_rd_addr$D_OUT),
								   .FULL_N(fabric_xactors_from_masters_1_f_rd_addr$FULL_N),
								   .EMPTY_N(fabric_xactors_from_masters_1_f_rd_addr$EMPTY_N));

  // submodule fabric_xactors_from_masters_1_f_rd_data
  FIFO2 #(.width(32'd66),
	  .guarded(32'd1)) fabric_xactors_from_masters_1_f_rd_data(.RST(RST_N),
								   .CLK(CLK),
								   .D_IN(fabric_xactors_from_masters_1_f_rd_data$D_IN),
								   .ENQ(fabric_xactors_from_masters_1_f_rd_data$ENQ),
								   .DEQ(fabric_xactors_from_masters_1_f_rd_data$DEQ),
								   .CLR(fabric_xactors_from_masters_1_f_rd_data$CLR),
								   .D_OUT(fabric_xactors_from_masters_1_f_rd_data$D_OUT),
								   .FULL_N(fabric_xactors_from_masters_1_f_rd_data$FULL_N),
								   .EMPTY_N(fabric_xactors_from_masters_1_f_rd_data$EMPTY_N));

  // submodule fabric_xactors_from_masters_1_f_wr_addr
  FIFO2 #(.width(32'd67),
	  .guarded(32'd1)) fabric_xactors_from_masters_1_f_wr_addr(.RST(RST_N),
								   .CLK(CLK),
								   .D_IN(fabric_xactors_from_masters_1_f_wr_addr$D_IN),
								   .ENQ(fabric_xactors_from_masters_1_f_wr_addr$ENQ),
								   .DEQ(fabric_xactors_from_masters_1_f_wr_addr$DEQ),
								   .CLR(fabric_xactors_from_masters_1_f_wr_addr$CLR),
								   .D_OUT(fabric_xactors_from_masters_1_f_wr_addr$D_OUT),
								   .FULL_N(fabric_xactors_from_masters_1_f_wr_addr$FULL_N),
								   .EMPTY_N(fabric_xactors_from_masters_1_f_wr_addr$EMPTY_N));

  // submodule fabric_xactors_from_masters_1_f_wr_data
  FIFO2 #(.width(32'd72),
	  .guarded(32'd1)) fabric_xactors_from_masters_1_f_wr_data(.RST(RST_N),
								   .CLK(CLK),
								   .D_IN(fabric_xactors_from_masters_1_f_wr_data$D_IN),
								   .ENQ(fabric_xactors_from_masters_1_f_wr_data$ENQ),
								   .DEQ(fabric_xactors_from_masters_1_f_wr_data$DEQ),
								   .CLR(fabric_xactors_from_masters_1_f_wr_data$CLR),
								   .D_OUT(fabric_xactors_from_masters_1_f_wr_data$D_OUT),
								   .FULL_N(fabric_xactors_from_masters_1_f_wr_data$FULL_N),
								   .EMPTY_N(fabric_xactors_from_masters_1_f_wr_data$EMPTY_N));

  // submodule fabric_xactors_from_masters_1_f_wr_resp
  FIFO2 #(.width(32'd2),
	  .guarded(32'd1)) fabric_xactors_from_masters_1_f_wr_resp(.RST(RST_N),
								   .CLK(CLK),
								   .D_IN(fabric_xactors_from_masters_1_f_wr_resp$D_IN),
								   .ENQ(fabric_xactors_from_masters_1_f_wr_resp$ENQ),
								   .DEQ(fabric_xactors_from_masters_1_f_wr_resp$DEQ),
								   .CLR(fabric_xactors_from_masters_1_f_wr_resp$CLR),
								   .D_OUT(fabric_xactors_from_masters_1_f_wr_resp$D_OUT),
								   .FULL_N(fabric_xactors_from_masters_1_f_wr_resp$FULL_N),
								   .EMPTY_N(fabric_xactors_from_masters_1_f_wr_resp$EMPTY_N));

  // submodule fabric_xactors_from_masters_2_f_rd_addr
  FIFO2 #(.width(32'd67),
	  .guarded(32'd1)) fabric_xactors_from_masters_2_f_rd_addr(.RST(RST_N),
								   .CLK(CLK),
								   .D_IN(fabric_xactors_from_masters_2_f_rd_addr$D_IN),
								   .ENQ(fabric_xactors_from_masters_2_f_rd_addr$ENQ),
								   .DEQ(fabric_xactors_from_masters_2_f_rd_addr$DEQ),
								   .CLR(fabric_xactors_from_masters_2_f_rd_addr$CLR),
								   .D_OUT(fabric_xactors_from_masters_2_f_rd_addr$D_OUT),
								   .FULL_N(fabric_xactors_from_masters_2_f_rd_addr$FULL_N),
								   .EMPTY_N(fabric_xactors_from_masters_2_f_rd_addr$EMPTY_N));

  // submodule fabric_xactors_from_masters_2_f_rd_data
  FIFO2 #(.width(32'd66),
	  .guarded(32'd1)) fabric_xactors_from_masters_2_f_rd_data(.RST(RST_N),
								   .CLK(CLK),
								   .D_IN(fabric_xactors_from_masters_2_f_rd_data$D_IN),
								   .ENQ(fabric_xactors_from_masters_2_f_rd_data$ENQ),
								   .DEQ(fabric_xactors_from_masters_2_f_rd_data$DEQ),
								   .CLR(fabric_xactors_from_masters_2_f_rd_data$CLR),
								   .D_OUT(fabric_xactors_from_masters_2_f_rd_data$D_OUT),
								   .FULL_N(fabric_xactors_from_masters_2_f_rd_data$FULL_N),
								   .EMPTY_N(fabric_xactors_from_masters_2_f_rd_data$EMPTY_N));

  // submodule fabric_xactors_from_masters_2_f_wr_addr
  FIFO2 #(.width(32'd67),
	  .guarded(32'd1)) fabric_xactors_from_masters_2_f_wr_addr(.RST(RST_N),
								   .CLK(CLK),
								   .D_IN(fabric_xactors_from_masters_2_f_wr_addr$D_IN),
								   .ENQ(fabric_xactors_from_masters_2_f_wr_addr$ENQ),
								   .DEQ(fabric_xactors_from_masters_2_f_wr_addr$DEQ),
								   .CLR(fabric_xactors_from_masters_2_f_wr_addr$CLR),
								   .D_OUT(fabric_xactors_from_masters_2_f_wr_addr$D_OUT),
								   .FULL_N(fabric_xactors_from_masters_2_f_wr_addr$FULL_N),
								   .EMPTY_N(fabric_xactors_from_masters_2_f_wr_addr$EMPTY_N));

  // submodule fabric_xactors_from_masters_2_f_wr_data
  FIFO2 #(.width(32'd72),
	  .guarded(32'd1)) fabric_xactors_from_masters_2_f_wr_data(.RST(RST_N),
								   .CLK(CLK),
								   .D_IN(fabric_xactors_from_masters_2_f_wr_data$D_IN),
								   .ENQ(fabric_xactors_from_masters_2_f_wr_data$ENQ),
								   .DEQ(fabric_xactors_from_masters_2_f_wr_data$DEQ),
								   .CLR(fabric_xactors_from_masters_2_f_wr_data$CLR),
								   .D_OUT(fabric_xactors_from_masters_2_f_wr_data$D_OUT),
								   .FULL_N(fabric_xactors_from_masters_2_f_wr_data$FULL_N),
								   .EMPTY_N(fabric_xactors_from_masters_2_f_wr_data$EMPTY_N));

  // submodule fabric_xactors_from_masters_2_f_wr_resp
  FIFO2 #(.width(32'd2),
	  .guarded(32'd1)) fabric_xactors_from_masters_2_f_wr_resp(.RST(RST_N),
								   .CLK(CLK),
								   .D_IN(fabric_xactors_from_masters_2_f_wr_resp$D_IN),
								   .ENQ(fabric_xactors_from_masters_2_f_wr_resp$ENQ),
								   .DEQ(fabric_xactors_from_masters_2_f_wr_resp$DEQ),
								   .CLR(fabric_xactors_from_masters_2_f_wr_resp$CLR),
								   .D_OUT(fabric_xactors_from_masters_2_f_wr_resp$D_OUT),
								   .FULL_N(fabric_xactors_from_masters_2_f_wr_resp$FULL_N),
								   .EMPTY_N(fabric_xactors_from_masters_2_f_wr_resp$EMPTY_N));

  // submodule fabric_xactors_to_slaves_0_f_rd_addr
  FIFO2 #(.width(32'd67),
	  .guarded(32'd1)) fabric_xactors_to_slaves_0_f_rd_addr(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fabric_xactors_to_slaves_0_f_rd_addr$D_IN),
								.ENQ(fabric_xactors_to_slaves_0_f_rd_addr$ENQ),
								.DEQ(fabric_xactors_to_slaves_0_f_rd_addr$DEQ),
								.CLR(fabric_xactors_to_slaves_0_f_rd_addr$CLR),
								.D_OUT(fabric_xactors_to_slaves_0_f_rd_addr$D_OUT),
								.FULL_N(fabric_xactors_to_slaves_0_f_rd_addr$FULL_N),
								.EMPTY_N(fabric_xactors_to_slaves_0_f_rd_addr$EMPTY_N));

  // submodule fabric_xactors_to_slaves_0_f_rd_data
  FIFO2 #(.width(32'd66),
	  .guarded(32'd1)) fabric_xactors_to_slaves_0_f_rd_data(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fabric_xactors_to_slaves_0_f_rd_data$D_IN),
								.ENQ(fabric_xactors_to_slaves_0_f_rd_data$ENQ),
								.DEQ(fabric_xactors_to_slaves_0_f_rd_data$DEQ),
								.CLR(fabric_xactors_to_slaves_0_f_rd_data$CLR),
								.D_OUT(fabric_xactors_to_slaves_0_f_rd_data$D_OUT),
								.FULL_N(fabric_xactors_to_slaves_0_f_rd_data$FULL_N),
								.EMPTY_N(fabric_xactors_to_slaves_0_f_rd_data$EMPTY_N));

  // submodule fabric_xactors_to_slaves_0_f_wr_addr
  FIFO2 #(.width(32'd67),
	  .guarded(32'd1)) fabric_xactors_to_slaves_0_f_wr_addr(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fabric_xactors_to_slaves_0_f_wr_addr$D_IN),
								.ENQ(fabric_xactors_to_slaves_0_f_wr_addr$ENQ),
								.DEQ(fabric_xactors_to_slaves_0_f_wr_addr$DEQ),
								.CLR(fabric_xactors_to_slaves_0_f_wr_addr$CLR),
								.D_OUT(fabric_xactors_to_slaves_0_f_wr_addr$D_OUT),
								.FULL_N(fabric_xactors_to_slaves_0_f_wr_addr$FULL_N),
								.EMPTY_N(fabric_xactors_to_slaves_0_f_wr_addr$EMPTY_N));

  // submodule fabric_xactors_to_slaves_0_f_wr_data
  FIFO2 #(.width(32'd72),
	  .guarded(32'd1)) fabric_xactors_to_slaves_0_f_wr_data(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fabric_xactors_to_slaves_0_f_wr_data$D_IN),
								.ENQ(fabric_xactors_to_slaves_0_f_wr_data$ENQ),
								.DEQ(fabric_xactors_to_slaves_0_f_wr_data$DEQ),
								.CLR(fabric_xactors_to_slaves_0_f_wr_data$CLR),
								.D_OUT(fabric_xactors_to_slaves_0_f_wr_data$D_OUT),
								.FULL_N(fabric_xactors_to_slaves_0_f_wr_data$FULL_N),
								.EMPTY_N(fabric_xactors_to_slaves_0_f_wr_data$EMPTY_N));

  // submodule fabric_xactors_to_slaves_0_f_wr_resp
  FIFO2 #(.width(32'd2),
	  .guarded(32'd1)) fabric_xactors_to_slaves_0_f_wr_resp(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fabric_xactors_to_slaves_0_f_wr_resp$D_IN),
								.ENQ(fabric_xactors_to_slaves_0_f_wr_resp$ENQ),
								.DEQ(fabric_xactors_to_slaves_0_f_wr_resp$DEQ),
								.CLR(fabric_xactors_to_slaves_0_f_wr_resp$CLR),
								.D_OUT(fabric_xactors_to_slaves_0_f_wr_resp$D_OUT),
								.FULL_N(fabric_xactors_to_slaves_0_f_wr_resp$FULL_N),
								.EMPTY_N(fabric_xactors_to_slaves_0_f_wr_resp$EMPTY_N));

  // submodule fabric_xactors_to_slaves_1_f_rd_addr
  FIFO2 #(.width(32'd67),
	  .guarded(32'd1)) fabric_xactors_to_slaves_1_f_rd_addr(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fabric_xactors_to_slaves_1_f_rd_addr$D_IN),
								.ENQ(fabric_xactors_to_slaves_1_f_rd_addr$ENQ),
								.DEQ(fabric_xactors_to_slaves_1_f_rd_addr$DEQ),
								.CLR(fabric_xactors_to_slaves_1_f_rd_addr$CLR),
								.D_OUT(fabric_xactors_to_slaves_1_f_rd_addr$D_OUT),
								.FULL_N(fabric_xactors_to_slaves_1_f_rd_addr$FULL_N),
								.EMPTY_N(fabric_xactors_to_slaves_1_f_rd_addr$EMPTY_N));

  // submodule fabric_xactors_to_slaves_1_f_rd_data
  FIFO2 #(.width(32'd66),
	  .guarded(32'd1)) fabric_xactors_to_slaves_1_f_rd_data(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fabric_xactors_to_slaves_1_f_rd_data$D_IN),
								.ENQ(fabric_xactors_to_slaves_1_f_rd_data$ENQ),
								.DEQ(fabric_xactors_to_slaves_1_f_rd_data$DEQ),
								.CLR(fabric_xactors_to_slaves_1_f_rd_data$CLR),
								.D_OUT(fabric_xactors_to_slaves_1_f_rd_data$D_OUT),
								.FULL_N(fabric_xactors_to_slaves_1_f_rd_data$FULL_N),
								.EMPTY_N(fabric_xactors_to_slaves_1_f_rd_data$EMPTY_N));

  // submodule fabric_xactors_to_slaves_1_f_wr_addr
  FIFO2 #(.width(32'd67),
	  .guarded(32'd1)) fabric_xactors_to_slaves_1_f_wr_addr(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fabric_xactors_to_slaves_1_f_wr_addr$D_IN),
								.ENQ(fabric_xactors_to_slaves_1_f_wr_addr$ENQ),
								.DEQ(fabric_xactors_to_slaves_1_f_wr_addr$DEQ),
								.CLR(fabric_xactors_to_slaves_1_f_wr_addr$CLR),
								.D_OUT(fabric_xactors_to_slaves_1_f_wr_addr$D_OUT),
								.FULL_N(fabric_xactors_to_slaves_1_f_wr_addr$FULL_N),
								.EMPTY_N(fabric_xactors_to_slaves_1_f_wr_addr$EMPTY_N));

  // submodule fabric_xactors_to_slaves_1_f_wr_data
  FIFO2 #(.width(32'd72),
	  .guarded(32'd1)) fabric_xactors_to_slaves_1_f_wr_data(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fabric_xactors_to_slaves_1_f_wr_data$D_IN),
								.ENQ(fabric_xactors_to_slaves_1_f_wr_data$ENQ),
								.DEQ(fabric_xactors_to_slaves_1_f_wr_data$DEQ),
								.CLR(fabric_xactors_to_slaves_1_f_wr_data$CLR),
								.D_OUT(fabric_xactors_to_slaves_1_f_wr_data$D_OUT),
								.FULL_N(fabric_xactors_to_slaves_1_f_wr_data$FULL_N),
								.EMPTY_N(fabric_xactors_to_slaves_1_f_wr_data$EMPTY_N));

  // submodule fabric_xactors_to_slaves_1_f_wr_resp
  FIFO2 #(.width(32'd2),
	  .guarded(32'd1)) fabric_xactors_to_slaves_1_f_wr_resp(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fabric_xactors_to_slaves_1_f_wr_resp$D_IN),
								.ENQ(fabric_xactors_to_slaves_1_f_wr_resp$ENQ),
								.DEQ(fabric_xactors_to_slaves_1_f_wr_resp$DEQ),
								.CLR(fabric_xactors_to_slaves_1_f_wr_resp$CLR),
								.D_OUT(fabric_xactors_to_slaves_1_f_wr_resp$D_OUT),
								.FULL_N(fabric_xactors_to_slaves_1_f_wr_resp$FULL_N),
								.EMPTY_N(fabric_xactors_to_slaves_1_f_wr_resp$EMPTY_N));

  // submodule fabric_xactors_to_slaves_2_f_rd_addr
  FIFO2 #(.width(32'd67),
	  .guarded(32'd1)) fabric_xactors_to_slaves_2_f_rd_addr(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fabric_xactors_to_slaves_2_f_rd_addr$D_IN),
								.ENQ(fabric_xactors_to_slaves_2_f_rd_addr$ENQ),
								.DEQ(fabric_xactors_to_slaves_2_f_rd_addr$DEQ),
								.CLR(fabric_xactors_to_slaves_2_f_rd_addr$CLR),
								.D_OUT(fabric_xactors_to_slaves_2_f_rd_addr$D_OUT),
								.FULL_N(fabric_xactors_to_slaves_2_f_rd_addr$FULL_N),
								.EMPTY_N(fabric_xactors_to_slaves_2_f_rd_addr$EMPTY_N));

  // submodule fabric_xactors_to_slaves_2_f_rd_data
  FIFO2 #(.width(32'd66),
	  .guarded(32'd1)) fabric_xactors_to_slaves_2_f_rd_data(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fabric_xactors_to_slaves_2_f_rd_data$D_IN),
								.ENQ(fabric_xactors_to_slaves_2_f_rd_data$ENQ),
								.DEQ(fabric_xactors_to_slaves_2_f_rd_data$DEQ),
								.CLR(fabric_xactors_to_slaves_2_f_rd_data$CLR),
								.D_OUT(fabric_xactors_to_slaves_2_f_rd_data$D_OUT),
								.FULL_N(fabric_xactors_to_slaves_2_f_rd_data$FULL_N),
								.EMPTY_N(fabric_xactors_to_slaves_2_f_rd_data$EMPTY_N));

  // submodule fabric_xactors_to_slaves_2_f_wr_addr
  FIFO2 #(.width(32'd67),
	  .guarded(32'd1)) fabric_xactors_to_slaves_2_f_wr_addr(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fabric_xactors_to_slaves_2_f_wr_addr$D_IN),
								.ENQ(fabric_xactors_to_slaves_2_f_wr_addr$ENQ),
								.DEQ(fabric_xactors_to_slaves_2_f_wr_addr$DEQ),
								.CLR(fabric_xactors_to_slaves_2_f_wr_addr$CLR),
								.D_OUT(fabric_xactors_to_slaves_2_f_wr_addr$D_OUT),
								.FULL_N(fabric_xactors_to_slaves_2_f_wr_addr$FULL_N),
								.EMPTY_N(fabric_xactors_to_slaves_2_f_wr_addr$EMPTY_N));

  // submodule fabric_xactors_to_slaves_2_f_wr_data
  FIFO2 #(.width(32'd72),
	  .guarded(32'd1)) fabric_xactors_to_slaves_2_f_wr_data(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fabric_xactors_to_slaves_2_f_wr_data$D_IN),
								.ENQ(fabric_xactors_to_slaves_2_f_wr_data$ENQ),
								.DEQ(fabric_xactors_to_slaves_2_f_wr_data$DEQ),
								.CLR(fabric_xactors_to_slaves_2_f_wr_data$CLR),
								.D_OUT(fabric_xactors_to_slaves_2_f_wr_data$D_OUT),
								.FULL_N(fabric_xactors_to_slaves_2_f_wr_data$FULL_N),
								.EMPTY_N(fabric_xactors_to_slaves_2_f_wr_data$EMPTY_N));

  // submodule fabric_xactors_to_slaves_2_f_wr_resp
  FIFO2 #(.width(32'd2),
	  .guarded(32'd1)) fabric_xactors_to_slaves_2_f_wr_resp(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fabric_xactors_to_slaves_2_f_wr_resp$D_IN),
								.ENQ(fabric_xactors_to_slaves_2_f_wr_resp$ENQ),
								.DEQ(fabric_xactors_to_slaves_2_f_wr_resp$DEQ),
								.CLR(fabric_xactors_to_slaves_2_f_wr_resp$CLR),
								.D_OUT(fabric_xactors_to_slaves_2_f_wr_resp$D_OUT),
								.FULL_N(fabric_xactors_to_slaves_2_f_wr_resp$FULL_N),
								.EMPTY_N(fabric_xactors_to_slaves_2_f_wr_resp$EMPTY_N));

  // submodule fabric_xactors_to_slaves_3_f_rd_addr
  FIFO2 #(.width(32'd67),
	  .guarded(32'd1)) fabric_xactors_to_slaves_3_f_rd_addr(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fabric_xactors_to_slaves_3_f_rd_addr$D_IN),
								.ENQ(fabric_xactors_to_slaves_3_f_rd_addr$ENQ),
								.DEQ(fabric_xactors_to_slaves_3_f_rd_addr$DEQ),
								.CLR(fabric_xactors_to_slaves_3_f_rd_addr$CLR),
								.D_OUT(fabric_xactors_to_slaves_3_f_rd_addr$D_OUT),
								.FULL_N(fabric_xactors_to_slaves_3_f_rd_addr$FULL_N),
								.EMPTY_N(fabric_xactors_to_slaves_3_f_rd_addr$EMPTY_N));

  // submodule fabric_xactors_to_slaves_3_f_rd_data
  FIFO2 #(.width(32'd66),
	  .guarded(32'd1)) fabric_xactors_to_slaves_3_f_rd_data(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fabric_xactors_to_slaves_3_f_rd_data$D_IN),
								.ENQ(fabric_xactors_to_slaves_3_f_rd_data$ENQ),
								.DEQ(fabric_xactors_to_slaves_3_f_rd_data$DEQ),
								.CLR(fabric_xactors_to_slaves_3_f_rd_data$CLR),
								.D_OUT(fabric_xactors_to_slaves_3_f_rd_data$D_OUT),
								.FULL_N(fabric_xactors_to_slaves_3_f_rd_data$FULL_N),
								.EMPTY_N(fabric_xactors_to_slaves_3_f_rd_data$EMPTY_N));

  // submodule fabric_xactors_to_slaves_3_f_wr_addr
  FIFO2 #(.width(32'd67),
	  .guarded(32'd1)) fabric_xactors_to_slaves_3_f_wr_addr(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fabric_xactors_to_slaves_3_f_wr_addr$D_IN),
								.ENQ(fabric_xactors_to_slaves_3_f_wr_addr$ENQ),
								.DEQ(fabric_xactors_to_slaves_3_f_wr_addr$DEQ),
								.CLR(fabric_xactors_to_slaves_3_f_wr_addr$CLR),
								.D_OUT(fabric_xactors_to_slaves_3_f_wr_addr$D_OUT),
								.FULL_N(fabric_xactors_to_slaves_3_f_wr_addr$FULL_N),
								.EMPTY_N(fabric_xactors_to_slaves_3_f_wr_addr$EMPTY_N));

  // submodule fabric_xactors_to_slaves_3_f_wr_data
  FIFO2 #(.width(32'd72),
	  .guarded(32'd1)) fabric_xactors_to_slaves_3_f_wr_data(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fabric_xactors_to_slaves_3_f_wr_data$D_IN),
								.ENQ(fabric_xactors_to_slaves_3_f_wr_data$ENQ),
								.DEQ(fabric_xactors_to_slaves_3_f_wr_data$DEQ),
								.CLR(fabric_xactors_to_slaves_3_f_wr_data$CLR),
								.D_OUT(fabric_xactors_to_slaves_3_f_wr_data$D_OUT),
								.FULL_N(fabric_xactors_to_slaves_3_f_wr_data$FULL_N),
								.EMPTY_N(fabric_xactors_to_slaves_3_f_wr_data$EMPTY_N));

  // submodule fabric_xactors_to_slaves_3_f_wr_resp
  FIFO2 #(.width(32'd2),
	  .guarded(32'd1)) fabric_xactors_to_slaves_3_f_wr_resp(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fabric_xactors_to_slaves_3_f_wr_resp$D_IN),
								.ENQ(fabric_xactors_to_slaves_3_f_wr_resp$ENQ),
								.DEQ(fabric_xactors_to_slaves_3_f_wr_resp$DEQ),
								.CLR(fabric_xactors_to_slaves_3_f_wr_resp$CLR),
								.D_OUT(fabric_xactors_to_slaves_3_f_wr_resp$D_OUT),
								.FULL_N(fabric_xactors_to_slaves_3_f_wr_resp$FULL_N),
								.EMPTY_N(fabric_xactors_to_slaves_3_f_wr_resp$EMPTY_N));

  // submodule fabric_xactors_to_slaves_4_f_rd_addr
  FIFO2 #(.width(32'd67),
	  .guarded(32'd1)) fabric_xactors_to_slaves_4_f_rd_addr(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fabric_xactors_to_slaves_4_f_rd_addr$D_IN),
								.ENQ(fabric_xactors_to_slaves_4_f_rd_addr$ENQ),
								.DEQ(fabric_xactors_to_slaves_4_f_rd_addr$DEQ),
								.CLR(fabric_xactors_to_slaves_4_f_rd_addr$CLR),
								.D_OUT(fabric_xactors_to_slaves_4_f_rd_addr$D_OUT),
								.FULL_N(fabric_xactors_to_slaves_4_f_rd_addr$FULL_N),
								.EMPTY_N(fabric_xactors_to_slaves_4_f_rd_addr$EMPTY_N));

  // submodule fabric_xactors_to_slaves_4_f_rd_data
  FIFO2 #(.width(32'd66),
	  .guarded(32'd1)) fabric_xactors_to_slaves_4_f_rd_data(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fabric_xactors_to_slaves_4_f_rd_data$D_IN),
								.ENQ(fabric_xactors_to_slaves_4_f_rd_data$ENQ),
								.DEQ(fabric_xactors_to_slaves_4_f_rd_data$DEQ),
								.CLR(fabric_xactors_to_slaves_4_f_rd_data$CLR),
								.D_OUT(fabric_xactors_to_slaves_4_f_rd_data$D_OUT),
								.FULL_N(fabric_xactors_to_slaves_4_f_rd_data$FULL_N),
								.EMPTY_N(fabric_xactors_to_slaves_4_f_rd_data$EMPTY_N));

  // submodule fabric_xactors_to_slaves_4_f_wr_addr
  FIFO2 #(.width(32'd67),
	  .guarded(32'd1)) fabric_xactors_to_slaves_4_f_wr_addr(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fabric_xactors_to_slaves_4_f_wr_addr$D_IN),
								.ENQ(fabric_xactors_to_slaves_4_f_wr_addr$ENQ),
								.DEQ(fabric_xactors_to_slaves_4_f_wr_addr$DEQ),
								.CLR(fabric_xactors_to_slaves_4_f_wr_addr$CLR),
								.D_OUT(fabric_xactors_to_slaves_4_f_wr_addr$D_OUT),
								.FULL_N(fabric_xactors_to_slaves_4_f_wr_addr$FULL_N),
								.EMPTY_N(fabric_xactors_to_slaves_4_f_wr_addr$EMPTY_N));

  // submodule fabric_xactors_to_slaves_4_f_wr_data
  FIFO2 #(.width(32'd72),
	  .guarded(32'd1)) fabric_xactors_to_slaves_4_f_wr_data(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fabric_xactors_to_slaves_4_f_wr_data$D_IN),
								.ENQ(fabric_xactors_to_slaves_4_f_wr_data$ENQ),
								.DEQ(fabric_xactors_to_slaves_4_f_wr_data$DEQ),
								.CLR(fabric_xactors_to_slaves_4_f_wr_data$CLR),
								.D_OUT(fabric_xactors_to_slaves_4_f_wr_data$D_OUT),
								.FULL_N(fabric_xactors_to_slaves_4_f_wr_data$FULL_N),
								.EMPTY_N(fabric_xactors_to_slaves_4_f_wr_data$EMPTY_N));

  // submodule fabric_xactors_to_slaves_4_f_wr_resp
  FIFO2 #(.width(32'd2),
	  .guarded(32'd1)) fabric_xactors_to_slaves_4_f_wr_resp(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fabric_xactors_to_slaves_4_f_wr_resp$D_IN),
								.ENQ(fabric_xactors_to_slaves_4_f_wr_resp$ENQ),
								.DEQ(fabric_xactors_to_slaves_4_f_wr_resp$DEQ),
								.CLR(fabric_xactors_to_slaves_4_f_wr_resp$CLR),
								.D_OUT(fabric_xactors_to_slaves_4_f_wr_resp$D_OUT),
								.FULL_N(fabric_xactors_to_slaves_4_f_wr_resp$FULL_N),
								.EMPTY_N(fabric_xactors_to_slaves_4_f_wr_resp$EMPTY_N));

  // submodule soc_map
  mkSoC_Map soc_map(.CLK(CLK),
		    .RST_N(RST_N),
		    .m_is_IO_addr_addr(soc_map$m_is_IO_addr_addr),
		    .m_boot_rom_addr_size(),
		    .m_boot_rom_addr_base(soc_map$m_boot_rom_addr_base),
		    .m_boot_rom_addr_lim(soc_map$m_boot_rom_addr_lim),
		    .m_tcm_addr_size(),
		    .m_tcm_addr_base(),
		    .m_tcm_addr_lim(),
		    .m_mem0_controller_addr_size(),
		    .m_mem0_controller_addr_base(soc_map$m_mem0_controller_addr_base),
		    .m_mem0_controller_addr_lim(soc_map$m_mem0_controller_addr_lim),
		    .m_uart0_addr_size(),
		    .m_uart0_addr_base(soc_map$m_uart0_addr_base),
		    .m_uart0_addr_lim(soc_map$m_uart0_addr_lim),
		    .m_timer0_addr_size(),
		    .m_timer0_addr_base(soc_map$m_timer0_addr_base),
		    .m_timer0_addr_lim(soc_map$m_timer0_addr_lim),
		    .m_is_IO_addr());

  // rule RL_fabric_rl_wr_xaction_master_to_slave
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave =
	     fabric_xactors_from_masters_0_f_wr_addr$EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_data$EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_wr_addr$FULL_N &&
	     fabric_xactors_to_slaves_0_f_wr_data$FULL_N &&
	     fabric_v_f_wr_mis_0$FULL_N &&
	     fabric_v_f_wr_sjs_0$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d45 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_1
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 =
	     fabric_xactors_from_masters_0_f_wr_addr$EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_data$EMPTY_N &&
	     fabric_v_f_wr_sjs_0$FULL_N &&
	     fabric_xactors_to_slaves_1_f_wr_addr$FULL_N &&
	     fabric_xactors_to_slaves_1_f_wr_data$FULL_N &&
	     fabric_v_f_wr_mis_1$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d66 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_2
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 =
	     fabric_xactors_from_masters_0_f_wr_addr$EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_data$EMPTY_N &&
	     fabric_v_f_wr_sjs_0$FULL_N &&
	     fabric_xactors_to_slaves_2_f_wr_addr$FULL_N &&
	     fabric_xactors_to_slaves_2_f_wr_data$FULL_N &&
	     fabric_v_f_wr_mis_2$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d80 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_3
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 =
	     fabric_xactors_from_masters_0_f_wr_addr$EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_data$EMPTY_N &&
	     fabric_v_f_wr_sjs_0$FULL_N &&
	     fabric_xactors_to_slaves_3_f_wr_addr$FULL_N &&
	     fabric_xactors_to_slaves_3_f_wr_data$FULL_N &&
	     fabric_v_f_wr_mis_3$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d94 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_4
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 =
	     fabric_xactors_from_masters_0_f_wr_addr$EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_data$EMPTY_N &&
	     fabric_v_f_wr_sjs_0$FULL_N &&
	     fabric_xactors_to_slaves_4_f_wr_addr$FULL_N &&
	     fabric_xactors_to_slaves_4_f_wr_data$FULL_N &&
	     fabric_v_f_wr_mis_4$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d108 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_5
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 =
	     fabric_xactors_to_slaves_0_f_wr_addr$FULL_N &&
	     fabric_xactors_to_slaves_0_f_wr_data$FULL_N &&
	     fabric_v_f_wr_mis_0$FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_addr$EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_data$EMPTY_N &&
	     fabric_v_f_wr_sjs_1$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d143 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_6
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 =
	     fabric_xactors_to_slaves_1_f_wr_addr$FULL_N &&
	     fabric_xactors_to_slaves_1_f_wr_data$FULL_N &&
	     fabric_v_f_wr_mis_1$FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_addr$EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_data$EMPTY_N &&
	     fabric_v_f_wr_sjs_1$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d155 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_7
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 =
	     fabric_xactors_to_slaves_2_f_wr_addr$FULL_N &&
	     fabric_xactors_to_slaves_2_f_wr_data$FULL_N &&
	     fabric_v_f_wr_mis_2$FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_addr$EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_data$EMPTY_N &&
	     fabric_v_f_wr_sjs_1$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d163 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_8
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 =
	     fabric_xactors_to_slaves_3_f_wr_addr$FULL_N &&
	     fabric_xactors_to_slaves_3_f_wr_data$FULL_N &&
	     fabric_v_f_wr_mis_3$FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_addr$EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_data$EMPTY_N &&
	     fabric_v_f_wr_sjs_1$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d171 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_9
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 =
	     fabric_xactors_to_slaves_4_f_wr_addr$FULL_N &&
	     fabric_xactors_to_slaves_4_f_wr_data$FULL_N &&
	     fabric_v_f_wr_mis_4$FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_addr$EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_data$EMPTY_N &&
	     fabric_v_f_wr_sjs_1$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d179 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_10
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 =
	     fabric_xactors_to_slaves_0_f_wr_addr$FULL_N &&
	     fabric_xactors_to_slaves_0_f_wr_data$FULL_N &&
	     fabric_v_f_wr_mis_0$FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_addr$EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_data$EMPTY_N &&
	     fabric_v_f_wr_sjs_2$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d213 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_11
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 =
	     fabric_xactors_to_slaves_1_f_wr_addr$FULL_N &&
	     fabric_xactors_to_slaves_1_f_wr_data$FULL_N &&
	     fabric_v_f_wr_mis_1$FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_addr$EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_data$EMPTY_N &&
	     fabric_v_f_wr_sjs_2$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d225 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_12
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 =
	     fabric_xactors_to_slaves_2_f_wr_addr$FULL_N &&
	     fabric_xactors_to_slaves_2_f_wr_data$FULL_N &&
	     fabric_v_f_wr_mis_2$FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_addr$EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_data$EMPTY_N &&
	     fabric_v_f_wr_sjs_2$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d233 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_13
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 =
	     fabric_xactors_to_slaves_3_f_wr_addr$FULL_N &&
	     fabric_xactors_to_slaves_3_f_wr_data$FULL_N &&
	     fabric_v_f_wr_mis_3$FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_addr$EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_data$EMPTY_N &&
	     fabric_v_f_wr_sjs_2$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d241 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_14
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 =
	     fabric_xactors_to_slaves_4_f_wr_addr$FULL_N &&
	     fabric_xactors_to_slaves_4_f_wr_data$FULL_N &&
	     fabric_v_f_wr_mis_4$FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_addr$EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_data$EMPTY_N &&
	     fabric_v_f_wr_sjs_2$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d249 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_wr_xaction_no_such_slave
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_no_such_slave =
	     fabric_xactors_from_masters_0_f_wr_addr$EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_data$EMPTY_N &&
	     fabric_v_f_wr_sjs_0$FULL_N &&
	     fabric_v_f_wr_err_user_0$FULL_N &&
	     (!soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d18 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d20) &&
	     NOT_soc_map_m_boot_rom_addr_base__2_ULE_fabric_ETC___d270 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_no_such_slave ;

  // rule RL_fabric_rl_wr_xaction_no_such_slave_1
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 =
	     fabric_xactors_from_masters_1_f_wr_addr$EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_data$EMPTY_N &&
	     fabric_v_f_wr_sjs_1$FULL_N &&
	     fabric_v_f_wr_err_user_1$FULL_N &&
	     (!soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d123 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d124) &&
	     NOT_soc_map_m_boot_rom_addr_base__2_ULE_fabric_ETC___d292 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 ;

  // rule RL_fabric_rl_wr_xaction_no_such_slave_2
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 =
	     fabric_xactors_from_masters_2_f_wr_addr$EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_data$EMPTY_N &&
	     fabric_v_f_wr_sjs_2$FULL_N &&
	     fabric_v_f_wr_err_user_2$FULL_N &&
	     (!soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d193 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d194) &&
	     NOT_soc_map_m_boot_rom_addr_base__2_ULE_fabric_ETC___d314 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave =
	     fabric_xactors_from_masters_0_f_rd_addr$EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_rd_addr$FULL_N &&
	     fabric_v_f_rd_mis_0$FULL_N &&
	     fabric_v_f_rd_sjs_0$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d348 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_1
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 =
	     fabric_xactors_from_masters_0_f_rd_addr$EMPTY_N &&
	     fabric_v_f_rd_sjs_0$FULL_N &&
	     fabric_xactors_to_slaves_1_f_rd_addr$FULL_N &&
	     fabric_v_f_rd_mis_1$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d359 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_2
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 =
	     fabric_xactors_from_masters_0_f_rd_addr$EMPTY_N &&
	     fabric_v_f_rd_sjs_0$FULL_N &&
	     fabric_xactors_to_slaves_2_f_rd_addr$FULL_N &&
	     fabric_v_f_rd_mis_2$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d369 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_3
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 =
	     fabric_xactors_from_masters_0_f_rd_addr$EMPTY_N &&
	     fabric_v_f_rd_sjs_0$FULL_N &&
	     fabric_xactors_to_slaves_3_f_rd_addr$FULL_N &&
	     fabric_v_f_rd_mis_3$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d379 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_4
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 =
	     fabric_xactors_from_masters_0_f_rd_addr$EMPTY_N &&
	     fabric_v_f_rd_sjs_0$FULL_N &&
	     fabric_xactors_to_slaves_4_f_rd_addr$FULL_N &&
	     fabric_v_f_rd_mis_4$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d389 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_5
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 =
	     fabric_xactors_to_slaves_0_f_rd_addr$FULL_N &&
	     fabric_v_f_rd_mis_0$FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr$EMPTY_N &&
	     fabric_v_f_rd_sjs_1$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d420 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_6
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 =
	     fabric_xactors_to_slaves_1_f_rd_addr$FULL_N &&
	     fabric_v_f_rd_mis_1$FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr$EMPTY_N &&
	     fabric_v_f_rd_sjs_1$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d428 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_7
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 =
	     fabric_xactors_to_slaves_2_f_rd_addr$FULL_N &&
	     fabric_v_f_rd_mis_2$FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr$EMPTY_N &&
	     fabric_v_f_rd_sjs_1$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d435 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_8
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 =
	     fabric_xactors_to_slaves_3_f_rd_addr$FULL_N &&
	     fabric_v_f_rd_mis_3$FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr$EMPTY_N &&
	     fabric_v_f_rd_sjs_1$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d442 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_9
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 =
	     fabric_xactors_to_slaves_4_f_rd_addr$FULL_N &&
	     fabric_v_f_rd_mis_4$FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr$EMPTY_N &&
	     fabric_v_f_rd_sjs_1$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d449 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_10
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 =
	     fabric_xactors_to_slaves_0_f_rd_addr$FULL_N &&
	     fabric_v_f_rd_mis_0$FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr$EMPTY_N &&
	     fabric_v_f_rd_sjs_2$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d480 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_11
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 =
	     fabric_xactors_to_slaves_1_f_rd_addr$FULL_N &&
	     fabric_v_f_rd_mis_1$FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr$EMPTY_N &&
	     fabric_v_f_rd_sjs_2$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d488 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_12
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 =
	     fabric_xactors_to_slaves_2_f_rd_addr$FULL_N &&
	     fabric_v_f_rd_mis_2$FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr$EMPTY_N &&
	     fabric_v_f_rd_sjs_2$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d495 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_13
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 =
	     fabric_xactors_to_slaves_3_f_rd_addr$FULL_N &&
	     fabric_v_f_rd_mis_3$FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr$EMPTY_N &&
	     fabric_v_f_rd_sjs_2$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d502 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_14
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 =
	     fabric_xactors_to_slaves_4_f_rd_addr$FULL_N &&
	     fabric_v_f_rd_mis_4$FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr$EMPTY_N &&
	     fabric_v_f_rd_sjs_2$FULL_N &&
	     soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d509 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_rd_xaction_no_such_slave
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_no_such_slave =
	     fabric_xactors_from_masters_0_f_rd_addr$EMPTY_N &&
	     fabric_v_f_rd_sjs_0$FULL_N &&
	     fabric_v_f_rd_err_user_0$FULL_N &&
	     (!soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d328 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d329) &&
	     NOT_soc_map_m_boot_rom_addr_base__2_ULE_fabric_ETC___d529 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_no_such_slave ;

  // rule RL_fabric_rl_rd_xaction_no_such_slave_1
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1 =
	     fabric_xactors_from_masters_1_f_rd_addr$EMPTY_N &&
	     fabric_v_f_rd_sjs_1$FULL_N &&
	     fabric_v_f_rd_err_user_1$FULL_N &&
	     (!soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d400 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d401) &&
	     NOT_soc_map_m_boot_rom_addr_base__2_ULE_fabric_ETC___d550 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1 ;

  // rule RL_fabric_rl_rd_xaction_no_such_slave_2
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2 =
	     fabric_xactors_from_masters_2_f_rd_addr$EMPTY_N &&
	     fabric_v_f_rd_sjs_2$FULL_N &&
	     fabric_v_f_rd_err_user_2$FULL_N &&
	     (!soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d460 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d461) &&
	     NOT_soc_map_m_boot_rom_addr_base__2_ULE_fabric_ETC___d571 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master =
	     fabric_v_f_wr_mis_0$EMPTY_N && fabric_v_f_wr_sjs_0$EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_wr_resp$EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_resp$FULL_N &&
	     fabric_v_f_wr_mis_0$D_OUT == 2'd0 &&
	     fabric_v_f_wr_sjs_0$D_OUT == 3'd0 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_1
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 =
	     fabric_v_f_wr_sjs_0$EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_resp$FULL_N &&
	     fabric_v_f_wr_mis_1$EMPTY_N &&
	     fabric_xactors_to_slaves_1_f_wr_resp$EMPTY_N &&
	     fabric_v_f_wr_mis_1$D_OUT == 2'd0 &&
	     fabric_v_f_wr_sjs_0$D_OUT == 3'd1 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_2
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 =
	     fabric_v_f_wr_sjs_0$EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_resp$FULL_N &&
	     fabric_v_f_wr_mis_2$EMPTY_N &&
	     fabric_xactors_to_slaves_2_f_wr_resp$EMPTY_N &&
	     fabric_v_f_wr_mis_2$D_OUT == 2'd0 &&
	     fabric_v_f_wr_sjs_0$D_OUT == 3'd2 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_3
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 =
	     fabric_v_f_wr_sjs_0$EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_resp$FULL_N &&
	     fabric_v_f_wr_mis_3$EMPTY_N &&
	     fabric_xactors_to_slaves_3_f_wr_resp$EMPTY_N &&
	     fabric_v_f_wr_mis_3$D_OUT == 2'd0 &&
	     fabric_v_f_wr_sjs_0$D_OUT == 3'd3 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_4
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 =
	     fabric_v_f_wr_sjs_0$EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_resp$FULL_N &&
	     fabric_v_f_wr_mis_4$EMPTY_N &&
	     fabric_xactors_to_slaves_4_f_wr_resp$EMPTY_N &&
	     fabric_v_f_wr_mis_4$D_OUT == 2'd0 &&
	     fabric_v_f_wr_sjs_0$D_OUT == 3'd4 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_5
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 =
	     fabric_v_f_wr_mis_0$EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_wr_resp$EMPTY_N &&
	     fabric_v_f_wr_sjs_1$EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_resp$FULL_N &&
	     fabric_v_f_wr_mis_0$D_OUT == 2'd1 &&
	     fabric_v_f_wr_sjs_1$D_OUT == 3'd0 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_6
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 =
	     fabric_v_f_wr_mis_1$EMPTY_N &&
	     fabric_xactors_to_slaves_1_f_wr_resp$EMPTY_N &&
	     fabric_v_f_wr_sjs_1$EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_resp$FULL_N &&
	     fabric_v_f_wr_mis_1$D_OUT == 2'd1 &&
	     fabric_v_f_wr_sjs_1$D_OUT == 3'd1 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_7
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 =
	     fabric_v_f_wr_mis_2$EMPTY_N &&
	     fabric_xactors_to_slaves_2_f_wr_resp$EMPTY_N &&
	     fabric_v_f_wr_sjs_1$EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_resp$FULL_N &&
	     fabric_v_f_wr_mis_2$D_OUT == 2'd1 &&
	     fabric_v_f_wr_sjs_1$D_OUT == 3'd2 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_8
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 =
	     fabric_v_f_wr_mis_3$EMPTY_N &&
	     fabric_xactors_to_slaves_3_f_wr_resp$EMPTY_N &&
	     fabric_v_f_wr_sjs_1$EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_resp$FULL_N &&
	     fabric_v_f_wr_mis_3$D_OUT == 2'd1 &&
	     fabric_v_f_wr_sjs_1$D_OUT == 3'd3 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_9
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 =
	     fabric_v_f_wr_mis_4$EMPTY_N &&
	     fabric_xactors_to_slaves_4_f_wr_resp$EMPTY_N &&
	     fabric_v_f_wr_sjs_1$EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_resp$FULL_N &&
	     fabric_v_f_wr_mis_4$D_OUT == 2'd1 &&
	     fabric_v_f_wr_sjs_1$D_OUT == 3'd4 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_10
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 =
	     fabric_v_f_wr_mis_0$EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_wr_resp$EMPTY_N &&
	     fabric_v_f_wr_sjs_2$EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_resp$FULL_N &&
	     fabric_v_f_wr_mis_0$D_OUT == 2'd2 &&
	     fabric_v_f_wr_sjs_2$D_OUT == 3'd0 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_11
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 =
	     fabric_v_f_wr_mis_1$EMPTY_N &&
	     fabric_xactors_to_slaves_1_f_wr_resp$EMPTY_N &&
	     fabric_v_f_wr_sjs_2$EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_resp$FULL_N &&
	     fabric_v_f_wr_mis_1$D_OUT == 2'd2 &&
	     fabric_v_f_wr_sjs_2$D_OUT == 3'd1 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_12
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 =
	     fabric_v_f_wr_mis_2$EMPTY_N &&
	     fabric_xactors_to_slaves_2_f_wr_resp$EMPTY_N &&
	     fabric_v_f_wr_sjs_2$EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_resp$FULL_N &&
	     fabric_v_f_wr_mis_2$D_OUT == 2'd2 &&
	     fabric_v_f_wr_sjs_2$D_OUT == 3'd2 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_13
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 =
	     fabric_v_f_wr_mis_3$EMPTY_N &&
	     fabric_xactors_to_slaves_3_f_wr_resp$EMPTY_N &&
	     fabric_v_f_wr_sjs_2$EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_resp$FULL_N &&
	     fabric_v_f_wr_mis_3$D_OUT == 2'd2 &&
	     fabric_v_f_wr_sjs_2$D_OUT == 3'd3 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_14
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 =
	     fabric_v_f_wr_mis_4$EMPTY_N &&
	     fabric_xactors_to_slaves_4_f_wr_resp$EMPTY_N &&
	     fabric_v_f_wr_sjs_2$EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_resp$FULL_N &&
	     fabric_v_f_wr_mis_4$D_OUT == 2'd2 &&
	     fabric_v_f_wr_sjs_2$D_OUT == 3'd4 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 ;

  // rule RL_fabric_rl_wr_resp_err_to_master
  assign CAN_FIRE_RL_fabric_rl_wr_resp_err_to_master =
	     fabric_v_f_wr_sjs_0$EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_resp$FULL_N &&
	     fabric_v_f_wr_err_user_0$EMPTY_N &&
	     fabric_v_f_wr_sjs_0$D_OUT == 3'd5 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master =
	     CAN_FIRE_RL_fabric_rl_wr_resp_err_to_master ;

  // rule RL_fabric_rl_wr_resp_err_to_master_1
  assign CAN_FIRE_RL_fabric_rl_wr_resp_err_to_master_1 =
	     fabric_v_f_wr_sjs_1$EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_resp$FULL_N &&
	     fabric_v_f_wr_err_user_1$EMPTY_N &&
	     fabric_v_f_wr_sjs_1$D_OUT == 3'd5 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_1 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_err_to_master_1 ;

  // rule RL_fabric_rl_wr_resp_err_to_master_2
  assign CAN_FIRE_RL_fabric_rl_wr_resp_err_to_master_2 =
	     fabric_v_f_wr_sjs_2$EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_resp$FULL_N &&
	     fabric_v_f_wr_err_user_2$EMPTY_N &&
	     fabric_v_f_wr_sjs_2$D_OUT == 3'd5 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_2 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_err_to_master_2 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master =
	     fabric_v_f_rd_mis_0$EMPTY_N && fabric_v_f_rd_sjs_0$EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_rd_data$EMPTY_N &&
	     fabric_xactors_from_masters_0_f_rd_data$FULL_N &&
	     fabric_v_f_rd_mis_0$D_OUT == 2'd0 &&
	     fabric_v_f_rd_sjs_0$D_OUT == 3'd0 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_1
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 =
	     fabric_v_f_rd_sjs_0$EMPTY_N &&
	     fabric_xactors_from_masters_0_f_rd_data$FULL_N &&
	     fabric_v_f_rd_mis_1$EMPTY_N &&
	     fabric_xactors_to_slaves_1_f_rd_data$EMPTY_N &&
	     fabric_v_f_rd_mis_1$D_OUT == 2'd0 &&
	     fabric_v_f_rd_sjs_0$D_OUT == 3'd1 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_2
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 =
	     fabric_v_f_rd_sjs_0$EMPTY_N &&
	     fabric_xactors_from_masters_0_f_rd_data$FULL_N &&
	     fabric_v_f_rd_mis_2$EMPTY_N &&
	     fabric_xactors_to_slaves_2_f_rd_data$EMPTY_N &&
	     fabric_v_f_rd_mis_2$D_OUT == 2'd0 &&
	     fabric_v_f_rd_sjs_0$D_OUT == 3'd2 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_3
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 =
	     fabric_v_f_rd_sjs_0$EMPTY_N &&
	     fabric_xactors_from_masters_0_f_rd_data$FULL_N &&
	     fabric_v_f_rd_mis_3$EMPTY_N &&
	     fabric_xactors_to_slaves_3_f_rd_data$EMPTY_N &&
	     fabric_v_f_rd_mis_3$D_OUT == 2'd0 &&
	     fabric_v_f_rd_sjs_0$D_OUT == 3'd3 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_4
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 =
	     fabric_v_f_rd_sjs_0$EMPTY_N &&
	     fabric_xactors_from_masters_0_f_rd_data$FULL_N &&
	     fabric_v_f_rd_mis_4$EMPTY_N &&
	     fabric_xactors_to_slaves_4_f_rd_data$EMPTY_N &&
	     fabric_v_f_rd_mis_4$D_OUT == 2'd0 &&
	     fabric_v_f_rd_sjs_0$D_OUT == 3'd4 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_5
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 =
	     fabric_v_f_rd_mis_0$EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_rd_data$EMPTY_N &&
	     fabric_v_f_rd_sjs_1$EMPTY_N &&
	     fabric_xactors_from_masters_1_f_rd_data$FULL_N &&
	     fabric_v_f_rd_mis_0$D_OUT == 2'd1 &&
	     fabric_v_f_rd_sjs_1$D_OUT == 3'd0 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_6
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 =
	     fabric_v_f_rd_mis_1$EMPTY_N &&
	     fabric_xactors_to_slaves_1_f_rd_data$EMPTY_N &&
	     fabric_v_f_rd_sjs_1$EMPTY_N &&
	     fabric_xactors_from_masters_1_f_rd_data$FULL_N &&
	     fabric_v_f_rd_mis_1$D_OUT == 2'd1 &&
	     fabric_v_f_rd_sjs_1$D_OUT == 3'd1 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_7
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 =
	     fabric_v_f_rd_mis_2$EMPTY_N &&
	     fabric_xactors_to_slaves_2_f_rd_data$EMPTY_N &&
	     fabric_v_f_rd_sjs_1$EMPTY_N &&
	     fabric_xactors_from_masters_1_f_rd_data$FULL_N &&
	     fabric_v_f_rd_mis_2$D_OUT == 2'd1 &&
	     fabric_v_f_rd_sjs_1$D_OUT == 3'd2 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_8
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 =
	     fabric_v_f_rd_mis_3$EMPTY_N &&
	     fabric_xactors_to_slaves_3_f_rd_data$EMPTY_N &&
	     fabric_v_f_rd_sjs_1$EMPTY_N &&
	     fabric_xactors_from_masters_1_f_rd_data$FULL_N &&
	     fabric_v_f_rd_mis_3$D_OUT == 2'd1 &&
	     fabric_v_f_rd_sjs_1$D_OUT == 3'd3 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_9
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 =
	     fabric_v_f_rd_mis_4$EMPTY_N &&
	     fabric_xactors_to_slaves_4_f_rd_data$EMPTY_N &&
	     fabric_v_f_rd_sjs_1$EMPTY_N &&
	     fabric_xactors_from_masters_1_f_rd_data$FULL_N &&
	     fabric_v_f_rd_mis_4$D_OUT == 2'd1 &&
	     fabric_v_f_rd_sjs_1$D_OUT == 3'd4 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_10
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 =
	     fabric_v_f_rd_mis_0$EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_rd_data$EMPTY_N &&
	     fabric_v_f_rd_sjs_2$EMPTY_N &&
	     fabric_xactors_from_masters_2_f_rd_data$FULL_N &&
	     fabric_v_f_rd_mis_0$D_OUT == 2'd2 &&
	     fabric_v_f_rd_sjs_2$D_OUT == 3'd0 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_11
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 =
	     fabric_v_f_rd_mis_1$EMPTY_N &&
	     fabric_xactors_to_slaves_1_f_rd_data$EMPTY_N &&
	     fabric_v_f_rd_sjs_2$EMPTY_N &&
	     fabric_xactors_from_masters_2_f_rd_data$FULL_N &&
	     fabric_v_f_rd_mis_1$D_OUT == 2'd2 &&
	     fabric_v_f_rd_sjs_2$D_OUT == 3'd1 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_12
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 =
	     fabric_v_f_rd_mis_2$EMPTY_N &&
	     fabric_xactors_to_slaves_2_f_rd_data$EMPTY_N &&
	     fabric_v_f_rd_sjs_2$EMPTY_N &&
	     fabric_xactors_from_masters_2_f_rd_data$FULL_N &&
	     fabric_v_f_rd_mis_2$D_OUT == 2'd2 &&
	     fabric_v_f_rd_sjs_2$D_OUT == 3'd2 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_13
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 =
	     fabric_v_f_rd_mis_3$EMPTY_N &&
	     fabric_xactors_to_slaves_3_f_rd_data$EMPTY_N &&
	     fabric_v_f_rd_sjs_2$EMPTY_N &&
	     fabric_xactors_from_masters_2_f_rd_data$FULL_N &&
	     fabric_v_f_rd_mis_3$D_OUT == 2'd2 &&
	     fabric_v_f_rd_sjs_2$D_OUT == 3'd3 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_14
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 =
	     fabric_v_f_rd_mis_4$EMPTY_N &&
	     fabric_xactors_to_slaves_4_f_rd_data$EMPTY_N &&
	     fabric_v_f_rd_sjs_2$EMPTY_N &&
	     fabric_xactors_from_masters_2_f_rd_data$FULL_N &&
	     fabric_v_f_rd_mis_4$D_OUT == 2'd2 &&
	     fabric_v_f_rd_sjs_2$D_OUT == 3'd4 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 ;

  // rule RL_fabric_rl_rd_resp_err_to_master
  assign CAN_FIRE_RL_fabric_rl_rd_resp_err_to_master =
	     fabric_v_f_rd_sjs_0$EMPTY_N &&
	     fabric_xactors_from_masters_0_f_rd_data$FULL_N &&
	     fabric_v_f_rd_err_user_0$EMPTY_N &&
	     fabric_v_f_rd_sjs_0$D_OUT == 3'd5 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master =
	     CAN_FIRE_RL_fabric_rl_rd_resp_err_to_master ;

  // rule RL_fabric_rl_rd_resp_err_to_master_1
  assign CAN_FIRE_RL_fabric_rl_rd_resp_err_to_master_1 =
	     fabric_v_f_rd_sjs_1$EMPTY_N &&
	     fabric_xactors_from_masters_1_f_rd_data$FULL_N &&
	     fabric_v_f_rd_err_user_1$EMPTY_N &&
	     fabric_v_f_rd_sjs_1$D_OUT == 3'd5 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_1 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_err_to_master_1 ;

  // rule RL_fabric_rl_rd_resp_err_to_master_2
  assign CAN_FIRE_RL_fabric_rl_rd_resp_err_to_master_2 =
	     fabric_v_f_rd_sjs_2$EMPTY_N &&
	     fabric_xactors_from_masters_2_f_rd_data$FULL_N &&
	     fabric_v_f_rd_err_user_2$EMPTY_N &&
	     fabric_v_f_rd_sjs_2$D_OUT == 3'd5 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_2 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_err_to_master_2 ;

  // rule RL_fabric_rl_reset
  assign CAN_FIRE_RL_fabric_rl_reset = fabric_rg_reset ;
  assign WILL_FIRE_RL_fabric_rl_reset = fabric_rg_reset ;

  // register fabric_cfg_verbosity
  assign fabric_cfg_verbosity$D_IN = set_verbosity_verbosity ;
  assign fabric_cfg_verbosity$EN = EN_set_verbosity ;

  // register fabric_rg_reset
  assign fabric_rg_reset$D_IN = !fabric_rg_reset ;
  assign fabric_rg_reset$EN = fabric_rg_reset || EN_reset ;

  // submodule fabric_v_f_rd_err_user_0
  assign fabric_v_f_rd_err_user_0$ENQ =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_no_such_slave ;
  assign fabric_v_f_rd_err_user_0$DEQ =
	     CAN_FIRE_RL_fabric_rl_rd_resp_err_to_master ;
  assign fabric_v_f_rd_err_user_0$CLR = fabric_rg_reset ;

  // submodule fabric_v_f_rd_err_user_1
  assign fabric_v_f_rd_err_user_1$ENQ =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1 ;
  assign fabric_v_f_rd_err_user_1$DEQ =
	     CAN_FIRE_RL_fabric_rl_rd_resp_err_to_master_1 ;
  assign fabric_v_f_rd_err_user_1$CLR = fabric_rg_reset ;

  // submodule fabric_v_f_rd_err_user_2
  assign fabric_v_f_rd_err_user_2$ENQ =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2 ;
  assign fabric_v_f_rd_err_user_2$DEQ =
	     CAN_FIRE_RL_fabric_rl_rd_resp_err_to_master_2 ;
  assign fabric_v_f_rd_err_user_2$CLR = fabric_rg_reset ;

  // submodule fabric_v_f_rd_mis_0
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave:
	  fabric_v_f_rd_mis_0$D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5:
	  fabric_v_f_rd_mis_0$D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10:
	  fabric_v_f_rd_mis_0$D_IN = 2'd2;
      default: fabric_v_f_rd_mis_0$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_0$ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 ;
  assign fabric_v_f_rd_mis_0$DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master ;
  assign fabric_v_f_rd_mis_0$CLR = fabric_rg_reset ;

  // submodule fabric_v_f_rd_mis_1
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1:
	  fabric_v_f_rd_mis_1$D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6:
	  fabric_v_f_rd_mis_1$D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11:
	  fabric_v_f_rd_mis_1$D_IN = 2'd2;
      default: fabric_v_f_rd_mis_1$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_1$ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 ;
  assign fabric_v_f_rd_mis_1$DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 ;
  assign fabric_v_f_rd_mis_1$CLR = fabric_rg_reset ;

  // submodule fabric_v_f_rd_mis_2
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2:
	  fabric_v_f_rd_mis_2$D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7:
	  fabric_v_f_rd_mis_2$D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12:
	  fabric_v_f_rd_mis_2$D_IN = 2'd2;
      default: fabric_v_f_rd_mis_2$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_2$ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 ;
  assign fabric_v_f_rd_mis_2$DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 ;
  assign fabric_v_f_rd_mis_2$CLR = fabric_rg_reset ;

  // submodule fabric_v_f_rd_mis_3
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3:
	  fabric_v_f_rd_mis_3$D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8:
	  fabric_v_f_rd_mis_3$D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13:
	  fabric_v_f_rd_mis_3$D_IN = 2'd2;
      default: fabric_v_f_rd_mis_3$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_3$ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 ;
  assign fabric_v_f_rd_mis_3$DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 ;
  assign fabric_v_f_rd_mis_3$CLR = fabric_rg_reset ;

  // submodule fabric_v_f_rd_mis_4
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4:
	  fabric_v_f_rd_mis_4$D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9:
	  fabric_v_f_rd_mis_4$D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14:
	  fabric_v_f_rd_mis_4$D_IN = 2'd2;
      default: fabric_v_f_rd_mis_4$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_4$ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 ;
  assign fabric_v_f_rd_mis_4$DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 ;
  assign fabric_v_f_rd_mis_4$CLR = fabric_rg_reset ;

  // submodule fabric_v_f_rd_sjs_0
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave:
	  fabric_v_f_rd_sjs_0$D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1:
	  fabric_v_f_rd_sjs_0$D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2:
	  fabric_v_f_rd_sjs_0$D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3:
	  fabric_v_f_rd_sjs_0$D_IN = 3'd3;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4:
	  fabric_v_f_rd_sjs_0$D_IN = 3'd4;
      WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave:
	  fabric_v_f_rd_sjs_0$D_IN = 3'd5;
      default: fabric_v_f_rd_sjs_0$D_IN = 3'b010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_sjs_0$ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave ;
  assign fabric_v_f_rd_sjs_0$DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master ;
  assign fabric_v_f_rd_sjs_0$CLR = fabric_rg_reset ;

  // submodule fabric_v_f_rd_sjs_1
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5:
	  fabric_v_f_rd_sjs_1$D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6:
	  fabric_v_f_rd_sjs_1$D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7:
	  fabric_v_f_rd_sjs_1$D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8:
	  fabric_v_f_rd_sjs_1$D_IN = 3'd3;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9:
	  fabric_v_f_rd_sjs_1$D_IN = 3'd4;
      WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1:
	  fabric_v_f_rd_sjs_1$D_IN = 3'd5;
      default: fabric_v_f_rd_sjs_1$D_IN = 3'b010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_sjs_1$ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1 ;
  assign fabric_v_f_rd_sjs_1$DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_1 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 ;
  assign fabric_v_f_rd_sjs_1$CLR = fabric_rg_reset ;

  // submodule fabric_v_f_rd_sjs_2
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10:
	  fabric_v_f_rd_sjs_2$D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11:
	  fabric_v_f_rd_sjs_2$D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12:
	  fabric_v_f_rd_sjs_2$D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13:
	  fabric_v_f_rd_sjs_2$D_IN = 3'd3;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14:
	  fabric_v_f_rd_sjs_2$D_IN = 3'd4;
      WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2:
	  fabric_v_f_rd_sjs_2$D_IN = 3'd5;
      default: fabric_v_f_rd_sjs_2$D_IN = 3'b010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_sjs_2$ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2 ;
  assign fabric_v_f_rd_sjs_2$DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_2 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 ;
  assign fabric_v_f_rd_sjs_2$CLR = fabric_rg_reset ;

  // submodule fabric_v_f_wr_err_user_0
  assign fabric_v_f_wr_err_user_0$ENQ =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_no_such_slave ;
  assign fabric_v_f_wr_err_user_0$DEQ =
	     CAN_FIRE_RL_fabric_rl_wr_resp_err_to_master ;
  assign fabric_v_f_wr_err_user_0$CLR = fabric_rg_reset ;

  // submodule fabric_v_f_wr_err_user_1
  assign fabric_v_f_wr_err_user_1$ENQ =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 ;
  assign fabric_v_f_wr_err_user_1$DEQ =
	     CAN_FIRE_RL_fabric_rl_wr_resp_err_to_master_1 ;
  assign fabric_v_f_wr_err_user_1$CLR = fabric_rg_reset ;

  // submodule fabric_v_f_wr_err_user_2
  assign fabric_v_f_wr_err_user_2$ENQ =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 ;
  assign fabric_v_f_wr_err_user_2$DEQ =
	     CAN_FIRE_RL_fabric_rl_wr_resp_err_to_master_2 ;
  assign fabric_v_f_wr_err_user_2$CLR = fabric_rg_reset ;

  // submodule fabric_v_f_wr_mis_0
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave:
	  fabric_v_f_wr_mis_0$D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5:
	  fabric_v_f_wr_mis_0$D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10:
	  fabric_v_f_wr_mis_0$D_IN = 2'd2;
      default: fabric_v_f_wr_mis_0$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_0$ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 ;
  assign fabric_v_f_wr_mis_0$DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master ;
  assign fabric_v_f_wr_mis_0$CLR = fabric_rg_reset ;

  // submodule fabric_v_f_wr_mis_1
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1:
	  fabric_v_f_wr_mis_1$D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6:
	  fabric_v_f_wr_mis_1$D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11:
	  fabric_v_f_wr_mis_1$D_IN = 2'd2;
      default: fabric_v_f_wr_mis_1$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_1$ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 ;
  assign fabric_v_f_wr_mis_1$DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 ;
  assign fabric_v_f_wr_mis_1$CLR = fabric_rg_reset ;

  // submodule fabric_v_f_wr_mis_2
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2:
	  fabric_v_f_wr_mis_2$D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7:
	  fabric_v_f_wr_mis_2$D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12:
	  fabric_v_f_wr_mis_2$D_IN = 2'd2;
      default: fabric_v_f_wr_mis_2$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_2$ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 ;
  assign fabric_v_f_wr_mis_2$DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 ;
  assign fabric_v_f_wr_mis_2$CLR = fabric_rg_reset ;

  // submodule fabric_v_f_wr_mis_3
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3:
	  fabric_v_f_wr_mis_3$D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8:
	  fabric_v_f_wr_mis_3$D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13:
	  fabric_v_f_wr_mis_3$D_IN = 2'd2;
      default: fabric_v_f_wr_mis_3$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_3$ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 ;
  assign fabric_v_f_wr_mis_3$DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 ;
  assign fabric_v_f_wr_mis_3$CLR = fabric_rg_reset ;

  // submodule fabric_v_f_wr_mis_4
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4:
	  fabric_v_f_wr_mis_4$D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9:
	  fabric_v_f_wr_mis_4$D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14:
	  fabric_v_f_wr_mis_4$D_IN = 2'd2;
      default: fabric_v_f_wr_mis_4$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_4$ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 ;
  assign fabric_v_f_wr_mis_4$DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 ;
  assign fabric_v_f_wr_mis_4$CLR = fabric_rg_reset ;

  // submodule fabric_v_f_wr_sjs_0
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave:
	  fabric_v_f_wr_sjs_0$D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1:
	  fabric_v_f_wr_sjs_0$D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2:
	  fabric_v_f_wr_sjs_0$D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3:
	  fabric_v_f_wr_sjs_0$D_IN = 3'd3;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4:
	  fabric_v_f_wr_sjs_0$D_IN = 3'd4;
      WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave:
	  fabric_v_f_wr_sjs_0$D_IN = 3'd5;
      default: fabric_v_f_wr_sjs_0$D_IN = 3'b010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_sjs_0$ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave ;
  assign fabric_v_f_wr_sjs_0$DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master ;
  assign fabric_v_f_wr_sjs_0$CLR = fabric_rg_reset ;

  // submodule fabric_v_f_wr_sjs_1
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5:
	  fabric_v_f_wr_sjs_1$D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6:
	  fabric_v_f_wr_sjs_1$D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7:
	  fabric_v_f_wr_sjs_1$D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8:
	  fabric_v_f_wr_sjs_1$D_IN = 3'd3;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9:
	  fabric_v_f_wr_sjs_1$D_IN = 3'd4;
      WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1:
	  fabric_v_f_wr_sjs_1$D_IN = 3'd5;
      default: fabric_v_f_wr_sjs_1$D_IN = 3'b010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_sjs_1$ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 ;
  assign fabric_v_f_wr_sjs_1$DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 ;
  assign fabric_v_f_wr_sjs_1$CLR = fabric_rg_reset ;

  // submodule fabric_v_f_wr_sjs_2
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10:
	  fabric_v_f_wr_sjs_2$D_IN = 3'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11:
	  fabric_v_f_wr_sjs_2$D_IN = 3'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12:
	  fabric_v_f_wr_sjs_2$D_IN = 3'd2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13:
	  fabric_v_f_wr_sjs_2$D_IN = 3'd3;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14:
	  fabric_v_f_wr_sjs_2$D_IN = 3'd4;
      WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2:
	  fabric_v_f_wr_sjs_2$D_IN = 3'd5;
      default: fabric_v_f_wr_sjs_2$D_IN = 3'b010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_sjs_2$ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 ;
  assign fabric_v_f_wr_sjs_2$DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 ;
  assign fabric_v_f_wr_sjs_2$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_from_masters_0_f_rd_addr
  assign fabric_xactors_from_masters_0_f_rd_addr$D_IN =
	     { v_from_masters_0_araddr, v_from_masters_0_arprot } ;
  assign fabric_xactors_from_masters_0_f_rd_addr$ENQ =
	     v_from_masters_0_arvalid &&
	     fabric_xactors_from_masters_0_f_rd_addr$FULL_N ;
  assign fabric_xactors_from_masters_0_f_rd_addr$DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ;
  assign fabric_xactors_from_masters_0_f_rd_addr$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_from_masters_0_f_rd_data
  always@(WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master or
	  fabric_xactors_to_slaves_0_f_rd_data$D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 or
	  fabric_xactors_to_slaves_1_f_rd_data$D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 or
	  fabric_xactors_to_slaves_2_f_rd_data$D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 or
	  fabric_xactors_to_slaves_3_f_rd_data$D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 or
	  fabric_xactors_to_slaves_4_f_rd_data$D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master:
	  fabric_xactors_from_masters_0_f_rd_data$D_IN =
	      fabric_xactors_to_slaves_0_f_rd_data$D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1:
	  fabric_xactors_from_masters_0_f_rd_data$D_IN =
	      fabric_xactors_to_slaves_1_f_rd_data$D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2:
	  fabric_xactors_from_masters_0_f_rd_data$D_IN =
	      fabric_xactors_to_slaves_2_f_rd_data$D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3:
	  fabric_xactors_from_masters_0_f_rd_data$D_IN =
	      fabric_xactors_to_slaves_3_f_rd_data$D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4:
	  fabric_xactors_from_masters_0_f_rd_data$D_IN =
	      fabric_xactors_to_slaves_4_f_rd_data$D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master:
	  fabric_xactors_from_masters_0_f_rd_data$D_IN =
	      66'h30000000000000000;
      default: fabric_xactors_from_masters_0_f_rd_data$D_IN =
		   66'h2AAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_0_f_rd_data$ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master ;
  assign fabric_xactors_from_masters_0_f_rd_data$DEQ =
	     v_from_masters_0_rready &&
	     fabric_xactors_from_masters_0_f_rd_data$EMPTY_N ;
  assign fabric_xactors_from_masters_0_f_rd_data$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_from_masters_0_f_wr_addr
  assign fabric_xactors_from_masters_0_f_wr_addr$D_IN =
	     { v_from_masters_0_awaddr, v_from_masters_0_awprot } ;
  assign fabric_xactors_from_masters_0_f_wr_addr$ENQ =
	     v_from_masters_0_awvalid &&
	     fabric_xactors_from_masters_0_f_wr_addr$FULL_N ;
  assign fabric_xactors_from_masters_0_f_wr_addr$DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ;
  assign fabric_xactors_from_masters_0_f_wr_addr$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_from_masters_0_f_wr_data
  assign fabric_xactors_from_masters_0_f_wr_data$D_IN =
	     { v_from_masters_0_wdata, v_from_masters_0_wstrb } ;
  assign fabric_xactors_from_masters_0_f_wr_data$ENQ =
	     v_from_masters_0_wvalid &&
	     fabric_xactors_from_masters_0_f_wr_data$FULL_N ;
  assign fabric_xactors_from_masters_0_f_wr_data$DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ;
  assign fabric_xactors_from_masters_0_f_wr_data$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_from_masters_0_f_wr_resp
  always@(WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master or
	  fabric_xactors_to_slaves_0_f_wr_resp$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 or
	  fabric_xactors_to_slaves_1_f_wr_resp$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 or
	  fabric_xactors_to_slaves_2_f_wr_resp$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 or
	  fabric_xactors_to_slaves_3_f_wr_resp$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 or
	  fabric_xactors_to_slaves_4_f_wr_resp$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master:
	  fabric_xactors_from_masters_0_f_wr_resp$D_IN =
	      fabric_xactors_to_slaves_0_f_wr_resp$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1:
	  fabric_xactors_from_masters_0_f_wr_resp$D_IN =
	      fabric_xactors_to_slaves_1_f_wr_resp$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2:
	  fabric_xactors_from_masters_0_f_wr_resp$D_IN =
	      fabric_xactors_to_slaves_2_f_wr_resp$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3:
	  fabric_xactors_from_masters_0_f_wr_resp$D_IN =
	      fabric_xactors_to_slaves_3_f_wr_resp$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4:
	  fabric_xactors_from_masters_0_f_wr_resp$D_IN =
	      fabric_xactors_to_slaves_4_f_wr_resp$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master:
	  fabric_xactors_from_masters_0_f_wr_resp$D_IN = 2'd3;
      default: fabric_xactors_from_masters_0_f_wr_resp$D_IN =
		   2'b10 /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_0_f_wr_resp$ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master ;
  assign fabric_xactors_from_masters_0_f_wr_resp$DEQ =
	     v_from_masters_0_bready &&
	     fabric_xactors_from_masters_0_f_wr_resp$EMPTY_N ;
  assign fabric_xactors_from_masters_0_f_wr_resp$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_from_masters_1_f_rd_addr
  assign fabric_xactors_from_masters_1_f_rd_addr$D_IN =
	     { v_from_masters_1_araddr, v_from_masters_1_arprot } ;
  assign fabric_xactors_from_masters_1_f_rd_addr$ENQ =
	     v_from_masters_1_arvalid &&
	     fabric_xactors_from_masters_1_f_rd_addr$FULL_N ;
  assign fabric_xactors_from_masters_1_f_rd_addr$DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ;
  assign fabric_xactors_from_masters_1_f_rd_addr$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_from_masters_1_f_rd_data
  always@(WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 or
	  fabric_xactors_to_slaves_0_f_rd_data$D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 or
	  fabric_xactors_to_slaves_1_f_rd_data$D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 or
	  fabric_xactors_to_slaves_2_f_rd_data$D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 or
	  fabric_xactors_to_slaves_3_f_rd_data$D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 or
	  fabric_xactors_to_slaves_4_f_rd_data$D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_1)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5:
	  fabric_xactors_from_masters_1_f_rd_data$D_IN =
	      fabric_xactors_to_slaves_0_f_rd_data$D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6:
	  fabric_xactors_from_masters_1_f_rd_data$D_IN =
	      fabric_xactors_to_slaves_1_f_rd_data$D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7:
	  fabric_xactors_from_masters_1_f_rd_data$D_IN =
	      fabric_xactors_to_slaves_2_f_rd_data$D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8:
	  fabric_xactors_from_masters_1_f_rd_data$D_IN =
	      fabric_xactors_to_slaves_3_f_rd_data$D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9:
	  fabric_xactors_from_masters_1_f_rd_data$D_IN =
	      fabric_xactors_to_slaves_4_f_rd_data$D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_1:
	  fabric_xactors_from_masters_1_f_rd_data$D_IN =
	      66'h30000000000000000;
      default: fabric_xactors_from_masters_1_f_rd_data$D_IN =
		   66'h2AAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_1_f_rd_data$ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_1 ;
  assign fabric_xactors_from_masters_1_f_rd_data$DEQ =
	     v_from_masters_1_rready &&
	     fabric_xactors_from_masters_1_f_rd_data$EMPTY_N ;
  assign fabric_xactors_from_masters_1_f_rd_data$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_from_masters_1_f_wr_addr
  assign fabric_xactors_from_masters_1_f_wr_addr$D_IN =
	     { v_from_masters_1_awaddr, v_from_masters_1_awprot } ;
  assign fabric_xactors_from_masters_1_f_wr_addr$ENQ =
	     v_from_masters_1_awvalid &&
	     fabric_xactors_from_masters_1_f_wr_addr$FULL_N ;
  assign fabric_xactors_from_masters_1_f_wr_addr$DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ;
  assign fabric_xactors_from_masters_1_f_wr_addr$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_from_masters_1_f_wr_data
  assign fabric_xactors_from_masters_1_f_wr_data$D_IN =
	     { v_from_masters_1_wdata, v_from_masters_1_wstrb } ;
  assign fabric_xactors_from_masters_1_f_wr_data$ENQ =
	     v_from_masters_1_wvalid &&
	     fabric_xactors_from_masters_1_f_wr_data$FULL_N ;
  assign fabric_xactors_from_masters_1_f_wr_data$DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ;
  assign fabric_xactors_from_masters_1_f_wr_data$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_from_masters_1_f_wr_resp
  always@(WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 or
	  fabric_xactors_to_slaves_0_f_wr_resp$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 or
	  fabric_xactors_to_slaves_1_f_wr_resp$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 or
	  fabric_xactors_to_slaves_2_f_wr_resp$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 or
	  fabric_xactors_to_slaves_3_f_wr_resp$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 or
	  fabric_xactors_to_slaves_4_f_wr_resp$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_1)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5:
	  fabric_xactors_from_masters_1_f_wr_resp$D_IN =
	      fabric_xactors_to_slaves_0_f_wr_resp$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6:
	  fabric_xactors_from_masters_1_f_wr_resp$D_IN =
	      fabric_xactors_to_slaves_1_f_wr_resp$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7:
	  fabric_xactors_from_masters_1_f_wr_resp$D_IN =
	      fabric_xactors_to_slaves_2_f_wr_resp$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8:
	  fabric_xactors_from_masters_1_f_wr_resp$D_IN =
	      fabric_xactors_to_slaves_3_f_wr_resp$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9:
	  fabric_xactors_from_masters_1_f_wr_resp$D_IN =
	      fabric_xactors_to_slaves_4_f_wr_resp$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_1:
	  fabric_xactors_from_masters_1_f_wr_resp$D_IN = 2'd3;
      default: fabric_xactors_from_masters_1_f_wr_resp$D_IN =
		   2'b10 /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_1_f_wr_resp$ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_1 ;
  assign fabric_xactors_from_masters_1_f_wr_resp$DEQ =
	     v_from_masters_1_bready &&
	     fabric_xactors_from_masters_1_f_wr_resp$EMPTY_N ;
  assign fabric_xactors_from_masters_1_f_wr_resp$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_from_masters_2_f_rd_addr
  assign fabric_xactors_from_masters_2_f_rd_addr$D_IN =
	     { v_from_masters_2_araddr, v_from_masters_2_arprot } ;
  assign fabric_xactors_from_masters_2_f_rd_addr$ENQ =
	     v_from_masters_2_arvalid &&
	     fabric_xactors_from_masters_2_f_rd_addr$FULL_N ;
  assign fabric_xactors_from_masters_2_f_rd_addr$DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 ;
  assign fabric_xactors_from_masters_2_f_rd_addr$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_from_masters_2_f_rd_data
  always@(WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 or
	  fabric_xactors_to_slaves_0_f_rd_data$D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 or
	  fabric_xactors_to_slaves_1_f_rd_data$D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 or
	  fabric_xactors_to_slaves_2_f_rd_data$D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 or
	  fabric_xactors_to_slaves_3_f_rd_data$D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 or
	  fabric_xactors_to_slaves_4_f_rd_data$D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_2)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10:
	  fabric_xactors_from_masters_2_f_rd_data$D_IN =
	      fabric_xactors_to_slaves_0_f_rd_data$D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11:
	  fabric_xactors_from_masters_2_f_rd_data$D_IN =
	      fabric_xactors_to_slaves_1_f_rd_data$D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12:
	  fabric_xactors_from_masters_2_f_rd_data$D_IN =
	      fabric_xactors_to_slaves_2_f_rd_data$D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13:
	  fabric_xactors_from_masters_2_f_rd_data$D_IN =
	      fabric_xactors_to_slaves_3_f_rd_data$D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14:
	  fabric_xactors_from_masters_2_f_rd_data$D_IN =
	      fabric_xactors_to_slaves_4_f_rd_data$D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_2:
	  fabric_xactors_from_masters_2_f_rd_data$D_IN =
	      66'h30000000000000000;
      default: fabric_xactors_from_masters_2_f_rd_data$D_IN =
		   66'h2AAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_2_f_rd_data$ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_2 ;
  assign fabric_xactors_from_masters_2_f_rd_data$DEQ =
	     v_from_masters_2_rready &&
	     fabric_xactors_from_masters_2_f_rd_data$EMPTY_N ;
  assign fabric_xactors_from_masters_2_f_rd_data$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_from_masters_2_f_wr_addr
  assign fabric_xactors_from_masters_2_f_wr_addr$D_IN =
	     { v_from_masters_2_awaddr, v_from_masters_2_awprot } ;
  assign fabric_xactors_from_masters_2_f_wr_addr$ENQ =
	     v_from_masters_2_awvalid &&
	     fabric_xactors_from_masters_2_f_wr_addr$FULL_N ;
  assign fabric_xactors_from_masters_2_f_wr_addr$DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 ;
  assign fabric_xactors_from_masters_2_f_wr_addr$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_from_masters_2_f_wr_data
  assign fabric_xactors_from_masters_2_f_wr_data$D_IN =
	     { v_from_masters_2_wdata, v_from_masters_2_wstrb } ;
  assign fabric_xactors_from_masters_2_f_wr_data$ENQ =
	     v_from_masters_2_wvalid &&
	     fabric_xactors_from_masters_2_f_wr_data$FULL_N ;
  assign fabric_xactors_from_masters_2_f_wr_data$DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 ;
  assign fabric_xactors_from_masters_2_f_wr_data$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_from_masters_2_f_wr_resp
  always@(WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 or
	  fabric_xactors_to_slaves_0_f_wr_resp$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 or
	  fabric_xactors_to_slaves_1_f_wr_resp$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 or
	  fabric_xactors_to_slaves_2_f_wr_resp$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 or
	  fabric_xactors_to_slaves_3_f_wr_resp$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 or
	  fabric_xactors_to_slaves_4_f_wr_resp$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_2)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10:
	  fabric_xactors_from_masters_2_f_wr_resp$D_IN =
	      fabric_xactors_to_slaves_0_f_wr_resp$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11:
	  fabric_xactors_from_masters_2_f_wr_resp$D_IN =
	      fabric_xactors_to_slaves_1_f_wr_resp$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12:
	  fabric_xactors_from_masters_2_f_wr_resp$D_IN =
	      fabric_xactors_to_slaves_2_f_wr_resp$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13:
	  fabric_xactors_from_masters_2_f_wr_resp$D_IN =
	      fabric_xactors_to_slaves_3_f_wr_resp$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14:
	  fabric_xactors_from_masters_2_f_wr_resp$D_IN =
	      fabric_xactors_to_slaves_4_f_wr_resp$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_2:
	  fabric_xactors_from_masters_2_f_wr_resp$D_IN = 2'd3;
      default: fabric_xactors_from_masters_2_f_wr_resp$D_IN =
		   2'b10 /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_2_f_wr_resp$ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_2 ;
  assign fabric_xactors_from_masters_2_f_wr_resp$DEQ =
	     v_from_masters_2_bready &&
	     fabric_xactors_from_masters_2_f_wr_resp$EMPTY_N ;
  assign fabric_xactors_from_masters_2_f_wr_resp$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_to_slaves_0_f_rd_addr
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave or
	  fabric_xactors_from_masters_0_f_rd_addr$D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 or
	  fabric_xactors_from_masters_1_f_rd_addr$D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 or
	  fabric_xactors_from_masters_2_f_rd_addr$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave:
	  fabric_xactors_to_slaves_0_f_rd_addr$D_IN =
	      fabric_xactors_from_masters_0_f_rd_addr$D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5:
	  fabric_xactors_to_slaves_0_f_rd_addr$D_IN =
	      fabric_xactors_from_masters_1_f_rd_addr$D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10:
	  fabric_xactors_to_slaves_0_f_rd_addr$D_IN =
	      fabric_xactors_from_masters_2_f_rd_addr$D_OUT;
      default: fabric_xactors_to_slaves_0_f_rd_addr$D_IN =
		   67'h2AAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_0_f_rd_addr$ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 ;
  assign fabric_xactors_to_slaves_0_f_rd_addr$DEQ =
	     fabric_xactors_to_slaves_0_f_rd_addr$EMPTY_N &&
	     v_to_slaves_0_arready ;
  assign fabric_xactors_to_slaves_0_f_rd_addr$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_to_slaves_0_f_rd_data
  assign fabric_xactors_to_slaves_0_f_rd_data$D_IN =
	     { v_to_slaves_0_rresp, v_to_slaves_0_rdata } ;
  assign fabric_xactors_to_slaves_0_f_rd_data$ENQ =
	     v_to_slaves_0_rvalid &&
	     fabric_xactors_to_slaves_0_f_rd_data$FULL_N ;
  assign fabric_xactors_to_slaves_0_f_rd_data$DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master ;
  assign fabric_xactors_to_slaves_0_f_rd_data$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_to_slaves_0_f_wr_addr
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave or
	  fabric_xactors_from_masters_0_f_wr_addr$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 or
	  fabric_xactors_from_masters_1_f_wr_addr$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 or
	  fabric_xactors_from_masters_2_f_wr_addr$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave:
	  fabric_xactors_to_slaves_0_f_wr_addr$D_IN =
	      fabric_xactors_from_masters_0_f_wr_addr$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5:
	  fabric_xactors_to_slaves_0_f_wr_addr$D_IN =
	      fabric_xactors_from_masters_1_f_wr_addr$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10:
	  fabric_xactors_to_slaves_0_f_wr_addr$D_IN =
	      fabric_xactors_from_masters_2_f_wr_addr$D_OUT;
      default: fabric_xactors_to_slaves_0_f_wr_addr$D_IN =
		   67'h2AAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_0_f_wr_addr$ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 ;
  assign fabric_xactors_to_slaves_0_f_wr_addr$DEQ =
	     fabric_xactors_to_slaves_0_f_wr_addr$EMPTY_N &&
	     v_to_slaves_0_awready ;
  assign fabric_xactors_to_slaves_0_f_wr_addr$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_to_slaves_0_f_wr_data
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 or
	  fabric_xactors_from_masters_1_f_wr_data$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave or
	  fabric_xactors_from_masters_0_f_wr_data$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 or
	  fabric_xactors_from_masters_2_f_wr_data$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5:
	  fabric_xactors_to_slaves_0_f_wr_data$D_IN =
	      fabric_xactors_from_masters_1_f_wr_data$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave:
	  fabric_xactors_to_slaves_0_f_wr_data$D_IN =
	      fabric_xactors_from_masters_0_f_wr_data$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10:
	  fabric_xactors_to_slaves_0_f_wr_data$D_IN =
	      fabric_xactors_from_masters_2_f_wr_data$D_OUT;
      default: fabric_xactors_to_slaves_0_f_wr_data$D_IN =
		   72'hAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_0_f_wr_data$ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 ;
  assign fabric_xactors_to_slaves_0_f_wr_data$DEQ =
	     fabric_xactors_to_slaves_0_f_wr_data$EMPTY_N &&
	     v_to_slaves_0_wready ;
  assign fabric_xactors_to_slaves_0_f_wr_data$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_to_slaves_0_f_wr_resp
  assign fabric_xactors_to_slaves_0_f_wr_resp$D_IN = v_to_slaves_0_bresp ;
  assign fabric_xactors_to_slaves_0_f_wr_resp$ENQ =
	     v_to_slaves_0_bvalid &&
	     fabric_xactors_to_slaves_0_f_wr_resp$FULL_N ;
  assign fabric_xactors_to_slaves_0_f_wr_resp$DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master ;
  assign fabric_xactors_to_slaves_0_f_wr_resp$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_to_slaves_1_f_rd_addr
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 or
	  fabric_xactors_from_masters_0_f_rd_addr$D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 or
	  fabric_xactors_from_masters_1_f_rd_addr$D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 or
	  fabric_xactors_from_masters_2_f_rd_addr$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1:
	  fabric_xactors_to_slaves_1_f_rd_addr$D_IN =
	      fabric_xactors_from_masters_0_f_rd_addr$D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6:
	  fabric_xactors_to_slaves_1_f_rd_addr$D_IN =
	      fabric_xactors_from_masters_1_f_rd_addr$D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11:
	  fabric_xactors_to_slaves_1_f_rd_addr$D_IN =
	      fabric_xactors_from_masters_2_f_rd_addr$D_OUT;
      default: fabric_xactors_to_slaves_1_f_rd_addr$D_IN =
		   67'h2AAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_1_f_rd_addr$ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 ;
  assign fabric_xactors_to_slaves_1_f_rd_addr$DEQ =
	     fabric_xactors_to_slaves_1_f_rd_addr$EMPTY_N &&
	     v_to_slaves_1_arready ;
  assign fabric_xactors_to_slaves_1_f_rd_addr$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_to_slaves_1_f_rd_data
  assign fabric_xactors_to_slaves_1_f_rd_data$D_IN =
	     { v_to_slaves_1_rresp, v_to_slaves_1_rdata } ;
  assign fabric_xactors_to_slaves_1_f_rd_data$ENQ =
	     v_to_slaves_1_rvalid &&
	     fabric_xactors_to_slaves_1_f_rd_data$FULL_N ;
  assign fabric_xactors_to_slaves_1_f_rd_data$DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 ;
  assign fabric_xactors_to_slaves_1_f_rd_data$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_to_slaves_1_f_wr_addr
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 or
	  fabric_xactors_from_masters_0_f_wr_addr$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 or
	  fabric_xactors_from_masters_1_f_wr_addr$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 or
	  fabric_xactors_from_masters_2_f_wr_addr$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1:
	  fabric_xactors_to_slaves_1_f_wr_addr$D_IN =
	      fabric_xactors_from_masters_0_f_wr_addr$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6:
	  fabric_xactors_to_slaves_1_f_wr_addr$D_IN =
	      fabric_xactors_from_masters_1_f_wr_addr$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11:
	  fabric_xactors_to_slaves_1_f_wr_addr$D_IN =
	      fabric_xactors_from_masters_2_f_wr_addr$D_OUT;
      default: fabric_xactors_to_slaves_1_f_wr_addr$D_IN =
		   67'h2AAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_1_f_wr_addr$ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 ;
  assign fabric_xactors_to_slaves_1_f_wr_addr$DEQ =
	     fabric_xactors_to_slaves_1_f_wr_addr$EMPTY_N &&
	     v_to_slaves_1_awready ;
  assign fabric_xactors_to_slaves_1_f_wr_addr$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_to_slaves_1_f_wr_data
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 or
	  fabric_xactors_from_masters_1_f_wr_data$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 or
	  fabric_xactors_from_masters_0_f_wr_data$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 or
	  fabric_xactors_from_masters_2_f_wr_data$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6:
	  fabric_xactors_to_slaves_1_f_wr_data$D_IN =
	      fabric_xactors_from_masters_1_f_wr_data$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1:
	  fabric_xactors_to_slaves_1_f_wr_data$D_IN =
	      fabric_xactors_from_masters_0_f_wr_data$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11:
	  fabric_xactors_to_slaves_1_f_wr_data$D_IN =
	      fabric_xactors_from_masters_2_f_wr_data$D_OUT;
      default: fabric_xactors_to_slaves_1_f_wr_data$D_IN =
		   72'hAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_1_f_wr_data$ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 ;
  assign fabric_xactors_to_slaves_1_f_wr_data$DEQ =
	     fabric_xactors_to_slaves_1_f_wr_data$EMPTY_N &&
	     v_to_slaves_1_wready ;
  assign fabric_xactors_to_slaves_1_f_wr_data$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_to_slaves_1_f_wr_resp
  assign fabric_xactors_to_slaves_1_f_wr_resp$D_IN = v_to_slaves_1_bresp ;
  assign fabric_xactors_to_slaves_1_f_wr_resp$ENQ =
	     v_to_slaves_1_bvalid &&
	     fabric_xactors_to_slaves_1_f_wr_resp$FULL_N ;
  assign fabric_xactors_to_slaves_1_f_wr_resp$DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 ;
  assign fabric_xactors_to_slaves_1_f_wr_resp$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_to_slaves_2_f_rd_addr
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 or
	  fabric_xactors_from_masters_0_f_rd_addr$D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 or
	  fabric_xactors_from_masters_1_f_rd_addr$D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 or
	  fabric_xactors_from_masters_2_f_rd_addr$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2:
	  fabric_xactors_to_slaves_2_f_rd_addr$D_IN =
	      fabric_xactors_from_masters_0_f_rd_addr$D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7:
	  fabric_xactors_to_slaves_2_f_rd_addr$D_IN =
	      fabric_xactors_from_masters_1_f_rd_addr$D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12:
	  fabric_xactors_to_slaves_2_f_rd_addr$D_IN =
	      fabric_xactors_from_masters_2_f_rd_addr$D_OUT;
      default: fabric_xactors_to_slaves_2_f_rd_addr$D_IN =
		   67'h2AAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_2_f_rd_addr$ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 ;
  assign fabric_xactors_to_slaves_2_f_rd_addr$DEQ =
	     fabric_xactors_to_slaves_2_f_rd_addr$EMPTY_N &&
	     v_to_slaves_2_arready ;
  assign fabric_xactors_to_slaves_2_f_rd_addr$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_to_slaves_2_f_rd_data
  assign fabric_xactors_to_slaves_2_f_rd_data$D_IN =
	     { v_to_slaves_2_rresp, v_to_slaves_2_rdata } ;
  assign fabric_xactors_to_slaves_2_f_rd_data$ENQ =
	     v_to_slaves_2_rvalid &&
	     fabric_xactors_to_slaves_2_f_rd_data$FULL_N ;
  assign fabric_xactors_to_slaves_2_f_rd_data$DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 ;
  assign fabric_xactors_to_slaves_2_f_rd_data$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_to_slaves_2_f_wr_addr
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 or
	  fabric_xactors_from_masters_0_f_wr_addr$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 or
	  fabric_xactors_from_masters_1_f_wr_addr$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 or
	  fabric_xactors_from_masters_2_f_wr_addr$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2:
	  fabric_xactors_to_slaves_2_f_wr_addr$D_IN =
	      fabric_xactors_from_masters_0_f_wr_addr$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7:
	  fabric_xactors_to_slaves_2_f_wr_addr$D_IN =
	      fabric_xactors_from_masters_1_f_wr_addr$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12:
	  fabric_xactors_to_slaves_2_f_wr_addr$D_IN =
	      fabric_xactors_from_masters_2_f_wr_addr$D_OUT;
      default: fabric_xactors_to_slaves_2_f_wr_addr$D_IN =
		   67'h2AAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_2_f_wr_addr$ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 ;
  assign fabric_xactors_to_slaves_2_f_wr_addr$DEQ =
	     fabric_xactors_to_slaves_2_f_wr_addr$EMPTY_N &&
	     v_to_slaves_2_awready ;
  assign fabric_xactors_to_slaves_2_f_wr_addr$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_to_slaves_2_f_wr_data
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 or
	  fabric_xactors_from_masters_1_f_wr_data$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 or
	  fabric_xactors_from_masters_0_f_wr_data$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 or
	  fabric_xactors_from_masters_2_f_wr_data$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7:
	  fabric_xactors_to_slaves_2_f_wr_data$D_IN =
	      fabric_xactors_from_masters_1_f_wr_data$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2:
	  fabric_xactors_to_slaves_2_f_wr_data$D_IN =
	      fabric_xactors_from_masters_0_f_wr_data$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12:
	  fabric_xactors_to_slaves_2_f_wr_data$D_IN =
	      fabric_xactors_from_masters_2_f_wr_data$D_OUT;
      default: fabric_xactors_to_slaves_2_f_wr_data$D_IN =
		   72'hAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_2_f_wr_data$ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 ;
  assign fabric_xactors_to_slaves_2_f_wr_data$DEQ =
	     fabric_xactors_to_slaves_2_f_wr_data$EMPTY_N &&
	     v_to_slaves_2_wready ;
  assign fabric_xactors_to_slaves_2_f_wr_data$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_to_slaves_2_f_wr_resp
  assign fabric_xactors_to_slaves_2_f_wr_resp$D_IN = v_to_slaves_2_bresp ;
  assign fabric_xactors_to_slaves_2_f_wr_resp$ENQ =
	     v_to_slaves_2_bvalid &&
	     fabric_xactors_to_slaves_2_f_wr_resp$FULL_N ;
  assign fabric_xactors_to_slaves_2_f_wr_resp$DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 ;
  assign fabric_xactors_to_slaves_2_f_wr_resp$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_to_slaves_3_f_rd_addr
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 or
	  fabric_xactors_from_masters_0_f_rd_addr$D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 or
	  fabric_xactors_from_masters_1_f_rd_addr$D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 or
	  fabric_xactors_from_masters_2_f_rd_addr$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3:
	  fabric_xactors_to_slaves_3_f_rd_addr$D_IN =
	      fabric_xactors_from_masters_0_f_rd_addr$D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8:
	  fabric_xactors_to_slaves_3_f_rd_addr$D_IN =
	      fabric_xactors_from_masters_1_f_rd_addr$D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13:
	  fabric_xactors_to_slaves_3_f_rd_addr$D_IN =
	      fabric_xactors_from_masters_2_f_rd_addr$D_OUT;
      default: fabric_xactors_to_slaves_3_f_rd_addr$D_IN =
		   67'h2AAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_3_f_rd_addr$ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 ;
  assign fabric_xactors_to_slaves_3_f_rd_addr$DEQ =
	     fabric_xactors_to_slaves_3_f_rd_addr$EMPTY_N &&
	     v_to_slaves_3_arready ;
  assign fabric_xactors_to_slaves_3_f_rd_addr$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_to_slaves_3_f_rd_data
  assign fabric_xactors_to_slaves_3_f_rd_data$D_IN =
	     { v_to_slaves_3_rresp, v_to_slaves_3_rdata } ;
  assign fabric_xactors_to_slaves_3_f_rd_data$ENQ =
	     v_to_slaves_3_rvalid &&
	     fabric_xactors_to_slaves_3_f_rd_data$FULL_N ;
  assign fabric_xactors_to_slaves_3_f_rd_data$DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 ;
  assign fabric_xactors_to_slaves_3_f_rd_data$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_to_slaves_3_f_wr_addr
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 or
	  fabric_xactors_from_masters_0_f_wr_addr$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 or
	  fabric_xactors_from_masters_1_f_wr_addr$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 or
	  fabric_xactors_from_masters_2_f_wr_addr$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3:
	  fabric_xactors_to_slaves_3_f_wr_addr$D_IN =
	      fabric_xactors_from_masters_0_f_wr_addr$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8:
	  fabric_xactors_to_slaves_3_f_wr_addr$D_IN =
	      fabric_xactors_from_masters_1_f_wr_addr$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13:
	  fabric_xactors_to_slaves_3_f_wr_addr$D_IN =
	      fabric_xactors_from_masters_2_f_wr_addr$D_OUT;
      default: fabric_xactors_to_slaves_3_f_wr_addr$D_IN =
		   67'h2AAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_3_f_wr_addr$ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 ;
  assign fabric_xactors_to_slaves_3_f_wr_addr$DEQ =
	     fabric_xactors_to_slaves_3_f_wr_addr$EMPTY_N &&
	     v_to_slaves_3_awready ;
  assign fabric_xactors_to_slaves_3_f_wr_addr$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_to_slaves_3_f_wr_data
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 or
	  fabric_xactors_from_masters_1_f_wr_data$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 or
	  fabric_xactors_from_masters_0_f_wr_data$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 or
	  fabric_xactors_from_masters_2_f_wr_data$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8:
	  fabric_xactors_to_slaves_3_f_wr_data$D_IN =
	      fabric_xactors_from_masters_1_f_wr_data$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3:
	  fabric_xactors_to_slaves_3_f_wr_data$D_IN =
	      fabric_xactors_from_masters_0_f_wr_data$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13:
	  fabric_xactors_to_slaves_3_f_wr_data$D_IN =
	      fabric_xactors_from_masters_2_f_wr_data$D_OUT;
      default: fabric_xactors_to_slaves_3_f_wr_data$D_IN =
		   72'hAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_3_f_wr_data$ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 ;
  assign fabric_xactors_to_slaves_3_f_wr_data$DEQ =
	     fabric_xactors_to_slaves_3_f_wr_data$EMPTY_N &&
	     v_to_slaves_3_wready ;
  assign fabric_xactors_to_slaves_3_f_wr_data$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_to_slaves_3_f_wr_resp
  assign fabric_xactors_to_slaves_3_f_wr_resp$D_IN = v_to_slaves_3_bresp ;
  assign fabric_xactors_to_slaves_3_f_wr_resp$ENQ =
	     v_to_slaves_3_bvalid &&
	     fabric_xactors_to_slaves_3_f_wr_resp$FULL_N ;
  assign fabric_xactors_to_slaves_3_f_wr_resp$DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 ;
  assign fabric_xactors_to_slaves_3_f_wr_resp$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_to_slaves_4_f_rd_addr
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 or
	  fabric_xactors_from_masters_0_f_rd_addr$D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 or
	  fabric_xactors_from_masters_1_f_rd_addr$D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 or
	  fabric_xactors_from_masters_2_f_rd_addr$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4:
	  fabric_xactors_to_slaves_4_f_rd_addr$D_IN =
	      fabric_xactors_from_masters_0_f_rd_addr$D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9:
	  fabric_xactors_to_slaves_4_f_rd_addr$D_IN =
	      fabric_xactors_from_masters_1_f_rd_addr$D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14:
	  fabric_xactors_to_slaves_4_f_rd_addr$D_IN =
	      fabric_xactors_from_masters_2_f_rd_addr$D_OUT;
      default: fabric_xactors_to_slaves_4_f_rd_addr$D_IN =
		   67'h2AAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_4_f_rd_addr$ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 ;
  assign fabric_xactors_to_slaves_4_f_rd_addr$DEQ =
	     fabric_xactors_to_slaves_4_f_rd_addr$EMPTY_N &&
	     v_to_slaves_4_arready ;
  assign fabric_xactors_to_slaves_4_f_rd_addr$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_to_slaves_4_f_rd_data
  assign fabric_xactors_to_slaves_4_f_rd_data$D_IN =
	     { v_to_slaves_4_rresp, v_to_slaves_4_rdata } ;
  assign fabric_xactors_to_slaves_4_f_rd_data$ENQ =
	     v_to_slaves_4_rvalid &&
	     fabric_xactors_to_slaves_4_f_rd_data$FULL_N ;
  assign fabric_xactors_to_slaves_4_f_rd_data$DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 ;
  assign fabric_xactors_to_slaves_4_f_rd_data$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_to_slaves_4_f_wr_addr
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 or
	  fabric_xactors_from_masters_0_f_wr_addr$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 or
	  fabric_xactors_from_masters_1_f_wr_addr$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 or
	  fabric_xactors_from_masters_2_f_wr_addr$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4:
	  fabric_xactors_to_slaves_4_f_wr_addr$D_IN =
	      fabric_xactors_from_masters_0_f_wr_addr$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9:
	  fabric_xactors_to_slaves_4_f_wr_addr$D_IN =
	      fabric_xactors_from_masters_1_f_wr_addr$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14:
	  fabric_xactors_to_slaves_4_f_wr_addr$D_IN =
	      fabric_xactors_from_masters_2_f_wr_addr$D_OUT;
      default: fabric_xactors_to_slaves_4_f_wr_addr$D_IN =
		   67'h2AAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_4_f_wr_addr$ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 ;
  assign fabric_xactors_to_slaves_4_f_wr_addr$DEQ =
	     fabric_xactors_to_slaves_4_f_wr_addr$EMPTY_N &&
	     v_to_slaves_4_awready ;
  assign fabric_xactors_to_slaves_4_f_wr_addr$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_to_slaves_4_f_wr_data
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 or
	  fabric_xactors_from_masters_1_f_wr_data$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 or
	  fabric_xactors_from_masters_0_f_wr_data$D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 or
	  fabric_xactors_from_masters_2_f_wr_data$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9:
	  fabric_xactors_to_slaves_4_f_wr_data$D_IN =
	      fabric_xactors_from_masters_1_f_wr_data$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4:
	  fabric_xactors_to_slaves_4_f_wr_data$D_IN =
	      fabric_xactors_from_masters_0_f_wr_data$D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14:
	  fabric_xactors_to_slaves_4_f_wr_data$D_IN =
	      fabric_xactors_from_masters_2_f_wr_data$D_OUT;
      default: fabric_xactors_to_slaves_4_f_wr_data$D_IN =
		   72'hAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_4_f_wr_data$ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 ;
  assign fabric_xactors_to_slaves_4_f_wr_data$DEQ =
	     fabric_xactors_to_slaves_4_f_wr_data$EMPTY_N &&
	     v_to_slaves_4_wready ;
  assign fabric_xactors_to_slaves_4_f_wr_data$CLR = fabric_rg_reset ;

  // submodule fabric_xactors_to_slaves_4_f_wr_resp
  assign fabric_xactors_to_slaves_4_f_wr_resp$D_IN = v_to_slaves_4_bresp ;
  assign fabric_xactors_to_slaves_4_f_wr_resp$ENQ =
	     v_to_slaves_4_bvalid &&
	     fabric_xactors_to_slaves_4_f_wr_resp$FULL_N ;
  assign fabric_xactors_to_slaves_4_f_wr_resp$DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 ;
  assign fabric_xactors_to_slaves_4_f_wr_resp$CLR = fabric_rg_reset ;

  // submodule soc_map
  assign soc_map$m_is_IO_addr_addr = 64'h0 ;

  // remaining internal signals
  assign IF_soc_map_m_boot_rom_addr_base__2_ULE_fabric__ETC___d140 =
	     (soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d126 &&
	      fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d127) ?
	       3'd1 :
	       ((soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d129 &&
		 fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d130) ?
		  3'd3 :
		  3'd4) ;
  assign IF_soc_map_m_boot_rom_addr_base__2_ULE_fabric__ETC___d210 =
	     (soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d196 &&
	      fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d197) ?
	       3'd1 :
	       ((soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d199 &&
		 fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d200) ?
		  3'd3 :
		  3'd4) ;
  assign IF_soc_map_m_boot_rom_addr_base__2_ULE_fabric__ETC___d345 =
	     (soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d331 &&
	      fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d332) ?
	       3'd1 :
	       ((soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d334 &&
		 fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d335) ?
		  3'd3 :
		  3'd4) ;
  assign IF_soc_map_m_boot_rom_addr_base__2_ULE_fabric__ETC___d417 =
	     (soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d403 &&
	      fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d404) ?
	       3'd1 :
	       ((soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d406 &&
		 fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d407) ?
		  3'd3 :
		  3'd4) ;
  assign IF_soc_map_m_boot_rom_addr_base__2_ULE_fabric__ETC___d42 =
	     (soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d23 &&
	      fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d25) ?
	       3'd1 :
	       ((soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d28 &&
		 fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d30) ?
		  3'd3 :
		  3'd4) ;
  assign IF_soc_map_m_boot_rom_addr_base__2_ULE_fabric__ETC___d477 =
	     (soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d463 &&
	      fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d464) ?
	       3'd1 :
	       ((soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d466 &&
		 fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d467) ?
		  3'd3 :
		  3'd4) ;
  assign IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d141 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d123 &&
	      fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d124) ?
	       3'd2 :
	       IF_soc_map_m_boot_rom_addr_base__2_ULE_fabric__ETC___d140 ;
  assign IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d211 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d193 &&
	      fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d194) ?
	       3'd2 :
	       IF_soc_map_m_boot_rom_addr_base__2_ULE_fabric__ETC___d210 ;
  assign IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d346 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d328 &&
	      fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d329) ?
	       3'd2 :
	       IF_soc_map_m_boot_rom_addr_base__2_ULE_fabric__ETC___d345 ;
  assign IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d418 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d400 &&
	      fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d401) ?
	       3'd2 :
	       IF_soc_map_m_boot_rom_addr_base__2_ULE_fabric__ETC___d417 ;
  assign IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d43 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d18 &&
	      fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d20) ?
	       3'd2 :
	       IF_soc_map_m_boot_rom_addr_base__2_ULE_fabric__ETC___d42 ;
  assign IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d478 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d460 &&
	      fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d461) ?
	       3'd2 :
	       IF_soc_map_m_boot_rom_addr_base__2_ULE_fabric__ETC___d477 ;
  assign NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 =
	     fabric_cfg_verbosity > 4'd1 ;
  assign NOT_soc_map_m_boot_rom_addr_base__2_ULE_fabric_ETC___d270 =
	     (!soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d23 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d25) &&
	     (!soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d28 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d30) &&
	     (!soc_map_m_timer0_addr_base__2_ULE_fabric_xacto_ETC___d33 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d35) ;
  assign NOT_soc_map_m_boot_rom_addr_base__2_ULE_fabric_ETC___d292 =
	     (!soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d126 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d127) &&
	     (!soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d129 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d130) &&
	     (!soc_map_m_timer0_addr_base__2_ULE_fabric_xacto_ETC___d132 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d133) ;
  assign NOT_soc_map_m_boot_rom_addr_base__2_ULE_fabric_ETC___d314 =
	     (!soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d196 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d197) &&
	     (!soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d199 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d200) &&
	     (!soc_map_m_timer0_addr_base__2_ULE_fabric_xacto_ETC___d202 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d203) ;
  assign NOT_soc_map_m_boot_rom_addr_base__2_ULE_fabric_ETC___d529 =
	     (!soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d331 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d332) &&
	     (!soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d334 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d335) &&
	     (!soc_map_m_timer0_addr_base__2_ULE_fabric_xacto_ETC___d337 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d338) ;
  assign NOT_soc_map_m_boot_rom_addr_base__2_ULE_fabric_ETC___d550 =
	     (!soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d403 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d404) &&
	     (!soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d406 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d407) &&
	     (!soc_map_m_timer0_addr_base__2_ULE_fabric_xacto_ETC___d409 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d410) ;
  assign NOT_soc_map_m_boot_rom_addr_base__2_ULE_fabric_ETC___d571 =
	     (!soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d463 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d464) &&
	     (!soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d466 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d467) &&
	     (!soc_map_m_timer0_addr_base__2_ULE_fabric_xacto_ETC___d469 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d470) ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d329 =
	     fabric_xactors_from_masters_0_f_rd_addr$D_OUT[66:3] <
	     soc_map$m_mem0_controller_addr_lim ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d332 =
	     fabric_xactors_from_masters_0_f_rd_addr$D_OUT[66:3] <
	     soc_map$m_boot_rom_addr_lim ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d335 =
	     fabric_xactors_from_masters_0_f_rd_addr$D_OUT[66:3] <
	     soc_map$m_uart0_addr_lim ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d338 =
	     fabric_xactors_from_masters_0_f_rd_addr$D_OUT[66:3] <
	     soc_map$m_timer0_addr_lim ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d20 =
	     fabric_xactors_from_masters_0_f_wr_addr$D_OUT[66:3] <
	     soc_map$m_mem0_controller_addr_lim ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d25 =
	     fabric_xactors_from_masters_0_f_wr_addr$D_OUT[66:3] <
	     soc_map$m_boot_rom_addr_lim ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d30 =
	     fabric_xactors_from_masters_0_f_wr_addr$D_OUT[66:3] <
	     soc_map$m_uart0_addr_lim ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d35 =
	     fabric_xactors_from_masters_0_f_wr_addr$D_OUT[66:3] <
	     soc_map$m_timer0_addr_lim ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d401 =
	     fabric_xactors_from_masters_1_f_rd_addr$D_OUT[66:3] <
	     soc_map$m_mem0_controller_addr_lim ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d404 =
	     fabric_xactors_from_masters_1_f_rd_addr$D_OUT[66:3] <
	     soc_map$m_boot_rom_addr_lim ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d407 =
	     fabric_xactors_from_masters_1_f_rd_addr$D_OUT[66:3] <
	     soc_map$m_uart0_addr_lim ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d410 =
	     fabric_xactors_from_masters_1_f_rd_addr$D_OUT[66:3] <
	     soc_map$m_timer0_addr_lim ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d124 =
	     fabric_xactors_from_masters_1_f_wr_addr$D_OUT[66:3] <
	     soc_map$m_mem0_controller_addr_lim ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d127 =
	     fabric_xactors_from_masters_1_f_wr_addr$D_OUT[66:3] <
	     soc_map$m_boot_rom_addr_lim ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d130 =
	     fabric_xactors_from_masters_1_f_wr_addr$D_OUT[66:3] <
	     soc_map$m_uart0_addr_lim ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d133 =
	     fabric_xactors_from_masters_1_f_wr_addr$D_OUT[66:3] <
	     soc_map$m_timer0_addr_lim ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d461 =
	     fabric_xactors_from_masters_2_f_rd_addr$D_OUT[66:3] <
	     soc_map$m_mem0_controller_addr_lim ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d464 =
	     fabric_xactors_from_masters_2_f_rd_addr$D_OUT[66:3] <
	     soc_map$m_boot_rom_addr_lim ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d467 =
	     fabric_xactors_from_masters_2_f_rd_addr$D_OUT[66:3] <
	     soc_map$m_uart0_addr_lim ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d470 =
	     fabric_xactors_from_masters_2_f_rd_addr$D_OUT[66:3] <
	     soc_map$m_timer0_addr_lim ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d194 =
	     fabric_xactors_from_masters_2_f_wr_addr$D_OUT[66:3] <
	     soc_map$m_mem0_controller_addr_lim ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d197 =
	     fabric_xactors_from_masters_2_f_wr_addr$D_OUT[66:3] <
	     soc_map$m_boot_rom_addr_lim ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d200 =
	     fabric_xactors_from_masters_2_f_wr_addr$D_OUT[66:3] <
	     soc_map$m_uart0_addr_lim ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d203 =
	     fabric_xactors_from_masters_2_f_wr_addr$D_OUT[66:3] <
	     soc_map$m_timer0_addr_lim ;
  assign soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d126 =
	     soc_map$m_boot_rom_addr_base <=
	     fabric_xactors_from_masters_1_f_wr_addr$D_OUT[66:3] ;
  assign soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d136 =
	     soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d126 &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d127 ||
	     soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d129 &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d130 ||
	     soc_map_m_timer0_addr_base__2_ULE_fabric_xacto_ETC___d132 &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d133 ;
  assign soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d196 =
	     soc_map$m_boot_rom_addr_base <=
	     fabric_xactors_from_masters_2_f_wr_addr$D_OUT[66:3] ;
  assign soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d206 =
	     soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d196 &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d197 ||
	     soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d199 &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d200 ||
	     soc_map_m_timer0_addr_base__2_ULE_fabric_xacto_ETC___d202 &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d203 ;
  assign soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d23 =
	     soc_map$m_boot_rom_addr_base <=
	     fabric_xactors_from_masters_0_f_wr_addr$D_OUT[66:3] ;
  assign soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d331 =
	     soc_map$m_boot_rom_addr_base <=
	     fabric_xactors_from_masters_0_f_rd_addr$D_OUT[66:3] ;
  assign soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d341 =
	     soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d331 &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d332 ||
	     soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d334 &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d335 ||
	     soc_map_m_timer0_addr_base__2_ULE_fabric_xacto_ETC___d337 &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d338 ;
  assign soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d38 =
	     soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d23 &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d25 ||
	     soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d28 &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d30 ||
	     soc_map_m_timer0_addr_base__2_ULE_fabric_xacto_ETC___d33 &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d35 ;
  assign soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d403 =
	     soc_map$m_boot_rom_addr_base <=
	     fabric_xactors_from_masters_1_f_rd_addr$D_OUT[66:3] ;
  assign soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d413 =
	     soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d403 &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d404 ||
	     soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d406 &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d407 ||
	     soc_map_m_timer0_addr_base__2_ULE_fabric_xacto_ETC___d409 &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d410 ;
  assign soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d463 =
	     soc_map$m_boot_rom_addr_base <=
	     fabric_xactors_from_masters_2_f_rd_addr$D_OUT[66:3] ;
  assign soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d473 =
	     soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d463 &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d464 ||
	     soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d466 &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d467 ||
	     soc_map_m_timer0_addr_base__2_ULE_fabric_xacto_ETC___d469 &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d470 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d108 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d18 &&
	      fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d20 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d38) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d43 ==
	     3'd4 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d123 =
	     soc_map$m_mem0_controller_addr_base <=
	     fabric_xactors_from_masters_1_f_wr_addr$D_OUT[66:3] ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d143 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d123 &&
	      fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d124 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d136) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d141 ==
	     3'd0 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d155 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d123 &&
	      fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d124 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d136) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d141 ==
	     3'd1 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d163 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d123 &&
	      fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d124 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d136) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d141 ==
	     3'd2 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d171 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d123 &&
	      fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d124 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d136) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d141 ==
	     3'd3 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d179 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d123 &&
	      fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d124 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d136) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d141 ==
	     3'd4 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d18 =
	     soc_map$m_mem0_controller_addr_base <=
	     fabric_xactors_from_masters_0_f_wr_addr$D_OUT[66:3] ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d193 =
	     soc_map$m_mem0_controller_addr_base <=
	     fabric_xactors_from_masters_2_f_wr_addr$D_OUT[66:3] ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d213 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d193 &&
	      fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d194 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d206) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d211 ==
	     3'd0 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d225 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d193 &&
	      fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d194 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d206) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d211 ==
	     3'd1 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d233 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d193 &&
	      fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d194 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d206) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d211 ==
	     3'd2 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d241 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d193 &&
	      fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d194 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d206) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d211 ==
	     3'd3 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d249 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d193 &&
	      fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d194 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d206) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d211 ==
	     3'd4 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d328 =
	     soc_map$m_mem0_controller_addr_base <=
	     fabric_xactors_from_masters_0_f_rd_addr$D_OUT[66:3] ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d348 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d328 &&
	      fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d329 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d341) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d346 ==
	     3'd0 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d359 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d328 &&
	      fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d329 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d341) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d346 ==
	     3'd1 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d369 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d328 &&
	      fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d329 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d341) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d346 ==
	     3'd2 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d379 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d328 &&
	      fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d329 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d341) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d346 ==
	     3'd3 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d389 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d328 &&
	      fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d329 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d341) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d346 ==
	     3'd4 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d400 =
	     soc_map$m_mem0_controller_addr_base <=
	     fabric_xactors_from_masters_1_f_rd_addr$D_OUT[66:3] ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d420 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d400 &&
	      fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d401 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d413) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d418 ==
	     3'd0 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d428 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d400 &&
	      fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d401 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d413) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d418 ==
	     3'd1 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d435 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d400 &&
	      fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d401 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d413) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d418 ==
	     3'd2 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d442 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d400 &&
	      fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d401 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d413) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d418 ==
	     3'd3 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d449 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d400 &&
	      fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d401 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d413) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d418 ==
	     3'd4 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d45 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d18 &&
	      fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d20 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d38) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d43 ==
	     3'd0 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d460 =
	     soc_map$m_mem0_controller_addr_base <=
	     fabric_xactors_from_masters_2_f_rd_addr$D_OUT[66:3] ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d480 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d460 &&
	      fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d461 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d473) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d478 ==
	     3'd0 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d488 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d460 &&
	      fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d461 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d473) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d478 ==
	     3'd1 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d495 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d460 &&
	      fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d461 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d473) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d478 ==
	     3'd2 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d502 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d460 &&
	      fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d461 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d473) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d478 ==
	     3'd3 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d509 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d460 &&
	      fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d461 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d473) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d478 ==
	     3'd4 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d66 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d18 &&
	      fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d20 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d38) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d43 ==
	     3'd1 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d80 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d18 &&
	      fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d20 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d38) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d43 ==
	     3'd2 ;
  assign soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d94 =
	     (soc_map_m_mem0_controller_addr_base__5_ULE_fab_ETC___d18 &&
	      fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d20 ||
	      soc_map_m_boot_rom_addr_base__2_ULE_fabric_xac_ETC___d38) &&
	     IF_soc_map_m_mem0_controller_addr_base__5_ULE__ETC___d43 ==
	     3'd3 ;
  assign soc_map_m_timer0_addr_base__2_ULE_fabric_xacto_ETC___d132 =
	     soc_map$m_timer0_addr_base <=
	     fabric_xactors_from_masters_1_f_wr_addr$D_OUT[66:3] ;
  assign soc_map_m_timer0_addr_base__2_ULE_fabric_xacto_ETC___d202 =
	     soc_map$m_timer0_addr_base <=
	     fabric_xactors_from_masters_2_f_wr_addr$D_OUT[66:3] ;
  assign soc_map_m_timer0_addr_base__2_ULE_fabric_xacto_ETC___d33 =
	     soc_map$m_timer0_addr_base <=
	     fabric_xactors_from_masters_0_f_wr_addr$D_OUT[66:3] ;
  assign soc_map_m_timer0_addr_base__2_ULE_fabric_xacto_ETC___d337 =
	     soc_map$m_timer0_addr_base <=
	     fabric_xactors_from_masters_0_f_rd_addr$D_OUT[66:3] ;
  assign soc_map_m_timer0_addr_base__2_ULE_fabric_xacto_ETC___d409 =
	     soc_map$m_timer0_addr_base <=
	     fabric_xactors_from_masters_1_f_rd_addr$D_OUT[66:3] ;
  assign soc_map_m_timer0_addr_base__2_ULE_fabric_xacto_ETC___d469 =
	     soc_map$m_timer0_addr_base <=
	     fabric_xactors_from_masters_2_f_rd_addr$D_OUT[66:3] ;
  assign soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d129 =
	     soc_map$m_uart0_addr_base <=
	     fabric_xactors_from_masters_1_f_wr_addr$D_OUT[66:3] ;
  assign soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d199 =
	     soc_map$m_uart0_addr_base <=
	     fabric_xactors_from_masters_2_f_wr_addr$D_OUT[66:3] ;
  assign soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d28 =
	     soc_map$m_uart0_addr_base <=
	     fabric_xactors_from_masters_0_f_wr_addr$D_OUT[66:3] ;
  assign soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d334 =
	     soc_map$m_uart0_addr_base <=
	     fabric_xactors_from_masters_0_f_rd_addr$D_OUT[66:3] ;
  assign soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d406 =
	     soc_map$m_uart0_addr_base <=
	     fabric_xactors_from_masters_1_f_rd_addr$D_OUT[66:3] ;
  assign soc_map_m_uart0_addr_base__7_ULE_fabric_xactor_ETC___d466 =
	     soc_map$m_uart0_addr_base <=
	     fabric_xactors_from_masters_2_f_rd_addr$D_OUT[66:3] ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        fabric_cfg_verbosity <= `BSV_ASSIGNMENT_DELAY 4'd0;
	fabric_rg_reset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      end
    else
      begin
        if (fabric_cfg_verbosity$EN)
	  fabric_cfg_verbosity <= `BSV_ASSIGNMENT_DELAY
	      fabric_cfg_verbosity$D_IN;
	if (fabric_rg_reset$EN)
	  fabric_rg_reset <= `BSV_ASSIGNMENT_DELAY fabric_rg_reset$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    fabric_cfg_verbosity = 4'hA;
    fabric_rg_reset = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h10682 = $stime;
	  #0;
	end
    v__h10676 = v__h10682 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] -> slave [%0d]",
		 v__h10676,
		 $signed(32'd0),
		 $signed(32'd0));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Addr { ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_wr_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_wr_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Data { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_wr_data$D_OUT[71:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h",
	       fabric_xactors_from_masters_0_f_wr_data$D_OUT[7:0],
	       " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h11138 = $stime;
	  #0;
	end
    v__h11132 = v__h11138 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] -> slave [%0d]",
		 v__h11132,
		 $signed(32'd0),
		 $signed(32'd1));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Addr { ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_wr_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_wr_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Data { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_wr_data$D_OUT[71:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h",
	       fabric_xactors_from_masters_0_f_wr_data$D_OUT[7:0],
	       " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h11594 = $stime;
	  #0;
	end
    v__h11588 = v__h11594 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] -> slave [%0d]",
		 v__h11588,
		 $signed(32'd0),
		 $signed(32'd2));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Addr { ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_wr_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_wr_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Data { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_wr_data$D_OUT[71:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h",
	       fabric_xactors_from_masters_0_f_wr_data$D_OUT[7:0],
	       " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h12050 = $stime;
	  #0;
	end
    v__h12044 = v__h12050 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] -> slave [%0d]",
		 v__h12044,
		 $signed(32'd0),
		 $signed(32'd3));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Addr { ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_wr_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_wr_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Data { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_wr_data$D_OUT[71:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h",
	       fabric_xactors_from_masters_0_f_wr_data$D_OUT[7:0],
	       " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h12506 = $stime;
	  #0;
	end
    v__h12500 = v__h12506 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] -> slave [%0d]",
		 v__h12500,
		 $signed(32'd0),
		 $signed(32'd4));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Addr { ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_wr_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_wr_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Data { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_wr_data$D_OUT[71:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h",
	       fabric_xactors_from_masters_0_f_wr_data$D_OUT[7:0],
	       " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h13010 = $stime;
	  #0;
	end
    v__h13004 = v__h13010 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] -> slave [%0d]",
		 v__h13004,
		 $signed(32'd1),
		 $signed(32'd0));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Addr { ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_wr_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_wr_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Data { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_wr_data$D_OUT[71:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h",
	       fabric_xactors_from_masters_1_f_wr_data$D_OUT[7:0],
	       " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h13453 = $stime;
	  #0;
	end
    v__h13447 = v__h13453 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] -> slave [%0d]",
		 v__h13447,
		 $signed(32'd1),
		 $signed(32'd1));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Addr { ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_wr_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_wr_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Data { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_wr_data$D_OUT[71:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h",
	       fabric_xactors_from_masters_1_f_wr_data$D_OUT[7:0],
	       " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h13896 = $stime;
	  #0;
	end
    v__h13890 = v__h13896 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] -> slave [%0d]",
		 v__h13890,
		 $signed(32'd1),
		 $signed(32'd2));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Addr { ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_wr_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_wr_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Data { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_wr_data$D_OUT[71:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h",
	       fabric_xactors_from_masters_1_f_wr_data$D_OUT[7:0],
	       " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h14339 = $stime;
	  #0;
	end
    v__h14333 = v__h14339 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] -> slave [%0d]",
		 v__h14333,
		 $signed(32'd1),
		 $signed(32'd3));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Addr { ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_wr_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_wr_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Data { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_wr_data$D_OUT[71:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h",
	       fabric_xactors_from_masters_1_f_wr_data$D_OUT[7:0],
	       " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h14782 = $stime;
	  #0;
	end
    v__h14776 = v__h14782 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] -> slave [%0d]",
		 v__h14776,
		 $signed(32'd1),
		 $signed(32'd4));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Addr { ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_wr_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_wr_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Data { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_wr_data$D_OUT[71:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h",
	       fabric_xactors_from_masters_1_f_wr_data$D_OUT[7:0],
	       " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h15286 = $stime;
	  #0;
	end
    v__h15280 = v__h15286 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] -> slave [%0d]",
		 v__h15280,
		 $signed(32'd2),
		 $signed(32'd0));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Addr { ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_wr_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_wr_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Data { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_wr_data$D_OUT[71:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h",
	       fabric_xactors_from_masters_2_f_wr_data$D_OUT[7:0],
	       " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h15729 = $stime;
	  #0;
	end
    v__h15723 = v__h15729 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] -> slave [%0d]",
		 v__h15723,
		 $signed(32'd2),
		 $signed(32'd1));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Addr { ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_wr_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_wr_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Data { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_wr_data$D_OUT[71:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h",
	       fabric_xactors_from_masters_2_f_wr_data$D_OUT[7:0],
	       " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h16172 = $stime;
	  #0;
	end
    v__h16166 = v__h16172 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] -> slave [%0d]",
		 v__h16166,
		 $signed(32'd2),
		 $signed(32'd2));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Addr { ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_wr_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_wr_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Data { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_wr_data$D_OUT[71:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h",
	       fabric_xactors_from_masters_2_f_wr_data$D_OUT[7:0],
	       " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h16615 = $stime;
	  #0;
	end
    v__h16609 = v__h16615 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] -> slave [%0d]",
		 v__h16609,
		 $signed(32'd2),
		 $signed(32'd3));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Addr { ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_wr_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_wr_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Data { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_wr_data$D_OUT[71:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h",
	       fabric_xactors_from_masters_2_f_wr_data$D_OUT[7:0],
	       " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h17058 = $stime;
	  #0;
	end
    v__h17052 = v__h17058 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] -> slave [%0d]",
		 v__h17052,
		 $signed(32'd2),
		 $signed(32'd4));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Addr { ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_wr_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_wr_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Data { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_wr_data$D_OUT[71:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h",
	       fabric_xactors_from_masters_2_f_wr_data$D_OUT[7:0],
	       " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h17455 = $stime;
	  #0;
	end
    v__h17449 = v__h17455 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] -> illegal addr",
		 v__h17449,
		 $signed(32'd0));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Addr { ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_wr_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_wr_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h17787 = $stime;
	  #0;
	end
    v__h17781 = v__h17787 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] -> illegal addr",
		 v__h17781,
		 $signed(32'd1));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Addr { ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_wr_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_wr_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h18119 = $stime;
	  #0;
	end
    v__h18113 = v__h18119 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] -> illegal addr",
		 v__h18113,
		 $signed(32'd2));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Addr { ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_wr_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_wr_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h18509 = $stime;
	  #0;
	end
    v__h18503 = v__h18509 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] -> slave [%0d]",
		 v__h18503,
		 $signed(32'd0),
		 $signed(32'd0));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Addr { ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_rd_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_rd_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h18851 = $stime;
	  #0;
	end
    v__h18845 = v__h18851 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] -> slave [%0d]",
		 v__h18845,
		 $signed(32'd0),
		 $signed(32'd1));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Addr { ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_rd_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_rd_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h19193 = $stime;
	  #0;
	end
    v__h19187 = v__h19193 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] -> slave [%0d]",
		 v__h19187,
		 $signed(32'd0),
		 $signed(32'd2));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Addr { ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_rd_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_rd_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h19535 = $stime;
	  #0;
	end
    v__h19529 = v__h19535 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] -> slave [%0d]",
		 v__h19529,
		 $signed(32'd0),
		 $signed(32'd3));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Addr { ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_rd_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_rd_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h19877 = $stime;
	  #0;
	end
    v__h19871 = v__h19877 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] -> slave [%0d]",
		 v__h19871,
		 $signed(32'd0),
		 $signed(32'd4));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Addr { ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_rd_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_rd_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h20256 = $stime;
	  #0;
	end
    v__h20250 = v__h20256 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] -> slave [%0d]",
		 v__h20250,
		 $signed(32'd1),
		 $signed(32'd0));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Addr { ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_rd_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_rd_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h20588 = $stime;
	  #0;
	end
    v__h20582 = v__h20588 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] -> slave [%0d]",
		 v__h20582,
		 $signed(32'd1),
		 $signed(32'd1));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Addr { ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_rd_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_rd_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h20920 = $stime;
	  #0;
	end
    v__h20914 = v__h20920 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] -> slave [%0d]",
		 v__h20914,
		 $signed(32'd1),
		 $signed(32'd2));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Addr { ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_rd_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_rd_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h21252 = $stime;
	  #0;
	end
    v__h21246 = v__h21252 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] -> slave [%0d]",
		 v__h21246,
		 $signed(32'd1),
		 $signed(32'd3));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Addr { ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_rd_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_rd_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h21584 = $stime;
	  #0;
	end
    v__h21578 = v__h21584 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] -> slave [%0d]",
		 v__h21578,
		 $signed(32'd1),
		 $signed(32'd4));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Addr { ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_rd_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_rd_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h21963 = $stime;
	  #0;
	end
    v__h21957 = v__h21963 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] -> slave [%0d]",
		 v__h21957,
		 $signed(32'd2),
		 $signed(32'd0));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Addr { ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_rd_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_rd_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h22295 = $stime;
	  #0;
	end
    v__h22289 = v__h22295 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] -> slave [%0d]",
		 v__h22289,
		 $signed(32'd2),
		 $signed(32'd1));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Addr { ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_rd_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_rd_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h22627 = $stime;
	  #0;
	end
    v__h22621 = v__h22627 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] -> slave [%0d]",
		 v__h22621,
		 $signed(32'd2),
		 $signed(32'd2));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Addr { ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_rd_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_rd_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h22959 = $stime;
	  #0;
	end
    v__h22953 = v__h22959 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] -> slave [%0d]",
		 v__h22953,
		 $signed(32'd2),
		 $signed(32'd3));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Addr { ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_rd_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_rd_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h23291 = $stime;
	  #0;
	end
    v__h23285 = v__h23291 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] -> slave [%0d]",
		 v__h23285,
		 $signed(32'd2),
		 $signed(32'd4));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Addr { ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_rd_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_rd_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h23613 = $stime;
	  #0;
	end
    v__h23607 = v__h23613 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] -> illegal addr",
		 v__h23607,
		 $signed(32'd0));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Addr { ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_rd_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_0_f_rd_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h23899 = $stime;
	  #0;
	end
    v__h23893 = v__h23899 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] -> illegal addr",
		 v__h23893,
		 $signed(32'd1));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Addr { ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_rd_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_1_f_rd_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h24185 = $stime;
	  #0;
	end
    v__h24179 = v__h24185 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] -> illegal addr",
		 v__h24179,
		 $signed(32'd2));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Addr { ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_rd_addr$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_from_masters_2_f_rd_addr$D_OUT[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h24509 = $stime;
	  #0;
	end
    v__h24503 = v__h24509 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] <- slave [%0d]",
		 v__h24503,
		 $signed(32'd0),
		 $signed(32'd0));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Resp { ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_0_f_wr_resp$D_OUT == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_0_f_wr_resp$D_OUT == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_0_f_wr_resp$D_OUT == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_0_f_wr_resp$D_OUT != 2'd0 &&
	  fabric_xactors_to_slaves_0_f_wr_resp$D_OUT != 2'd1 &&
	  fabric_xactors_to_slaves_0_f_wr_resp$D_OUT != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h24811 = $stime;
	  #0;
	end
    v__h24805 = v__h24811 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] <- slave [%0d]",
		 v__h24805,
		 $signed(32'd0),
		 $signed(32'd1));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Resp { ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_1_f_wr_resp$D_OUT == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_1_f_wr_resp$D_OUT == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_1_f_wr_resp$D_OUT == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_1_f_wr_resp$D_OUT != 2'd0 &&
	  fabric_xactors_to_slaves_1_f_wr_resp$D_OUT != 2'd1 &&
	  fabric_xactors_to_slaves_1_f_wr_resp$D_OUT != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h25113 = $stime;
	  #0;
	end
    v__h25107 = v__h25113 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] <- slave [%0d]",
		 v__h25107,
		 $signed(32'd0),
		 $signed(32'd2));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Resp { ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_2_f_wr_resp$D_OUT == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_2_f_wr_resp$D_OUT == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_2_f_wr_resp$D_OUT == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_2_f_wr_resp$D_OUT != 2'd0 &&
	  fabric_xactors_to_slaves_2_f_wr_resp$D_OUT != 2'd1 &&
	  fabric_xactors_to_slaves_2_f_wr_resp$D_OUT != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h25415 = $stime;
	  #0;
	end
    v__h25409 = v__h25415 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] <- slave [%0d]",
		 v__h25409,
		 $signed(32'd0),
		 $signed(32'd3));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Resp { ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_3_f_wr_resp$D_OUT == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_3_f_wr_resp$D_OUT == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_3_f_wr_resp$D_OUT == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_3_f_wr_resp$D_OUT != 2'd0 &&
	  fabric_xactors_to_slaves_3_f_wr_resp$D_OUT != 2'd1 &&
	  fabric_xactors_to_slaves_3_f_wr_resp$D_OUT != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h25717 = $stime;
	  #0;
	end
    v__h25711 = v__h25717 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] <- slave [%0d]",
		 v__h25711,
		 $signed(32'd0),
		 $signed(32'd4));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Resp { ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_4_f_wr_resp$D_OUT == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_4_f_wr_resp$D_OUT == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_4_f_wr_resp$D_OUT == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_4_f_wr_resp$D_OUT != 2'd0 &&
	  fabric_xactors_to_slaves_4_f_wr_resp$D_OUT != 2'd1 &&
	  fabric_xactors_to_slaves_4_f_wr_resp$D_OUT != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h26035 = $stime;
	  #0;
	end
    v__h26029 = v__h26035 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] <- slave [%0d]",
		 v__h26029,
		 $signed(32'd1),
		 $signed(32'd0));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Resp { ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_0_f_wr_resp$D_OUT == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_0_f_wr_resp$D_OUT == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_0_f_wr_resp$D_OUT == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_0_f_wr_resp$D_OUT != 2'd0 &&
	  fabric_xactors_to_slaves_0_f_wr_resp$D_OUT != 2'd1 &&
	  fabric_xactors_to_slaves_0_f_wr_resp$D_OUT != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h26315 = $stime;
	  #0;
	end
    v__h26309 = v__h26315 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] <- slave [%0d]",
		 v__h26309,
		 $signed(32'd1),
		 $signed(32'd1));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Resp { ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_1_f_wr_resp$D_OUT == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_1_f_wr_resp$D_OUT == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_1_f_wr_resp$D_OUT == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_1_f_wr_resp$D_OUT != 2'd0 &&
	  fabric_xactors_to_slaves_1_f_wr_resp$D_OUT != 2'd1 &&
	  fabric_xactors_to_slaves_1_f_wr_resp$D_OUT != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h26595 = $stime;
	  #0;
	end
    v__h26589 = v__h26595 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] <- slave [%0d]",
		 v__h26589,
		 $signed(32'd1),
		 $signed(32'd2));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Resp { ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_2_f_wr_resp$D_OUT == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_2_f_wr_resp$D_OUT == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_2_f_wr_resp$D_OUT == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_2_f_wr_resp$D_OUT != 2'd0 &&
	  fabric_xactors_to_slaves_2_f_wr_resp$D_OUT != 2'd1 &&
	  fabric_xactors_to_slaves_2_f_wr_resp$D_OUT != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h26875 = $stime;
	  #0;
	end
    v__h26869 = v__h26875 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] <- slave [%0d]",
		 v__h26869,
		 $signed(32'd1),
		 $signed(32'd3));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Resp { ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_3_f_wr_resp$D_OUT == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_3_f_wr_resp$D_OUT == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_3_f_wr_resp$D_OUT == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_3_f_wr_resp$D_OUT != 2'd0 &&
	  fabric_xactors_to_slaves_3_f_wr_resp$D_OUT != 2'd1 &&
	  fabric_xactors_to_slaves_3_f_wr_resp$D_OUT != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h27155 = $stime;
	  #0;
	end
    v__h27149 = v__h27155 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] <- slave [%0d]",
		 v__h27149,
		 $signed(32'd1),
		 $signed(32'd4));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Resp { ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_4_f_wr_resp$D_OUT == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_4_f_wr_resp$D_OUT == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_4_f_wr_resp$D_OUT == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_4_f_wr_resp$D_OUT != 2'd0 &&
	  fabric_xactors_to_slaves_4_f_wr_resp$D_OUT != 2'd1 &&
	  fabric_xactors_to_slaves_4_f_wr_resp$D_OUT != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h27473 = $stime;
	  #0;
	end
    v__h27467 = v__h27473 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] <- slave [%0d]",
		 v__h27467,
		 $signed(32'd2),
		 $signed(32'd0));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Resp { ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_0_f_wr_resp$D_OUT == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_0_f_wr_resp$D_OUT == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_0_f_wr_resp$D_OUT == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_0_f_wr_resp$D_OUT != 2'd0 &&
	  fabric_xactors_to_slaves_0_f_wr_resp$D_OUT != 2'd1 &&
	  fabric_xactors_to_slaves_0_f_wr_resp$D_OUT != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h27753 = $stime;
	  #0;
	end
    v__h27747 = v__h27753 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] <- slave [%0d]",
		 v__h27747,
		 $signed(32'd2),
		 $signed(32'd1));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Resp { ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_1_f_wr_resp$D_OUT == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_1_f_wr_resp$D_OUT == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_1_f_wr_resp$D_OUT == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_1_f_wr_resp$D_OUT != 2'd0 &&
	  fabric_xactors_to_slaves_1_f_wr_resp$D_OUT != 2'd1 &&
	  fabric_xactors_to_slaves_1_f_wr_resp$D_OUT != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h28033 = $stime;
	  #0;
	end
    v__h28027 = v__h28033 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] <- slave [%0d]",
		 v__h28027,
		 $signed(32'd2),
		 $signed(32'd2));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Resp { ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_2_f_wr_resp$D_OUT == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_2_f_wr_resp$D_OUT == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_2_f_wr_resp$D_OUT == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_2_f_wr_resp$D_OUT != 2'd0 &&
	  fabric_xactors_to_slaves_2_f_wr_resp$D_OUT != 2'd1 &&
	  fabric_xactors_to_slaves_2_f_wr_resp$D_OUT != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h28313 = $stime;
	  #0;
	end
    v__h28307 = v__h28313 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] <- slave [%0d]",
		 v__h28307,
		 $signed(32'd2),
		 $signed(32'd3));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Resp { ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_3_f_wr_resp$D_OUT == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_3_f_wr_resp$D_OUT == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_3_f_wr_resp$D_OUT == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_3_f_wr_resp$D_OUT != 2'd0 &&
	  fabric_xactors_to_slaves_3_f_wr_resp$D_OUT != 2'd1 &&
	  fabric_xactors_to_slaves_3_f_wr_resp$D_OUT != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h28593 = $stime;
	  #0;
	end
    v__h28587 = v__h28593 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] <- slave [%0d]",
		 v__h28587,
		 $signed(32'd2),
		 $signed(32'd4));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Resp { ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_4_f_wr_resp$D_OUT == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_4_f_wr_resp$D_OUT == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_4_f_wr_resp$D_OUT == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_4_f_wr_resp$D_OUT != 2'd0 &&
	  fabric_xactors_to_slaves_4_f_wr_resp$D_OUT != 2'd1 &&
	  fabric_xactors_to_slaves_4_f_wr_resp$D_OUT != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h28870 = $stime;
	  #0;
	end
    v__h28864 = v__h28870 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] <- error",
		 v__h28864,
		 $signed(32'd0));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Resp { ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h29093 = $stime;
	  #0;
	end
    v__h29087 = v__h29093 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] <- error",
		 v__h29087,
		 $signed(32'd1));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Resp { ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h29316 = $stime;
	  #0;
	end
    v__h29310 = v__h29316 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: wr master [%0d] <- error",
		 v__h29310,
		 $signed(32'd2));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Wr_Resp { ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h29647 = $stime;
	  #0;
	end
    v__h29641 = v__h29647 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] <- slave [%0d]",
		 v__h29641,
		 $signed(32'd0),
		 $signed(32'd0));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Data { ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_0_f_rd_data$D_OUT[65:64] == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_0_f_rd_data$D_OUT[65:64] == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_0_f_rd_data$D_OUT[65:64] == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_0_f_rd_data$D_OUT[65:64] != 2'd0 &&
	  fabric_xactors_to_slaves_0_f_rd_data$D_OUT[65:64] != 2'd1 &&
	  fabric_xactors_to_slaves_0_f_rd_data$D_OUT[65:64] != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_to_slaves_0_f_rd_data$D_OUT[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h29958 = $stime;
	  #0;
	end
    v__h29952 = v__h29958 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] <- slave [%0d]",
		 v__h29952,
		 $signed(32'd0),
		 $signed(32'd1));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Data { ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_1_f_rd_data$D_OUT[65:64] == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_1_f_rd_data$D_OUT[65:64] == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_1_f_rd_data$D_OUT[65:64] == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_1_f_rd_data$D_OUT[65:64] != 2'd0 &&
	  fabric_xactors_to_slaves_1_f_rd_data$D_OUT[65:64] != 2'd1 &&
	  fabric_xactors_to_slaves_1_f_rd_data$D_OUT[65:64] != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_to_slaves_1_f_rd_data$D_OUT[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h30269 = $stime;
	  #0;
	end
    v__h30263 = v__h30269 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] <- slave [%0d]",
		 v__h30263,
		 $signed(32'd0),
		 $signed(32'd2));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Data { ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_2_f_rd_data$D_OUT[65:64] == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_2_f_rd_data$D_OUT[65:64] == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_2_f_rd_data$D_OUT[65:64] == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_2_f_rd_data$D_OUT[65:64] != 2'd0 &&
	  fabric_xactors_to_slaves_2_f_rd_data$D_OUT[65:64] != 2'd1 &&
	  fabric_xactors_to_slaves_2_f_rd_data$D_OUT[65:64] != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_to_slaves_2_f_rd_data$D_OUT[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h30580 = $stime;
	  #0;
	end
    v__h30574 = v__h30580 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] <- slave [%0d]",
		 v__h30574,
		 $signed(32'd0),
		 $signed(32'd3));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Data { ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_3_f_rd_data$D_OUT[65:64] == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_3_f_rd_data$D_OUT[65:64] == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_3_f_rd_data$D_OUT[65:64] == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_3_f_rd_data$D_OUT[65:64] != 2'd0 &&
	  fabric_xactors_to_slaves_3_f_rd_data$D_OUT[65:64] != 2'd1 &&
	  fabric_xactors_to_slaves_3_f_rd_data$D_OUT[65:64] != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_to_slaves_3_f_rd_data$D_OUT[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h30891 = $stime;
	  #0;
	end
    v__h30885 = v__h30891 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] <- slave [%0d]",
		 v__h30885,
		 $signed(32'd0),
		 $signed(32'd4));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Data { ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_4_f_rd_data$D_OUT[65:64] == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_4_f_rd_data$D_OUT[65:64] == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_4_f_rd_data$D_OUT[65:64] == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_4_f_rd_data$D_OUT[65:64] != 2'd0 &&
	  fabric_xactors_to_slaves_4_f_rd_data$D_OUT[65:64] != 2'd1 &&
	  fabric_xactors_to_slaves_4_f_rd_data$D_OUT[65:64] != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_to_slaves_4_f_rd_data$D_OUT[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h31214 = $stime;
	  #0;
	end
    v__h31208 = v__h31214 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] <- slave [%0d]",
		 v__h31208,
		 $signed(32'd1),
		 $signed(32'd0));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Data { ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_0_f_rd_data$D_OUT[65:64] == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_0_f_rd_data$D_OUT[65:64] == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_0_f_rd_data$D_OUT[65:64] == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_0_f_rd_data$D_OUT[65:64] != 2'd0 &&
	  fabric_xactors_to_slaves_0_f_rd_data$D_OUT[65:64] != 2'd1 &&
	  fabric_xactors_to_slaves_0_f_rd_data$D_OUT[65:64] != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_to_slaves_0_f_rd_data$D_OUT[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h31498 = $stime;
	  #0;
	end
    v__h31492 = v__h31498 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] <- slave [%0d]",
		 v__h31492,
		 $signed(32'd1),
		 $signed(32'd1));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Data { ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_1_f_rd_data$D_OUT[65:64] == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_1_f_rd_data$D_OUT[65:64] == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_1_f_rd_data$D_OUT[65:64] == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_1_f_rd_data$D_OUT[65:64] != 2'd0 &&
	  fabric_xactors_to_slaves_1_f_rd_data$D_OUT[65:64] != 2'd1 &&
	  fabric_xactors_to_slaves_1_f_rd_data$D_OUT[65:64] != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_to_slaves_1_f_rd_data$D_OUT[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h31782 = $stime;
	  #0;
	end
    v__h31776 = v__h31782 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] <- slave [%0d]",
		 v__h31776,
		 $signed(32'd1),
		 $signed(32'd2));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Data { ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_2_f_rd_data$D_OUT[65:64] == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_2_f_rd_data$D_OUT[65:64] == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_2_f_rd_data$D_OUT[65:64] == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_2_f_rd_data$D_OUT[65:64] != 2'd0 &&
	  fabric_xactors_to_slaves_2_f_rd_data$D_OUT[65:64] != 2'd1 &&
	  fabric_xactors_to_slaves_2_f_rd_data$D_OUT[65:64] != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_to_slaves_2_f_rd_data$D_OUT[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h32066 = $stime;
	  #0;
	end
    v__h32060 = v__h32066 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] <- slave [%0d]",
		 v__h32060,
		 $signed(32'd1),
		 $signed(32'd3));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Data { ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_3_f_rd_data$D_OUT[65:64] == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_3_f_rd_data$D_OUT[65:64] == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_3_f_rd_data$D_OUT[65:64] == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_3_f_rd_data$D_OUT[65:64] != 2'd0 &&
	  fabric_xactors_to_slaves_3_f_rd_data$D_OUT[65:64] != 2'd1 &&
	  fabric_xactors_to_slaves_3_f_rd_data$D_OUT[65:64] != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_to_slaves_3_f_rd_data$D_OUT[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h32350 = $stime;
	  #0;
	end
    v__h32344 = v__h32350 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] <- slave [%0d]",
		 v__h32344,
		 $signed(32'd1),
		 $signed(32'd4));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Data { ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_4_f_rd_data$D_OUT[65:64] == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_4_f_rd_data$D_OUT[65:64] == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_4_f_rd_data$D_OUT[65:64] == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_4_f_rd_data$D_OUT[65:64] != 2'd0 &&
	  fabric_xactors_to_slaves_4_f_rd_data$D_OUT[65:64] != 2'd1 &&
	  fabric_xactors_to_slaves_4_f_rd_data$D_OUT[65:64] != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_to_slaves_4_f_rd_data$D_OUT[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h32673 = $stime;
	  #0;
	end
    v__h32667 = v__h32673 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] <- slave [%0d]",
		 v__h32667,
		 $signed(32'd2),
		 $signed(32'd0));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Data { ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_0_f_rd_data$D_OUT[65:64] == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_0_f_rd_data$D_OUT[65:64] == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_0_f_rd_data$D_OUT[65:64] == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_0_f_rd_data$D_OUT[65:64] != 2'd0 &&
	  fabric_xactors_to_slaves_0_f_rd_data$D_OUT[65:64] != 2'd1 &&
	  fabric_xactors_to_slaves_0_f_rd_data$D_OUT[65:64] != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_to_slaves_0_f_rd_data$D_OUT[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h32957 = $stime;
	  #0;
	end
    v__h32951 = v__h32957 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] <- slave [%0d]",
		 v__h32951,
		 $signed(32'd2),
		 $signed(32'd1));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Data { ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_1_f_rd_data$D_OUT[65:64] == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_1_f_rd_data$D_OUT[65:64] == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_1_f_rd_data$D_OUT[65:64] == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_1_f_rd_data$D_OUT[65:64] != 2'd0 &&
	  fabric_xactors_to_slaves_1_f_rd_data$D_OUT[65:64] != 2'd1 &&
	  fabric_xactors_to_slaves_1_f_rd_data$D_OUT[65:64] != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_to_slaves_1_f_rd_data$D_OUT[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h33241 = $stime;
	  #0;
	end
    v__h33235 = v__h33241 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] <- slave [%0d]",
		 v__h33235,
		 $signed(32'd2),
		 $signed(32'd2));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Data { ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_2_f_rd_data$D_OUT[65:64] == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_2_f_rd_data$D_OUT[65:64] == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_2_f_rd_data$D_OUT[65:64] == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_2_f_rd_data$D_OUT[65:64] != 2'd0 &&
	  fabric_xactors_to_slaves_2_f_rd_data$D_OUT[65:64] != 2'd1 &&
	  fabric_xactors_to_slaves_2_f_rd_data$D_OUT[65:64] != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_to_slaves_2_f_rd_data$D_OUT[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h33525 = $stime;
	  #0;
	end
    v__h33519 = v__h33525 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] <- slave [%0d]",
		 v__h33519,
		 $signed(32'd2),
		 $signed(32'd3));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Data { ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_3_f_rd_data$D_OUT[65:64] == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_3_f_rd_data$D_OUT[65:64] == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_3_f_rd_data$D_OUT[65:64] == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_3_f_rd_data$D_OUT[65:64] != 2'd0 &&
	  fabric_xactors_to_slaves_3_f_rd_data$D_OUT[65:64] != 2'd1 &&
	  fabric_xactors_to_slaves_3_f_rd_data$D_OUT[65:64] != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_to_slaves_3_f_rd_data$D_OUT[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h33809 = $stime;
	  #0;
	end
    v__h33803 = v__h33809 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] <- slave [%0d]",
		 v__h33803,
		 $signed(32'd2),
		 $signed(32'd4));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Data { ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_4_f_rd_data$D_OUT[65:64] == 2'd0)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_4_f_rd_data$D_OUT[65:64] == 2'd1)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_4_f_rd_data$D_OUT[65:64] == 2'd2)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50 &&
	  fabric_xactors_to_slaves_4_f_rd_data$D_OUT[65:64] != 2'd0 &&
	  fabric_xactors_to_slaves_4_f_rd_data$D_OUT[65:64] != 2'd1 &&
	  fabric_xactors_to_slaves_4_f_rd_data$D_OUT[65:64] != 2'd2)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", fabric_xactors_to_slaves_4_f_rd_data$D_OUT[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h34090 = $stime;
	  #0;
	end
    v__h34084 = v__h34090 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] <- error",
		 v__h34084,
		 $signed(32'd0));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Data { ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 64'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h34316 = $stime;
	  #0;
	end
    v__h34310 = v__h34316 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] <- error",
		 v__h34310,
		 $signed(32'd1));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Data { ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 64'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_1 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	begin
	  v__h34542 = $stime;
	  #0;
	end
    v__h34536 = v__h34542 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$display("%0d: AXI4_Lite_Fabric: rd master [%0d] <- error",
		 v__h34536,
		 $signed(32'd2));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_Lite_Rd_Data { ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 64'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_2 &&
	  NOT_fabric_cfg_verbosity_read__8_ULE_1_9___d50)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (fabric_rg_reset)
	begin
	  v__h7076 = $stime;
	  #0;
	end
    v__h7070 = v__h7076 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (fabric_rg_reset)
	$display("%0d: AXI4_Lite_Fabric.rl_reset", v__h7070);
  end
  // synopsys translate_on
endmodule  // mkFabric

