{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1595389635158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595389635164 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 21 23:47:15 2020 " "Processing started: Tue Jul 21 23:47:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595389635164 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389635164 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mic_full_filter -c mic_and_filters " "Command: quartus_map --read_settings_files=on --write_settings_files=off mic_full_filter -c mic_and_filters" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389635164 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1595389635706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1595389635706 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "oscillator.qsys " "Elaborating Platform Designer system entity \"oscillator.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389643096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.21.23:47:26 Progress: Loading mic_full_filter/oscillator.qsys " "2020.07.21.23:47:26 Progress: Loading mic_full_filter/oscillator.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389646118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.21.23:47:26 Progress: Reading input file " "2020.07.21.23:47:26 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389646789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.21.23:47:26 Progress: Adding int_osc_0 \[altera_int_osc 19.1\] " "2020.07.21.23:47:26 Progress: Adding int_osc_0 \[altera_int_osc 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389646844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.21.23:47:27 Progress: Parameterizing module int_osc_0 " "2020.07.21.23:47:27 Progress: Parameterizing module int_osc_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389647393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.21.23:47:27 Progress: Building connections " "2020.07.21.23:47:27 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389647397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.21.23:47:27 Progress: Parameterizing connections " "2020.07.21.23:47:27 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389647397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.21.23:47:27 Progress: Validating " "2020.07.21.23:47:27 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389647414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.21.23:47:27 Progress: Done reading input file " "2020.07.21.23:47:27 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389647478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Oscillator: Generating oscillator \"oscillator\" for QUARTUS_SYNTH " "Oscillator: Generating oscillator \"oscillator\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389648649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Int_osc_0: Generating top-level entity altera_int_osc. " "Int_osc_0: Generating top-level entity altera_int_osc." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389649552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Int_osc_0: \"oscillator\" instantiated altera_int_osc \"int_osc_0\" " "Int_osc_0: \"oscillator\" instantiated altera_int_osc \"int_osc_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389649641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Oscillator: Done \"oscillator\" with 2 modules, 2 files " "Oscillator: Done \"oscillator\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389649642 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "oscillator.qsys " "Finished elaborating Platform Designer system entity \"oscillator.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389650314 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "cic_dec_filter.qsys " "Elaborating Platform Designer system entity \"cic_dec_filter.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389650320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.21.23:47:33 Progress: Loading mic_full_filter/cic_dec_filter.qsys " "2020.07.21.23:47:33 Progress: Loading mic_full_filter/cic_dec_filter.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389653379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.21.23:47:34 Progress: Reading input file " "2020.07.21.23:47:34 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389654079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.21.23:47:34 Progress: Adding cic_ii_0 \[altera_cic_ii 19.1\] " "2020.07.21.23:47:34 Progress: Adding cic_ii_0 \[altera_cic_ii 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389654135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.21.23:47:34 Progress: Parameterizing module cic_ii_0 " "2020.07.21.23:47:34 Progress: Parameterizing module cic_ii_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389654299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.21.23:47:34 Progress: Building connections " "2020.07.21.23:47:34 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389654305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.21.23:47:34 Progress: Parameterizing connections " "2020.07.21.23:47:34 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389654305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.21.23:47:34 Progress: Validating " "2020.07.21.23:47:34 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389654323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.21.23:47:34 Progress: Done reading input file " "2020.07.21.23:47:34 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389654842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cic_dec_filter: Generating cic_dec_filter \"cic_dec_filter\" for QUARTUS_SYNTH " "Cic_dec_filter: Generating cic_dec_filter \"cic_dec_filter\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389655890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cic_ii_0: \"cic_dec_filter\" instantiated altera_cic_ii \"cic_ii_0\" " "Cic_ii_0: \"cic_dec_filter\" instantiated altera_cic_ii \"cic_ii_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389656936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cic_dec_filter: Done \"cic_dec_filter\" with 2 modules, 30 files " "Cic_dec_filter: Done \"cic_dec_filter\" with 2 modules, 30 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389656944 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "cic_dec_filter.qsys " "Finished elaborating Platform Designer system entity \"cic_dec_filter.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389657630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file button_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_debouncer.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/button_debouncer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389657666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389657666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic_full_filter.v 2 2 " "Found 2 design units, including 2 entities, in source file mic_full_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mic_full_filter " "Found entity 1: mic_full_filter" {  } { { "mic_full_filter.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/mic_full_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389657668 ""} { "Info" "ISGN_ENTITY_NAME" "2 mic_full_filter_tb " "Found entity 2: mic_full_filter_tb" {  } { { "mic_full_filter.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/mic_full_filter.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389657668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389657668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscillator/synthesis/oscillator.v 1 1 " "Found 1 design units, including 1 entities, in source file oscillator/synthesis/oscillator.v" { { "Info" "ISGN_ENTITY_NAME" "1 oscillator " "Found entity 1: oscillator" {  } { { "oscillator/synthesis/oscillator.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/oscillator/synthesis/oscillator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389657669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389657669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscillator/synthesis/submodules/altera_int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file oscillator/synthesis/submodules/altera_int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_int_osc " "Found entity 1: altera_int_osc" {  } { { "oscillator/synthesis/submodules/altera_int_osc.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/oscillator/synthesis/submodules/altera_int_osc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389657670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389657670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/cic_dec_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file cic_dec_filter/synthesis/cic_dec_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cic_dec_filter " "Found entity 1: cic_dec_filter" {  } { { "cic_dec_filter/synthesis/cic_dec_filter.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/cic_dec_filter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389657671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389657671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (cic_dec_filter) " "Found design unit 1: auk_dspip_math_pkg (cic_dec_filter)" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658063 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389658063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (cic_dec_filter) " "Found design unit 1: auk_dspip_text_pkg (cic_dec_filter)" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658065 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389658065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (cic_dec_filter) " "Found design unit 1: auk_dspip_lib_pkg (cic_dec_filter)" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389658066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_small_fifo-arch " "Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658127 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_small_fifo " "Found entity 1: auk_dspip_avalon_streaming_small_fifo" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389658127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658196 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389658196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658265 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389658265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658328 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389658328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/auk_dspip_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay-rtl " "Found design unit 1: auk_dspip_delay-rtl" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_delay.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_delay.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658330 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay " "Found entity 1: auk_dspip_delay" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_delay.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_delay.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389658330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/auk_dspip_fastaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_fastaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub-beh " "Found design unit 1: auk_dspip_fastaddsub-beh" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_fastaddsub.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658331 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub " "Found entity 1: auk_dspip_fastaddsub" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_fastaddsub.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389658331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/auk_dspip_fastadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_fastadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd-beh " "Found design unit 1: auk_dspip_fastadd-beh" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_fastadd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658332 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd " "Found entity 1: auk_dspip_fastadd" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_fastadd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389658332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/auk_dspip_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_pipelined_adder-rtl " "Found design unit 1: auk_dspip_pipelined_adder-rtl" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658334 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_pipelined_adder " "Found entity 1: auk_dspip_pipelined_adder" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389658334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658335 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389658335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/alt_dsp_cic_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file cic_dec_filter/synthesis/submodules/alt_dsp_cic_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dsp_cic_common_pkg (SystemVerilog) (cic_dec_filter) " "Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (cic_dec_filter)" {  } { { "cic_dec_filter/synthesis/submodules/alt_dsp_cic_common_pkg.sv" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_dsp_cic_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389658392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg (cic_dec_filter) " "Found design unit 1: auk_dspip_cic_lib_pkg (cic_dec_filter)" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389658452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator-SYN " "Found design unit 1: auk_dspip_differentiator-SYN" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658516 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator " "Found entity 1: auk_dspip_differentiator" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389658516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/auk_dspip_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample " "Found entity 1: auk_dspip_downsample" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_downsample.sv" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389658573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator-SYN " "Found design unit 1: auk_dspip_integrator-SYN" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658639 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator " "Found entity 1: auk_dspip_integrator" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389658639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/auk_dspip_upsample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_upsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample-SYN " "Found design unit 1: auk_dspip_upsample-SYN" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_upsample.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658694 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample " "Found entity 1: auk_dspip_upsample" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_upsample.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389658694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/auk_dspip_channel_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_channel_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_channel_buffer-SYN " "Found design unit 1: auk_dspip_channel_buffer-SYN" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_channel_buffer.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658755 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_channel_buffer " "Found entity 1: auk_dspip_channel_buffer" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_channel_buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389658755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/auk_dspip_variable_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_variable_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample " "Found entity 1: auk_dspip_variable_downsample" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_variable_downsample.sv" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_variable_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389658815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "cic_dec_filter/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389658872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "cic_dec_filter/synthesis/submodules/counter_module.sv" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389658938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389658938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/alt_cic_int_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/alt_cic_int_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_siso " "Found entity 1: alt_cic_int_siso" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_int_siso.sv" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_int_siso.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_siso " "Found entity 1: alt_cic_dec_siso" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/alt_cic_int_simo.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/alt_cic_int_simo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_simo " "Found entity 1: alt_cic_int_simo" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_int_simo.sv" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_int_simo.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/alt_cic_dec_miso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/alt_cic_dec_miso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_miso " "Found entity 1: alt_cic_dec_miso" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_miso.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/alt_cic_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/alt_cic_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_core " "Found entity 1: alt_cic_core" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_core.sv" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_core.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/synthesis/submodules/cic_dec_filter_cic_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/cic_dec_filter_cic_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic_dec_filter_cic_ii_0 " "Found entity 1: cic_dec_filter_cic_ii_0" {  } { { "cic_dec_filter/synthesis/submodules/cic_dec_filter_cic_ii_0.sv" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/cic_dec_filter_cic_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider_n.v 3 3 " "Found 3 design units, including 3 entities, in source file clk_divider_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider_N " "Found entity 1: clk_divider_N" {  } { { "clk_divider_N.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/clk_divider_N.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659361 ""} { "Info" "ISGN_ENTITY_NAME" "2 My_DFF " "Found entity 2: My_DFF" {  } { { "clk_divider_N.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/clk_divider_N.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659361 ""} { "Info" "ISGN_ENTITY_NAME" "3 clk_divider_N_tb " "Found entity 3: clk_divider_N_tb" {  } { { "clk_divider_N.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/clk_divider_N.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_dec_filter/simulation/cic_dec_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file cic_dec_filter/simulation/cic_dec_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cic_dec_filter " "Found entity 1: cic_dec_filter" {  } { { "cic_dec_filter/simulation/cic_dec_filter.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/simulation/cic_dec_filter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_comp_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_comp_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_comp_filter " "Found entity 1: fir_comp_filter" {  } { { "fir_comp_filter.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_comp_filter/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_comp_filter/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir_comp_filter) " "Found design unit 1: dspba_library_package (fir_comp_filter)" {  } { { "fir_comp_filter/dspba_library_package.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_comp_filter/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fir_comp_filter/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fir_comp_filter/dspba_library.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659372 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fir_comp_filter/dspba_library.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659372 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "fir_comp_filter/dspba_library.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659372 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fir_comp_filter/dspba_library.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659372 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fir_comp_filter/dspba_library.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659372 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "fir_comp_filter/dspba_library.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_comp_filter/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_comp_filter/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir_comp_filter) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir_comp_filter)" {  } { { "fir_comp_filter/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659381 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "fir_comp_filter/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_comp_filter/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_comp_filter/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir_comp_filter) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_comp_filter)" {  } { { "fir_comp_filter/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_comp_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_comp_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "fir_comp_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659390 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "fir_comp_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_comp_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_comp_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "fir_comp_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659398 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "fir_comp_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_comp_filter/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_comp_filter/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "fir_comp_filter/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659405 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "fir_comp_filter/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_comp_filter/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_comp_filter/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "fir_comp_filter/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659408 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "fir_comp_filter/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_comp_filter/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_comp_filter/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fir_comp_filter/altera_avalon_sc_fifo.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_comp_filter_0002_rtl_core-normal " "Found design unit 1: fir_comp_filter_0002_rtl_core-normal" {  } { { "fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659428 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_comp_filter_0002_rtl_core " "Found entity 1: fir_comp_filter_0002_rtl_core" {  } { { "fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_comp_filter/fir_comp_filter_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_comp_filter/fir_comp_filter_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_comp_filter_0002_ast-struct " "Found design unit 1: fir_comp_filter_0002_ast-struct" {  } { { "fir_comp_filter/fir_comp_filter_0002_ast.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659435 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_comp_filter_0002_ast " "Found entity 1: fir_comp_filter_0002_ast" {  } { { "fir_comp_filter/fir_comp_filter_0002_ast.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_comp_filter/fir_comp_filter_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_comp_filter/fir_comp_filter_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_comp_filter_0002-syn " "Found design unit 1: fir_comp_filter_0002-syn" {  } { { "fir_comp_filter/fir_comp_filter_0002.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659441 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_comp_filter_0002 " "Found entity 1: fir_comp_filter_0002" {  } { { "fir_comp_filter/fir_comp_filter_0002.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389659441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659441 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/oscillator/oscillator.v D:/Documents/shared_documents/intelFPGA/mic_full_filter/oscillator/synthesis/oscillator.v " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/oscillator/oscillator.v\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/oscillator/synthesis/oscillator.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/oscillator/oscillator.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/oscillator/oscillator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659449 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/oscillator/submodules/altera_int_osc.v D:/Documents/shared_documents/intelFPGA/mic_full_filter/oscillator/synthesis/submodules/altera_int_osc.v " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/oscillator/submodules/altera_int_osc.v\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/oscillator/synthesis/submodules/altera_int_osc.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/oscillator/submodules/altera_int_osc.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/oscillator/submodules/altera_int_osc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659450 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/cic_dec_filter.v D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/cic_dec_filter.v " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/cic_dec_filter.v\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/cic_dec_filter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/cic_dec_filter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/cic_dec_filter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659456 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/alt_cic_core.sv D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_core.sv " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/alt_cic_core.sv\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_core.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/alt_cic_core.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/alt_cic_core.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659493 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/alt_cic_dec_miso.sv D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_miso.sv " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/alt_cic_dec_miso.sv\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_miso.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/alt_cic_dec_miso.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/alt_cic_dec_miso.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659527 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/alt_cic_dec_siso.sv D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/alt_cic_dec_siso.sv\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/alt_cic_dec_siso.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/alt_cic_dec_siso.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659563 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/alt_cic_int_simo.sv D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_int_simo.sv " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/alt_cic_int_simo.sv\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_int_simo.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/alt_cic_int_simo.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/alt_cic_int_simo.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659600 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/alt_cic_int_siso.sv D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_int_siso.sv " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/alt_cic_int_siso.sv\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_int_siso.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/alt_cic_int_siso.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/alt_cic_int_siso.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659633 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/alt_dsp_cic_common_pkg.sv D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_dsp_cic_common_pkg.sv " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/alt_dsp_cic_common_pkg.sv\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_dsp_cic_common_pkg.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/alt_dsp_cic_common_pkg.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/alt_dsp_cic_common_pkg.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659663 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_avalon_streaming_controller.vhd D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_avalon_streaming_controller.vhd\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/auk_dspip_avalon_streaming_controller.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_avalon_streaming_controller.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659695 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_avalon_streaming_sink.vhd D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_avalon_streaming_sink.vhd\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/auk_dspip_avalon_streaming_sink.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_avalon_streaming_sink.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659728 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_avalon_streaming_small_fifo.vhd D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_avalon_streaming_small_fifo.vhd\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/auk_dspip_avalon_streaming_small_fifo.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659759 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_avalon_streaming_source.vhd D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_avalon_streaming_source.vhd\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/auk_dspip_avalon_streaming_source.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_avalon_streaming_source.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659787 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_channel_buffer.vhd D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_channel_buffer.vhd " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_channel_buffer.vhd\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_channel_buffer.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/auk_dspip_channel_buffer.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_channel_buffer.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659816 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_cic_lib_pkg.vhd D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_cic_lib_pkg.vhd\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/auk_dspip_cic_lib_pkg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_cic_lib_pkg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659849 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_delay.vhd D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_delay.vhd " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_delay.vhd\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_delay.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/auk_dspip_delay.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_delay.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659854 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_differentiator.vhd D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_differentiator.vhd\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/auk_dspip_differentiator.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_differentiator.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659883 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_downsample.sv D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_downsample.sv " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_downsample.sv\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_downsample.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/auk_dspip_downsample.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_downsample.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659916 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_fastadd.vhd D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_fastadd.vhd " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_fastadd.vhd\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_fastadd.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/auk_dspip_fastadd.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_fastadd.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659921 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_fastaddsub.vhd D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_fastaddsub.vhd " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_fastaddsub.vhd\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_fastaddsub.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/auk_dspip_fastaddsub.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_fastaddsub.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659926 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_integrator.vhd D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_integrator.vhd\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/auk_dspip_integrator.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_integrator.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659960 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_lib_pkg.vhd D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_lib_pkg.vhd " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_lib_pkg.vhd\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_lib_pkg.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/auk_dspip_lib_pkg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_lib_pkg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659966 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_math_pkg.vhd D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_math_pkg.vhd " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_math_pkg.vhd\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_math_pkg.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/auk_dspip_math_pkg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_math_pkg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659973 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_pipelined_adder.vhd D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_pipelined_adder.vhd " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_pipelined_adder.vhd\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_pipelined_adder.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/auk_dspip_pipelined_adder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_pipelined_adder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659979 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_roundsat.vhd D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_roundsat.vhd " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_roundsat.vhd\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_roundsat.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/auk_dspip_roundsat.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_roundsat.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659985 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_text_pkg.vhd D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_text_pkg.vhd " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_text_pkg.vhd\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_text_pkg.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389659991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/auk_dspip_text_pkg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_text_pkg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389659991 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_upsample.vhd D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_upsample.vhd " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_upsample.vhd\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_upsample.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389660025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/auk_dspip_upsample.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_upsample.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389660025 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_variable_downsample.sv D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_variable_downsample.sv " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_variable_downsample.sv\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_variable_downsample.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389660061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/auk_dspip_variable_downsample.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_variable_downsample.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389660062 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/cic_dec_filter_cic_ii_0.sv D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/cic_dec_filter_cic_ii_0.sv " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/cic_dec_filter_cic_ii_0.sv\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/cic_dec_filter_cic_ii_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389660070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/cic_dec_filter_cic_ii_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/cic_dec_filter_cic_ii_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389660070 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/counter_module.sv D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/counter_module.sv " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/counter_module.sv\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/counter_module.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389660102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/counter_module.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/counter_module.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389660102 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/hyper_pipeline_interface.v D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/hyper_pipeline_interface.v " "File \"d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/hyper_pipeline_interface.v\" is a duplicate of already analyzed file \"D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/hyper_pipeline_interface.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1595389660136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic_dec_filter/submodules/hyper_pipeline_interface.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/hyper_pipeline_interface.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389660136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mic_full_filter " "Elaborating entity \"mic_full_filter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1595389660221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oscillator oscillator:osc " "Elaborating entity \"oscillator\" for hierarchy \"oscillator:osc\"" {  } { { "mic_full_filter.v" "osc" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/mic_full_filter.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389660244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_int_osc oscillator:osc\|altera_int_osc:int_osc_0 " "Elaborating entity \"altera_int_osc\" for hierarchy \"oscillator:osc\|altera_int_osc:int_osc_0\"" {  } { { "oscillator/synthesis/oscillator.v" "int_osc_0" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/oscillator/synthesis/oscillator.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389660257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:reset_btn_db " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:reset_btn_db\"" {  } { { "mic_full_filter.v" "reset_btn_db" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/mic_full_filter.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389660270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider_N clk_divider_N:clk_divider_N_inst " "Elaborating entity \"clk_divider_N\" for hierarchy \"clk_divider_N:clk_divider_N_inst\"" {  } { { "mic_full_filter.v" "clk_divider_N_inst" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/mic_full_filter.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389660284 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 clk_divider_N.v(21) " "Verilog HDL assignment warning at clk_divider_N.v(21): truncated value with size 32 to match size of target (7)" {  } { { "clk_divider_N.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/clk_divider_N.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1595389660284 "|mic_full_filter|clk_divider_N:clk_divider_N_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_DFF clk_divider_N:clk_divider_N_inst\|My_DFF:dff0 " "Elaborating entity \"My_DFF\" for hierarchy \"clk_divider_N:clk_divider_N_inst\|My_DFF:dff0\"" {  } { { "clk_divider_N.v" "dff0" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/clk_divider_N.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389660297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_dec_filter cic_dec_filter:cic_inst " "Elaborating entity \"cic_dec_filter\" for hierarchy \"cic_dec_filter:cic_inst\"" {  } { { "mic_full_filter.v" "cic_inst" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/mic_full_filter.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389660308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_dec_filter_cic_ii_0 cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0 " "Elaborating entity \"cic_dec_filter_cic_ii_0\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\"" {  } { { "cic_dec_filter/simulation/cic_dec_filter.v" "cic_ii_0" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/simulation/cic_dec_filter.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389660320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_core cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core " "Elaborating entity \"alt_cic_core\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\"" {  } { { "cic_dec_filter/synthesis/submodules/cic_dec_filter_cic_ii_0.sv" "core" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/cic_dec_filter_cic_ii_0.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389660366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\"" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_core.sv" "input_sink" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_core.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389660502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\"" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "sink_FIFO" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389660723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ddd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ddd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ddd1 " "Found entity 1: scfifo_ddd1" {  } { { "db/scfifo_ddd1.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/scfifo_ddd1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389660778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389660778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ddd1 cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated " "Elaborating entity \"scfifo_ddd1\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389660778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ui51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ui51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ui51 " "Found entity 1: a_dpfifo_ui51" {  } { { "db/a_dpfifo_ui51.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_ui51.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389660802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389660802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ui51 cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo " "Elaborating entity \"a_dpfifo_ui51\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\"" {  } { { "db/scfifo_ddd1.tdf" "dpfifo" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/scfifo_ddd1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389660803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3n1 " "Found entity 1: altsyncram_t3n1" {  } { { "db/altsyncram_t3n1.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_t3n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389660853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389660853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3n1 cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|altsyncram_t3n1:FIFOram " "Elaborating entity \"altsyncram_t3n1\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|altsyncram_t3n1:FIFOram\"" {  } { { "db/a_dpfifo_ui51.tdf" "FIFOram" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_ui51.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389660854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4e8 " "Found entity 1: cmpr_4e8" {  } { { "db/cmpr_4e8.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cmpr_4e8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389660908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389660908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4e8 cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|cmpr_4e8:almost_full_comparer " "Elaborating entity \"cmpr_4e8\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|cmpr_4e8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ui51.tdf" "almost_full_comparer" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_ui51.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389660908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4e8 cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|cmpr_4e8:two_comparison " "Elaborating entity \"cmpr_4e8\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|cmpr_4e8:two_comparison\"" {  } { { "db/a_dpfifo_ui51.tdf" "two_comparison" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_ui51.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389660921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fra " "Found entity 1: cntr_fra" {  } { { "db/cntr_fra.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cntr_fra.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389660969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389660969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fra cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|cntr_fra:rd_ptr_msb " "Elaborating entity \"cntr_fra\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|cntr_fra:rd_ptr_msb\"" {  } { { "db/a_dpfifo_ui51.tdf" "rd_ptr_msb" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_ui51.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389660970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sr6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sr6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sr6 " "Found entity 1: cntr_sr6" {  } { { "db/cntr_sr6.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cntr_sr6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389661017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389661017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sr6 cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|cntr_sr6:usedw_counter " "Elaborating entity \"cntr_sr6\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|cntr_sr6:usedw_counter\"" {  } { { "db/a_dpfifo_ui51.tdf" "usedw_counter" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_ui51.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389661018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gra " "Found entity 1: cntr_gra" {  } { { "db/cntr_gra.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cntr_gra.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389661072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389661072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gra cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|cntr_gra:wr_ptr " "Elaborating entity \"cntr_gra\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|cntr_gra:wr_ptr\"" {  } { { "db/a_dpfifo_ui51.tdf" "wr_ptr" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_ui51.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389661072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0 " "Elaborating entity \"auk_dspip_avalon_streaming_source\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\"" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_core.sv" "output_source_0" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_core.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389661114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\"" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "source_FIFO" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389661309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_qhd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_qhd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_qhd1 " "Found entity 1: scfifo_qhd1" {  } { { "db/scfifo_qhd1.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/scfifo_qhd1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389661363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389661363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_qhd1 cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_qhd1:auto_generated " "Elaborating entity \"scfifo_qhd1\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_qhd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389661363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_np51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_np51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_np51 " "Found entity 1: a_dpfifo_np51" {  } { { "db/a_dpfifo_np51.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_np51.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389661423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389661423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_np51 cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_qhd1:auto_generated\|a_dpfifo_np51:dpfifo " "Elaborating entity \"a_dpfifo_np51\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_qhd1:auto_generated\|a_dpfifo_np51:dpfifo\"" {  } { { "db/scfifo_qhd1.tdf" "dpfifo" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/scfifo_qhd1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389661424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r9n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r9n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r9n1 " "Found entity 1: altsyncram_r9n1" {  } { { "db/altsyncram_r9n1.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_r9n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389661538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389661538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r9n1 cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_qhd1:auto_generated\|a_dpfifo_np51:dpfifo\|altsyncram_r9n1:FIFOram " "Elaborating entity \"altsyncram_r9n1\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_qhd1:auto_generated\|a_dpfifo_np51:dpfifo\|altsyncram_r9n1:FIFOram\"" {  } { { "db/a_dpfifo_np51.tdf" "FIFOram" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_np51.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389661539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6e8 " "Found entity 1: cmpr_6e8" {  } { { "db/cmpr_6e8.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cmpr_6e8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389661594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389661594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6e8 cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_qhd1:auto_generated\|a_dpfifo_np51:dpfifo\|cmpr_6e8:almost_full_comparer " "Elaborating entity \"cmpr_6e8\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_qhd1:auto_generated\|a_dpfifo_np51:dpfifo\|cmpr_6e8:almost_full_comparer\"" {  } { { "db/a_dpfifo_np51.tdf" "almost_full_comparer" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_np51.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389661595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6e8 cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_qhd1:auto_generated\|a_dpfifo_np51:dpfifo\|cmpr_6e8:two_comparison " "Elaborating entity \"cmpr_6e8\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_qhd1:auto_generated\|a_dpfifo_np51:dpfifo\|cmpr_6e8:two_comparison\"" {  } { { "db/a_dpfifo_np51.tdf" "two_comparison" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_np51.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389661608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hra " "Found entity 1: cntr_hra" {  } { { "db/cntr_hra.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cntr_hra.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389661655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389661655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hra cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_qhd1:auto_generated\|a_dpfifo_np51:dpfifo\|cntr_hra:rd_ptr_msb " "Elaborating entity \"cntr_hra\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_qhd1:auto_generated\|a_dpfifo_np51:dpfifo\|cntr_hra:rd_ptr_msb\"" {  } { { "db/a_dpfifo_np51.tdf" "rd_ptr_msb" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_np51.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389661656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ur6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ur6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ur6 " "Found entity 1: cntr_ur6" {  } { { "db/cntr_ur6.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cntr_ur6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389661820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389661820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ur6 cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_qhd1:auto_generated\|a_dpfifo_np51:dpfifo\|cntr_ur6:usedw_counter " "Elaborating entity \"cntr_ur6\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_qhd1:auto_generated\|a_dpfifo_np51:dpfifo\|cntr_ur6:usedw_counter\"" {  } { { "db/a_dpfifo_np51.tdf" "usedw_counter" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_np51.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389661821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ira.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ira.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ira " "Found entity 1: cntr_ira" {  } { { "db/cntr_ira.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cntr_ira.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389661874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389661874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ira cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_qhd1:auto_generated\|a_dpfifo_np51:dpfifo\|cntr_ira:wr_ptr " "Elaborating entity \"cntr_ira\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_qhd1:auto_generated\|a_dpfifo_np51:dpfifo\|cntr_ira:wr_ptr\"" {  } { { "db/a_dpfifo_np51.tdf" "wr_ptr" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_np51.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389661875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller " "Elaborating entity \"auk_dspip_avalon_streaming_controller\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\"" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_core.sv" "avalon_controller" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_core.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389661919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_small_fifo cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO " "Elaborating entity \"auk_dspip_avalon_streaming_small_fifo\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO\"" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "ready_FIFO" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389661987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_dec_siso cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one " "Elaborating entity \"alt_cic_dec_siso\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\"" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_core.sv" "dec_one" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_core.sv" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389662058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration " "Elaborating entity \"auk_dspip_integrator\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration\"" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" "integrator\[0\].integration" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389662165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389662215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[2\].integration " "Elaborating entity \"auk_dspip_integrator\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[2\].integration\"" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" "integrator\[2\].integration" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389662361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[2\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[2\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389662381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[3\].integration " "Elaborating entity \"auk_dspip_integrator\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[3\].integration\"" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" "integrator\[3\].integration" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389662430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[3\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[3\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389662447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[4\].integration " "Elaborating entity \"auk_dspip_integrator\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[4\].integration\"" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" "integrator\[4\].integration" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389662491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[4\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[4\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389662507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[5\].integration " "Elaborating entity \"auk_dspip_integrator\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[5\].integration\"" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" "integrator\[5\].integration" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389662551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[5\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[5\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389662626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[6\].integration " "Elaborating entity \"auk_dspip_integrator\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[6\].integration\"" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" "integrator\[6\].integration" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389662671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[6\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[6\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389662687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[7\].integration " "Elaborating entity \"auk_dspip_integrator\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[7\].integration\"" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" "integrator\[7\].integration" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389662733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[7\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[7\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389662989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_downsample cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample " "Elaborating entity \"auk_dspip_downsample\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample\"" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" "vrc_en_0.first_dsample" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389663038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample\|counter_module:counter_fs_inst " "Elaborating entity \"counter_module\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample\|counter_module:counter_fs_inst\"" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389663106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample\|counter_module:counter_ch_inst " "Elaborating entity \"counter_module\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample\|counter_module:counter_ch_inst\"" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389663176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_channel_buffer cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator " "Elaborating entity \"auk_dspip_channel_buffer\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\"" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" "fifo_regulator" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389663219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\"" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_channel_buffer.vhd" "buffer_FIFO" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389663414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3mb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3mb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3mb1 " "Found entity 1: scfifo_3mb1" {  } { { "db/scfifo_3mb1.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/scfifo_3mb1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389663468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389663468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3mb1 cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated " "Elaborating entity \"scfifo_3mb1\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389663468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ej41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ej41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ej41 " "Found entity 1: a_dpfifo_ej41" {  } { { "db/a_dpfifo_ej41.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_ej41.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389663497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389663497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ej41 cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo " "Elaborating entity \"a_dpfifo_ej41\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\"" {  } { { "db/scfifo_3mb1.tdf" "dpfifo" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/scfifo_3mb1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389663498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l6n1 " "Found entity 1: altsyncram_l6n1" {  } { { "db/altsyncram_l6n1.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_l6n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389663556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389663556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l6n1 cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\|altsyncram_l6n1:FIFOram " "Elaborating entity \"altsyncram_l6n1\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\|altsyncram_l6n1:FIFOram\"" {  } { { "db/a_dpfifo_ej41.tdf" "FIFOram" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_ej41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389663557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3e8 " "Found entity 1: cmpr_3e8" {  } { { "db/cmpr_3e8.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cmpr_3e8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389663615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389663615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3e8 cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\|cmpr_3e8:almost_full_comparer " "Elaborating entity \"cmpr_3e8\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\|cmpr_3e8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ej41.tdf" "almost_full_comparer" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_ej41.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389663616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3e8 cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\|cmpr_3e8:two_comparison " "Elaborating entity \"cmpr_3e8\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\|cmpr_3e8:two_comparison\"" {  } { { "db/a_dpfifo_ej41.tdf" "two_comparison" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_ej41.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389663632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_era.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_era.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_era " "Found entity 1: cntr_era" {  } { { "db/cntr_era.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cntr_era.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389663680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389663680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_era cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\|cntr_era:rd_ptr_msb " "Elaborating entity \"cntr_era\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\|cntr_era:rd_ptr_msb\"" {  } { { "db/a_dpfifo_ej41.tdf" "rd_ptr_msb" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_ej41.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389663681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rr6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rr6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rr6 " "Found entity 1: cntr_rr6" {  } { { "db/cntr_rr6.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cntr_rr6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389663731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389663731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rr6 cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\|cntr_rr6:usedw_counter " "Elaborating entity \"cntr_rr6\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\|cntr_rr6:usedw_counter\"" {  } { { "db/a_dpfifo_ej41.tdf" "usedw_counter" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_ej41.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389663732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|counter_module:latency_cnt_inst " "Elaborating entity \"counter_module\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|counter_module:latency_cnt_inst\"" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" "latency_cnt_inst" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389663779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|counter_module:channel_out_int_inst " "Elaborating entity \"counter_module\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|counter_module:channel_out_int_inst\"" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" "channel_out_int_inst" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389663821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[0\].auk_dsp_diff " "Elaborating entity \"auk_dspip_differentiator\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[0\].auk_dsp_diff\"" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" "differentiate_stages\[0\].auk_dsp_diff" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389663890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[0\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[0\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0\"" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd" "\\glogic:u0" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389663941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[1\].auk_dsp_diff " "Elaborating entity \"auk_dspip_differentiator\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[1\].auk_dsp_diff\"" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" "differentiate_stages\[1\].auk_dsp_diff" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389663981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[1\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[1\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0\"" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd" "\\glogic:u0" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389663996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[2\].auk_dsp_diff " "Elaborating entity \"auk_dspip_differentiator\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[2\].auk_dsp_diff\"" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" "differentiate_stages\[2\].auk_dsp_diff" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[2\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[2\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0\"" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd" "\\glogic:u0" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[3\].auk_dsp_diff " "Elaborating entity \"auk_dspip_differentiator\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[3\].auk_dsp_diff\"" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" "differentiate_stages\[3\].auk_dsp_diff" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[3\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[3\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0\"" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd" "\\glogic:u0" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[5\].auk_dsp_diff " "Elaborating entity \"auk_dspip_differentiator\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[5\].auk_dsp_diff\"" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" "differentiate_stages\[5\].auk_dsp_diff" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[5\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[5\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0\"" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd" "\\glogic:u0" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[6\].auk_dsp_diff " "Elaborating entity \"auk_dspip_differentiator\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[6\].auk_dsp_diff\"" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" "differentiate_stages\[6\].auk_dsp_diff" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[6\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[6\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0\"" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd" "\\glogic:u0" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[7\].auk_dsp_diff " "Elaborating entity \"auk_dspip_differentiator\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[7\].auk_dsp_diff\"" {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" "differentiate_stages\[7\].auk_dsp_diff" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[7\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[7\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0\"" {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd" "\\glogic:u0" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_comp_filter fir_comp_filter:fir_inst " "Elaborating entity \"fir_comp_filter\" for hierarchy \"fir_comp_filter:fir_inst\"" {  } { { "mic_full_filter.v" "fir_inst" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/mic_full_filter.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_comp_filter_0002 fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst " "Elaborating entity \"fir_comp_filter_0002\" for hierarchy \"fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\"" {  } { { "fir_comp_filter.v" "fir_comp_filter_inst" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664362 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig fir_comp_filter_0002.vhd(54) " "Verilog HDL or VHDL warning at fir_comp_filter_0002.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "fir_comp_filter/fir_comp_filter_0002.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1595389664362 "|mic_full_filter|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_comp_filter_0002_ast fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst " "Elaborating entity \"fir_comp_filter_0002_ast\" for hierarchy \"fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\"" {  } { { "fir_comp_filter/fir_comp_filter_0002.vhd" "fir_comp_filter_0002_ast_inst" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664375 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core fir_comp_filter_0002_ast.vhd(208) " "VHDL Signal Declaration warning at fir_comp_filter_0002_ast.vhd(208): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fir_comp_filter/fir_comp_filter_0002_ast.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_ast.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1595389664377 "|mic_full_filter|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "fir_comp_filter/fir_comp_filter_0002_ast.vhd" "sink" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "fir_comp_filter/fir_comp_filter_0002_ast.vhd" "source" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "fir_comp_filter/fir_comp_filter_0002_ast.vhd" "intf_ctrl" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_comp_filter_0002_rtl_core fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"fir_comp_filter_0002_rtl_core\" for hierarchy \"fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "fir_comp_filter/fir_comp_filter_0002_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_ast.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread " "Elaborating entity \"dspba_delay\" for hierarchy \"fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread\"" {  } { { "fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd" "u0_m0_wo0_memread" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute " "Elaborating entity \"dspba_delay\" for hierarchy \"fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute\"" {  } { { "fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd" "u0_m0_wo0_compute" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\"" {  } { { "fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd" "d_xIn_0_13_mem_dmem" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem " "Elaborated megafunction instantiation \"fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\"" {  } { { "fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd" 478 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem " "Instantiated megafunction \"fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria V " "Parameter \"intended_device_family\" = \"Arria V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664567 ""}  } { { "fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd" 478 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1595389664567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_d214.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_d214.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_d214 " "Found entity 1: altera_syncram_d214" {  } { { "db/altera_syncram_d214.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altera_syncram_d214.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389664609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389664609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_d214 fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_d214:auto_generated " "Elaborating entity \"altera_syncram_d214\" for hierarchy \"fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_d214:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_efb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_efb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_efb4 " "Found entity 1: altsyncram_efb4" {  } { { "db/altsyncram_efb4.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_efb4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389664663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389664663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_efb4 fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_d214:auto_generated\|altsyncram_efb4:altsyncram1 " "Elaborating entity \"altsyncram_efb4\" for hierarchy \"fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_d214:auto_generated\|altsyncram_efb4:altsyncram1\"" {  } { { "db/altera_syncram_d214.tdf" "altsyncram1" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altera_syncram_d214.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13\"" {  } { { "fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd" "d_in0_m0_wi0_wo0_assign_id1_q_13" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd" "u0_m0_wo0_wi0_r0_memr0_dmem" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborated megafunction instantiation \"fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd" 540 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Instantiated megafunction \"fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria V " "Parameter \"intended_device_family\" = \"Arria V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389664754 ""}  } { { "fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd" 540 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1595389664754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_t7v3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_t7v3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_t7v3 " "Found entity 1: altera_syncram_t7v3" {  } { { "db/altera_syncram_t7v3.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altera_syncram_t7v3.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389664793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389664793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_t7v3 fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altera_syncram_t7v3:auto_generated " "Elaborating entity \"altera_syncram_t7v3\" for hierarchy \"fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altera_syncram_t7v3:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uk94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uk94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uk94 " "Found entity 1: altsyncram_uk94" {  } { { "db/altsyncram_uk94.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_uk94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389664846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389664846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uk94 fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altera_syncram_t7v3:auto_generated\|altsyncram_uk94:altsyncram1 " "Elaborating entity \"altsyncram_uk94\" for hierarchy \"fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altera_syncram_t7v3:auto_generated\|altsyncram_uk94:altsyncram1\"" {  } { { "db/altera_syncram_t7v3.tdf" "altsyncram1" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altera_syncram_t7v3.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|fir_comp_filter_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay\"" {  } { { "fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_0_cma_delay" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"fir_comp_filter:fir_inst\|fir_comp_filter_0002:fir_comp_filter_inst\|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk\"" {  } { { "fir_comp_filter/fir_comp_filter_0002_ast.vhd" "\\real_passthrough:gen_outp_blk:0:outp_blk" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_ast.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389664879 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max rate_cnt_inst 32 6 " "Port \"counter_max\" on the entity instantiation of \"rate_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored." {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" "rate_cnt_inst" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" 486 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1595389665040 "|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max channel_out_int_inst 32 2 " "Port \"counter_max\" on the entity instantiation of \"channel_out_int_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" "channel_out_int_inst" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" 432 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1595389665040 "|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max latency_cnt_inst 32 5 " "Port \"counter_max\" on the entity instantiation of \"latency_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" "latency_cnt_inst" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" 419 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1595389665040 "|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1595389665041 "|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 6 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored." {  } { { "cic_dec_filter/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1595389665042 "|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1595389665692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.07.21.23:47:48 Progress: Loading slde0b26669/alt_sld_fab_wrapper_hw.tcl " "2020.07.21.23:47:48 Progress: Loading slde0b26669/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389668911 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389671436 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389671531 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389674822 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389674973 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389675124 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389675295 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389675299 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389675300 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1595389676016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0b26669/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0b26669/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde0b26669/alt_sld_fab.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/ip/slde0b26669/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389676228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389676228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0b26669/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0b26669/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde0b26669/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/ip/slde0b26669/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389676301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389676301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0b26669/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0b26669/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde0b26669/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/ip/slde0b26669/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389676312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389676312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0b26669/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0b26669/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde0b26669/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/ip/slde0b26669/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389676369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389676369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0b26669/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde0b26669/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde0b26669/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/ip/slde0b26669/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389676447 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde0b26669/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/ip/slde0b26669/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389676447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389676447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0b26669/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0b26669/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde0b26669/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/ip/slde0b26669/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389676507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389676507 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\|altsyncram_l6n1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\|altsyncram_l6n1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_l6n1.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_l6n1.tdf" 40 2 0 } } { "db/a_dpfifo_ej41.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_ej41.tdf" 43 2 0 } } { "db/scfifo_3mb1.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/scfifo_3mb1.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cic_dec_filter/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "cic_dec_filter/synthesis/submodules/alt_cic_core.sv" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_core.sv" 475 0 0 } } { "cic_dec_filter/synthesis/submodules/cic_dec_filter_cic_ii_0.sv" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/cic_dec_filter_cic_ii_0.sv" 213 0 0 } } { "cic_dec_filter/simulation/cic_dec_filter.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/simulation/cic_dec_filter.v" 31 0 0 } } { "mic_full_filter.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/mic_full_filter.v" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1595389677601 "|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_3mb1:auto_generated|a_dpfifo_ej41:dpfifo|altsyncram_l6n1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\|altsyncram_l6n1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\|altsyncram_l6n1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_l6n1.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_l6n1.tdf" 72 2 0 } } { "db/a_dpfifo_ej41.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_ej41.tdf" 43 2 0 } } { "db/scfifo_3mb1.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/scfifo_3mb1.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cic_dec_filter/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "cic_dec_filter/synthesis/submodules/alt_cic_core.sv" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_core.sv" 475 0 0 } } { "cic_dec_filter/synthesis/submodules/cic_dec_filter_cic_ii_0.sv" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/cic_dec_filter_cic_ii_0.sv" 213 0 0 } } { "cic_dec_filter/simulation/cic_dec_filter.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/simulation/cic_dec_filter.v" 31 0 0 } } { "mic_full_filter.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/mic_full_filter.v" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1595389677601 "|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_3mb1:auto_generated|a_dpfifo_ej41:dpfifo|altsyncram_l6n1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_qhd1:auto_generated\|a_dpfifo_np51:dpfifo\|altsyncram_r9n1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_qhd1:auto_generated\|a_dpfifo_np51:dpfifo\|altsyncram_r9n1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r9n1.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_r9n1.tdf" 424 2 0 } } { "db/a_dpfifo_np51.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_np51.tdf" 45 2 0 } } { "db/scfifo_qhd1.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/scfifo_qhd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } } { "cic_dec_filter/synthesis/submodules/alt_cic_core.sv" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_core.sv" 358 0 0 } } { "cic_dec_filter/synthesis/submodules/cic_dec_filter_cic_ii_0.sv" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/cic_dec_filter_cic_ii_0.sv" 213 0 0 } } { "cic_dec_filter/simulation/cic_dec_filter.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/simulation/cic_dec_filter.v" 31 0 0 } } { "mic_full_filter.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/mic_full_filter.v" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1595389677601 "|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_qhd1:auto_generated|a_dpfifo_np51:dpfifo|altsyncram_r9n1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|altsyncram_t3n1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|altsyncram_t3n1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_t3n1.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_t3n1.tdf" 104 2 0 } } { "db/a_dpfifo_ui51.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_ui51.tdf" 45 2 0 } } { "db/scfifo_ddd1.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/scfifo_ddd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "cic_dec_filter/synthesis/submodules/alt_cic_core.sv" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "cic_dec_filter/synthesis/submodules/cic_dec_filter_cic_ii_0.sv" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/cic_dec_filter_cic_ii_0.sv" 213 0 0 } } { "cic_dec_filter/simulation/cic_dec_filter.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/simulation/cic_dec_filter.v" 31 0 0 } } { "mic_full_filter.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/mic_full_filter.v" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1595389677601 "|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated|a_dpfifo_ui51:dpfifo|altsyncram_t3n1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|altsyncram_t3n1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic_dec_filter:cic_inst\|cic_dec_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|altsyncram_t3n1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_t3n1.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_t3n1.tdf" 136 2 0 } } { "db/a_dpfifo_ui51.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_ui51.tdf" 45 2 0 } } { "db/scfifo_ddd1.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/scfifo_ddd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "cic_dec_filter/synthesis/submodules/alt_cic_core.sv" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "cic_dec_filter/synthesis/submodules/cic_dec_filter_cic_ii_0.sv" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/cic_dec_filter_cic_ii_0.sv" 213 0 0 } } { "cic_dec_filter/simulation/cic_dec_filter.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/simulation/cic_dec_filter.v" 31 0 0 } } { "mic_full_filter.v" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/mic_full_filter.v" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1595389677601 "|mic_full_filter|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated|a_dpfifo_ui51:dpfifo|altsyncram_t3n1:FIFOram|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1595389677601 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1595389677601 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389678230 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "reset_n_shift_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"reset_n_shift_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1595389678589 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 100 " "Parameter TAP_DISTANCE set to 100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1595389678589 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1595389678589 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1595389678589 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1595389678589 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1595389678589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altshift_taps:reset_n_shift_rtl_0 " "Elaborated megafunction instantiation \"altshift_taps:reset_n_shift_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389678712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altshift_taps:reset_n_shift_rtl_0 " "Instantiated megafunction \"altshift_taps:reset_n_shift_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389678712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 100 " "Parameter \"TAP_DISTANCE\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389678712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389678712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595389678712 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1595389678712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7pu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7pu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7pu " "Found entity 1: shift_taps_7pu" {  } { { "db/shift_taps_7pu.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/shift_taps_7pu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389678750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389678750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fn91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fn91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fn91 " "Found entity 1: altsyncram_fn91" {  } { { "db/altsyncram_fn91.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_fn91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389678801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389678801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tdf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tdf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tdf " "Found entity 1: cntr_tdf" {  } { { "db/cntr_tdf.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cntr_tdf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389678852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389678852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h2c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h2c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h2c " "Found entity 1: cmpr_h2c" {  } { { "db/cmpr_h2c.tdf" "" { Text "D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cmpr_h2c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595389678904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389678904 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "CIC Compiler " "\"CIC Compiler\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1595389679719 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1595389679719 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "altera_cic_ii " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature altera_cic_ii" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals fsin_o and fcos_o are forced low when the evaluation time expires " "The output signals fsin_o and fcos_o are forced low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1595389679746 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1595389679746 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1595389679746 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1595389679747 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1595389679747 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1595389680511 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389680685 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 0 0 0 " "Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1595389682467 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595389682467 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1430 " "Implemented 1430 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1595389682696 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1595389682696 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1346 " "Implemented 1346 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1595389682696 ""} { "Info" "ICUT_CUT_TM_RAMS" "60 " "Implemented 60 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1595389682696 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1595389682696 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1595389682696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4992 " "Peak virtual memory: 4992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595389682751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 21 23:48:02 2020 " "Processing ended: Tue Jul 21 23:48:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595389682751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595389682751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595389682751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1595389682751 ""}
