INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Dev/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Dev/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_AES_Encrypt_top glbl -prj AES_Encrypt.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver --initfile C:/Dev/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s AES_Encrypt 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/UVA/crypto/AES_code/VivadoHLS/cipher/aes_cipher/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/UVA/crypto/AES_code/VivadoHLS/cipher/aes_cipher/sim/verilog/AddRoundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddRoundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/UVA/crypto/AES_code/VivadoHLS/cipher/aes_cipher/sim/verilog/AESL_axi_s_ciphertext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_ciphertext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/UVA/crypto/AES_code/VivadoHLS/cipher/aes_cipher/sim/verilog/AESL_axi_s_expandedKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_expandedKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/UVA/crypto/AES_code/VivadoHLS/cipher/aes_cipher/sim/verilog/AESL_axi_s_plaintext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_plaintext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/UVA/crypto/AES_code/VivadoHLS/cipher/aes_cipher/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/UVA/crypto/AES_code/VivadoHLS/cipher/aes_cipher/sim/verilog/AES_Encrypt.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_AES_Encrypt_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/UVA/crypto/AES_code/VivadoHLS/cipher/aes_cipher/sim/verilog/AES_Encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_Encrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/UVA/crypto/AES_code/VivadoHLS/cipher/aes_cipher/sim/verilog/AES_Encrypt_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_Encrypt_state_ram
INFO: [VRFC 10-311] analyzing module AES_Encrypt_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/UVA/crypto/AES_code/VivadoHLS/cipher/aes_cipher/sim/verilog/MixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MixColumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/UVA/crypto/AES_code/VivadoHLS/cipher/aes_cipher/sim/verilog/MixColumns_cipher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MixColumns_cipher_rom
INFO: [VRFC 10-311] analyzing module MixColumns_cipher
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/UVA/crypto/AES_code/VivadoHLS/cipher/aes_cipher/sim/verilog/ShiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftRows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/UVA/crypto/AES_code/VivadoHLS/cipher/aes_cipher/sim/verilog/SubBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubBytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/UVA/crypto/AES_code/VivadoHLS/cipher/aes_cipher/sim/verilog/SubBytes_cipher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubBytes_cipher_rom
INFO: [VRFC 10-311] analyzing module SubBytes_cipher
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AES_Encrypt_state_ram
Compiling module xil_defaultlib.AES_Encrypt_state(DataWidth=8,Ad...
Compiling module xil_defaultlib.AddRoundKey
Compiling module xil_defaultlib.MixColumns_cipher_rom
Compiling module xil_defaultlib.MixColumns_cipher(DataWidth=8,Ad...
Compiling module xil_defaultlib.MixColumns
Compiling module xil_defaultlib.SubBytes_cipher_rom
Compiling module xil_defaultlib.SubBytes_cipher(DataWidth=8,Addr...
Compiling module xil_defaultlib.SubBytes
Compiling module xil_defaultlib.ShiftRows
Compiling module xil_defaultlib.AES_Encrypt
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.AESL_axi_s_plaintext
Compiling module xil_defaultlib.fifo(DEPTH=240)
Compiling module xil_defaultlib.AESL_axi_s_expandedKey
Compiling module xil_defaultlib.AESL_axi_s_ciphertext
Compiling module xil_defaultlib.apatb_AES_Encrypt_top
Compiling module work.glbl
Built simulation snapshot AES_Encrypt
