\hypertarget{classDRAMCtrl_1_1DRAMCtrl}{
\section{クラス DRAMCtrl}
\label{classDRAMCtrl_1_1DRAMCtrl}\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
}
DRAMCtrlに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=4.01434cm]{classDRAMCtrl_1_1DRAMCtrl}
\end{center}
\end{figure}
\subsection*{Static Public 変数}
\begin{DoxyCompactItemize}
\item 
string \hyperlink{classDRAMCtrl_1_1DRAMCtrl_acce15679d830831b0bbe8ebc2a60b2ca}{type} = '\hyperlink{classDRAMCtrl_1_1DRAMCtrl}{DRAMCtrl}'
\item 
string \hyperlink{classDRAMCtrl_1_1DRAMCtrl_a17da7064bc5c518791f0c891eff05fda}{cxx\_\-header} = \char`\"{}mem/dram\_\-ctrl.hh\char`\"{}
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_a1aadf525515ecfcf662c2aa51a503763}{port} = \hyperlink{classSlavePort}{SlavePort}(\char`\"{}Slave \hyperlink{classDRAMCtrl_1_1DRAMCtrl_a1aadf525515ecfcf662c2aa51a503763}{port}\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_afcd1312043c865c85b8db72167b6eccf}{write\_\-buffer\_\-size} = Param.Unsigned(64, \char`\"{}Number of write queue entries\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_a5565530152f22fcf573df39bc15f2cbb}{read\_\-buffer\_\-size} = Param.Unsigned(32, \char`\"{}Number of read queue entries\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_a085a7db2cf6b40fb8b91f5a312776d99}{write\_\-high\_\-thresh\_\-perc} = Param.Percent(85, \char`\"{}Threshold to force writes\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_a214c964ae36e59109324212f7136d419}{write\_\-low\_\-thresh\_\-perc} = Param.Percent(50, \char`\"{}Threshold to start writes\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_aae741e23886d2d87de163d08ce065b7a}{min\_\-writes\_\-per\_\-switch}
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_ae14f8bbae75800115807fdeb5540a8ef}{mem\_\-sched\_\-policy} = Param.MemSched('frfcfs', \char`\"{}Memory scheduling policy\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_a35512ed731b19b2eacfae921a3c159e0}{addr\_\-mapping} = Param.AddrMap('RoRaBaChCo', \char`\"{}Address mapping policy\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_acdcd49cb93b86bb634e7f962e22cff9e}{page\_\-policy} = Param.PageManage('open\_\-adaptive', \char`\"{}Page management policy\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_a2c202719d898485a257f5e005b9d2706}{max\_\-accesses\_\-per\_\-row}
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_a37607d1e67471a6c3fdd8746152f911a}{static\_\-frontend\_\-latency} = Param.Latency(\char`\"{}10ns\char`\"{}, \char`\"{}Static frontend latency\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_a595c9b794d86d2ca9ca2bc28a8be9adf}{static\_\-backend\_\-latency} = Param.Latency(\char`\"{}10ns\char`\"{}, \char`\"{}Static backend latency\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_a07485b73205fce4f544f48a9debd611f}{device\_\-bus\_\-width}
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_a515af56f26521d738587f488ea98a63b}{burst\_\-length} = Param.Unsigned(\char`\"{}Burst lenght (BL) in beats\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_acb160e4605e4602317ce572b167a777c}{device\_\-rowbuffer\_\-size}
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_aca94f785cead0d3d819f1a1f2d2f5aa9}{devices\_\-per\_\-rank} = Param.Unsigned(\char`\"{}Number of devices/chips per rank\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_aa95cbd3a64893b94d352bece9d0c9794}{ranks\_\-per\_\-channel} = Param.Unsigned(\char`\"{}Number of ranks per channel\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_a594ca2e17132484351baf7e79ecb5868}{banks\_\-per\_\-rank} = Param.Unsigned(\char`\"{}Number of \hyperlink{classDRAMCtrl_ac4dd7a78e52bcaca6fb18d24b45bb7f3}{banks} per rank\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_af713f23641a8e59f46aeedcb92721b7f}{channels} = Param.Unsigned(1, \char`\"{}Number of \hyperlink{classDRAMCtrl_1_1DRAMCtrl_af713f23641a8e59f46aeedcb92721b7f}{channels}\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_a028d6bb21e2386ba31699d3c56396a6f}{tCK} = Param.Latency(\char`\"{}Clock period\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_ac5b640410cc96d56859a99453a4d4edf}{tRCD} = Param.Latency(\char`\"{}RAS to CAS delay\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_a9bec1443ae22542fb65468589d8ef845}{tCL} = Param.Latency(\char`\"{}CAS latency\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_a3fd4b7863d0675623f9d4fcf4e7e261b}{tRP} = Param.Latency(\char`\"{}Row precharge time\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_a1d18debfcaf49a125143125e9471c488}{tRAS} = Param.Latency(\char`\"{}ACT to PRE delay\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_a697ccc69ed7565c11123843aa79fc126}{tWR} = Param.Latency(\char`\"{}Write recovery time\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_a3498a796c766f5549f38ec67b86afbb2}{tRTP} = Param.Latency(\char`\"{}Read to precharge\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_a8c64ef2dd5b5213f7c25ecffd077591f}{tBURST} = Param.Latency(\char`\"{}Burst duration (for DDR burst length / 2 cycles)\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_a11b9ca2212339997f0ee9282bef043ea}{tRFC} = Param.Latency(\char`\"{}Refresh \hyperlink{classClockedObject_a5dd7a975aae396561aafab3faa698033}{cycle} time\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_abe6e6760f393c9748af2550b3f80fef8}{tREFI} = Param.Latency(\char`\"{}Refresh command interval\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_aab12a5441587fc9009b2cd7b83865f92}{tWTR} = Param.Latency(\char`\"{}Write to read switching time\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_ae9c14c1c8f7db3710dff2c3f7477dd73}{tRTW} = Param.Latency(\char`\"{}Read to write switching time\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_aea95c8f8e95256590d16b5e9bcca1f51}{tRRD} = Param.Latency(\char`\"{}ACT to ACT delay\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_a7de8ac1f9497dea29b2aaab67a0fb1cc}{tXAW} = Param.Latency(\char`\"{}X activation window\char`\"{})
\item 
tuple \hyperlink{classDRAMCtrl_1_1DRAMCtrl_a96b5e1268f3ab4cfa8c9203598fd98c9}{activation\_\-limit} = Param.Unsigned(\char`\"{}Max number of activates in window\char`\"{})
\end{DoxyCompactItemize}


\subsection{変数}
\hypertarget{classDRAMCtrl_1_1DRAMCtrl_a96b5e1268f3ab4cfa8c9203598fd98c9}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!activation\_\-limit@{activation\_\-limit}}
\index{activation\_\-limit@{activation\_\-limit}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{activation\_\-limit}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf activation\_\-limit} = Param.Unsigned(\char`\"{}Max number of activates in window\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_a96b5e1268f3ab4cfa8c9203598fd98c9}


\hyperlink{classDRAMCtrl_1_1DDR3__1600__x64_a8b6fa0e85fb36be7e08d5c992065d7c2}{DDR3\_\-1600\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR4__2400__x64_a8b6fa0e85fb36be7e08d5c992065d7c2}{DDR4\_\-2400\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2_a8b6fa0e85fb36be7e08d5c992065d7c2}{DDR3\_\-1333\_\-x64\_\-DRAMSim2}, \hyperlink{classDRAMCtrl_1_1LPDDR2__S4__1066__x32_a8b6fa0e85fb36be7e08d5c992065d7c2}{LPDDR2\_\-S4\_\-1066\_\-x32}, \hyperlink{classDRAMCtrl_1_1WideIO__200__x128_a8b6fa0e85fb36be7e08d5c992065d7c2}{WideIO\_\-200\_\-x128}, と \hyperlink{classDRAMCtrl_1_1LPDDR3__1600__x32_a8b6fa0e85fb36be7e08d5c992065d7c2}{LPDDR3\_\-1600\_\-x32}で再定義されています。\hypertarget{classDRAMCtrl_1_1DRAMCtrl_a35512ed731b19b2eacfae921a3c159e0}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!addr\_\-mapping@{addr\_\-mapping}}
\index{addr\_\-mapping@{addr\_\-mapping}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{addr\_\-mapping}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf addr\_\-mapping} = Param.AddrMap('RoRaBaChCo', \char`\"{}Address mapping policy\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_a35512ed731b19b2eacfae921a3c159e0}
\hypertarget{classDRAMCtrl_1_1DRAMCtrl_a594ca2e17132484351baf7e79ecb5868}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!banks\_\-per\_\-rank@{banks\_\-per\_\-rank}}
\index{banks\_\-per\_\-rank@{banks\_\-per\_\-rank}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{banks\_\-per\_\-rank}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf banks\_\-per\_\-rank} = Param.Unsigned(\char`\"{}Number of {\bf banks} per rank\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_a594ca2e17132484351baf7e79ecb5868}


\hyperlink{classDRAMCtrl_1_1DDR3__1600__x64_ac43360fda587200e99a090d69163e089}{DDR3\_\-1600\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR4__2400__x64_ac43360fda587200e99a090d69163e089}{DDR4\_\-2400\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2_ac43360fda587200e99a090d69163e089}{DDR3\_\-1333\_\-x64\_\-DRAMSim2}, \hyperlink{classDRAMCtrl_1_1LPDDR2__S4__1066__x32_ac43360fda587200e99a090d69163e089}{LPDDR2\_\-S4\_\-1066\_\-x32}, \hyperlink{classDRAMCtrl_1_1WideIO__200__x128_ac43360fda587200e99a090d69163e089}{WideIO\_\-200\_\-x128}, と \hyperlink{classDRAMCtrl_1_1LPDDR3__1600__x32_ac43360fda587200e99a090d69163e089}{LPDDR3\_\-1600\_\-x32}で再定義されています。\hypertarget{classDRAMCtrl_1_1DRAMCtrl_a515af56f26521d738587f488ea98a63b}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!burst\_\-length@{burst\_\-length}}
\index{burst\_\-length@{burst\_\-length}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{burst\_\-length}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf burst\_\-length} = Param.Unsigned(\char`\"{}Burst lenght (BL) in beats\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_a515af56f26521d738587f488ea98a63b}


\hyperlink{classDRAMCtrl_1_1DDR3__1600__x64_afeba385888f1ce3063d25f20c0e7a89b}{DDR3\_\-1600\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR4__2400__x64_afeba385888f1ce3063d25f20c0e7a89b}{DDR4\_\-2400\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2_afeba385888f1ce3063d25f20c0e7a89b}{DDR3\_\-1333\_\-x64\_\-DRAMSim2}, \hyperlink{classDRAMCtrl_1_1LPDDR2__S4__1066__x32_afeba385888f1ce3063d25f20c0e7a89b}{LPDDR2\_\-S4\_\-1066\_\-x32}, \hyperlink{classDRAMCtrl_1_1WideIO__200__x128_afeba385888f1ce3063d25f20c0e7a89b}{WideIO\_\-200\_\-x128}, と \hyperlink{classDRAMCtrl_1_1LPDDR3__1600__x32_afeba385888f1ce3063d25f20c0e7a89b}{LPDDR3\_\-1600\_\-x32}で再定義されています。\hypertarget{classDRAMCtrl_1_1DRAMCtrl_af713f23641a8e59f46aeedcb92721b7f}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!channels@{channels}}
\index{channels@{channels}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{channels}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf channels} = Param.Unsigned(1, \char`\"{}Number of {\bf channels}\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_af713f23641a8e59f46aeedcb92721b7f}
\hypertarget{classDRAMCtrl_1_1DRAMCtrl_a17da7064bc5c518791f0c891eff05fda}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!cxx\_\-header@{cxx\_\-header}}
\index{cxx\_\-header@{cxx\_\-header}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{cxx\_\-header}]{\setlength{\rightskip}{0pt plus 5cm}string {\bf cxx\_\-header} = \char`\"{}mem/dram\_\-ctrl.hh\char`\"{}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_a17da7064bc5c518791f0c891eff05fda}
\hypertarget{classDRAMCtrl_1_1DRAMCtrl_a07485b73205fce4f544f48a9debd611f}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!device\_\-bus\_\-width@{device\_\-bus\_\-width}}
\index{device\_\-bus\_\-width@{device\_\-bus\_\-width}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{device\_\-bus\_\-width}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf device\_\-bus\_\-width}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_a07485b73205fce4f544f48a9debd611f}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Unsigned("data bus width in bits for each DRAM "\
                                      "device/chip")
\end{DoxyCode}


\hyperlink{classDRAMCtrl_1_1DDR3__1600__x64_ac980afb64b962aec673eeadb21ea8b0e}{DDR3\_\-1600\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR4__2400__x64_ac980afb64b962aec673eeadb21ea8b0e}{DDR4\_\-2400\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2_ac980afb64b962aec673eeadb21ea8b0e}{DDR3\_\-1333\_\-x64\_\-DRAMSim2}, \hyperlink{classDRAMCtrl_1_1LPDDR2__S4__1066__x32_ac980afb64b962aec673eeadb21ea8b0e}{LPDDR2\_\-S4\_\-1066\_\-x32}, \hyperlink{classDRAMCtrl_1_1WideIO__200__x128_ac980afb64b962aec673eeadb21ea8b0e}{WideIO\_\-200\_\-x128}, と \hyperlink{classDRAMCtrl_1_1LPDDR3__1600__x32_ac980afb64b962aec673eeadb21ea8b0e}{LPDDR3\_\-1600\_\-x32}で再定義されています。\hypertarget{classDRAMCtrl_1_1DRAMCtrl_acb160e4605e4602317ce572b167a777c}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!device\_\-rowbuffer\_\-size@{device\_\-rowbuffer\_\-size}}
\index{device\_\-rowbuffer\_\-size@{device\_\-rowbuffer\_\-size}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{device\_\-rowbuffer\_\-size}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf device\_\-rowbuffer\_\-size}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_acb160e4605e4602317ce572b167a777c}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.MemorySize("Page (row buffer) size per "\
                                           "device/chip")
\end{DoxyCode}


\hyperlink{classDRAMCtrl_1_1DDR3__1600__x64_ab24d9a52c5c94331e40478cc93e9abe1}{DDR3\_\-1600\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR4__2400__x64_ab24d9a52c5c94331e40478cc93e9abe1}{DDR4\_\-2400\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2_ab24d9a52c5c94331e40478cc93e9abe1}{DDR3\_\-1333\_\-x64\_\-DRAMSim2}, \hyperlink{classDRAMCtrl_1_1LPDDR2__S4__1066__x32_ab24d9a52c5c94331e40478cc93e9abe1}{LPDDR2\_\-S4\_\-1066\_\-x32}, \hyperlink{classDRAMCtrl_1_1WideIO__200__x128_ab24d9a52c5c94331e40478cc93e9abe1}{WideIO\_\-200\_\-x128}, と \hyperlink{classDRAMCtrl_1_1LPDDR3__1600__x32_ab24d9a52c5c94331e40478cc93e9abe1}{LPDDR3\_\-1600\_\-x32}で再定義されています。\hypertarget{classDRAMCtrl_1_1DRAMCtrl_aca94f785cead0d3d819f1a1f2d2f5aa9}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!devices\_\-per\_\-rank@{devices\_\-per\_\-rank}}
\index{devices\_\-per\_\-rank@{devices\_\-per\_\-rank}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{devices\_\-per\_\-rank}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf devices\_\-per\_\-rank} = Param.Unsigned(\char`\"{}Number of devices/chips per rank\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_aca94f785cead0d3d819f1a1f2d2f5aa9}


\hyperlink{classDRAMCtrl_1_1DDR3__1600__x64_a60039c77757fd0118d81754311d71cfb}{DDR3\_\-1600\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR4__2400__x64_a60039c77757fd0118d81754311d71cfb}{DDR4\_\-2400\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2_a60039c77757fd0118d81754311d71cfb}{DDR3\_\-1333\_\-x64\_\-DRAMSim2}, \hyperlink{classDRAMCtrl_1_1LPDDR2__S4__1066__x32_a60039c77757fd0118d81754311d71cfb}{LPDDR2\_\-S4\_\-1066\_\-x32}, \hyperlink{classDRAMCtrl_1_1WideIO__200__x128_a60039c77757fd0118d81754311d71cfb}{WideIO\_\-200\_\-x128}, と \hyperlink{classDRAMCtrl_1_1LPDDR3__1600__x32_a60039c77757fd0118d81754311d71cfb}{LPDDR3\_\-1600\_\-x32}で再定義されています。\hypertarget{classDRAMCtrl_1_1DRAMCtrl_a2c202719d898485a257f5e005b9d2706}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!max\_\-accesses\_\-per\_\-row@{max\_\-accesses\_\-per\_\-row}}
\index{max\_\-accesses\_\-per\_\-row@{max\_\-accesses\_\-per\_\-row}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{max\_\-accesses\_\-per\_\-row}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf max\_\-accesses\_\-per\_\-row}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_a2c202719d898485a257f5e005b9d2706}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Unsigned(16, "Max accesses per row before "
                                          "closing")
\end{DoxyCode}
\hypertarget{classDRAMCtrl_1_1DRAMCtrl_ae14f8bbae75800115807fdeb5540a8ef}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!mem\_\-sched\_\-policy@{mem\_\-sched\_\-policy}}
\index{mem\_\-sched\_\-policy@{mem\_\-sched\_\-policy}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{mem\_\-sched\_\-policy}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf mem\_\-sched\_\-policy} = Param.MemSched('frfcfs', \char`\"{}Memory scheduling policy\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_ae14f8bbae75800115807fdeb5540a8ef}
\hypertarget{classDRAMCtrl_1_1DRAMCtrl_aae741e23886d2d87de163d08ce065b7a}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!min\_\-writes\_\-per\_\-switch@{min\_\-writes\_\-per\_\-switch}}
\index{min\_\-writes\_\-per\_\-switch@{min\_\-writes\_\-per\_\-switch}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{min\_\-writes\_\-per\_\-switch}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf min\_\-writes\_\-per\_\-switch}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_aae741e23886d2d87de163d08ce065b7a}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Unsigned(16, "Minimum write bursts before "
                                           "switching to reads")
\end{DoxyCode}
\hypertarget{classDRAMCtrl_1_1DRAMCtrl_acdcd49cb93b86bb634e7f962e22cff9e}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!page\_\-policy@{page\_\-policy}}
\index{page\_\-policy@{page\_\-policy}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{page\_\-policy}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf page\_\-policy} = Param.PageManage('open\_\-adaptive', \char`\"{}Page management policy\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_acdcd49cb93b86bb634e7f962e22cff9e}
\hypertarget{classDRAMCtrl_1_1DRAMCtrl_a1aadf525515ecfcf662c2aa51a503763}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!port@{port}}
\index{port@{port}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{port}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf port} = {\bf SlavePort}(\char`\"{}Slave {\bf port}\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_a1aadf525515ecfcf662c2aa51a503763}
\hypertarget{classDRAMCtrl_1_1DRAMCtrl_aa95cbd3a64893b94d352bece9d0c9794}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!ranks\_\-per\_\-channel@{ranks\_\-per\_\-channel}}
\index{ranks\_\-per\_\-channel@{ranks\_\-per\_\-channel}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{ranks\_\-per\_\-channel}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf ranks\_\-per\_\-channel} = Param.Unsigned(\char`\"{}Number of ranks per channel\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_aa95cbd3a64893b94d352bece9d0c9794}


\hyperlink{classDRAMCtrl_1_1DDR3__1600__x64_ab610af52b1f27db17e9de304176a80a8}{DDR3\_\-1600\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR4__2400__x64_ab610af52b1f27db17e9de304176a80a8}{DDR4\_\-2400\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2_ab610af52b1f27db17e9de304176a80a8}{DDR3\_\-1333\_\-x64\_\-DRAMSim2}, \hyperlink{classDRAMCtrl_1_1LPDDR2__S4__1066__x32_ab610af52b1f27db17e9de304176a80a8}{LPDDR2\_\-S4\_\-1066\_\-x32}, \hyperlink{classDRAMCtrl_1_1WideIO__200__x128_ab610af52b1f27db17e9de304176a80a8}{WideIO\_\-200\_\-x128}, と \hyperlink{classDRAMCtrl_1_1LPDDR3__1600__x32_ab610af52b1f27db17e9de304176a80a8}{LPDDR3\_\-1600\_\-x32}で再定義されています。\hypertarget{classDRAMCtrl_1_1DRAMCtrl_a5565530152f22fcf573df39bc15f2cbb}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!read\_\-buffer\_\-size@{read\_\-buffer\_\-size}}
\index{read\_\-buffer\_\-size@{read\_\-buffer\_\-size}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{read\_\-buffer\_\-size}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf read\_\-buffer\_\-size} = Param.Unsigned(32, \char`\"{}Number of read queue entries\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_a5565530152f22fcf573df39bc15f2cbb}
\hypertarget{classDRAMCtrl_1_1DRAMCtrl_a595c9b794d86d2ca9ca2bc28a8be9adf}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!static\_\-backend\_\-latency@{static\_\-backend\_\-latency}}
\index{static\_\-backend\_\-latency@{static\_\-backend\_\-latency}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{static\_\-backend\_\-latency}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf static\_\-backend\_\-latency} = Param.Latency(\char`\"{}10ns\char`\"{}, \char`\"{}Static backend latency\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_a595c9b794d86d2ca9ca2bc28a8be9adf}
\hypertarget{classDRAMCtrl_1_1DRAMCtrl_a37607d1e67471a6c3fdd8746152f911a}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!static\_\-frontend\_\-latency@{static\_\-frontend\_\-latency}}
\index{static\_\-frontend\_\-latency@{static\_\-frontend\_\-latency}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{static\_\-frontend\_\-latency}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf static\_\-frontend\_\-latency} = Param.Latency(\char`\"{}10ns\char`\"{}, \char`\"{}Static frontend latency\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_a37607d1e67471a6c3fdd8746152f911a}
\hypertarget{classDRAMCtrl_1_1DRAMCtrl_a8c64ef2dd5b5213f7c25ecffd077591f}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!tBURST@{tBURST}}
\index{tBURST@{tBURST}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{tBURST}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf tBURST} = Param.Latency(\char`\"{}Burst duration (for DDR burst length / 2 cycles)\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_a8c64ef2dd5b5213f7c25ecffd077591f}


\hyperlink{classDRAMCtrl_1_1DDR3__1600__x64_af962cc8ff13de9c28027368562b67c1e}{DDR3\_\-1600\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__2133__x64_af962cc8ff13de9c28027368562b67c1e}{DDR3\_\-2133\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR4__2400__x64_af962cc8ff13de9c28027368562b67c1e}{DDR4\_\-2400\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2_af962cc8ff13de9c28027368562b67c1e}{DDR3\_\-1333\_\-x64\_\-DRAMSim2}, \hyperlink{classDRAMCtrl_1_1LPDDR2__S4__1066__x32_af962cc8ff13de9c28027368562b67c1e}{LPDDR2\_\-S4\_\-1066\_\-x32}, \hyperlink{classDRAMCtrl_1_1WideIO__200__x128_af962cc8ff13de9c28027368562b67c1e}{WideIO\_\-200\_\-x128}, と \hyperlink{classDRAMCtrl_1_1LPDDR3__1600__x32_af962cc8ff13de9c28027368562b67c1e}{LPDDR3\_\-1600\_\-x32}で再定義されています。\hypertarget{classDRAMCtrl_1_1DRAMCtrl_a028d6bb21e2386ba31699d3c56396a6f}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!tCK@{tCK}}
\index{tCK@{tCK}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{tCK}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf tCK} = Param.Latency(\char`\"{}Clock period\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_a028d6bb21e2386ba31699d3c56396a6f}


\hyperlink{classDRAMCtrl_1_1DDR3__1600__x64_a78016df5bd6c91551bcf487d3d665ebe}{DDR3\_\-1600\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__2133__x64_a78016df5bd6c91551bcf487d3d665ebe}{DDR3\_\-2133\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR4__2400__x64_a78016df5bd6c91551bcf487d3d665ebe}{DDR4\_\-2400\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2_a78016df5bd6c91551bcf487d3d665ebe}{DDR3\_\-1333\_\-x64\_\-DRAMSim2}, \hyperlink{classDRAMCtrl_1_1LPDDR2__S4__1066__x32_a78016df5bd6c91551bcf487d3d665ebe}{LPDDR2\_\-S4\_\-1066\_\-x32}, \hyperlink{classDRAMCtrl_1_1WideIO__200__x128_a78016df5bd6c91551bcf487d3d665ebe}{WideIO\_\-200\_\-x128}, と \hyperlink{classDRAMCtrl_1_1LPDDR3__1600__x32_a78016df5bd6c91551bcf487d3d665ebe}{LPDDR3\_\-1600\_\-x32}で再定義されています。\hypertarget{classDRAMCtrl_1_1DRAMCtrl_a9bec1443ae22542fb65468589d8ef845}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!tCL@{tCL}}
\index{tCL@{tCL}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{tCL}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf tCL} = Param.Latency(\char`\"{}CAS latency\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_a9bec1443ae22542fb65468589d8ef845}


\hyperlink{classDRAMCtrl_1_1DDR3__1600__x64_a009c2614e5d317cb4805a4a98ace1b19}{DDR3\_\-1600\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__2133__x64_a009c2614e5d317cb4805a4a98ace1b19}{DDR3\_\-2133\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR4__2400__x64_a009c2614e5d317cb4805a4a98ace1b19}{DDR4\_\-2400\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2_a009c2614e5d317cb4805a4a98ace1b19}{DDR3\_\-1333\_\-x64\_\-DRAMSim2}, \hyperlink{classDRAMCtrl_1_1LPDDR2__S4__1066__x32_a009c2614e5d317cb4805a4a98ace1b19}{LPDDR2\_\-S4\_\-1066\_\-x32}, \hyperlink{classDRAMCtrl_1_1WideIO__200__x128_a009c2614e5d317cb4805a4a98ace1b19}{WideIO\_\-200\_\-x128}, と \hyperlink{classDRAMCtrl_1_1LPDDR3__1600__x32_a009c2614e5d317cb4805a4a98ace1b19}{LPDDR3\_\-1600\_\-x32}で再定義されています。\hypertarget{classDRAMCtrl_1_1DRAMCtrl_a1d18debfcaf49a125143125e9471c488}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!tRAS@{tRAS}}
\index{tRAS@{tRAS}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{tRAS}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf tRAS} = Param.Latency(\char`\"{}ACT to PRE delay\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_a1d18debfcaf49a125143125e9471c488}


\hyperlink{classDRAMCtrl_1_1DDR3__1600__x64_a1b5f15dad9d492ce5d0167e1581de8cc}{DDR3\_\-1600\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__2133__x64_a1b5f15dad9d492ce5d0167e1581de8cc}{DDR3\_\-2133\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR4__2400__x64_a1b5f15dad9d492ce5d0167e1581de8cc}{DDR4\_\-2400\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2_a1b5f15dad9d492ce5d0167e1581de8cc}{DDR3\_\-1333\_\-x64\_\-DRAMSim2}, \hyperlink{classDRAMCtrl_1_1LPDDR2__S4__1066__x32_a1b5f15dad9d492ce5d0167e1581de8cc}{LPDDR2\_\-S4\_\-1066\_\-x32}, \hyperlink{classDRAMCtrl_1_1WideIO__200__x128_a1b5f15dad9d492ce5d0167e1581de8cc}{WideIO\_\-200\_\-x128}, と \hyperlink{classDRAMCtrl_1_1LPDDR3__1600__x32_a1b5f15dad9d492ce5d0167e1581de8cc}{LPDDR3\_\-1600\_\-x32}で再定義されています。\hypertarget{classDRAMCtrl_1_1DRAMCtrl_ac5b640410cc96d56859a99453a4d4edf}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!tRCD@{tRCD}}
\index{tRCD@{tRCD}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{tRCD}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf tRCD} = Param.Latency(\char`\"{}RAS to CAS delay\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_ac5b640410cc96d56859a99453a4d4edf}


\hyperlink{classDRAMCtrl_1_1DDR3__1600__x64_a31691ebf1f58ff89b00f261f5adea8e2}{DDR3\_\-1600\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__2133__x64_a31691ebf1f58ff89b00f261f5adea8e2}{DDR3\_\-2133\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR4__2400__x64_a31691ebf1f58ff89b00f261f5adea8e2}{DDR4\_\-2400\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2_a31691ebf1f58ff89b00f261f5adea8e2}{DDR3\_\-1333\_\-x64\_\-DRAMSim2}, \hyperlink{classDRAMCtrl_1_1LPDDR2__S4__1066__x32_a31691ebf1f58ff89b00f261f5adea8e2}{LPDDR2\_\-S4\_\-1066\_\-x32}, \hyperlink{classDRAMCtrl_1_1WideIO__200__x128_a31691ebf1f58ff89b00f261f5adea8e2}{WideIO\_\-200\_\-x128}, と \hyperlink{classDRAMCtrl_1_1LPDDR3__1600__x32_a31691ebf1f58ff89b00f261f5adea8e2}{LPDDR3\_\-1600\_\-x32}で再定義されています。\hypertarget{classDRAMCtrl_1_1DRAMCtrl_abe6e6760f393c9748af2550b3f80fef8}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!tREFI@{tREFI}}
\index{tREFI@{tREFI}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{tREFI}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf tREFI} = Param.Latency(\char`\"{}Refresh command interval\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_abe6e6760f393c9748af2550b3f80fef8}


\hyperlink{classDRAMCtrl_1_1DDR3__1600__x64_af5f78c485be05aaae52d87151ee0cb92}{DDR3\_\-1600\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR4__2400__x64_af5f78c485be05aaae52d87151ee0cb92}{DDR4\_\-2400\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2_af5f78c485be05aaae52d87151ee0cb92}{DDR3\_\-1333\_\-x64\_\-DRAMSim2}, \hyperlink{classDRAMCtrl_1_1LPDDR2__S4__1066__x32_af5f78c485be05aaae52d87151ee0cb92}{LPDDR2\_\-S4\_\-1066\_\-x32}, \hyperlink{classDRAMCtrl_1_1WideIO__200__x128_af5f78c485be05aaae52d87151ee0cb92}{WideIO\_\-200\_\-x128}, と \hyperlink{classDRAMCtrl_1_1LPDDR3__1600__x32_af5f78c485be05aaae52d87151ee0cb92}{LPDDR3\_\-1600\_\-x32}で再定義されています。\hypertarget{classDRAMCtrl_1_1DRAMCtrl_a11b9ca2212339997f0ee9282bef043ea}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!tRFC@{tRFC}}
\index{tRFC@{tRFC}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{tRFC}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf tRFC} = Param.Latency(\char`\"{}Refresh {\bf cycle} time\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_a11b9ca2212339997f0ee9282bef043ea}


\hyperlink{classDRAMCtrl_1_1DDR3__1600__x64_a05307f048be759575436bb4a58206f04}{DDR3\_\-1600\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR4__2400__x64_a05307f048be759575436bb4a58206f04}{DDR4\_\-2400\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2_a05307f048be759575436bb4a58206f04}{DDR3\_\-1333\_\-x64\_\-DRAMSim2}, \hyperlink{classDRAMCtrl_1_1LPDDR2__S4__1066__x32_a05307f048be759575436bb4a58206f04}{LPDDR2\_\-S4\_\-1066\_\-x32}, \hyperlink{classDRAMCtrl_1_1WideIO__200__x128_a05307f048be759575436bb4a58206f04}{WideIO\_\-200\_\-x128}, と \hyperlink{classDRAMCtrl_1_1LPDDR3__1600__x32_a05307f048be759575436bb4a58206f04}{LPDDR3\_\-1600\_\-x32}で再定義されています。\hypertarget{classDRAMCtrl_1_1DRAMCtrl_a3fd4b7863d0675623f9d4fcf4e7e261b}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!tRP@{tRP}}
\index{tRP@{tRP}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{tRP}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf tRP} = Param.Latency(\char`\"{}Row precharge time\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_a3fd4b7863d0675623f9d4fcf4e7e261b}


\hyperlink{classDRAMCtrl_1_1DDR3__1600__x64_aeda425967c3cf2880bdc1640e9733439}{DDR3\_\-1600\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__2133__x64_aeda425967c3cf2880bdc1640e9733439}{DDR3\_\-2133\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR4__2400__x64_aeda425967c3cf2880bdc1640e9733439}{DDR4\_\-2400\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2_aeda425967c3cf2880bdc1640e9733439}{DDR3\_\-1333\_\-x64\_\-DRAMSim2}, \hyperlink{classDRAMCtrl_1_1LPDDR2__S4__1066__x32_aeda425967c3cf2880bdc1640e9733439}{LPDDR2\_\-S4\_\-1066\_\-x32}, \hyperlink{classDRAMCtrl_1_1WideIO__200__x128_aeda425967c3cf2880bdc1640e9733439}{WideIO\_\-200\_\-x128}, と \hyperlink{classDRAMCtrl_1_1LPDDR3__1600__x32_aeda425967c3cf2880bdc1640e9733439}{LPDDR3\_\-1600\_\-x32}で再定義されています。\hypertarget{classDRAMCtrl_1_1DRAMCtrl_aea95c8f8e95256590d16b5e9bcca1f51}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!tRRD@{tRRD}}
\index{tRRD@{tRRD}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{tRRD}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf tRRD} = Param.Latency(\char`\"{}ACT to ACT delay\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_aea95c8f8e95256590d16b5e9bcca1f51}


\hyperlink{classDRAMCtrl_1_1DDR3__1600__x64_ad1724b7d6484bbc6051f43d4ae9e16d2}{DDR3\_\-1600\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__2133__x64_ad1724b7d6484bbc6051f43d4ae9e16d2}{DDR3\_\-2133\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR4__2400__x64_ad1724b7d6484bbc6051f43d4ae9e16d2}{DDR4\_\-2400\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2_ad1724b7d6484bbc6051f43d4ae9e16d2}{DDR3\_\-1333\_\-x64\_\-DRAMSim2}, \hyperlink{classDRAMCtrl_1_1LPDDR2__S4__1066__x32_ad1724b7d6484bbc6051f43d4ae9e16d2}{LPDDR2\_\-S4\_\-1066\_\-x32}, \hyperlink{classDRAMCtrl_1_1WideIO__200__x128_ad1724b7d6484bbc6051f43d4ae9e16d2}{WideIO\_\-200\_\-x128}, と \hyperlink{classDRAMCtrl_1_1LPDDR3__1600__x32_ad1724b7d6484bbc6051f43d4ae9e16d2}{LPDDR3\_\-1600\_\-x32}で再定義されています。\hypertarget{classDRAMCtrl_1_1DRAMCtrl_a3498a796c766f5549f38ec67b86afbb2}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!tRTP@{tRTP}}
\index{tRTP@{tRTP}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{tRTP}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf tRTP} = Param.Latency(\char`\"{}Read to precharge\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_a3498a796c766f5549f38ec67b86afbb2}


\hyperlink{classDRAMCtrl_1_1DDR3__1600__x64_ac0793c2fe127d7331efb7012e82dae77}{DDR3\_\-1600\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR4__2400__x64_ac0793c2fe127d7331efb7012e82dae77}{DDR4\_\-2400\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2_ac0793c2fe127d7331efb7012e82dae77}{DDR3\_\-1333\_\-x64\_\-DRAMSim2}, \hyperlink{classDRAMCtrl_1_1LPDDR2__S4__1066__x32_ac0793c2fe127d7331efb7012e82dae77}{LPDDR2\_\-S4\_\-1066\_\-x32}, \hyperlink{classDRAMCtrl_1_1WideIO__200__x128_ac0793c2fe127d7331efb7012e82dae77}{WideIO\_\-200\_\-x128}, と \hyperlink{classDRAMCtrl_1_1LPDDR3__1600__x32_ac0793c2fe127d7331efb7012e82dae77}{LPDDR3\_\-1600\_\-x32}で再定義されています。\hypertarget{classDRAMCtrl_1_1DRAMCtrl_ae9c14c1c8f7db3710dff2c3f7477dd73}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!tRTW@{tRTW}}
\index{tRTW@{tRTW}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{tRTW}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf tRTW} = Param.Latency(\char`\"{}Read to write switching time\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_ae9c14c1c8f7db3710dff2c3f7477dd73}


\hyperlink{classDRAMCtrl_1_1DDR3__1600__x64_acbc9a68ca72d4052b4dd232251436d23}{DDR3\_\-1600\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR4__2400__x64_acbc9a68ca72d4052b4dd232251436d23}{DDR4\_\-2400\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2_acbc9a68ca72d4052b4dd232251436d23}{DDR3\_\-1333\_\-x64\_\-DRAMSim2}, \hyperlink{classDRAMCtrl_1_1LPDDR2__S4__1066__x32_acbc9a68ca72d4052b4dd232251436d23}{LPDDR2\_\-S4\_\-1066\_\-x32}, \hyperlink{classDRAMCtrl_1_1WideIO__200__x128_acbc9a68ca72d4052b4dd232251436d23}{WideIO\_\-200\_\-x128}, と \hyperlink{classDRAMCtrl_1_1LPDDR3__1600__x32_acbc9a68ca72d4052b4dd232251436d23}{LPDDR3\_\-1600\_\-x32}で再定義されています。\hypertarget{classDRAMCtrl_1_1DRAMCtrl_a697ccc69ed7565c11123843aa79fc126}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!tWR@{tWR}}
\index{tWR@{tWR}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{tWR}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf tWR} = Param.Latency(\char`\"{}Write recovery time\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_a697ccc69ed7565c11123843aa79fc126}


\hyperlink{classDRAMCtrl_1_1DDR3__1600__x64_a9d8360f5123eaf9b5b6013adca83d1ae}{DDR3\_\-1600\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR4__2400__x64_a9d8360f5123eaf9b5b6013adca83d1ae}{DDR4\_\-2400\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2_a9d8360f5123eaf9b5b6013adca83d1ae}{DDR3\_\-1333\_\-x64\_\-DRAMSim2}, \hyperlink{classDRAMCtrl_1_1LPDDR2__S4__1066__x32_a9d8360f5123eaf9b5b6013adca83d1ae}{LPDDR2\_\-S4\_\-1066\_\-x32}, \hyperlink{classDRAMCtrl_1_1WideIO__200__x128_a9d8360f5123eaf9b5b6013adca83d1ae}{WideIO\_\-200\_\-x128}, と \hyperlink{classDRAMCtrl_1_1LPDDR3__1600__x32_a9d8360f5123eaf9b5b6013adca83d1ae}{LPDDR3\_\-1600\_\-x32}で再定義されています。\hypertarget{classDRAMCtrl_1_1DRAMCtrl_aab12a5441587fc9009b2cd7b83865f92}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!tWTR@{tWTR}}
\index{tWTR@{tWTR}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{tWTR}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf tWTR} = Param.Latency(\char`\"{}Write to read switching time\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_aab12a5441587fc9009b2cd7b83865f92}


\hyperlink{classDRAMCtrl_1_1DDR3__1600__x64_a3c80caef2fc7879e455259bd9390d6d1}{DDR3\_\-1600\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR4__2400__x64_a3c80caef2fc7879e455259bd9390d6d1}{DDR4\_\-2400\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2_a3c80caef2fc7879e455259bd9390d6d1}{DDR3\_\-1333\_\-x64\_\-DRAMSim2}, \hyperlink{classDRAMCtrl_1_1LPDDR2__S4__1066__x32_a3c80caef2fc7879e455259bd9390d6d1}{LPDDR2\_\-S4\_\-1066\_\-x32}, \hyperlink{classDRAMCtrl_1_1WideIO__200__x128_a3c80caef2fc7879e455259bd9390d6d1}{WideIO\_\-200\_\-x128}, と \hyperlink{classDRAMCtrl_1_1LPDDR3__1600__x32_a3c80caef2fc7879e455259bd9390d6d1}{LPDDR3\_\-1600\_\-x32}で再定義されています。\hypertarget{classDRAMCtrl_1_1DRAMCtrl_a7de8ac1f9497dea29b2aaab67a0fb1cc}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!tXAW@{tXAW}}
\index{tXAW@{tXAW}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{tXAW}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf tXAW} = Param.Latency(\char`\"{}X activation window\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_a7de8ac1f9497dea29b2aaab67a0fb1cc}


\hyperlink{classDRAMCtrl_1_1DDR3__1600__x64_a94c112e585153e09e803751da3cfafcd}{DDR3\_\-1600\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__2133__x64_a94c112e585153e09e803751da3cfafcd}{DDR3\_\-2133\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR4__2400__x64_a94c112e585153e09e803751da3cfafcd}{DDR4\_\-2400\_\-x64}, \hyperlink{classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2_a94c112e585153e09e803751da3cfafcd}{DDR3\_\-1333\_\-x64\_\-DRAMSim2}, \hyperlink{classDRAMCtrl_1_1LPDDR2__S4__1066__x32_a94c112e585153e09e803751da3cfafcd}{LPDDR2\_\-S4\_\-1066\_\-x32}, \hyperlink{classDRAMCtrl_1_1WideIO__200__x128_a94c112e585153e09e803751da3cfafcd}{WideIO\_\-200\_\-x128}, と \hyperlink{classDRAMCtrl_1_1LPDDR3__1600__x32_a94c112e585153e09e803751da3cfafcd}{LPDDR3\_\-1600\_\-x32}で再定義されています。\hypertarget{classDRAMCtrl_1_1DRAMCtrl_acce15679d830831b0bbe8ebc2a60b2ca}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!type@{type}}
\index{type@{type}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{type}]{\setlength{\rightskip}{0pt plus 5cm}string {\bf type} = '{\bf DRAMCtrl}'\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_acce15679d830831b0bbe8ebc2a60b2ca}
\hypertarget{classDRAMCtrl_1_1DRAMCtrl_afcd1312043c865c85b8db72167b6eccf}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!write\_\-buffer\_\-size@{write\_\-buffer\_\-size}}
\index{write\_\-buffer\_\-size@{write\_\-buffer\_\-size}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{write\_\-buffer\_\-size}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf write\_\-buffer\_\-size} = Param.Unsigned(64, \char`\"{}Number of write queue entries\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_afcd1312043c865c85b8db72167b6eccf}
\hypertarget{classDRAMCtrl_1_1DRAMCtrl_a085a7db2cf6b40fb8b91f5a312776d99}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!write\_\-high\_\-thresh\_\-perc@{write\_\-high\_\-thresh\_\-perc}}
\index{write\_\-high\_\-thresh\_\-perc@{write\_\-high\_\-thresh\_\-perc}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{write\_\-high\_\-thresh\_\-perc}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf write\_\-high\_\-thresh\_\-perc} = Param.Percent(85, \char`\"{}Threshold to force writes\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_a085a7db2cf6b40fb8b91f5a312776d99}
\hypertarget{classDRAMCtrl_1_1DRAMCtrl_a214c964ae36e59109324212f7136d419}{
\index{DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}!write\_\-low\_\-thresh\_\-perc@{write\_\-low\_\-thresh\_\-perc}}
\index{write\_\-low\_\-thresh\_\-perc@{write\_\-low\_\-thresh\_\-perc}!DRAMCtrl::DRAMCtrl@{DRAMCtrl::DRAMCtrl}}
\subsubsection[{write\_\-low\_\-thresh\_\-perc}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf write\_\-low\_\-thresh\_\-perc} = Param.Percent(50, \char`\"{}Threshold to start writes\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMCtrl_1_1DRAMCtrl_a214c964ae36e59109324212f7136d419}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
mem/\hyperlink{DRAMCtrl_8py}{DRAMCtrl.py}\end{DoxyCompactItemize}
