{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561232475472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II 32-bit " "Running Quartus II 32-bit Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561232475472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 16:41:15 2019 " "Processing started: Sat Jun 22 16:41:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561232475472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561232475472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --simulation_results_format=VWF opcode -c opcode " "Command: quartus_sim --simulation_results_format=VWF opcode -c opcode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561232475473 ""}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "C:/altera/13.0/opcode/teste_opcode.vwf " "Using vector source file \"C:/altera/13.0/opcode/teste_opcode.vwf\"" {  } {  } 0 324025 "Using vector source file \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232475665 ""}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 310004 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "Quartus II" 0 -1 1561232475694 ""}  } {  } 0 310003 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "Quartus II" 0 -1 1561232475694 ""}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Registrador8bits\|flipFlopJK:\\RFOR:7:FFN\|qsignal 110.0 ns " "Found clock-sensitive change during active clock edge at time 110.0 ns on register \"\|Registrador8bits\|flipFlopJK:\\RFOR:7:FFN\|qsignal\"" {  } {  } 0 324036 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232475695 ""}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Registrador8bits\|flipFlopJK:\\RFOR:6:FFN\|qsignal 110.0 ns " "Found clock-sensitive change during active clock edge at time 110.0 ns on register \"\|Registrador8bits\|flipFlopJK:\\RFOR:6:FFN\|qsignal\"" {  } {  } 0 324036 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232475695 ""}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Registrador8bits\|flipFlopJK:\\RFOR:5:FFN\|qsignal 110.0 ns " "Found clock-sensitive change during active clock edge at time 110.0 ns on register \"\|Registrador8bits\|flipFlopJK:\\RFOR:5:FFN\|qsignal\"" {  } {  } 0 324036 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232475695 ""}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Registrador8bits\|flipFlopJK:\\RFOR:4:FFN\|qsignal 110.0 ns " "Found clock-sensitive change during active clock edge at time 110.0 ns on register \"\|Registrador8bits\|flipFlopJK:\\RFOR:4:FFN\|qsignal\"" {  } {  } 0 324036 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232475695 ""}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Simulation partitioned into 1 sub-simulations" {  } {  } 0 310002 "Simulation partitioned into %1!d! sub-simulations" 0 0 "Quartus II" 0 -1 1561232475697 ""}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     84.00 % " "Simulation coverage is      84.00 %" {  } {  } 0 328053 "Simulation coverage is %1!s!" 0 0 "Quartus II" 0 -1 1561232475698 ""}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "1142 " "Number of transitions in simulation is 1142" {  } {  } 0 328052 "Number of transitions in simulation is %1!s!" 0 0 "Quartus II" 0 -1 1561232475698 ""}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "opcode.sim.vwf " "Vector file opcode.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 324045 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "Quartus II" 0 -1 1561232475705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Simulator was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "283 " "Peak virtual memory: 283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561232475767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 16:41:15 2019 " "Processing ended: Sat Jun 22 16:41:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561232475767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561232475767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561232475767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561232475767 ""}
