eclipse.preferences.version=1
encoding//Debug_CPU1_FLASH/CPU1_2_Common/subdir_rules.mk=UTF-8
encoding//Debug_CPU1_FLASH/CPU1_2_Common/subdir_vars.mk=UTF-8
encoding//Debug_CPU1_FLASH/CPU1_BOOT_FLASH/subdir_rules.mk=UTF-8
encoding//Debug_CPU1_FLASH/CPU1_BOOT_FLASH/subdir_vars.mk=UTF-8
encoding//Debug_CPU1_FLASH/EtherCAT_Library/subdir_rules.mk=UTF-8
encoding//Debug_CPU1_FLASH/EtherCAT_Library/subdir_vars.mk=UTF-8
encoding//Debug_CPU1_FLASH/include/F2837xD/subdir_rules.mk=UTF-8
encoding//Debug_CPU1_FLASH/include/F2837xD/subdir_vars.mk=UTF-8
encoding//Debug_CPU1_FLASH/include/FPGA/subdir_rules.mk=UTF-8
encoding//Debug_CPU1_FLASH/include/FPGA/subdir_vars.mk=UTF-8
encoding//Debug_CPU1_FLASH/makefile=UTF-8
encoding//Debug_CPU1_FLASH/objects.mk=UTF-8
encoding//Debug_CPU1_FLASH/source/subdir_rules.mk=UTF-8
encoding//Debug_CPU1_FLASH/source/subdir_vars.mk=UTF-8
encoding//Debug_CPU1_FLASH/sources.mk=UTF-8
encoding//Debug_CPU1_RAM/CPU1_2_Common/subdir_rules.mk=UTF-8
encoding//Debug_CPU1_RAM/CPU1_2_Common/subdir_vars.mk=UTF-8
encoding//Debug_CPU1_RAM/CPU1_BOOT_RAM/subdir_rules.mk=UTF-8
encoding//Debug_CPU1_RAM/CPU1_BOOT_RAM/subdir_vars.mk=UTF-8
encoding//Debug_CPU1_RAM/EtherCAT_Library/subdir_rules.mk=UTF-8
encoding//Debug_CPU1_RAM/EtherCAT_Library/subdir_vars.mk=UTF-8
encoding//Debug_CPU1_RAM/include/F2837xD/subdir_rules.mk=UTF-8
encoding//Debug_CPU1_RAM/include/F2837xD/subdir_vars.mk=UTF-8
encoding//Debug_CPU1_RAM/include/FPGA/subdir_rules.mk=UTF-8
encoding//Debug_CPU1_RAM/include/FPGA/subdir_vars.mk=UTF-8
encoding//Debug_CPU1_RAM/makefile=UTF-8
encoding//Debug_CPU1_RAM/objects.mk=UTF-8
encoding//Debug_CPU1_RAM/source/subdir_rules.mk=UTF-8
encoding//Debug_CPU1_RAM/source/subdir_vars.mk=UTF-8
encoding//Debug_CPU1_RAM/sources.mk=UTF-8
encoding//Debug_CPU2_FLASH/CPU1_2_Common/subdir_rules.mk=UTF-8
encoding//Debug_CPU2_FLASH/CPU1_2_Common/subdir_vars.mk=UTF-8
encoding//Debug_CPU2_FLASH/CPU2_BOOT_FLASH/subdir_rules.mk=UTF-8
encoding//Debug_CPU2_FLASH/CPU2_BOOT_FLASH/subdir_vars.mk=UTF-8
encoding//Debug_CPU2_FLASH/include/F2837xD/subdir_rules.mk=UTF-8
encoding//Debug_CPU2_FLASH/include/F2837xD/subdir_vars.mk=UTF-8
encoding//Debug_CPU2_FLASH/include/FPGA/subdir_rules.mk=UTF-8
encoding//Debug_CPU2_FLASH/include/FPGA/subdir_vars.mk=UTF-8
encoding//Debug_CPU2_FLASH/makefile=UTF-8
encoding//Debug_CPU2_FLASH/objects.mk=UTF-8
encoding//Debug_CPU2_FLASH/source/subdir_rules.mk=UTF-8
encoding//Debug_CPU2_FLASH/source/subdir_vars.mk=UTF-8
encoding//Debug_CPU2_FLASH/sources.mk=UTF-8
encoding//Debug_CPU2_RAM/CPU1_2_Common/subdir_rules.mk=UTF-8
encoding//Debug_CPU2_RAM/CPU1_2_Common/subdir_vars.mk=UTF-8
encoding//Debug_CPU2_RAM/CPU2_BOOT_RAM/subdir_rules.mk=UTF-8
encoding//Debug_CPU2_RAM/CPU2_BOOT_RAM/subdir_vars.mk=UTF-8
encoding//Debug_CPU2_RAM/include/F2837xD/subdir_rules.mk=UTF-8
encoding//Debug_CPU2_RAM/include/F2837xD/subdir_vars.mk=UTF-8
encoding//Debug_CPU2_RAM/include/FPGA/subdir_rules.mk=UTF-8
encoding//Debug_CPU2_RAM/include/FPGA/subdir_vars.mk=UTF-8
encoding//Debug_CPU2_RAM/makefile=UTF-8
encoding//Debug_CPU2_RAM/objects.mk=UTF-8
encoding//Debug_CPU2_RAM/source/subdir_rules.mk=UTF-8
encoding//Debug_CPU2_RAM/source/subdir_vars.mk=UTF-8
encoding//Debug_CPU2_RAM/sources.mk=UTF-8
