# verilog-rewrite
A tool to rewrite xilinx synthesized netlists back into non-LUT form (to manually verify elaboration)
