#-----------------------------------------------------------
# xsim v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Feb  4 03:56:52 2022
# Process ID: 28680
# Current directory: /home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/FFT/xsim_script.tcl}
# Log file: /home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/xsim.log
# Journal file: /home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/xsim.jou
# Running On: sam-HP-Pavilion-Laptop-15-eg0xxx, OS: Linux, CPU Frequency: 557.130 MHz, CPU Physical cores: 4, Host memory: 16540 MB
#-----------------------------------------------------------
source xsim.dir/FFT/xsim_script.tcl
# xsim {FFT} -view {{FFT_dataflow_ana.wcfg}} -tclbatch {FFT.tcl} -protoinst {FFT.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file FFT.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_FFT_top/AESL_inst_FFT//AESL_inst_FFT_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_FFT_top/AESL_inst_FFT/grp_FFT0_1_fu_110/grp_FFT0_1_Pipeline_FFT_label1_fu_52/grp_FFT0_1_Pipeline_FFT_label1_fu_52_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_FFT_top/AESL_inst_FFT/grp_FFT0_1_fu_110/grp_FFT0_1_fu_110_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_FFT_top/AESL_inst_FFT/grp_FFT_Pipeline_FFT_label1_fu_158/grp_FFT_Pipeline_FFT_label1_fu_158_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_FFT_top/AESL_inst_FFT/grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86/grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_FFT_top/AESL_inst_FFT/grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174/grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_FFT_top/AESL_inst_FFT/grp_FFT_Pipeline_bitreversal_label1_fu_96/grp_FFT_Pipeline_bitreversal_label1_fu_96_activity
Time resolution is 1 ps
open_wave_config FFT_dataflow_ana.wcfg
source FFT.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_FFT_top/AESL_inst_FFT/data_OUT_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/data_OUT_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/data_OUT_TDATA -into $return_group -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_FFT_top/AESL_inst_FFT/data_IN_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/data_IN_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/data_IN_TDATA -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_start -into $blocksiggroup
## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_done -into $blocksiggroup
## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_idle -into $blocksiggroup
## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_FFT_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_FFT_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_FFT_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_FFT_top/LENGTH_data_IN -into $tb_portdepth_group -radix hex
## add_wave /apatb_FFT_top/LENGTH_data_OUT -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_FFT_top/data_OUT_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/data_OUT_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/data_OUT_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_FFT_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_FFT_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]
## add_wave /apatb_FFT_top/data_IN_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/data_IN_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/data_IN_TDATA -into $tb_return_group -radix hex
## save_wave_config FFT.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "125000"
// RTL Simulation : 1 / 2 [100.00%] @ "3045000"
// RTL Simulation : 2 / 2 [100.00%] @ "5955000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 6015 ns : File "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/FFT.autotb.v" Line 250
## quit
INFO: [Common 17-206] Exiting xsim at Fri Feb  4 03:56:57 2022...
