<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<link rel="stylesheet" href="bootstrap/css/bootstrap.css" type="text/css" />
<title></title>
</head>
<body>
<div id="layout-content">
    <div class="navbar navbar-inverse" role="navigation">
      <div class="container">
          <ul class="nav navbar-nav">
            <li class="active"><a href="https://adwaitjog.github.io/index.html">Home</a></li>
            <li class="active"><a href="https://adwaitjog.github.io/pubs.html">Publications</a></li>
            <li class="active"><a href="https://adwaitjog.github.io/teaching.html">Teaching</a></li>
            <li class="active"><a href="https://insight-cal.github.io/">Research Group</a></li>
          </ul>
      </div>
    </div>
<p><a name="Talks"></a> 
</p>
<p><b><span style="color: red">  This page is no longer maintained. </span></b>
</p>
<h2>Talks </h2>
<p><i>Breaking the Memory Wall in Current and Emerging Accelerators</i> <a href="https://adwaitjog.github.io/docs/pptx/india_talk_dec_2018.pptx" target=&ldquo;blank&rdquo;>(Slides)</a> <br />
</p>
<ul>
<li><p>IBM Research, USA, March 2019
</p>
</li>
<li><p>Microsoft Research, India, Dec 2018
</p>
</li>
<li><p>Intel Labs, India, Dec 2018
</p>
</li>
<li><p>Indian Institute of Science, Bangalore, Dec 2018
</p>
</li>
<li><p>University of Pittsburgh, Oct 2018
</p>
</li>
</ul>
<p><i>Understanding and Addressing Throughput and Security Trade-offs in GPU-based Systems</i> <a href="https://adwaitjog.github.io/docs/pptx/rcoal-hpca18.pptx" target=&ldquo;blank&rdquo;>(Slides)</a> <br />
</p>
<ul>
<li><p>HPCA SechArch workshop 2019, Washington DC, Feb 2019
</p>
</li>
<li><p>Intel, Hillsboro, May 2018
</p>
</li>
<li><p>Cisco, April 2018
</p>
</li>
</ul>
<p><i>Memory Bandwidth Management for Enhanced Throughput and Security in GPUs</i> <a href="https://adwaitjog.github.io/docs/pptx/ncsu_talk_april13_2018.pptx" target=&ldquo;blank&rdquo;>(Slides)</a> <br />
</p>
<ul>
<li><p><a href="https://www.ece.ncsu.edu/seminar/memory-bandwidth-management-for-enhanced-throughput-and-security-in-gpus/" target=&ldquo;blank&rdquo;>North Carolina State University</a>, April 2018
</p>
</li>
<li><p>George Washington University, April 2018
</p>
</li>
</ul>
<p><i>Breaking the Memory Bandwidth Wall in GPUs</i> <br />
</p>
<ul>
<li><p>Virginia Commonwealth University, Feb 2016
</p>
</li>
<li><p>Indian Institute of Science, Bangalore, Dec 2015
</p>
</li>
</ul>
<p><i>The Future of Parallel Computing with GPUs</i> <a href="docs/abstracts/job_talk.txt" target=&ldquo;blank&rdquo;>(Abstract)</a> <br />
</p>
<ul>
<li><p>William &amp; Mary, Feb 2015
</p>
</li>
<li><p>University of Utah, Mar 2015
</p>
</li>
<li><p>Temple University, Mar 2015
</p>
</li>
<li><p>AMD Research, Mar 2015 
</p>
</li>
<li><p>UC Riverside, Apr 2015
</p>
</li>
<li><p>Intel Labs, Apr 2015 
</p>
</li>
</ul>
<p><i>Application-aware Memory System for Fair and Efficient Execution of Concurrent GPGPU Applications</i> <br />
<a href="http://www.ece.neu.edu/groups/nucar/GPGPU/GPGPU7/" target=&ldquo;blank&rdquo;>(GPGPU@ASPLOS 2014)</a>, Salt Lake City, UT 
[<a href="docs/pptx/app-aware-memory-GPGPU7-2014.pptx" target=&ldquo;blank&rdquo;>Talk (PPTX)</a>] <br />
</p>
<p><i>Orchestrated Scheduling and Prefetching for GPGPUs</i> <br />
<a href="http://isca2013.eew.technion.ac.il/" target=&ldquo;blank&rdquo;>(ISCA 2013)</a>, Tel Aviv, Israel 
[<a href="docs/pptx/OSP-ISCA-2013-Slides.pptx" target=&ldquo;blank&rdquo;>Talk (PPTX)</a>] <br />
</p>
<p><i>OWL: Cooperative Thread Array Aware Scheduling Techniques for Improving GPGPU performance</i> <br />
<a href="http://asplos13.rice.edu/" target=&ldquo;blank&rdquo;>(ASPLOS 2013)</a>, Houston, TX 
[<a href="docs/pptx/OWL-ASPLOS-2013-Slides.pptx" target=&ldquo;blank&rdquo;>Talk (PPTX)</a>] <br /> 
</p>
<p><i>Cache Revive: Architecting Volatile STT-RAM Caches for Enhanced Performance in CMPs</i>  <br />
(<a href="http://www.dac.com/dac+2012.aspx" target=&ldquo;blank&rdquo;>DAC 2012</a>, San Francisco, CA) and (<a href="http://nexyscenter.org/index.html" target=&ldquo;blank&rdquo;>IUCRC NEXYS Workshop</a>, Pittsburgh, PA) 
[<a href="docs/pptx/Revive-DAC-2012-Slides.pptx" target=&ldquo;blank&rdquo;>Talk (PPTX)</a>] 
[<a href="docs/pdf/Revive-DAC-Poster-2012.pdf" target=&ldquo;blank&rdquo;>Poster</a>] <br />
</p>
<div id="footer">
<div id="footer-text">
Page generated 2024-10-31 14:40:50 EDT, by <a href="https://github.com/wsshin/jemdoc_mathjax" target="blank">jemdoc+MathJax</a>.
</div>
</div>
</div>
</body>
</html>
