// Seed: 4164242473
module module_0 #(
    parameter id_21 = 32'd30,
    parameter id_22 = 32'd73
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  defparam id_21.id_22 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    inout tri id_2,
    input supply1 id_3,
    input wand id_4
    , id_15,
    input supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    input wor id_8,
    input tri1 id_9,
    input tri id_10,
    input wand id_11,
    output supply1 id_12,
    output wand id_13
);
  assign id_2 = 1;
  xor (id_12, id_1, id_10, id_16, id_8, id_15, id_3, id_6, id_2, id_9, id_5, id_11, id_4, id_0);
  wire id_16;
  module_0(
      id_16,
      id_15,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_16,
      id_15,
      id_16,
      id_16,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_16
  );
  wire id_17;
endmodule
