{
  "columns":
  ["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"]
  , "debug_enabled":"true"
  , "type":"module"
  , "total_percent":
  [19.6661, 10.5162, 9.82865, 91.5223, 1.11989]
  , "total":
  [87110, 167952, 2483, 17, 137]
  , "name":"Kernel System"
  , "max_resources":
  [854400, 1708800, 2713, 1518, 42720]
  , "children":
  [
    {
      "name":"Static Partition"
      , "type":"partition"
      , "children":
      [
        {
          "name":"Board interface"
          , "type":"resource"
          , "data":
          [65540, 131080, 176, 0, 0]
          , "details":
          [
            {
              "type":"text"
              , "text":"Platform interface logic."
            }
          ]
        }
      ]
    }
    , {
      "name":"Global interconnect"
      , "type":"resource"
      , "data":
      [935, 4429, 18, 0, 0]
      , "details":
      [
        {
          "type":"text"
          , "text":"Global interconnect for 6 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."
        }
        , {
          "type":"brief"
          , "text":"For 6 global loads and 1 global store."
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Global Memory Interconnect"
              , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/hnj1476724450050.html"
            }
          ]
        }
      ]
    }
    , {
      "name":"System description ROM"
      , "type":"resource"
      , "data":
      [0, 67, 2, 0, 0]
      , "details":
      [
        {
          "type":"text"
          , "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."
        }
        , {
          "type":"brief"
          , "text":"Contains information for the host."
        }
      ]
    }
    , {
      "name":"conv2d1x1"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [4.3877, 2.73584, 1.89466, 84.2978, 1.11989]
      , "total_kernel_resources":
      [20635, 32375.7, 2287, 17, 137]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"text"
          , "text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality."
        }
        , {
          "type":"brief"
          , "text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1138, 2586.68, 0, 0, 10]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"conv1x1_NDRange_locmem.cl:28 (im_in)"
          , "type":"resource"
          , "data":
          [0, 0, 2048, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"device/v1.3/conv1x1_NDRange_locmem.cl"
                , "line":28
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Private memory":"Stall-free"
              , "Requested size":"2048000 bytes"
              , "Implemented size":"4194304 bytes"
              , "Memory Usage":"2048 RAMs"
              , "Number of banks":"1"
              , "Bank width":"128 bits"
              , "Bank depth":"131072 words"
              , "Number of replicates":"1"
              , "Number of private copies":"2"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 2048000 bytes, implemented size 4194304 bytes, stall-free, 1 read and 1 write. "
                }
                , {
                  "type":"text"
                  , "text":"For each replicate, 2 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in 2 times increase in actual block RAM usage. Reducing the number of barriers or increasing max_work_group_size may help reduce this factor."
                }
                , {
                  "type":"text"
                  , "text":"Private memory implemented in on-chip block RAM."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n2048000B requested,\n4194304B implemented."
            }
          ]
        }
        , {
          "name":"conv2d1x1.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [446, 898, 0, 0, 13]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [446, 898, 0, 0, 13]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 15]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"conv1x1_NDRange_locmem.cl:14"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
                        , "line":14
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 1.5, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"conv1x1_NDRange_locmem.cl:16"
                  , "type":"resource"
                  , "data":
                  [362, 440, 13, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
                        , "line":16
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [362, 440, 13, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Prefetching LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Prefetching LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"conv1x1_NDRange_locmem.cl:18"
                  , "type":"resource"
                  , "data":
                  [64, 0, 0, 3, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
                        , "line":18
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [64, 0, 0, 3, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"conv1x1_NDRange_locmem.cl:23"
                  , "type":"resource"
                  , "data":
                  [35, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
                        , "line":23
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"conv1x1_NDRange_locmem.cl:30"
                  , "type":"resource"
                  , "data":
                  [36, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
                        , "line":30
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"conv2d1x1.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"conv1x1_NDRange_locmem.cl:51"
                  , "type":"resource"
                  , "data":
                  [19, 33, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
                        , "line":51
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"llvm.fpga.wg.limiter.exit"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [19, 33, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"conv2d1x1.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [60, 149, 0, 0, 22]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [60, 149, 0, 0, 22]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"conv1x1_NDRange_locmem.cl:26"
                  , "type":"resource"
                  , "data":
                  [64, 0, 0, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
                        , "line":26
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 1.5, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"conv2d1x1.B3"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [850, 1860, 16, 0, 25]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [850, 1860, 16, 0, 25]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [16, 12, 0, 0, 17]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"conv1x1_NDRange_locmem.cl:32"
                  , "type":"resource"
                  , "data":
                  [3104, 4299, 42, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
                        , "line":32
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3040, 4299, 42, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache."
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced cached LSU,\nLoad with a private 512 kilobit cache"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"conv1x1_NDRange_locmem.cl:33"
                  , "type":"resource"
                  , "data":
                  [3104, 4299, 42, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
                        , "line":33
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3040, 4299, 42, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache."
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced cached LSU,\nLoad with a private 512 kilobit cache"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"conv1x1_NDRange_locmem.cl:34"
                  , "type":"resource"
                  , "data":
                  [3104, 4299, 42, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
                        , "line":34
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3040, 4299, 42, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache."
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced cached LSU,\nLoad with a private 512 kilobit cache"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"conv1x1_NDRange_locmem.cl:35"
                  , "type":"resource"
                  , "data":
                  [3166, 4323, 42, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
                        , "line":35
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3040, 4299, 42, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache."
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced cached LSU,\nLoad with a private 512 kilobit cache"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [62, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"device/v1.3/conv1x1_NDRange_locmem.cl"
                              , "line":"28"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"conv1x1_NDRange_locmem.cl:38"
                  , "type":"resource"
                  , "data":
                  [36, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
                        , "line":38
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"conv1x1_NDRange_locmem.cl:42"
                  , "type":"resource"
                  , "data":
                  [3154, 4532, 42, 1, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
                        , "line":42
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Floating-point Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [0, 0, 0, 1, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [3154, 4532, 42, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache."
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced cached LSU,\nLoad with a private 512 kilobit cache"
                        }
                        , {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"device/v1.3/conv1x1_NDRange_locmem.cl"
                              , "line":"28"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"conv1x1_NDRange_locmem.cl:43"
                  , "type":"resource"
                  , "data":
                  [0, 0, 0, 2, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
                        , "line":43
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Floating-point Dot Product of Size 2"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [0, 0, 0, 2, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"conv1x1_NDRange_locmem.cl:44"
                  , "type":"resource"
                  , "data":
                  [0, 0, 0, 1, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
                        , "line":44
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Floating-point Dot Product of Size 2"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [0, 0, 0, 1, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"conv1x1_NDRange_locmem.cl:45"
                  , "type":"resource"
                  , "data":
                  [0, 0, 0, 1, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
                        , "line":45
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Floating-point Dot Product of Size 2"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [0, 0, 0, 1, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"conv2d1x1.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [1234, 2489, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [1234, 2489, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [1, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Input Synchronization for 'input_size'"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"conv1x1_NDRange_locmem.cl:23"
                  , "type":"resource"
                  , "data":
                  [36, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
                        , "line":23
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"conv1x1_NDRange_locmem.cl:25"
                  , "type":"resource"
                  , "data":
                  [26, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
                        , "line":25
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"conv1x1_NDRange_locmem.cl:48"
                  , "type":"resource"
                  , "data":
                  [524, 2133, 0, 0, 31]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl"
                        , "line":48
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Floating-point Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [108, 5, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [390, 2128, 0, 0, 31]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
  ]
}
