$date
	Mon Oct 17 09:36:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ques1b_tb $end
$var wire 1 ! g $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module ex1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & j $end
$var wire 4 ' w [3:0] $end
$var wire 2 ( s [1:0] $end
$var wire 1 ! g $end
$scope module stage0 $end
$var wire 2 ) s [1:0] $end
$var wire 4 * w [3:0] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 *
b0 )
b0 (
b1 '
1&
0%
0$
0#
0"
1!
$end
#20
0!
0&
b10 '
b10 *
1%
#40
1!
1&
b1 '
b1 *
0%
1$
#60
b11 '
b11 *
1%
#80
1&
0!
b1 '
b1 *
0%
0$
b1 (
b1 )
1#
#100
0&
1!
b10 '
b10 *
1%
#120
0!
1&
b1 '
b1 *
0%
1$
#140
1!
b11 '
b11 *
1%
#160
1&
0!
b1 '
b1 *
0%
0$
0#
b10 (
b10 )
1"
#180
0&
b10 '
b10 *
1%
#200
1&
b1 '
b1 *
0%
1$
#220
b11 '
b11 *
1%
#240
1&
b1 '
b1 *
0%
0$
b11 (
b11 )
1#
#260
0&
b10 '
b10 *
1%
#280
1&
b1 '
b1 *
0%
1$
#300
b11 '
b11 *
1%
#320
