// Seed: 4113634581
module module_0 (
    input supply0 id_0
);
  bit id_2 = (-1);
  bit id_3 = 1'b0;
  final id_3 <= 1;
  wire [1 'd0 : 1] id_4 = id_0;
  if (-1 - -1 == 1) begin : LABEL_0
    begin : LABEL_1
      logic id_5 = 1;
    end
    localparam id_6 = 1;
  end else uwire id_7 = -1, id_8 = id_4;
  uwire id_9 = 1, id_10 = id_0;
  logic id_11;
  tri [-1 : 1] id_12 = 1'b0;
  always #(id_0) id_2 <= -1'b0;
endmodule
module module_1 (
    output wire  id_0,
    input  tri   id_1
    , id_9,
    input  wor   id_2,
    output uwire id_3,
    input  wand  id_4,
    input  tri0  id_5,
    input  tri0  id_6,
    input  tri0  id_7
);
  module_0 modCall_1 (id_4);
  assign modCall_1.id_8 = 0;
  wire id_10;
endmodule
