============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:02:35 pm
  Module:                 alu_WIDTH8
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (51 ps) Setup Check with Pin out_q_reg[6]/CK->D
          Group: clock
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clock
       Endpoint: (R) out_q_reg[6]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-      13                  
       Uncertainty:-     100                  
     Required Time:=     387                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=      51                  

#--------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  state_reg[1]/CK -       -      R     (arrival)        32    -     0     0       0    (-,-) 
  state_reg[1]/Q  -       CK->Q  R     DFFRX1LVT         9 13.5    68    72      72    (-,-) 
  g3251__2346/Y   -       B->Y   F     CLKXOR2X1LVT      1  2.4    13    30     102    (-,-) 
  g3206__7098/CO  -       CI->CO F     ADDFX1LVT         1  2.4    15    31     133    (-,-) 
  g3201__5122/CO  -       CI->CO F     ADDFX1LVT         1  2.4    15    32     165    (-,-) 
  g3197__2802/CO  -       CI->CO F     ADDFX1LVT         1  2.4    15    32     197    (-,-) 
  g3193__3680/CO  -       CI->CO F     ADDFX1LVT         1  2.4    15    32     228    (-,-) 
  g3189__5526/CO  -       CI->CO F     ADDFX1LVT         1  2.4    15    32     260    (-,-) 
  g3185__4319/S   -       CI->S  R     ADDFX1LVT         1  2.2    14    45     305    (-,-) 
  g3184/Y         -       A->Y   F     INVX1LVT          1  2.1    11    10     315    (-,-) 
  g3182__5107/Y   -       A1->Y  R     OAI211X1LVT       1  2.1    35    22     336    (-,-) 
  out_q_reg[6]/D  <<<     -      R     DFFRHQX1LVT       1    -     -     0     336    (-,-) 
#--------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:02:51 pm
  Module:                 alu_WIDTH16
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2 ps) Setup Check with Pin out_q_reg[10]/CK->D
          Group: clock
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clock
       Endpoint: (R) out_q_reg[10]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-      12                  
       Uncertainty:-     100                  
     Required Time:=     388                  
      Launch Clock:-       0                  
         Data Path:-     386                  
             Slack:=       2                  

#-----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  state_reg[1]/CK                      -       -      R     (arrival)        56    -     0     0       0    (-,-) 
  state_reg[1]/Q                       -       CK->Q  R     DFFRX1LVT         5  7.9    41    57      57    (-,-) 
  g1588__6260/Y                        -       A->Y   F     NAND2X2LVT        2  5.5    29    22      79    (-,-) 
  g1550__2398/Y                        -       B->Y   R     NOR2X6LVT         9 14.4    31    20      99    (-,-) 
  sub_103_37_Y_add_102_37_g596__7482/Y -       B->Y   F     XNOR2X1LVT        3  4.8    23    30     128    (-,-) 
  sub_103_37_Y_add_102_37_g572__1666/Y -       B->Y   R     NOR2BX1LVT        1  2.2    26    19     148    (-,-) 
  sub_103_37_Y_add_102_37_g520__4319/Y -       B0->Y  F     AOI211X1LVT       2  4.0    45    18     166    (-,-) 
  sub_103_37_Y_add_102_37_g516__5477/Y -       A1->Y  R     OAI21X2LVT        3  5.3    37    27     193    (-,-) 
  sub_103_37_Y_add_102_37_g511__2883/Y -       A2->Y  F     AOI31X2LVT        4  5.9    49    35     228    (-,-) 
  sub_103_37_Y_add_102_37_g509__9315/Y -       B->Y   F     OR2X1LVT          2  3.0    16    28     256    (-,-) 
  sub_103_37_Y_add_102_37_g503__6131/Y -       A1->Y  F     OA21X1LVT         7  9.8    44    43     299    (-,-) 
  sub_103_37_Y_add_102_37_g502/Y       -       A->Y   R     INVX1LVT          2  3.6    26    19     319    (-,-) 
  sub_103_37_Y_add_102_37_g492__8428/Y -       A1->Y  F     AOI21X1LVT        1  2.2    29    21     339    (-,-) 
  sub_103_37_Y_add_102_37_g488__2398/Y -       B->Y   R     XNOR2X1LVT        1  1.9    12    26     366    (-,-) 
  g3236__2346/Y                        -       A1N->Y R     OAI2BB1X1LVT      1  2.1    21    20     386    (-,-) 
  out_q_reg[10]/D                      <<<     -      R     DFFRHQX1LVT       1    -     -     0     386    (-,-) 
#-----------------------------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:03:10 pm
  Module:                 alu_WIDTH32
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1 ps) Setup Check with Pin out_q_reg[28]/CK->D
          Group: clock
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) out_q_reg[28]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-      12                  
       Uncertainty:-     100                  
     Required Time:=     388                  
      Launch Clock:-       0                  
         Data Path:-     387                  
             Slack:=       1                  

#------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  state_reg[0]/CK                       -       -      R     (arrival)       104    -     0     0       0    (-,-) 
  state_reg[0]/QN                       -       CK->QN R     DFFRX4LVT        27 38.5    52    72      72    (-,-) 
  sub_103_37_Y_add_102_37_g1448__7482/Y -       B->Y   F     MXI2XLLVT         2  3.4    53    38     111    (-,-) 
  sub_103_37_Y_add_102_37_g1389__1705/Y -       B->Y   R     NOR2X1LVT         4  6.2    64    44     155    (-,-) 
  sub_103_37_Y_add_102_37_g1287__7410/Y -       A->Y   F     NOR2X1LVT         2  4.9    35    26     180    (-,-) 
  sub_103_37_Y_add_102_37_g1242__8246/Y -       A0N->Y F     OAI2BB1X1LVT      1  3.5    30    30     210    (-,-) 
  sub_103_37_Y_add_102_37_g1206__1617/Y -       B0->Y  R     AOI31X4LVT        7 10.6    36    25     235    (-,-) 
  sub_103_37_Y_add_102_37_g1205/Y       -       A->Y   F     INVX1LVT          3  4.9    27    20     254    (-,-) 
  sub_103_37_Y_add_102_37_g1196__5477/Y -       A1->Y  F     AO21X4LVT        14 20.3    31    41     295    (-,-) 
  sub_103_37_Y_add_102_37_g1195/Y       -       A->Y   R     INVX2LVT          3  5.0    18    14     308    (-,-) 
  sub_103_37_Y_add_102_37_g1188__9315/Y -       A1->Y  F     OAI221X1LVT       1  2.2    52    30     338    (-,-) 
  sub_103_37_Y_add_102_37_g1157__7482/Y -       B->Y   R     XNOR2X1LVT        1  1.9    12    28     366    (-,-) 
  g5505__1705/Y                         -       A1N->Y R     OAI2BB1X1LVT      1  2.1    23    21     387    (-,-) 
  out_q_reg[28]/D                       <<<     -      R     DFFRHQX1LVT       1    -     -     0     387    (-,-) 
#------------------------------------------------------------------------------------------------------------------

