Reading OpenROAD database at '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/41-openroad-repairantennas/1-diodeinsertion/mult.odb'…
Reading library file at '/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at 'pnr.sdc'…
[WARNING STA-0366] port 'product[*]' not found.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mult
Die area:                 ( 0 0 ) ( 452130 462850 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3202
Number of terminals:      36
Number of snets:          2
Number of nets:           98

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 33.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 17172.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 7630.
[INFO DRT-0033] via shape region query size = 2445.
[INFO DRT-0033] met2 shape region query size = 1485.
[INFO DRT-0033] via2 shape region query size = 1956.
[INFO DRT-0033] met3 shape region query size = 1483.
[INFO DRT-0033] via3 shape region query size = 1956.
[INFO DRT-0033] met4 shape region query size = 519.
[INFO DRT-0033] via4 shape region query size = 18.
[INFO DRT-0033] met5 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 58 pins.
[INFO DRT-0081]   Complete 27 unique inst patterns.
[INFO DRT-0084]   Complete 77 groups.
#scanned instances     = 3202
#unique  instances     = 33
#stdCellGenAp          = 641
#stdCellValidPlanarAp  = 16
#stdCellValidViaAp     = 426
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 245
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:01, memory = 141.80 (MB), peak = 141.38 (MB)

[INFO DRT-0157] Number of guides:     628

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 65 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 67 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 187.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 195.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 100.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 16.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 287 vertical wires in 2 frboxes and 211 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 2 vertical wires in 2 frboxes and 35 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 145.69 (MB), peak = 146.45 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 145.75 (MB), peak = 146.45 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 156.14 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 167.43 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 168.15 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 168.15 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 172.44 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:00, memory = 172.44 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:00, memory = 177.60 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:00, memory = 172.44 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:00, memory = 172.44 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:01, memory = 172.88 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1   met2   met3
Metal Spacing        0      0      8
Recheck              5      1      0
Short                4      0      0
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 513.61 (MB), peak = 525.24 (MB)
Total wire length = 5153 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2517 um.
Total wire length on LAYER met2 = 2395 um.
Total wire length on LAYER met3 = 240 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 472.
Up-via summary (total 472):

----------------------
 FR_MASTERSLICE      0
            li1    211
           met1    245
           met2     16
           met3      0
           met4      0
----------------------
                   472


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 517.80 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 517.80 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:00, memory = 521.11 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:00, memory = 521.11 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:00, memory = 521.72 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 521.75 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 521.75 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 521.75 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 521.75 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 523.88 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 523.99 (MB), peak = 535.60 (MB)
Total wire length = 5176 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2515 um.
Total wire length on LAYER met2 = 2415 um.
Total wire length on LAYER met3 = 244 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 474.
Up-via summary (total 474):

----------------------
 FR_MASTERSLICE      0
            li1    211
           met1    247
           met2     16
           met3      0
           met4      0
----------------------
                   474


[INFO DRT-0198] Complete detail routing.
Total wire length = 5176 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2515 um.
Total wire length on LAYER met2 = 2415 um.
Total wire length on LAYER met3 = 244 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 474.
Up-via summary (total 474):

----------------------
 FR_MASTERSLICE      0
            li1    211
           met1    247
           met2     16
           met3      0
           met4      0
----------------------
                   474


[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:02, memory = 523.99 (MB), peak = 535.60 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               324    1216.17
  Tap cell                               2788    3488.35
  Antenna cell                              7      17.52
  Clock buffer                              5     125.12
  Timing Repair Buffer                     18     112.61
  Clock inverter                            3      21.27
  Sequential cell                          41    1030.99
  Multi-Input combinational cell           16      80.08
  Total                                  3202    6092.09
Writing OpenROAD database to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/43-openroad-detailedrouting/mult.odb'…
Writing netlist to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/43-openroad-detailedrouting/mult.nl.v'…
Writing powered netlist to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/43-openroad-detailedrouting/mult.pnl.v'…
Writing layout to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/43-openroad-detailedrouting/mult.def'…
Writing timing constraints to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/43-openroad-detailedrouting/mult.sdc'…
