

================================================================
== Vitis HLS Report for 'update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8'
================================================================
* Date:           Wed Dec 20 21:42:55 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16403|    16403|  0.164 ms|  0.164 ms|  16403|  16403|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_189_7_VITIS_LOOP_190_8  |    16401|    16401|        22|          4|          1|  4096|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     106|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|     445|     782|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     230|    -|
|Register         |        -|     -|     567|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|    1012|    1182|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                 Instance                |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U502  |dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  782|    0|
    +-----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                    |                                    |        0|   3|  445|  782|    0|
    +-----------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln189_1_fu_172_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln189_fu_146_p2       |         +|   0|  0|  20|          13|           1|
    |add_ln190_fu_214_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln191_fu_202_p2       |         +|   0|  0|  19|          12|          12|
    |icmp_ln189_fu_140_p2      |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln190_fu_158_p2      |      icmp|   0|  0|  11|           7|           8|
    |select_ln189_1_fu_178_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln189_fu_164_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 106|          62|          47|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  21|          5|    1|          5|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten16_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_norm_load_2            |   9|          2|   64|        128|
    |grp_fu_108_opcode                       |  13|          3|    2|          6|
    |grp_fu_108_p0                           |  13|          3|   64|        192|
    |grp_fu_108_p1                           |  13|          3|   64|        192|
    |grp_fu_112_p0                           |  13|          3|   64|        192|
    |grp_fu_112_p1                           |  13|          3|   64|        192|
    |i_4_fu_64                               |   9|          2|    7|         14|
    |indvar_flatten16_fu_68                  |   9|          2|   13|         26|
    |j_fu_60                                 |   9|          2|    7|         14|
    |norm_fu_56                              |   9|          2|   64|        128|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 230|         52|  449|       1159|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |d_weights2_load_reg_300           |  64|   0|   64|          0|
    |i_4_fu_64                         |   7|   0|    7|          0|
    |icmp_ln189_reg_285                |   1|   0|    1|          0|
    |indvar_flatten16_fu_68            |  13|   0|   13|          0|
    |j_fu_60                           |   7|   0|    7|          0|
    |mul6_reg_310                      |  64|   0|   64|          0|
    |mul7_reg_327                      |  64|   0|   64|          0|
    |norm_fu_56                        |  64|   0|   64|          0|
    |sub3_reg_320                      |  64|   0|   64|          0|
    |weights2_addr_reg_294             |  12|   0|   12|          0|
    |weights2_load_reg_305             |  64|   0|   64|          0|
    |icmp_ln189_reg_285                |  64|  32|    1|          0|
    |weights2_addr_reg_294             |  64|  32|   12|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 567|  64|  452|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8|  return value|
|grp_fu_389_p_din0    |  out|   64|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8|  return value|
|grp_fu_389_p_din1    |  out|   64|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8|  return value|
|grp_fu_389_p_dout0   |   in|   64|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8|  return value|
|grp_fu_389_p_ce      |  out|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8|  return value|
|d_weights2_address0  |  out|   12|   ap_memory|                                                   d_weights2|         array|
|d_weights2_ce0       |  out|    1|   ap_memory|                                                   d_weights2|         array|
|d_weights2_q0        |   in|   64|   ap_memory|                                                   d_weights2|         array|
|weights2_address0    |  out|   12|   ap_memory|                                                     weights2|         array|
|weights2_ce0         |  out|    1|   ap_memory|                                                     weights2|         array|
|weights2_we0         |  out|    1|   ap_memory|                                                     weights2|         array|
|weights2_d0          |  out|   64|   ap_memory|                                                     weights2|         array|
|weights2_address1    |  out|   12|   ap_memory|                                                     weights2|         array|
|weights2_ce1         |  out|    1|   ap_memory|                                                     weights2|         array|
|weights2_q1          |   in|   64|   ap_memory|                                                     weights2|         array|
|norm_4_out           |  out|   64|      ap_vld|                                                   norm_4_out|       pointer|
|norm_4_out_ap_vld    |  out|    1|      ap_vld|                                                   norm_4_out|       pointer|
+---------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 4, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%norm = alloca i32 1"   --->   Operation 25 'alloca' 'norm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 26 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 27 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten16 = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights2, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.84ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten16"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 31 [1/1] (0.84ns)   --->   "%store_ln0 = store i7 0, i7 %i_4"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 32 [1/1] (0.84ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 33 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 0, i64 %norm"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc97"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten16_load = load i13 %indvar_flatten16" [backprop.c:189]   --->   Operation 35 'load' 'indvar_flatten16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.06ns)   --->   "%icmp_ln189 = icmp_eq  i13 %indvar_flatten16_load, i13 4096" [backprop.c:189]   --->   Operation 37 'icmp' 'icmp_ln189' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.32ns)   --->   "%add_ln189 = add i13 %indvar_flatten16_load, i13 1" [backprop.c:189]   --->   Operation 38 'add' 'add_ln189' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln189 = br i1 %icmp_ln189, void %for.inc100, void %for.inc118.preheader.exitStub" [backprop.c:189]   --->   Operation 39 'br' 'br_ln189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [backprop.c:190]   --->   Operation 40 'load' 'j_load' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i_4_load = load i7 %i_4" [backprop.c:189]   --->   Operation 41 'load' 'i_4_load' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.86ns)   --->   "%icmp_ln190 = icmp_eq  i7 %j_load, i7 64" [backprop.c:190]   --->   Operation 42 'icmp' 'icmp_ln190' <Predicate = (!icmp_ln189)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.51ns)   --->   "%select_ln189 = select i1 %icmp_ln190, i7 0, i7 %j_load" [backprop.c:189]   --->   Operation 43 'select' 'select_ln189' <Predicate = (!icmp_ln189)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.27ns)   --->   "%add_ln189_1 = add i7 %i_4_load, i7 1" [backprop.c:189]   --->   Operation 44 'add' 'add_ln189_1' <Predicate = (!icmp_ln189)> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.51ns)   --->   "%select_ln189_1 = select i1 %icmp_ln190, i7 %add_ln189_1, i7 %i_4_load" [backprop.c:189]   --->   Operation 45 'select' 'select_ln189_1' <Predicate = (!icmp_ln189)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i7 %select_ln189_1" [backprop.c:189]   --->   Operation 46 'trunc' 'trunc_ln189' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln189, i6 0" [backprop.c:189]   --->   Operation 47 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%j_2_cast = zext i7 %select_ln189" [backprop.c:189]   --->   Operation 48 'zext' 'j_2_cast' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.33ns)   --->   "%add_ln191 = add i12 %j_2_cast, i12 %p_mid" [backprop.c:191]   --->   Operation 49 'add' 'add_ln191' <Predicate = (!icmp_ln189)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i12 %add_ln191" [backprop.c:191]   --->   Operation 50 'zext' 'zext_ln191' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%d_weights2_addr = getelementptr i64 %d_weights2, i64 0, i64 %zext_ln191" [backprop.c:191]   --->   Operation 51 'getelementptr' 'd_weights2_addr' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (2.26ns)   --->   "%d_weights2_load = load i12 %d_weights2_addr" [backprop.c:191]   --->   Operation 52 'load' 'd_weights2_load' <Predicate = (!icmp_ln189)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%weights2_addr = getelementptr i64 %weights2, i64 0, i64 %zext_ln191" [backprop.c:191]   --->   Operation 53 'getelementptr' 'weights2_addr' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.27ns)   --->   "%add_ln190 = add i7 %select_ln189, i7 1" [backprop.c:190]   --->   Operation 54 'add' 'add_ln190' <Predicate = (!icmp_ln189)> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.84ns)   --->   "%store_ln190 = store i13 %add_ln189, i13 %indvar_flatten16" [backprop.c:190]   --->   Operation 55 'store' 'store_ln190' <Predicate = (!icmp_ln189)> <Delay = 0.84>
ST_1 : Operation 56 [1/1] (0.84ns)   --->   "%store_ln190 = store i7 %select_ln189_1, i7 %i_4" [backprop.c:190]   --->   Operation 56 'store' 'store_ln190' <Predicate = (!icmp_ln189)> <Delay = 0.84>
ST_1 : Operation 57 [1/1] (0.84ns)   --->   "%store_ln190 = store i7 %add_ln190, i7 %j" [backprop.c:190]   --->   Operation 57 'store' 'store_ln190' <Predicate = (!icmp_ln189)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 58 [1/2] (2.26ns)   --->   "%d_weights2_load = load i12 %d_weights2_addr" [backprop.c:191]   --->   Operation 58 'load' 'd_weights2_load' <Predicate = (!icmp_ln189)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 7.14>
ST_3 : Operation 59 [5/5] (7.14ns)   --->   "%mul6 = dmul i64 %d_weights2_load, i64 0.01" [backprop.c:191]   --->   Operation 59 'dmul' 'mul6' <Predicate = (!icmp_ln189)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 60 [4/5] (7.14ns)   --->   "%mul6 = dmul i64 %d_weights2_load, i64 0.01" [backprop.c:191]   --->   Operation 60 'dmul' 'mul6' <Predicate = (!icmp_ln189)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 61 [3/5] (7.14ns)   --->   "%mul6 = dmul i64 %d_weights2_load, i64 0.01" [backprop.c:191]   --->   Operation 61 'dmul' 'mul6' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [2/2] (2.26ns)   --->   "%weights2_load = load i12 %weights2_addr" [backprop.c:191]   --->   Operation 62 'load' 'weights2_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 63 [2/5] (7.14ns)   --->   "%mul6 = dmul i64 %d_weights2_load, i64 0.01" [backprop.c:191]   --->   Operation 63 'dmul' 'mul6' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/2] (2.26ns)   --->   "%weights2_load = load i12 %weights2_addr" [backprop.c:191]   --->   Operation 64 'load' 'weights2_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 65 [1/5] (7.14ns)   --->   "%mul6 = dmul i64 %d_weights2_load, i64 0.01" [backprop.c:191]   --->   Operation 65 'dmul' 'mul6' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.86>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln191 = bitcast i64 %weights2_load" [backprop.c:191]   --->   Operation 66 'bitcast' 'bitcast_ln191' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [5/5] (5.86ns)   --->   "%sub3 = dsub i64 %bitcast_ln191, i64 %mul6" [backprop.c:191]   --->   Operation 67 'dsub' 'sub3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.86>
ST_9 : Operation 68 [4/5] (5.86ns)   --->   "%sub3 = dsub i64 %bitcast_ln191, i64 %mul6" [backprop.c:191]   --->   Operation 68 'dsub' 'sub3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.86>
ST_10 : Operation 69 [3/5] (5.86ns)   --->   "%sub3 = dsub i64 %bitcast_ln191, i64 %mul6" [backprop.c:191]   --->   Operation 69 'dsub' 'sub3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.86>
ST_11 : Operation 70 [2/5] (5.86ns)   --->   "%sub3 = dsub i64 %bitcast_ln191, i64 %mul6" [backprop.c:191]   --->   Operation 70 'dsub' 'sub3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.86>
ST_12 : Operation 71 [1/5] (5.86ns)   --->   "%sub3 = dsub i64 %bitcast_ln191, i64 %mul6" [backprop.c:191]   --->   Operation 71 'dsub' 'sub3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.14>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln191_1 = bitcast i64 %sub3" [backprop.c:191]   --->   Operation 72 'bitcast' 'bitcast_ln191_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (2.26ns)   --->   "%store_ln191 = store i64 %bitcast_ln191_1, i12 %weights2_addr" [backprop.c:191]   --->   Operation 73 'store' 'store_ln191' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 74 [5/5] (7.14ns)   --->   "%mul7 = dmul i64 %sub3, i64 %sub3" [backprop.c:192]   --->   Operation 74 'dmul' 'mul7' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.14>
ST_14 : Operation 75 [4/5] (7.14ns)   --->   "%mul7 = dmul i64 %sub3, i64 %sub3" [backprop.c:192]   --->   Operation 75 'dmul' 'mul7' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.14>
ST_15 : Operation 76 [3/5] (7.14ns)   --->   "%mul7 = dmul i64 %sub3, i64 %sub3" [backprop.c:192]   --->   Operation 76 'dmul' 'mul7' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.14>
ST_16 : Operation 77 [2/5] (7.14ns)   --->   "%mul7 = dmul i64 %sub3, i64 %sub3" [backprop.c:192]   --->   Operation 77 'dmul' 'mul7' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.14>
ST_17 : Operation 78 [1/5] (7.14ns)   --->   "%mul7 = dmul i64 %sub3, i64 %sub3" [backprop.c:192]   --->   Operation 78 'dmul' 'mul7' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.86>
ST_18 : Operation 79 [1/1] (0.00ns)   --->   "%norm_load_2 = load i64 %norm" [backprop.c:192]   --->   Operation 79 'load' 'norm_load_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 80 [5/5] (5.86ns)   --->   "%norm_2 = dadd i64 %norm_load_2, i64 %mul7" [backprop.c:192]   --->   Operation 80 'dadd' 'norm_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 91 [1/1] (0.00ns)   --->   "%norm_load = load i64 %norm"   --->   Operation 91 'load' 'norm_load' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %norm_4_out, i64 %norm_load"   --->   Operation 92 'write' 'write_ln0' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_18 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (icmp_ln189)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 5.86>
ST_19 : Operation 81 [4/5] (5.86ns)   --->   "%norm_2 = dadd i64 %norm_load_2, i64 %mul7" [backprop.c:192]   --->   Operation 81 'dadd' 'norm_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.86>
ST_20 : Operation 82 [3/5] (5.86ns)   --->   "%norm_2 = dadd i64 %norm_load_2, i64 %mul7" [backprop.c:192]   --->   Operation 82 'dadd' 'norm_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.86>
ST_21 : Operation 83 [2/5] (5.86ns)   --->   "%norm_2 = dadd i64 %norm_load_2, i64 %mul7" [backprop.c:192]   --->   Operation 83 'dadd' 'norm_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.70>
ST_22 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_189_7_VITIS_LOOP_190_8_str"   --->   Operation 84 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 85 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 85 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 86 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [backprop.c:158]   --->   Operation 87 'specloopname' 'specloopname_ln158' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 88 [1/5] (5.86ns)   --->   "%norm_2 = dadd i64 %norm_load_2, i64 %mul7" [backprop.c:192]   --->   Operation 88 'dadd' 'norm_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 89 [1/1] (0.84ns)   --->   "%store_ln190 = store i64 %norm_2, i64 %norm" [backprop.c:190]   --->   Operation 89 'store' 'store_ln190' <Predicate = true> <Delay = 0.84>
ST_22 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln190 = br void %for.inc97" [backprop.c:190]   --->   Operation 90 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_weights2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ norm_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
norm                  (alloca           ) [ 01111111111111111111111]
j                     (alloca           ) [ 01000000000000000000000]
i_4                   (alloca           ) [ 01000000000000000000000]
indvar_flatten16      (alloca           ) [ 01000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000]
indvar_flatten16_load (load             ) [ 00000000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 00000000000000000000000]
icmp_ln189            (icmp             ) [ 01111111111111111110000]
add_ln189             (add              ) [ 00000000000000000000000]
br_ln189              (br               ) [ 00000000000000000000000]
j_load                (load             ) [ 00000000000000000000000]
i_4_load              (load             ) [ 00000000000000000000000]
icmp_ln190            (icmp             ) [ 00000000000000000000000]
select_ln189          (select           ) [ 00000000000000000000000]
add_ln189_1           (add              ) [ 00000000000000000000000]
select_ln189_1        (select           ) [ 00000000000000000000000]
trunc_ln189           (trunc            ) [ 00000000000000000000000]
p_mid                 (bitconcatenate   ) [ 00000000000000000000000]
j_2_cast              (zext             ) [ 00000000000000000000000]
add_ln191             (add              ) [ 00000000000000000000000]
zext_ln191            (zext             ) [ 00000000000000000000000]
d_weights2_addr       (getelementptr    ) [ 00100000000000000000000]
weights2_addr         (getelementptr    ) [ 01111111111111000000000]
add_ln190             (add              ) [ 00000000000000000000000]
store_ln190           (store            ) [ 00000000000000000000000]
store_ln190           (store            ) [ 00000000000000000000000]
store_ln190           (store            ) [ 00000000000000000000000]
d_weights2_load       (load             ) [ 01111111000000000000000]
weights2_load         (load             ) [ 00011001100000000000000]
mul6                  (dmul             ) [ 01111000111110000000000]
bitcast_ln191         (bitcast          ) [ 01111000011110000000000]
sub3                  (dsub             ) [ 01111000000001111100000]
bitcast_ln191_1       (bitcast          ) [ 00000000000000000000000]
store_ln191           (store            ) [ 00000000000000000000000]
mul7                  (dmul             ) [ 01111000000000000011111]
norm_load_2           (load             ) [ 01111000000000000001111]
specloopname_ln0      (specloopname     ) [ 00000000000000000000000]
empty                 (speclooptripcount) [ 00000000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 00000000000000000000000]
specloopname_ln158    (specloopname     ) [ 00000000000000000000000]
norm_2                (dadd             ) [ 00000000000000000000000]
store_ln190           (store            ) [ 00000000000000000000000]
br_ln190              (br               ) [ 00000000000000000000000]
norm_load             (load             ) [ 00000000000000000000000]
write_ln0             (write            ) [ 00000000000000000000000]
ret_ln0               (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_weights2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_weights2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="norm_4_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_4_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_189_7_VITIS_LOOP_190_8_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="norm_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="norm/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="j_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_4_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten16_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten16/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln0_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="0" index="2" bw="64" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/18 "/>
</bind>
</comp>

<comp id="79" class="1004" name="d_weights2_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="64" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="12" slack="0"/>
<pin id="83" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_weights2_addr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="12" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_weights2_load/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="weights2_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="12" slack="0"/>
<pin id="96" dir="1" index="3" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights2_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="12" slack="12"/>
<pin id="101" dir="0" index="1" bw="64" slack="0"/>
<pin id="102" dir="0" index="2" bw="0" slack="4"/>
<pin id="104" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="105" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="106" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="107" dir="1" index="7" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="weights2_load/5 store_ln191/13 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="1"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sub3/8 norm_2/18 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="1"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul6/3 mul7/13 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="13" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="7" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="7" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln0_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="indvar_flatten16_load_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="13" slack="0"/>
<pin id="139" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten16_load/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln189_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="13" slack="0"/>
<pin id="142" dir="0" index="1" bw="13" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln189_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="13" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="j_load_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="i_4_load_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4_load/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln190_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="0" index="1" bw="7" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln190/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="select_ln189_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="7" slack="0"/>
<pin id="167" dir="0" index="2" bw="7" slack="0"/>
<pin id="168" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln189/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln189_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="select_ln189_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="7" slack="0"/>
<pin id="181" dir="0" index="2" bw="7" slack="0"/>
<pin id="182" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln189_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="trunc_ln189_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_mid_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="0"/>
<pin id="192" dir="0" index="1" bw="6" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="j_2_cast_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_2_cast/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln191_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="0" index="1" bw="12" slack="0"/>
<pin id="205" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln191/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln191_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="12" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln191/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln190_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln190/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln190_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="13" slack="0"/>
<pin id="222" dir="0" index="1" bw="13" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln190/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln190_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="0" index="1" bw="7" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln190/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln190_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="7" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln190/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="bitcast_ln191_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="2"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln191/8 "/>
</bind>
</comp>

<comp id="239" class="1004" name="bitcast_ln191_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="1"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln191_1/13 "/>
</bind>
</comp>

<comp id="243" class="1004" name="norm_load_2_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="17"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_load_2/18 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln190_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="0"/>
<pin id="249" dir="0" index="1" bw="64" slack="21"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln190/22 "/>
</bind>
</comp>

<comp id="252" class="1004" name="norm_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="17"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_load/18 "/>
</bind>
</comp>

<comp id="256" class="1005" name="norm_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="norm "/>
</bind>
</comp>

<comp id="264" class="1005" name="j_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="271" class="1005" name="i_4_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="0"/>
<pin id="273" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="278" class="1005" name="indvar_flatten16_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="13" slack="0"/>
<pin id="280" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten16 "/>
</bind>
</comp>

<comp id="285" class="1005" name="icmp_ln189_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln189 "/>
</bind>
</comp>

<comp id="289" class="1005" name="d_weights2_addr_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="1"/>
<pin id="291" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="d_weights2_addr "/>
</bind>
</comp>

<comp id="294" class="1005" name="weights2_addr_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="12" slack="4"/>
<pin id="296" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="weights2_addr "/>
</bind>
</comp>

<comp id="300" class="1005" name="d_weights2_load_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="1"/>
<pin id="302" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d_weights2_load "/>
</bind>
</comp>

<comp id="305" class="1005" name="weights2_load_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="2"/>
<pin id="307" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="weights2_load "/>
</bind>
</comp>

<comp id="310" class="1005" name="mul6_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="1"/>
<pin id="312" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul6 "/>
</bind>
</comp>

<comp id="315" class="1005" name="bitcast_ln191_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="1"/>
<pin id="317" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln191 "/>
</bind>
</comp>

<comp id="320" class="1005" name="sub3_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="1"/>
<pin id="322" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub3 "/>
</bind>
</comp>

<comp id="327" class="1005" name="mul7_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="1"/>
<pin id="329" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul7 "/>
</bind>
</comp>

<comp id="332" class="1005" name="norm_load_2_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="1"/>
<pin id="334" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="norm_load_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="54" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="40" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="137" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="137" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="152" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="155" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="158" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="172" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="155" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="178" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="164" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="190" pin="3"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="218"><net_src comp="164" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="34" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="146" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="178" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="214" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="242"><net_src comp="239" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="251"><net_src comp="108" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="252" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="259"><net_src comp="56" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="263"><net_src comp="256" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="267"><net_src comp="60" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="270"><net_src comp="264" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="274"><net_src comp="64" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="281"><net_src comp="68" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="288"><net_src comp="140" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="79" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="297"><net_src comp="92" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="303"><net_src comp="86" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="308"><net_src comp="99" pin="7"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="313"><net_src comp="112" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="318"><net_src comp="235" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="323"><net_src comp="108" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="326"><net_src comp="320" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="330"><net_src comp="112" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="335"><net_src comp="243" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="108" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_weights2 | {}
	Port: weights2 | {13 }
	Port: norm_4_out | {18 }
 - Input state : 
	Port: update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 : d_weights2 | {1 2 }
	Port: update_weights.1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 : weights2 | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten16_load : 1
		icmp_ln189 : 2
		add_ln189 : 2
		br_ln189 : 3
		j_load : 1
		i_4_load : 1
		icmp_ln190 : 2
		select_ln189 : 3
		add_ln189_1 : 2
		select_ln189_1 : 3
		trunc_ln189 : 4
		p_mid : 5
		j_2_cast : 4
		add_ln191 : 6
		zext_ln191 : 7
		d_weights2_addr : 8
		d_weights2_load : 9
		weights2_addr : 8
		add_ln190 : 4
		store_ln190 : 3
		store_ln190 : 4
		store_ln190 : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		sub3 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
		store_ln191 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
		norm_2 : 1
		write_ln0 : 1
	State 19
	State 20
	State 21
	State 22
		store_ln190 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   dadd   |       grp_fu_108      |    3    |   445   |   782   |
|----------|-----------------------|---------|---------|---------|
|   dmul   |       grp_fu_112      |    11   |   299   |   203   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln189_fu_146   |    0    |    0    |    20   |
|    add   |   add_ln189_1_fu_172  |    0    |    0    |    14   |
|          |    add_ln191_fu_202   |    0    |    0    |    19   |
|          |    add_ln190_fu_214   |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln189_fu_140   |    0    |    0    |    12   |
|          |   icmp_ln190_fu_158   |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|  select  |  select_ln189_fu_164  |    0    |    0    |    7    |
|          | select_ln189_1_fu_178 |    0    |    0    |    7    |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_72 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln189_fu_186  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|      p_mid_fu_190     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |    j_2_cast_fu_198    |    0    |    0    |    0    |
|          |   zext_ln191_fu_208   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    14   |   744   |   1088  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  bitcast_ln191_reg_315 |   64   |
| d_weights2_addr_reg_289|   12   |
| d_weights2_load_reg_300|   64   |
|       i_4_reg_271      |    7   |
|   icmp_ln189_reg_285   |    1   |
|indvar_flatten16_reg_278|   13   |
|        j_reg_264       |    7   |
|      mul6_reg_310      |   64   |
|      mul7_reg_327      |   64   |
|   norm_load_2_reg_332  |   64   |
|      norm_reg_256      |   64   |
|      sub3_reg_320      |   64   |
|  weights2_addr_reg_294 |   12   |
|  weights2_load_reg_305 |   64   |
+------------------------+--------+
|          Total         |   564  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_86 |  p0  |   2  |  12  |   24   ||    9    |
|    grp_fu_108    |  p0  |   4  |  64  |   256  ||    17   |
|    grp_fu_108    |  p1  |   2  |  64  |   128  ||    9    |
|    grp_fu_112    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_112    |  p1  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   664  || 4.24829 ||    53   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |   744  |  1088  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   53   |
|  Register |    -   |    -   |   564  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    4   |  1308  |  1141  |
+-----------+--------+--------+--------+--------+
