// Seed: 3536185765
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  assign module_1.id_0 = 0;
endmodule
program module_1 (
    input tri1 id_0,
    input wire id_1,
    input uwire id_2,
    output wand id_3,
    output tri1 id_4,
    input wand id_5,
    input wor id_6,
    input tri1 id_7,
    output logic id_8,
    output supply1 id_9,
    input tri id_10,
    output wor id_11
);
  wire id_13;
  always id_8 = 1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
  wire id_14;
  final id_8 <= 1;
endmodule
