# compile vhdl design source files
vhdl xil_defaultlib  "../../../saat_darbesi_ornek.srcs/sources_1/new/saat_darbesi_ornek.vhd"
