{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488184318817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488184318818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 15:31:58 2017 " "Processing started: Mon Feb 27 15:31:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488184318818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488184318818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off human_detector -c human_detector " "Command: quartus_map --read_settings_files=on --write_settings_files=off human_detector -c human_detector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488184318818 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1488184319027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "human_detector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file human_detector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 human_detector " "Found entity 1: human_detector" {  } { { "human_detector.bdf" "" { Schematic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/human_detector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488184319060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488184319060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gethistogram.v 1 1 " "Found 1 design units, including 1 entities, in source file gethistogram.v" { { "Info" "ISGN_ENTITY_NAME" "1 getHistogram " "Found entity 1: getHistogram" {  } { { "getHistogram.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/getHistogram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488184319063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488184319063 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sqr.v(33) " "Verilog HDL information at sqr.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1488184319064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqr.v 1 1 " "Found 1 design units, including 1 entities, in source file sqr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqr " "Found entity 1: sqr" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488184319065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488184319065 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit root_sqr.v(10) " "Verilog HDL Declaration warning at root_sqr.v(10): \"bit\" is SystemVerilog-2005 keyword" {  } { { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1488184319066 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "root_sqr.v(13) " "Verilog HDL information at root_sqr.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1488184319067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "root_sqr.v 1 1 " "Found 1 design units, including 1 entities, in source file root_sqr.v" { { "Info" "ISGN_ENTITY_NAME" "1 root_sqr " "Found entity 1: root_sqr" {  } { { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488184319067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488184319067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file isqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 isqrt " "Found entity 1: isqrt" {  } { { "isqrt.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/isqrt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488184319069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488184319069 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "magtan.v(34) " "Verilog HDL information at magtan.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "magtan.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/magtan.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1488184319070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magtan.v 1 1 " "Found 1 design units, including 1 entities, in source file magtan.v" { { "Info" "ISGN_ENTITY_NAME" "1 magtan " "Found entity 1: magtan" {  } { { "magtan.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/magtan.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488184319070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488184319070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixedpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file fixedpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 fixedpoint " "Found entity 1: fixedpoint" {  } { { "fixedpoint.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/fixedpoint.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488184319072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488184319072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "magtan " "Elaborating entity \"magtan\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1488184319096 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dx1 magtan.v(17) " "Verilog HDL or VHDL warning at magtan.v(17): object \"dx1\" assigned a value but never read" {  } { { "magtan.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/magtan.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1488184319098 "|magtan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dy1 magtan.v(17) " "Verilog HDL or VHDL warning at magtan.v(17): object \"dy1\" assigned a value but never read" {  } { { "magtan.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/magtan.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1488184319098 "|magtan"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt isqrt:isqrt1 " "Elaborating entity \"isqrt\" for hierarchy \"isqrt:isqrt1\"" {  } { { "magtan.v" "isqrt1" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/magtan.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488184319099 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 isqrt.v(33) " "Verilog HDL assignment warning at isqrt.v(33): truncated value with size 17 to match size of target (11)" {  } { { "isqrt.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/isqrt.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488184319100 "|isqrt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqr isqrt:isqrt1\|sqr:sqrx " "Elaborating entity \"sqr\" for hierarchy \"isqrt:isqrt1\|sqr:sqrx\"" {  } { { "isqrt.v" "sqrx" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/isqrt.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488184319101 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "square sqr.v(33) " "Verilog HDL Always Construct warning at sqr.v(33): inferring latch(es) for variable \"square\", which holds its previous value in one or more paths through the always construct" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1488184319104 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[0\] sqr.v(33) " "Inferred latch for \"square\[0\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488184319104 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[1\] sqr.v(33) " "Inferred latch for \"square\[1\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488184319104 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[2\] sqr.v(33) " "Inferred latch for \"square\[2\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488184319104 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[3\] sqr.v(33) " "Inferred latch for \"square\[3\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488184319104 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[4\] sqr.v(33) " "Inferred latch for \"square\[4\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488184319104 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[5\] sqr.v(33) " "Inferred latch for \"square\[5\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488184319104 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[6\] sqr.v(33) " "Inferred latch for \"square\[6\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488184319104 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[7\] sqr.v(33) " "Inferred latch for \"square\[7\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488184319104 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[8\] sqr.v(33) " "Inferred latch for \"square\[8\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488184319104 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[9\] sqr.v(33) " "Inferred latch for \"square\[9\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488184319104 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[10\] sqr.v(33) " "Inferred latch for \"square\[10\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488184319104 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[11\] sqr.v(33) " "Inferred latch for \"square\[11\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488184319104 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[12\] sqr.v(33) " "Inferred latch for \"square\[12\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488184319104 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[13\] sqr.v(33) " "Inferred latch for \"square\[13\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488184319104 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[14\] sqr.v(33) " "Inferred latch for \"square\[14\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488184319104 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[15\] sqr.v(33) " "Inferred latch for \"square\[15\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488184319104 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[16\] sqr.v(33) " "Inferred latch for \"square\[16\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488184319104 "|sqr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "root_sqr isqrt:isqrt1\|root_sqr:root " "Elaborating entity \"root_sqr\" for hierarchy \"isqrt:isqrt1\|root_sqr:root\"" {  } { { "isqrt.v" "root" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/isqrt.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488184319108 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i root_sqr.v(11) " "Verilog HDL or VHDL warning at root_sqr.v(11): object \"i\" assigned a value but never read" {  } { { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1488184319109 "|magtan|isqrt:isqrt1|root_sqr:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 root_sqr.v(17) " "Verilog HDL assignment warning at root_sqr.v(17): truncated value with size 32 to match size of target (17)" {  } { { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488184319109 "|magtan|isqrt:isqrt1|root_sqr:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 root_sqr.v(312) " "Verilog HDL assignment warning at root_sqr.v(312): truncated value with size 17 to match size of target (11)" {  } { { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488184319242 "|magtan|isqrt:isqrt1|root_sqr:root"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[15\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[15\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[14\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[14\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[13\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[13\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[12\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[12\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[11\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[11\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[10\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[10\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[9\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[9\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[8\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[8\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[7\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[7\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[6\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[6\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[5\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[5\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[4\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[4\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[3\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[3\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[2\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[2\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[1\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[1\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[0\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[0\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[16\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[16\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[15\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[15\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[14\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[14\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[13\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[13\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[12\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[12\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[11\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[11\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[10\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[10\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[9\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[9\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[8\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[8\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[7\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[7\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[6\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[6\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[5\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[5\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[4\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[4\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[3\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[3\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[2\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[2\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[1\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[1\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[0\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[0\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[16\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[16\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[15\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[15\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[14\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[14\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[13\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[13\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[12\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[12\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[11\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[11\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[10\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[10\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[9\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[9\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[8\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[8\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[7\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[7\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[6\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[6\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[5\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[5\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[4\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[4\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[3\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[3\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[2\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[2\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[1\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[1\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[0\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[0\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqry\|square\[16\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqry\|square\[16\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[15\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[15\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[14\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[14\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[13\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[13\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[12\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[12\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[11\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[11\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[10\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[10\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[9\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[9\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[8\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[8\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[7\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[7\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[6\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[6\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[5\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[5\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[4\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[4\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[3\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[3\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[2\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[2\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[1\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[1\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[0\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[0\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "isqrt:isqrt1\|sqr:sqrx\|square\[16\] " "LATCH primitive \"isqrt:isqrt1\|sqr:sqrx\|square\[16\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488184320438 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1488184327040 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "magnitude\[11\] GND " "Pin \"magnitude\[11\]\" is stuck at GND" {  } { { "magtan.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/magtan.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488184329044 "|magtan|magnitude[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "magnitude\[12\] GND " "Pin \"magnitude\[12\]\" is stuck at GND" {  } { { "magtan.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/magtan.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488184329044 "|magtan|magnitude[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "magnitude\[13\] GND " "Pin \"magnitude\[13\]\" is stuck at GND" {  } { { "magtan.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/magtan.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488184329044 "|magtan|magnitude[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "magnitude\[14\] GND " "Pin \"magnitude\[14\]\" is stuck at GND" {  } { { "magtan.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/magtan.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488184329044 "|magtan|magnitude[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "magnitude\[15\] GND " "Pin \"magnitude\[15\]\" is stuck at GND" {  } { { "magtan.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/magtan.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488184329044 "|magtan|magnitude[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tan\[2\] GND " "Pin \"tan\[2\]\" is stuck at GND" {  } { { "magtan.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/magtan.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488184329044 "|magtan|tan[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1488184329044 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1488184329330 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/output_files/human_detector.map.smsg " "Generated suppressed messages file C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/output_files/human_detector.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1488184331334 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1488184331681 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488184331681 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3113 " "Implemented 3113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1488184331808 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1488184331808 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3059 " "Implemented 3059 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1488184331808 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1488184331808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "542 " "Peak virtual memory: 542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488184331823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 15:32:11 2017 " "Processing ended: Mon Feb 27 15:32:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488184331823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488184331823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488184331823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488184331823 ""}
