
---------- Begin Simulation Statistics ----------
final_tick                               19790311453092                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 138918                       # Simulator instruction rate (inst/s)
host_mem_usage                               17063516                       # Number of bytes of host memory used
host_op_rate                                   271889                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7198.45                       # Real time elapsed on the host
host_tick_rate                                6593972                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999996278                       # Number of instructions simulated
sim_ops                                    1957183995                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.047466                       # Number of seconds simulated
sim_ticks                                 47466404415                       # Number of ticks simulated
system.cpu0.committedInsts                         14                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests         6273                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests        13357                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              32                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        32                       # Number of busy cycles
system.cpu0.num_cc_register_writes                  3                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu0.num_int_insts                          24                       # number of integer instructions
system.cpu0.num_int_register_reads                 52                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_mem_refs                            4                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       17     70.83%     70.83% # Class of executed instruction
system.cpu0.op_class::IntMult                       3     12.50%     83.33% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      8.33%     91.67% # Class of executed instruction
system.cpu0.op_class::MemWrite                      2      8.33%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         14                       # Number of instructions committed
system.cpu1.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests         6273                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests        13357                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              32                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        32                       # Number of busy cycles
system.cpu1.num_cc_register_writes                  3                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu1.num_int_insts                          24                       # number of integer instructions
system.cpu1.num_int_register_reads                 52                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_mem_refs                            4                       # number of memory refs
system.cpu1.num_store_insts                         2                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       17     70.83%     70.83% # Class of executed instruction
system.cpu1.op_class::IntMult                       3     12.50%     83.33% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      8.33%     91.67% # Class of executed instruction
system.cpu1.op_class::MemWrite                      2      8.33%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        24                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         14                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests         6272                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests        13355                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              32                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        32                       # Number of busy cycles
system.cpu2.num_cc_register_writes                  3                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu2.num_int_insts                          24                       # number of integer instructions
system.cpu2.num_int_register_reads                 52                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         2                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       17     70.83%     70.83% # Class of executed instruction
system.cpu2.op_class::IntMult                       3     12.50%     83.33% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      8.33%     91.67% # Class of executed instruction
system.cpu2.op_class::MemWrite                      2      8.33%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         14                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests         6273                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests        13357                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              32                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        32                       # Number of busy cycles
system.cpu3.num_cc_register_writes                  3                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu3.num_int_insts                          24                       # number of integer instructions
system.cpu3.num_int_register_reads                 52                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                            4                       # number of memory refs
system.cpu3.num_store_insts                         2                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       17     70.83%     70.83% # Class of executed instruction
system.cpu3.op_class::IntMult                       3     12.50%     83.33% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.33%     91.67% # Class of executed instruction
system.cpu3.op_class::MemWrite                      2      8.33%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests           6772                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6772                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        236351451                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       244402099                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249998871                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            489295586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.570169                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.570169                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads             6330                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            6395                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 208757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      3090195                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        46285058                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.128996                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           174193723                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          47231220                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       18220408                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    138993588                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        13301                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     55588780                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    644099070                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    126962503                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      8552885                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    588554136                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents            23                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents         3439                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       2516744                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles         3471                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        41513                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1521978                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      1568217                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        658616884                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            584481995                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.668697                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        440415074                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.100427                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             587263544                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       852603361                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      494134678                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.753865                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.753865                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      1212347      0.20%      0.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    413968211     69.33%     69.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      3578811      0.60%     70.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv        24111      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    130055249     21.78%     91.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     48255558      8.08%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead         6402      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite         6340      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     597107029                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses          18302                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads        31049                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses        12646                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes        13386                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           18178970                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.030445                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       11325357     62.30%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       5673284     31.21%     93.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1174769      6.46%     99.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead         2368      0.01%     99.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite         3192      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     614055350                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1356442400                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    584469349                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    798929573                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         644099070                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        597107029                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    154803381                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued      1747463                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined    202701731                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    142332966                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.195142                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.863948                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     32378840     22.75%     22.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      4836980      3.40%     26.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      5978579      4.20%     30.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      9476591      6.66%     37.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     13781061      9.68%     46.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     15216945     10.69%     57.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     22250666     15.63%     73.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     20136279     14.15%     87.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     18277025     12.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    142332966                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.188998                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     28352423                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     17079269                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    138993588                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     55588780                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      282416442                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               142541723                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                   1170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        236351567                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       244402177                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249998962                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            489295751                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.570169                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.570169                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads             6330                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            6395                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 208848                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      3090213                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        46285098                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.129000                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           174193956                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          47231290                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       18220405                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    138993779                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        13294                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     55588897                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    644099426                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    126962666                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      8552844                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    588554716                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents            24                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents         3355                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       2516750                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles         3389                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        41497                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1521991                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      1568222                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        658616951                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            584482461                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.668697                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        440415294                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.100431                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             587264031                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       852604215                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      494135055                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.753865                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.753865                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1212360      0.20%      0.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    413968459     69.33%     69.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      3578812      0.60%     70.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv        24111      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    130055492     21.78%     91.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     48255588      8.08%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead         6402      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite         6340      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     597107564                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses          18302                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads        31049                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses        12646                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes        13390                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           18178979                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.030445                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       11325448     62.30%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       5673496     31.21%     93.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1174475      6.46%     99.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead         2368      0.01%     99.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite         3192      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     614055881                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1356443339                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    584469815                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    798930144                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         644099426                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        597107564                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    154803617                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      1747410                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined    202701437                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    142332875                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.195149                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.863949                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     32378603     22.75%     22.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      4836998      3.40%     26.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5978765      4.20%     30.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9476830      6.66%     37.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     13780910      9.68%     46.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     15216343     10.69%     57.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     22250938     15.63%     73.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     20136341     14.15%     87.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     18277147     12.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    142332875                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.189002                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     28353033                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     17082164                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    138993779                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     55588897                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      282416797                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               142541723                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                   1176                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        236349861                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       244400711                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249998389                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            489294747                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.570171                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.570171                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads             6330                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            6395                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 210046                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      3090199                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        46284805                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.128975                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           174192403                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          47230987                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       18220085                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    138993053                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        13304                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     55588207                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    644095920                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    126961416                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      8553022                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    588551261                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents            23                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents         4267                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       2516764                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles         4299                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        41488                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1521979                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      1568220                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        658611398                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            584479192                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.668698                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        440411999                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.100408                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             587260743                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       852598027                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      494132226                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.753861                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.753861                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      1212423      0.20%      0.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    413966783     69.33%     69.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      3578754      0.60%     70.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv        24111      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    130054198     21.78%     91.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     48255272      8.08%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead         6402      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite         6340      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     597104283                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses          18302                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads        31049                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses        12646                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes        13390                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           18179421                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.030446                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       11324639     62.29%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     62.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       5673568     31.21%     93.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1175654      6.47%     99.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead         2371      0.01%     99.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite         3189      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     614052979                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1356435646                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    584466546                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    798924189                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         644095920                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        597104283                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    154801167                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      1747031                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined    202699842                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    142331677                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.195161                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.863935                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     32377289     22.75%     22.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      4837874      3.40%     26.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      5978835      4.20%     30.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9476369      6.66%     37.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     13780739      9.68%     46.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     15216402     10.69%     57.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     22250915     15.63%     73.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     20136856     14.15%     87.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     18276398     12.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    142331677                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.188979                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     28354327                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     17067018                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    138993053                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     55588207                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      282414864                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               142541723                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                   1173                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        236352341                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       244403164                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            489297815                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.570167                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.570167                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads             6330                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            6395                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 212773                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      3090205                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        46285232                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.129015                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           174194749                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          47231489                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       18219622                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    138994294                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        13293                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     55589038                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    644101768                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    126963260                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      8552850                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    588556902                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents            24                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents         4069                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       2516738                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles         4103                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        41481                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1521984                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1568221                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        658619679                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            584484681                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.668697                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        440416945                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.100446                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             587266243                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       852607606                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      494136940                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.753872                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.753872                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1212357      0.20%      0.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    413969895     69.33%     69.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      3578828      0.60%     70.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv        24111      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    130056012     21.78%     91.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     48255813      8.08%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead         6402      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite         6340      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     597109758                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses          18302                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads        31049                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses        12646                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes        13390                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           18178930                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.030445                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       11325343     62.30%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       5673286     31.21%     93.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1174741      6.46%     99.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead         2368      0.01%     99.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite         3192      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     614058029                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1356443755                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    584472035                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    798932749                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         644101768                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        597109758                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    154803893                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1747414                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    202702023                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    142328950                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.195280                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.863895                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     32374322     22.75%     22.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      4837017      3.40%     26.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      5978609      4.20%     30.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9476591      6.66%     37.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     13781170      9.68%     46.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     15216990     10.69%     57.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     22250772     15.63%     73.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     20136344     14.15%     87.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     18277135     12.84%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    142328950                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.189017                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     28352640                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     17079438                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    138994294                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     55589038                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      282417913                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               142541723                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   1176                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    136552281                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       136552282                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    156245923                       # number of overall hits
system.cpu0.dcache.overall_hits::total      156245924                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data          507                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           510                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data          576                       # number of overall misses
system.cpu0.dcache.overall_misses::total          579                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data     44701587                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     44701587                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data     44701587                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     44701587                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    136552788                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    136552792                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    156246499                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    156246503                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.750000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.000004                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.750000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.000004                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 88168.810651                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87650.170588                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 77606.921875                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77204.813472                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data          264                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          264                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data          264                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          264                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data          243                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          243                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data          296                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          296                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     23746563                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     23746563                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     29186118                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     29186118                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 97722.481481                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97722.481481                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 98601.750000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98601.750000                       # average overall mshr miss latency
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     92927897                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       92927897                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data          416                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          418                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     35798499                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     35798499                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     92928313                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     92928315                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.000004                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 86054.084135                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85642.342105                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data          263                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          263                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data          153                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     14875776                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     14875776                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 97227.294118                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97227.294118                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            1                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     43624384                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      43624385                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data           91                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data      8903088                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8903088                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     43624475                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     43624477                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.500000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000002                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 97836.131868                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 96772.695652                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data           90                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data      8870787                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      8870787                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 98564.300000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 98564.300000                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data     19693642                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total     19693642                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data           69                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           69                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data     19693711                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total     19693711                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.000004                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.000004                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data           53                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           53                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data      5439555                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      5439555                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 102633.113208                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 102633.113208                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          238.207474                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          156246223                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              299                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         522562.618729                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     19742845049010                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     3.000000                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   235.207475                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.005859                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.459390                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.465249                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          299                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          299                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.583984                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1249972323                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1249972323                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           20                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     53652474                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        53652494                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           20                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     53652474                       # number of overall hits
system.cpu0.icache.overall_hits::total       53652494                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         7753                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          7755                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         7753                       # number of overall misses
system.cpu0.icache.overall_misses::total         7755                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    175484673                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    175484673                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    175484673                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    175484673                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           22                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     53660227                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     53660249                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           22                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     53660227                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     53660249                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.090909                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000144                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000145                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.090909                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000144                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000145                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 22634.421901                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22628.584526                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 22634.421901                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22628.584526                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         6273                       # number of writebacks
system.cpu0.icache.writebacks::total             6273                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          970                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          970                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          970                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          970                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         6783                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6783                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         6783                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6783                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    135636894                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    135636894                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    135636894                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    135636894                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000126                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000126                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000126                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000126                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 19996.593543                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 19996.593543                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 19996.593543                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19996.593543                       # average overall mshr miss latency
system.cpu0.icache.replacements                  6273                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           20                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     53652474                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       53652494                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         7753                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         7755                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    175484673                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    175484673                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     53660227                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     53660249                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000145                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 22634.421901                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22628.584526                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          970                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          970                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         6783                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6783                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    135636894                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    135636894                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 19996.593543                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 19996.593543                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          321.578468                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           53659279                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6785                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          7908.515696                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     19742845049010                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     1.145912                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   320.432556                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002238                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.625845                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.628083                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        429288777                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       429288777                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp           6993                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean         6273                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq            91                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp           91                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq         6993                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        19843                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port          598                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total              20441                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       835712                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port        19136                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total              854848                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                            0                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples          7084                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000282                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.016801                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0                7082     99.97%     99.97% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                   2      0.03%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total            7084                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy         8624034                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy        6776217                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy         295704                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst         5389                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data            2                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total           5391                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst         5389                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data            2                       # number of overall hits
system.cpu0.l2cache.overall_hits::total          5391                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         1394                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data          294                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         1693                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         1394                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data          294                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         1693                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    110742147                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data     28972665                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    139714812                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    110742147                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data     28972665                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    139714812                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst         6783                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data          296                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total         7084                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst         6783                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data          296                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total         7084                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.205514                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.993243                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.238989                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.205514                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.993243                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.238989                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 79441.999283                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 98546.479592                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 82524.992321                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 79441.999283                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 98546.479592                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 82524.992321                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         1394                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data          294                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         1688                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         1394                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data          294                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         1688                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    110277945                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data     28874763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    139152708                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    110277945                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data     28874763                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    139152708                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.205514                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.993243                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.238283                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.205514                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.993243                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.238283                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 79108.999283                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 98213.479592                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 82436.438389                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 79108.999283                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 98213.479592                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 82436.438389                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    0                       # number of replacements
system.cpu0.l2cache.WritebackClean_hits::.writebacks         6271                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total         6271                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks         6271                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total         6271                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data           90                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total           91                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data      8810847                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total      8810847                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data           90                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total           91                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 97898.300000                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 96822.494505                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data           90                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total           90                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      8780877                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total      8780877                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.989011                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 97565.300000                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 97565.300000                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst         5389                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data            2                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total         5391                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         1394                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data          204                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         1602                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    110742147                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data     20161818                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    130903965                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst         6783                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data          206                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total         6993                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.205514                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.990291                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.229086                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 79441.999283                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 98832.441176                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 81712.837079                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1394                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          204                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         1598                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    110277945                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     20093886                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    130371831                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.205514                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.990291                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.228514                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 79108.999283                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 98499.441176                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 81584.374844                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse         931.341783                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs             13355                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            1693                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            7.888364                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    19742845049010                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     3.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   692.559899                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   233.781884                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.169082                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.057076                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.227378                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1693                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1690                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.413330                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses          215373                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses         215373                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 19742845059333                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  47466393759                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31077.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31077.numOps                      0                       # Number of Ops committed
system.cpu0.thread31077.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    136552026                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       136552027                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    156245689                       # number of overall hits
system.cpu1.dcache.overall_hits::total      156245690                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data          525                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           528                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data          595                       # number of overall misses
system.cpu1.dcache.overall_misses::total          598                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data     46167786                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     46167786                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data     46167786                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     46167786                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    136552551                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    136552555                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    156246284                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    156246288                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.750000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.000004                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.750000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.000004                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 87938.640000                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87438.988636                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 77592.917647                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77203.655518                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          337                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          337                       # average number of cycles each access was blocked
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data          282                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          282                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data          282                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          282                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data          243                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          243                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data          296                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          296                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data     23214429                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     23214429                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data     28593378                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     28593378                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 95532.629630                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95532.629630                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 96599.250000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96599.250000                       # average overall mshr miss latency
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     92927624                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       92927624                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data          434                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          436                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data     37384911                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     37384911                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     92928058                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     92928060                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.000005                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 86140.347926                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85745.208716                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data          281                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          281                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data          153                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data     14463855                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     14463855                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data        94535                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total        94535                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     43624402                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      43624403                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data           91                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data      8782875                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8782875                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     43624493                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     43624495                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.500000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000002                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 96515.109890                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 95466.032609                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data            1                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data           90                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data      8750574                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      8750574                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 97228.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97228.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data     19693663                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total     19693663                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data           70                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           70                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data     19693733                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total     19693733                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.000004                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.000004                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data           53                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           53                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data      5378949                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      5378949                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 101489.603774                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 101489.603774                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          238.207679                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          156245989                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              299                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         522561.836120                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     19742845049010                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     3.000000                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   235.207680                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.005859                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.459390                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.465249                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          299                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          299                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.583984                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1249970603                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1249970603                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           20                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     53652503                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        53652523                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           20                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     53652503                       # number of overall hits
system.cpu1.icache.overall_hits::total       53652523                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         7747                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7749                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         7747                       # number of overall misses
system.cpu1.icache.overall_misses::total         7749                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    173321172                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    173321172                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    173321172                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    173321172                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           22                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     53660250                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     53660272                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           22                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     53660250                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     53660272                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.090909                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000144                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.090909                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000144                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 22372.682587                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22366.908246                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 22372.682587                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22366.908246                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         6273                       # number of writebacks
system.cpu1.icache.writebacks::total             6273                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          964                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          964                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          964                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          964                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         6783                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6783                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         6783                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6783                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    135430434                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    135430434                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    135430434                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    135430434                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000126                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000126                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000126                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000126                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 19966.155683                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19966.155683                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 19966.155683                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19966.155683                       # average overall mshr miss latency
system.cpu1.icache.replacements                  6273                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           20                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     53652503                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       53652523                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         7747                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7749                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    173321172                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    173321172                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     53660250                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     53660272                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 22372.682587                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22366.908246                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          964                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          964                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         6783                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6783                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    135430434                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    135430434                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 19966.155683                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19966.155683                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          321.578858                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           53659308                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6785                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7908.519971                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     19742845049010                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     1.145912                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   320.432947                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.002238                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.625846                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.628084                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        429288961                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       429288961                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp           6993                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean         6273                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq            91                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp           91                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq         6993                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        19843                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port          598                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total              20441                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       835712                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port        19136                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total              854848                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                            0                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples          7084                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000282                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.016801                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0                7082     99.97%     99.97% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                   2      0.03%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total            7084                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy         8624034                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy        6776217                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy         295704                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst         5389                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data            2                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total           5391                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst         5389                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data            2                       # number of overall hits
system.cpu1.l2cache.overall_hits::total          5391                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         1394                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data          294                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         1693                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         1394                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data          294                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         1693                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    110535687                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data     28379925                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    138915612                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    110535687                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data     28379925                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    138915612                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst         6783                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data          296                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total         7084                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst         6783                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data          296                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total         7084                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.205514                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.993243                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.238989                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.205514                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.993243                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.238989                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 79293.893113                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 96530.357143                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 82052.930892                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 79293.893113                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 96530.357143                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 82052.930892                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         1394                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data          294                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         1688                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         1394                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data          294                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         1688                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    110071485                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data     28282023                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    138353508                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    110071485                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data     28282023                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    138353508                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.205514                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.993243                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.238283                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.205514                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.993243                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.238283                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 78960.893113                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 96197.357143                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 81962.978673                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 78960.893113                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 96197.357143                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 81962.978673                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                    0                       # number of replacements
system.cpu1.l2cache.WritebackClean_hits::.writebacks         6271                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total         6271                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks         6271                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total         6271                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data           90                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total           91                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data      8690634                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total      8690634                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data           90                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total           91                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 96562.600000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 95501.472527                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data           90                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total           90                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      8660664                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total      8660664                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.989011                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 96229.600000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 96229.600000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst         5389                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data            2                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total         5391                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         1394                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data          204                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         1602                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    110535687                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data     19689291                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total    130224978                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst         6783                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data          206                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total         6993                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.205514                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.990291                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.229086                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 79293.893113                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 96516.132353                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total        81289                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1394                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          204                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         1598                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    110071485                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     19621359                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total    129692844                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.205514                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.990291                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.228514                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 78960.893113                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 96183.132353                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 81159.476846                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse         931.342758                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs             13355                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            1693                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            7.888364                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    19742845049010                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     3.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   692.560671                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data   233.782088                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.169082                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.057076                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.227379                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         1693                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1690                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.413330                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses          215373                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses         215373                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 19742845059333                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  47466393759                       # Cumulative time (in ticks) in various power states
system.cpu1.thread17397.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread17397.numOps                      0                       # Number of Ops committed
system.cpu1.thread17397.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    136551056                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       136551057                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    156244567                       # number of overall hits
system.cpu2.dcache.overall_hits::total      156244568                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data          506                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           509                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data          575                       # number of overall misses
system.cpu2.dcache.overall_misses::total          578                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data     42280344                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     42280344                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data     42280344                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     42280344                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    136551562                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    136551566                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    156245142                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    156245146                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.750000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.000004                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.750000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.000004                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 83557.992095                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 83065.508841                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 73531.033043                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73149.384083                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data          263                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          263                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data          263                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          263                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data          243                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          243                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data          296                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          296                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data     22371606                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     22371606                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data     27044928                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     27044928                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.000002                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.000002                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 92064.222222                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92064.222222                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data        91368                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total        91368                       # average overall mshr miss latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     92926775                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       92926775                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data          415                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          417                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data     33894072                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     33894072                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     92927190                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     92927192                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.000004                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 81672.462651                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 81280.748201                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data          262                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          262                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data          153                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data     14017635                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     14017635                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 91618.529412                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91618.529412                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            1                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     43624281                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      43624282                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data           91                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data      8386272                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8386272                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     43624372                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     43624374                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.500000                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000002                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 92156.835165                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 91155.130435                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data           90                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data      8353971                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      8353971                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 92821.900000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 92821.900000                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data     19693511                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total     19693511                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data           69                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           69                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data     19693580                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total     19693580                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.000004                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.000004                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data           53                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           53                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data      4673322                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      4673322                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 88175.886792                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 88175.886792                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          238.207879                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          156244867                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              299                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs         522558.083612                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     19742845049010                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     3.000000                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   235.207880                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.005859                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.459390                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.465250                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          299                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          299                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.583984                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1249961467                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1249961467                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           20                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     53651832                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        53651852                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           20                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     53651832                       # number of overall hits
system.cpu2.icache.overall_hits::total       53651852                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst         7747                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          7749                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst         7747                       # number of overall misses
system.cpu2.icache.overall_misses::total         7749                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    173173986                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    173173986                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    173173986                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    173173986                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           22                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     53659579                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     53659601                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           22                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     53659579                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     53659601                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.090909                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000144                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.090909                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000144                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 22353.683490                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 22347.914053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 22353.683490                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 22347.914053                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         6272                       # number of writebacks
system.cpu2.icache.writebacks::total             6272                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          965                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          965                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          965                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          965                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst         6782                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         6782                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst         6782                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         6782                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    135135063                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    135135063                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    135135063                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    135135063                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000126                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000126                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000126                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000126                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 19925.547479                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 19925.547479                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 19925.547479                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 19925.547479                       # average overall mshr miss latency
system.cpu2.icache.replacements                  6272                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           20                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     53651832                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       53651852                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst         7747                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         7749                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    173173986                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    173173986                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     53659579                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     53659601                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 22353.683490                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 22347.914053                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          965                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          965                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst         6782                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         6782                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    135135063                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    135135063                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 19925.547479                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 19925.547479                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          321.579117                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           53658636                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             6784                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          7909.586675                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     19742845049010                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     1.145912                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   320.433205                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.002238                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.625846                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.628084                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        429283592                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       429283592                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp           6992                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean         6272                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq            91                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp           91                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq         6992                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        19840                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port          598                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total              20438                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port       835584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port        19136                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total              854720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                            0                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples          7083                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000282                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.016803                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0                7081     99.97%     99.97% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                   2      0.03%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total            7083                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy         8622702                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy        6775218                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy         295704                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst         5388                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data            2                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total           5390                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst         5388                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data            2                       # number of overall hits
system.cpu2.l2cache.overall_hits::total          5390                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst         1394                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data          294                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total         1693                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst         1394                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data          294                       # number of overall misses
system.cpu2.l2cache.overall_misses::total         1693                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    110245311                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data     26831475                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total    137076786                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    110245311                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data     26831475                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total    137076786                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst         6782                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data          296                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total         7083                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst         6782                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data          296                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total         7083                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.205544                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.993243                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.239023                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.205544                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.993243                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.239023                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 79085.588953                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 91263.520408                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 80966.796220                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 79085.588953                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 91263.520408                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 80966.796220                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst         1394                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data          294                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total         1688                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst         1394                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data          294                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total         1688                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    109781109                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data     26733573                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total    136514682                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    109781109                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data     26733573                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total    136514682                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.205544                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.993243                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.238317                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.205544                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.993243                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.238317                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 78752.588953                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 90930.520408                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 80873.626777                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 78752.588953                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 90930.520408                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 80873.626777                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                    0                       # number of replacements
system.cpu2.l2cache.WritebackClean_hits::.writebacks         6270                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total         6270                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks         6270                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total         6270                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data           90                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total           91                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data      8294031                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total      8294031                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data           90                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total           91                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 92155.900000                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 91143.197802                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data           90                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total           90                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data      8264061                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total      8264061                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.989011                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 91822.900000                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 91822.900000                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst         5388                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data            2                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total         5390                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst         1394                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data          204                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total         1602                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    110245311                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data     18537444                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total    128782755                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst         6782                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data          206                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total         6992                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.205544                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.990291                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.229119                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 79085.588953                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 90869.823529                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 80388.735955                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1394                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data          204                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total         1598                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    109781109                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data     18469512                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total    128250621                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.205544                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.990291                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.228547                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 78752.588953                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 90536.823529                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 80256.959324                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse         931.343652                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs             13353                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs            1693                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            7.887183                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    19742845049010                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     3.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   692.561365                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data   233.782287                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000488                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000732                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.169082                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.057076                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.227379                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         1693                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1690                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.413330                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses          215341                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses         215341                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 19742845059333                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  47466393759                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31077.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31077.numOps                      0                       # Number of Ops committed
system.cpu2.thread31077.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    136552944                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       136552945                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    156246734                       # number of overall hits
system.cpu3.dcache.overall_hits::total      156246735                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data          529                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           532                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data          598                       # number of overall misses
system.cpu3.dcache.overall_misses::total          601                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data     42425532                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     42425532                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data     42425532                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     42425532                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    136553473                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    136553477                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    156247332                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    156247336                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.750000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.750000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 80199.493384                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 79747.240602                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 70945.705686                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 70591.567388                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          186                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          186                       # average number of cycles each access was blocked
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data          286                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          286                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data          286                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          286                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data          243                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          243                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data          296                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          296                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data     21676635                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     21676635                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data     25997310                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     25997310                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 89204.259259                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89204.259259                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 87828.750000                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 87828.750000                       # average overall mshr miss latency
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     92928326                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       92928326                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data          438                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          440                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data     34810488                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     34810488                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     92928764                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     92928766                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.000005                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data        79476                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 79114.745455                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data          285                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          285                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data          153                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     14113872                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     14113872                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 92247.529412                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92247.529412                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            1                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     43624618                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      43624619                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data           91                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data      7615044                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      7615044                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     43624709                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     43624711                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.500000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.000002                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 83681.802198                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 82772.217391                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data           90                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data      7562763                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      7562763                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 84030.700000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 84030.700000                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data     19693790                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total     19693790                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data           69                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           69                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data     19693859                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total     19693859                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.000004                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data           53                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           53                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data      4320675                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      4320675                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 81522.169811                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 81522.169811                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          238.208838                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          156247034                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              299                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs         522565.331104                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     19742845049010                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     3.000000                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   235.208838                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.005859                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.459392                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.465252                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          299                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          299                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.583984                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1249978987                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1249978987                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           20                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     53652548                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        53652568                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           20                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     53652548                       # number of overall hits
system.cpu3.icache.overall_hits::total       53652568                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         7750                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          7752                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         7750                       # number of overall misses
system.cpu3.icache.overall_misses::total         7752                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    173164995                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    173164995                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    173164995                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    173164995                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           22                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     53660298                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     53660320                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           22                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     53660298                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     53660320                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.090909                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000144                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.090909                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000144                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 22343.870323                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 22338.105650                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 22343.870323                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 22338.105650                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         6273                       # number of writebacks
system.cpu3.icache.writebacks::total             6273                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          967                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          967                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          967                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          967                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         6783                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         6783                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         6783                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         6783                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    136156374                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    136156374                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    136156374                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    136156374                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000126                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000126                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000126                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000126                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 20073.179124                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 20073.179124                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 20073.179124                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 20073.179124                       # average overall mshr miss latency
system.cpu3.icache.replacements                  6273                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           20                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     53652548                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       53652568                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         7750                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         7752                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    173164995                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    173164995                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     53660298                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     53660320                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 22343.870323                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 22338.105650                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          967                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          967                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         6783                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         6783                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    136156374                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    136156374                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 20073.179124                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 20073.179124                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          321.580836                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           53659353                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             6785                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          7908.526603                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     19742845049010                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     1.145911                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   320.434925                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.002238                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.625849                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.628088                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        429289345                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       429289345                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp           6993                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean         6273                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq            91                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp           91                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq         6993                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        19843                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port          598                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total              20441                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       835712                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port        19136                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total              854848                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                            0                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples          7084                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000282                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.016801                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0                7082     99.97%     99.97% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                   2      0.03%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total            7084                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy         8624034                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy        6776217                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy         295704                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst         5389                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data            2                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total           5391                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst         5389                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data            2                       # number of overall hits
system.cpu3.l2cache.overall_hits::total          5391                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1394                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data          294                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         1693                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1394                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data          294                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         1693                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    111261627                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data     25783857                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    137045484                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    111261627                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data     25783857                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    137045484                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst         6783                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data          296                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total         7084                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst         6783                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data          296                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total         7084                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.205514                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.993243                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.238989                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.205514                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.993243                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.238989                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 79814.653515                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 87700.193878                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 80948.307147                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 79814.653515                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 87700.193878                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 80948.307147                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1394                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data          294                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         1688                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1394                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data          294                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         1688                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    110797425                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data     25685955                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    136483380                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    110797425                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data     25685955                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    136483380                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.205514                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.993243                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.238283                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.205514                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.993243                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.238283                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 79481.653515                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 87367.193878                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 80855.082938                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 79481.653515                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 87367.193878                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 80855.082938                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                    0                       # number of replacements
system.cpu3.l2cache.WritebackClean_hits::.writebacks         6271                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total         6271                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks         6271                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total         6271                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data           90                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total           91                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data      7502823                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total      7502823                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data           90                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total           91                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 83364.700000                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 82448.604396                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data           90                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total           90                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data      7472853                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total      7472853                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.989011                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 83031.700000                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 83031.700000                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst         5389                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data            2                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total         5391                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1394                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data          204                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         1602                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    111261627                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data     18281034                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    129542661                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst         6783                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data          206                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total         6993                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.205514                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.990291                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.229086                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 79814.653515                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 89612.911765                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 80863.084270                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1394                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          204                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         1598                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    110797425                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     18213102                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    129010527                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.205514                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.990291                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.228514                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 79481.653515                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 89279.911765                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 80732.494994                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse         931.347104                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             13355                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            1693                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            7.888364                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    19742845049010                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   692.563859                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   233.783245                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.169083                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.057076                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.227380                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1693                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1690                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.413330                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses          215373                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses         215373                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 19742845059333                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  47466393759                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp                6408                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                364                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               364                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           6408                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port         3386                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port         3386                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port         3386                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port         3386                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                   13544                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       108352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       108352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       108352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       108352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                   433408                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               6772                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     6772    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 6772                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy              2248416                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             1124208                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy             1124208                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy             1124208                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy             1124208                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         1394                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data          294                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1394                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data          294                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst         1394                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data          294                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1394                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data          294                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              6772                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         1394                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data          294                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1394                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data          294                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst         1394                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data          294                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1394                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data          294                       # number of overall misses
system.l3cache.overall_misses::total             6772                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    104703858                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data     27698607                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    104498397                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data     27106533                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    104208354                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data     25557084                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    105226335                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data     24509799                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    523508967                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    104703858                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data     27698607                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    104498397                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data     27106533                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    104208354                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data     25557084                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    105226335                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data     24509799                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    523508967                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         1394                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data          294                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         1394                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data          294                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst         1394                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data          294                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1394                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data          294                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            6772                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         1394                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data          294                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         1394                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data          294                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst         1394                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data          294                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1394                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data          294                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           6772                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 75110.371593                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 94212.948980                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 74962.982066                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 92199.091837                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 74754.916786                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 86928.857143                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 75485.175753                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 83366.663265                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 77304.927200                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 75110.371593                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 94212.948980                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 74962.982066                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 92199.091837                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 74754.916786                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 86928.857143                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 75485.175753                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 83366.663265                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 77304.927200                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         1394                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data          294                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1394                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data          294                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst         1394                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data          294                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1394                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data          294                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         6752                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         1394                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data          294                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1394                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data          294                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst         1394                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data          294                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1394                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data          294                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         6752                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     95419818                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data     25740567                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     95214357                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data     25148493                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     94924314                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data     23599044                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     95942295                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data     22551759                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    478540647                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     95419818                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data     25740567                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     95214357                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data     25148493                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     94924314                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data     23599044                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     95942295                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data     22551759                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    478540647                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.997047                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.997047                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 68450.371593                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 87552.948980                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 68302.982066                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 85539.091837                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 68094.916786                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 80268.857143                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 68825.175753                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 76706.663265                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 70873.910989                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 68450.371593                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 87552.948980                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 68302.982066                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 85539.091837                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 68094.916786                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 80268.857143                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 68825.175753                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 76706.663265                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 70873.910989                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data           90                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data           90                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data           90                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data           90                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            364                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data      8420904                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data      8301024                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data      7904088                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data      7112880                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     31738896                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data           90                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data           90                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data           90                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data           90                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          364                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 93565.600000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 92233.600000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 87823.200000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data        79032                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 87194.769231                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data           90                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data           90                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data           90                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data           90                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          360                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      7821504                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      7701624                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data      7304688                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data      6513480                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     29341296                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.989011                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 86905.600000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 85573.600000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 81163.200000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data        72372                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 81503.600000                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         1394                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data          204                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1394                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data          204                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst         1394                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data          204                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1394                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data          204                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         6408                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    104703858                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data     19277703                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    104498397                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data     18805509                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    104208354                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data     17652996                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    105226335                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data     17396919                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    491770071                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         1394                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data          204                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         1394                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data          204                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst         1394                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data          204                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1394                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data          204                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         6408                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 75110.371593                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 94498.544118                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 74962.982066                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 92183.867647                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 74754.916786                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 86534.294118                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 75485.175753                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 85279.014706                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 76743.144663                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1394                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          204                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1394                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          204                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1394                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data          204                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1394                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          204                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         6392                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     95419818                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     17919063                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     95214357                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     17446869                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     94924314                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data     16294356                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     95942295                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     16038279                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    449199351                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.997503                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 68450.371593                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 87838.544118                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 68302.982066                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 85523.867647                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 68094.916786                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 79874.294118                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 68825.175753                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 78619.014706                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 70275.242647                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.l3cache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.tag_accesses               108352                       # Number of tag accesses
system.l3cache.tags.data_accesses              108352                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      1394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples       294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000792342                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               25203                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6752                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6752                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6752                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  432128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      9.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   39255154551                       # Total gap between requests
system.mem_ctrls.avgGap                    5813855.83                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        89216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data        18816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        89216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data        18816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        89216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data        18816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        89216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data        18816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1879560.946305985097                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 396406.684515035595                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1879560.946305985097                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 396406.684515035595                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 1879560.946305985097                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 396406.684515035595                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 1879560.946305985097                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 396406.684515035595                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         1394                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data          294                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1394                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data          294                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst         1394                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data          294                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1394                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data          294                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     43181602                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data     14718205                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     42977052                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data     14125734                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     42686237                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data     12578632                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     43705654                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data     11527898                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     30976.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     50061.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     30830.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     48046.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     30621.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     42784.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     31352.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     39210.54                       # Per-requestor read average memory access latency
system.mem_ctrls.rh_rrs_num_accesses              900                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                 55                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        5                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                     50                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           28                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            2                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        89216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data        18816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        89216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data        18816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        89216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data        18816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        89216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data        18816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        433408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        89216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        89216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        89216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        89216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       357376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         1394                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data          294                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1394                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data          294                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst         1394                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data          294                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1394                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data          294                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6772                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         2697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         4045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         2697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         2697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1879561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data       396407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1879561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data       396407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst      1879561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data       396407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      1879561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data       396407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          9130837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         2697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         2697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         2697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1879561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1879561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst      1879561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      1879561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      7529030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         2697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         4045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         2697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         2697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1879561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data       396407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1879561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data       396407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst      1879561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data       396407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      1879561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data       396407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         9130837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6752                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           88                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          119                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          129                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          343                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          245                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          215                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          233                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          287                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16          245                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17          289                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18          299                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19          405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20          292                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21          281                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22          271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23          259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24          227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25          189                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26          127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27           65                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28           63                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30          102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               107395030                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              22497664                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          225501014                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15905.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33397.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5766                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.40                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          986                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   438.263692                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   270.723255                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   376.051367                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          231     23.43%     23.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          207     20.99%     44.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          110     11.16%     55.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           67      6.80%     62.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           55      5.58%     67.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           36      3.65%     71.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           39      3.96%     75.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           34      3.45%     79.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          207     20.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          986                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                432128                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                9.103871                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.05                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    3075089.472000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    4088292.028800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   28401051.033600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 16922387716.243534                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 3673620611.741469                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 28163346953.281662                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  48794919713.801994                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1027.988539                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  42976709026                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4275250000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    214434733                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6408                       # Transaction distribution
system.membus.trans_dist::ReadExReq               364                       # Transaction distribution
system.membus.trans_dist::ReadExResp              364                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           6408                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port        13544                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total        13544                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  13544                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port       433408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total       433408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  433408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6772                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6772    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6772                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy             2248416                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12324081                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       62407993                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     55379789                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      2493511                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     35672508                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       35582051                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.746424                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         116751                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups        19919                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits        16764                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses         3155                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           79                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    154803383                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      2481573                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    121599153                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.023840                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.228917                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     24255554     19.95%     19.95% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     18586015     15.28%     35.23% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      7137424      5.87%     41.10% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     12687772     10.43%     51.54% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3828502      3.15%     54.68% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      7037458      5.79%     60.47% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      5889503      4.84%     65.31% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      4882309      4.02%     69.33% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     37294616     30.67%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    121599153                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249998871                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     489295586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          144800673                       # Number of memory references committed
system.switch_cpus0.commit.loads            101176211                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          42318614                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating             12358                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          486635194                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        81395                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      1018820      0.21%      0.21% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    339907323     69.47%     69.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      3544690      0.72%     70.40% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv        24080      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead    101170047     20.68%     91.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     43618268      8.91%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead         6164      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite         6194      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    489295586                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     37294616                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        10674832                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     28588395                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         90617630                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      9935357                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       2516744                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     33873856                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        12223                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     686926099                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts        53307                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses          126962636                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           47231240                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                   29                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      2319198                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             369061908                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           62407993                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     35715566                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            137485086                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        5057364                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         53660227                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes         2849                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    142332966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     5.073151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.137899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        22004015     15.46%     15.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1        10286216      7.23%     22.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         4711798      3.31%     26.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3        12622159      8.87%     34.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         6487323      4.56%     39.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         8877828      6.24%     45.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         7505694      5.27%     50.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         9575731      6.73%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        60262202     42.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    142332966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.437823                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.589150                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           53660227                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   32                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           14340584                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       37817350                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         4124                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        41513                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      11964300                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  47466404415                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       2516744                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        15404097                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       18202094                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         95554196                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     10655827                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     671108226                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13921                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1420337                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       7509730                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         36310                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    847434972                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1630594956                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups      1001212414                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups             6530                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    613587493                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       233847344                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         33640111                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               728403506                       # The number of ROB reads
system.switch_cpus0.rob.writes             1308977030                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249998871                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          489295586                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       62408039                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     55379754                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      2493507                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     35672524                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       35582086                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.746477                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         116749                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups        19970                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits        16730                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         3240                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           77                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    154803619                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      2481573                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    121599047                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.023845                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.228918                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     24255788     19.95%     19.95% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     18585617     15.28%     35.23% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      7137529      5.87%     41.10% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     12687618     10.43%     51.54% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3828205      3.15%     54.68% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      7037731      5.79%     60.47% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      5889336      4.84%     65.31% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      4883053      4.02%     69.33% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     37294170     30.67%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    121599047                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249998962                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     489295751                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          144800738                       # Number of memory references committed
system.switch_cpus1.commit.loads            101176249                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          42318623                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating             12358                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          486635359                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        81395                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass      1018820      0.21%      0.21% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    339907420     69.47%     69.68% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      3544693      0.72%     70.40% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv        24080      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead    101170085     20.68%     91.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     43618295      8.91%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead         6164      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite         6194      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    489295751                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     37294170                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        10674428                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     28588626                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         90617734                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      9935329                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       2516750                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     33873934                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred        12219                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     686926513                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts        53309                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses          126962799                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           47231310                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                   29                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      2318650                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             369062149                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           62408039                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     35715565                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            137485541                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        5057368                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         53660250                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes         2845                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    142332875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     5.073158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.137896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        22003828     15.46%     15.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1        10286246      7.23%     22.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         4711794      3.31%     26.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3        12622153      8.87%     34.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         6487303      4.56%     39.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         8877836      6.24%     45.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         7505719      5.27%     50.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         9575766      6.73%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        60262230     42.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    142332875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.437823                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.589152                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           53660250                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   32                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           14340969                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       37817505                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         4128                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        41497                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      11964399                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  47466404415                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       2516750                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        15403689                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       18202088                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         95554274                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     10656066                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     671108598                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        13920                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1420321                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       7509823                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         36472                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    847435344                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1630595369                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups      1001213034                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups             6530                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    613587670                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       233847578                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         33639874                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               728404247                       # The number of ROB reads
system.switch_cpus1.rob.writes             1308977805                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249998962                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          489295751                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       62408171                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     55379177                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      2493530                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     35672510                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       35582185                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.746794                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         116758                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups        20424                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits        16509                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses         3915                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           77                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    154801169                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      2481598                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    121598156                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.023867                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.228937                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     24255159     19.95%     19.95% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     18586534     15.29%     35.23% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      7137182      5.87%     41.10% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     12687150     10.43%     51.54% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      3827731      3.15%     54.68% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      7037428      5.79%     60.47% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      5889648      4.84%     65.31% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      4882145      4.01%     69.33% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     37295179     30.67%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    121598156                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249998389                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     489294747                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          144800411                       # Number of memory references committed
system.switch_cpus2.commit.loads            101176059                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          42318543                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating             12358                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          486634356                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        81394                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass      1018819      0.21%      0.21% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    339906760     69.47%     69.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      3544677      0.72%     70.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv        24080      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead    101169895     20.68%     91.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     43618158      8.91%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead         6164      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite         6194      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    489294747                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     37295179                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        10673502                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     28588680                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         90617512                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      9935211                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       2516764                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     33873970                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred        12217                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     686922577                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts        53285                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses          126961548                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           47231007                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                   29                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      2317731                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             369058321                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           62408171                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     35715452                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            137485250                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        5057392                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         53659579                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes         2846                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    142331677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     5.073167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.137890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        22003111     15.46%     15.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1        10286674      7.23%     22.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         4711689      3.31%     26.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3        12621904      8.87%     34.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         6487475      4.56%     39.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         8877761      6.24%     45.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         7505382      5.27%     50.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         9575822      6.73%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        60261859     42.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    142331677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.437824                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.589125                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           53659579                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   32                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           14340750                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       37816993                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         4128                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        41488                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      11963855                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  47466404415                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       2516764                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        15402553                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       18202786                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         95554122                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     10655444                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     671105464                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        13909                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1420731                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       7509803                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         35734                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    847431079                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1630583382                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups      1001205423                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups             6530                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    613586536                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       233844519                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         33639305                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               728398893                       # The number of ROB reads
system.switch_cpus2.rob.writes             1308970558                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249998389                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          489294747                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       62408250                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     55379958                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      2493514                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     35672620                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       35582178                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.746467                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         116752                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups        19976                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        16729                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         3247                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           78                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    154803895                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      2481580                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    121595087                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.023993                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.228883                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     24251094     19.94%     19.94% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     18586019     15.29%     35.23% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      7137437      5.87%     41.10% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     12687851     10.43%     51.53% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3828540      3.15%     54.68% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      7037489      5.79%     60.47% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      5889573      4.84%     65.31% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      4882346      4.02%     69.33% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     37294738     30.67%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    121595087                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     489297815                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          144801484                       # Number of memory references committed
system.switch_cpus3.commit.loads            101176795                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          42318774                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating             12358                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          486637419                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        81395                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass      1018823      0.21%      0.21% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    339908720     69.47%     69.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      3544708      0.72%     70.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv        24080      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead    101170631     20.68%     91.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     43618495      8.91%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead         6164      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite         6194      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    489297815                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     37294738                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        10672330                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     28586551                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         90617882                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      9935441                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       2516738                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     33874012                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred        12219                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     686928604                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts        53309                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          126963393                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           47231509                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                   29                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      2316266                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             369063241                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           62408250                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     35715659                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            137484012                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        5057344                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         53660298                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes         2848                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    142328950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     5.073313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.137820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        21999601     15.46%     15.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1        10286277      7.23%     22.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4711795      3.31%     25.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        12622144      8.87%     34.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6487331      4.56%     39.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         8877842      6.24%     45.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         7505685      5.27%     50.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         9575836      6.73%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        60262439     42.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    142328950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.437824                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.589159                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           53660298                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   32                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311453092                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           14340732                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       37817485                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         4126                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        41481                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      11964346                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  47466404415                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       2516738                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        15401630                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       18202096                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         95554517                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     10653961                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     671110789                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        13920                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1420355                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       7509943                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         34223                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    847438153                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1630601049                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1001216014                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups             6530                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    613590271                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       233847778                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         33640551                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               728402059                       # The number of ROB reads
system.switch_cpus3.rob.writes             1308982522                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          489297815                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
