Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Jan  4 21:09:16 2025
| Host         : vivobook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lan_timing_summary_routed.rpt -pb lan_timing_summary_routed.pb -rpx lan_timing_summary_routed.rpx -warn_on_violation
| Design       : lan
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-10  Warning           Missing property on synchronizer                1           
TIMING-15  Warning           Large hold violation                            5           
XDCH-2     Warning           Same min and max delay values on IO port        5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.219        0.000                      0                 7723       -5.249      -26.013                      5                 7723        3.500        0.000                       0                  2719  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk               {0.000 10.000}       20.000          50.000          
  CLKFBIN         {0.000 10.000}       20.000          50.000          
  clk_012         {0.000 40.000}       80.000          12.500          
  rgmii_txc_OBUF  {0.000 20.000}       40.000          25.000          
clk_fpga_0        {0.000 10.000}       20.000          50.000          
rgmii_rxc         {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                 7.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                          18.751        0.000                       0                     2  
  clk_012              75.537        0.000                      0                  632        0.105        0.000                      0                  632       38.870        0.000                       0                   250  
  rgmii_txc_OBUF                                                                                                                                                   38.408        0.000                       0                     2  
clk_fpga_0             12.014        0.000                      0                 6777        0.060        0.000                      0                 6777        8.870        0.000                       0                  2312  
rgmii_rxc               2.096        0.000                      0                  312       -5.249      -26.013                      5                  312        3.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_012            15.754        0.000                      0                    1        1.140        0.000                      0                    1  
rgmii_rxc     clk_fpga_0          0.219        0.000                      0                    1        0.337        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)        clk_fpga_0    clk_012       
(none)                      clk_fpga_0    
(none)        clk_012       clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    
(none)        rgmii_rxc     clk_fpga_0    
(none)        clk_fpga_0    rgmii_rxc     


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)          CLKFBIN                         
(none)          clk_012                         
(none)          rgmii_txc_OBUF                  
(none)                          clk_012         
(none)                          clk_fpga_0      
(none)                          rgmii_rxc       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mmcme2_base_inst1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_012
  To Clock:  clk_012

Setup :            0  Failing Endpoints,  Worst Slack       75.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.537ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.326ns (31.774%)  route 2.847ns (68.226%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns = ( 85.153 - 80.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.366     5.627    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.348     5.975 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/Q
                         net (fo=8, routed)           1.123     7.098    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[4]
    SLICE_X53Y83         LUT6 (Prop_lut6_I1_O)        0.242     7.340 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.340    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     7.815 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.742     8.556    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X54Y85         LUT3 (Prop_lut3_I0_O)        0.261     8.817 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          0.983     9.800    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg0
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.218    85.153    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                         clock pessimism              0.451    85.604    
                         clock uncertainty           -0.099    85.505    
    SLICE_X53Y82         FDRE (Setup_fdre_C_CE)      -0.168    85.337    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         85.337    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                 75.537    

Slack (MET) :             75.537ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.326ns (31.774%)  route 2.847ns (68.226%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns = ( 85.153 - 80.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.366     5.627    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.348     5.975 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/Q
                         net (fo=8, routed)           1.123     7.098    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[4]
    SLICE_X53Y83         LUT6 (Prop_lut6_I1_O)        0.242     7.340 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.340    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     7.815 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.742     8.556    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X54Y85         LUT3 (Prop_lut3_I0_O)        0.261     8.817 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          0.983     9.800    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg0
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.218    85.153    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                         clock pessimism              0.451    85.604    
                         clock uncertainty           -0.099    85.505    
    SLICE_X53Y82         FDRE (Setup_fdre_C_CE)      -0.168    85.337    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         85.337    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                 75.537    

Slack (MET) :             75.537ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.326ns (31.774%)  route 2.847ns (68.226%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns = ( 85.153 - 80.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.366     5.627    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.348     5.975 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/Q
                         net (fo=8, routed)           1.123     7.098    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[4]
    SLICE_X53Y83         LUT6 (Prop_lut6_I1_O)        0.242     7.340 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.340    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     7.815 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.742     8.556    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X54Y85         LUT3 (Prop_lut3_I0_O)        0.261     8.817 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          0.983     9.800    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg0
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.218    85.153    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C
                         clock pessimism              0.451    85.604    
                         clock uncertainty           -0.099    85.505    
    SLICE_X53Y82         FDRE (Setup_fdre_C_CE)      -0.168    85.337    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         85.337    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                 75.537    

Slack (MET) :             75.537ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.326ns (31.774%)  route 2.847ns (68.226%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns = ( 85.153 - 80.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.366     5.627    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.348     5.975 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/Q
                         net (fo=8, routed)           1.123     7.098    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[4]
    SLICE_X53Y83         LUT6 (Prop_lut6_I1_O)        0.242     7.340 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.340    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     7.815 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.742     8.556    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X54Y85         LUT3 (Prop_lut3_I0_O)        0.261     8.817 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          0.983     9.800    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg0
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.218    85.153    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[2]/C
                         clock pessimism              0.451    85.604    
                         clock uncertainty           -0.099    85.505    
    SLICE_X53Y82         FDRE (Setup_fdre_C_CE)      -0.168    85.337    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         85.337    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                 75.537    

Slack (MET) :             75.537ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.326ns (31.774%)  route 2.847ns (68.226%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns = ( 85.153 - 80.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.366     5.627    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.348     5.975 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/Q
                         net (fo=8, routed)           1.123     7.098    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[4]
    SLICE_X53Y83         LUT6 (Prop_lut6_I1_O)        0.242     7.340 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.340    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     7.815 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.742     8.556    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X54Y85         LUT3 (Prop_lut3_I0_O)        0.261     8.817 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          0.983     9.800    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg0
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.218    85.153    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[3]/C
                         clock pessimism              0.451    85.604    
                         clock uncertainty           -0.099    85.505    
    SLICE_X53Y82         FDRE (Setup_fdre_C_CE)      -0.168    85.337    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         85.337    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                 75.537    

Slack (MET) :             75.537ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.326ns (31.774%)  route 2.847ns (68.226%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns = ( 85.153 - 80.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.366     5.627    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.348     5.975 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/Q
                         net (fo=8, routed)           1.123     7.098    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[4]
    SLICE_X53Y83         LUT6 (Prop_lut6_I1_O)        0.242     7.340 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.340    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     7.815 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.742     8.556    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X54Y85         LUT3 (Prop_lut3_I0_O)        0.261     8.817 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          0.983     9.800    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg0
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.218    85.153    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[7]/C
                         clock pessimism              0.451    85.604    
                         clock uncertainty           -0.099    85.505    
    SLICE_X53Y82         FDRE (Setup_fdre_C_CE)      -0.168    85.337    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         85.337    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                 75.537    

Slack (MET) :             75.680ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.326ns (32.899%)  route 2.705ns (67.101%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns = ( 85.153 - 80.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.366     5.627    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.348     5.975 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/Q
                         net (fo=8, routed)           1.123     7.098    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[4]
    SLICE_X53Y83         LUT6 (Prop_lut6_I1_O)        0.242     7.340 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.340    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     7.815 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.742     8.556    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X54Y85         LUT3 (Prop_lut3_I0_O)        0.261     8.817 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          0.840     9.658    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg0
    SLICE_X52Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.218    85.153    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                         clock pessimism              0.451    85.604    
                         clock uncertainty           -0.099    85.505    
    SLICE_X52Y82         FDRE (Setup_fdre_C_CE)      -0.168    85.337    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         85.337    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                 75.680    

Slack (MET) :             75.680ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.326ns (32.899%)  route 2.705ns (67.101%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns = ( 85.153 - 80.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.366     5.627    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.348     5.975 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/Q
                         net (fo=8, routed)           1.123     7.098    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[4]
    SLICE_X53Y83         LUT6 (Prop_lut6_I1_O)        0.242     7.340 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.340    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     7.815 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.742     8.556    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X54Y85         LUT3 (Prop_lut3_I0_O)        0.261     8.817 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          0.840     9.658    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg0
    SLICE_X52Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.218    85.153    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                         clock pessimism              0.451    85.604    
                         clock uncertainty           -0.099    85.505    
    SLICE_X52Y82         FDRE (Setup_fdre_C_CE)      -0.168    85.337    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         85.337    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                 75.680    

Slack (MET) :             75.680ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.326ns (32.899%)  route 2.705ns (67.101%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns = ( 85.153 - 80.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.366     5.627    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.348     5.975 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/Q
                         net (fo=8, routed)           1.123     7.098    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[4]
    SLICE_X53Y83         LUT6 (Prop_lut6_I1_O)        0.242     7.340 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.340    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     7.815 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.742     8.556    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X54Y85         LUT3 (Prop_lut3_I0_O)        0.261     8.817 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          0.840     9.658    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg0
    SLICE_X52Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.218    85.153    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                         clock pessimism              0.451    85.604    
                         clock uncertainty           -0.099    85.505    
    SLICE_X52Y82         FDRE (Setup_fdre_C_CE)      -0.168    85.337    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         85.337    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                 75.680    

Slack (MET) :             75.680ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.326ns (32.899%)  route 2.705ns (67.101%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns = ( 85.153 - 80.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.366     5.627    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.348     5.975 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/Q
                         net (fo=8, routed)           1.123     7.098    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[4]
    SLICE_X53Y83         LUT6 (Prop_lut6_I1_O)        0.242     7.340 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.340    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     7.815 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.742     8.556    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X54Y85         LUT3 (Prop_lut3_I0_O)        0.261     8.817 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          0.840     9.658    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg0
    SLICE_X52Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.218    85.153    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                         clock pessimism              0.451    85.604    
                         clock uncertainty           -0.099    85.505    
    SLICE_X52Y82         FDRE (Setup_fdre_C_CE)      -0.168    85.337    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         85.337    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                 75.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.776%)  route 0.289ns (67.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.571     1.845    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X57Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.986 r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/Q
                         net (fo=57, routed)          0.289     2.275    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/ADDRD0
    SLICE_X58Y83         RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.840     2.395    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/WCLK
    SLICE_X58Y83         RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -0.535     1.860    
    SLICE_X58Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.170    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.776%)  route 0.289ns (67.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.571     1.845    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X57Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.986 r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/Q
                         net (fo=57, routed)          0.289     2.275    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/ADDRD0
    SLICE_X58Y83         RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.840     2.395    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/WCLK
    SLICE_X58Y83         RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMA_D1/CLK
                         clock pessimism             -0.535     1.860    
    SLICE_X58Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.170    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.776%)  route 0.289ns (67.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.571     1.845    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X57Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.986 r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/Q
                         net (fo=57, routed)          0.289     2.275    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/ADDRD0
    SLICE_X58Y83         RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.840     2.395    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/WCLK
    SLICE_X58Y83         RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMB/CLK
                         clock pessimism             -0.535     1.860    
    SLICE_X58Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.170    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.776%)  route 0.289ns (67.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.571     1.845    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X57Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.986 r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/Q
                         net (fo=57, routed)          0.289     2.275    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/ADDRD0
    SLICE_X58Y83         RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.840     2.395    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/WCLK
    SLICE_X58Y83         RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMB_D1/CLK
                         clock pessimism             -0.535     1.860    
    SLICE_X58Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.170    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.776%)  route 0.289ns (67.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.571     1.845    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X57Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.986 r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/Q
                         net (fo=57, routed)          0.289     2.275    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/ADDRD0
    SLICE_X58Y83         RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.840     2.395    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/WCLK
    SLICE_X58Y83         RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMC/CLK
                         clock pessimism             -0.535     1.860    
    SLICE_X58Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.170    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.776%)  route 0.289ns (67.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.571     1.845    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X57Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.986 r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/Q
                         net (fo=57, routed)          0.289     2.275    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/ADDRD0
    SLICE_X58Y83         RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.840     2.395    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/WCLK
    SLICE_X58Y83         RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMC_D1/CLK
                         clock pessimism             -0.535     1.860    
    SLICE_X58Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.170    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.776%)  route 0.289ns (67.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.571     1.845    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X57Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.986 r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/Q
                         net (fo=57, routed)          0.289     2.275    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/ADDRD0
    SLICE_X58Y83         RAMS32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.840     2.395    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/WCLK
    SLICE_X58Y83         RAMS32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMD/CLK
                         clock pessimism             -0.535     1.860    
    SLICE_X58Y83         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.170    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.776%)  route 0.289ns (67.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.571     1.845    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X57Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.986 r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/Q
                         net (fo=57, routed)          0.289     2.275    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/ADDRD0
    SLICE_X58Y83         RAMS32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.840     2.395    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/WCLK
    SLICE_X58Y83         RAMS32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMD_D1/CLK
                         clock pessimism             -0.535     1.860    
    SLICE_X58Y83         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.170    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.566%)  route 0.320ns (69.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.571     1.845    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X57Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.986 r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/Q
                         net (fo=57, routed)          0.320     2.306    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/ADDRD0
    SLICE_X54Y83         RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.838     2.393    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/WCLK
    SLICE_X54Y83         RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMA/CLK
                         clock pessimism             -0.515     1.878    
    SLICE_X54Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.188    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.566%)  route 0.320ns (69.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.571     1.845    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X57Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.986 r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/Q
                         net (fo=57, routed)          0.320     2.306    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/ADDRD0
    SLICE_X54Y83         RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.838     2.393    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/WCLK
    SLICE_X54Y83         RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMA_D1/CLK
                         clock pessimism             -0.515     1.878    
    SLICE_X54Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.188    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_012
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { mmcme2_base_inst1/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         80.000      77.830     RAMB36_X3Y16     i_axis_async_fifo_adapter_tx/fifo_inst/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         80.000      78.408     BUFGCTRL_X0Y17   clk_012_BUFG_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         80.000      78.526     OLOGIC_X1Y104    i_rgmii_tx_ddr/ODDR_0/C
Min Period        n/a     ODDR/C              n/a            1.474         80.000      78.526     OLOGIC_X1Y105    i_rgmii_tx_ddr/ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         80.000      78.526     OLOGIC_X1Y103    i_rgmii_tx_ddr/ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         80.000      78.526     OLOGIC_X1Y108    i_rgmii_tx_ddr/ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         80.000      78.526     OLOGIC_X1Y107    i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X60Y83     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X60Y83     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKOUT4
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X58Y82     i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X58Y82     i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X58Y82     i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X58Y82     i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X58Y82     i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X58Y82     i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X58Y82     i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X58Y82     i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X58Y82     i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X58Y82     i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X58Y82     i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X58Y82     i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X58Y82     i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X58Y82     i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X58Y82     i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X58Y82     i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X58Y82     i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X58Y82     i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X58Y82     i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X58Y82     i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_txc_OBUF
  To Clock:  rgmii_txc_OBUF

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_txc_OBUF
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcme2_base_inst1/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y19   rgmii_txc_OBUF_BUFG_inst/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.014ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.488ns  (logic 1.827ns (24.400%)  route 5.661ns (75.600%))
  Logic Levels:           8  (LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.391     2.470    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y99         FDRE                                         r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.433     2.903 r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/Q
                         net (fo=4, routed)           1.250     4.153    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[7]
    SLICE_X33Y100        LUT4 (Prop_lut4_I0_O)        0.119     4.272 f  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/PENABLE_i_i_10/O
                         net (fo=3, routed)           0.686     4.957    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[23]
    SLICE_X34Y102        LUT5 (Prop_lut5_I1_O)        0.288     5.245 f  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/GEN_4_SELECT_SLAVE.M_APB_PSEL_i[3]_i_11/O
                         net (fo=5, routed)           0.493     5.738    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[27]
    SLICE_X38Y103        LUT4 (Prop_lut4_I3_O)        0.284     6.022 r  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/BRESP_1_i_i_20/O
                         net (fo=1, routed)           0.223     6.245    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_5_1
    SLICE_X38Y103        LUT6 (Prop_lut6_I1_O)        0.283     6.528 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_15/O
                         net (fo=1, routed)           0.541     7.069    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PSEL_DECODER_MODULE/GEN_4_ADDR_RANGES.RANGE1_SELECT/CS
    SLICE_X39Y103        LUT4 (Prop_lut4_I0_O)        0.105     7.174 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_5/O
                         net (fo=13, routed)          0.580     7.754    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_awaddr_18_sn_1
    SLICE_X34Y100        LUT6 (Prop_lut6_I1_O)        0.105     7.859 f  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_5/O
                         net (fo=1, routed)           0.623     8.482    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_5_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.105     8.587 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_3/O
                         net (fo=4, routed)           0.572     9.159    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_onehot_apb_wr_rd_cs_reg[2]
    SLICE_X39Y99         LUT6 (Prop_lut6_I5_O)        0.105     9.264 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_1/O
                         net (fo=32, routed)          0.694     9.958    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[31]_0[0]
    SLICE_X42Y95         FDRE                                         r  bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.235    22.218    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X42Y95         FDRE                                         r  bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[13]/C
                         clock pessimism              0.192    22.410    
                         clock uncertainty           -0.302    22.108    
    SLICE_X42Y95         FDRE (Setup_fdre_C_CE)      -0.136    21.972    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[13]
  -------------------------------------------------------------------
                         required time                         21.972    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                 12.014    

Slack (MET) :             12.014ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.488ns  (logic 1.827ns (24.400%)  route 5.661ns (75.600%))
  Logic Levels:           8  (LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.391     2.470    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y99         FDRE                                         r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.433     2.903 r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/Q
                         net (fo=4, routed)           1.250     4.153    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[7]
    SLICE_X33Y100        LUT4 (Prop_lut4_I0_O)        0.119     4.272 f  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/PENABLE_i_i_10/O
                         net (fo=3, routed)           0.686     4.957    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[23]
    SLICE_X34Y102        LUT5 (Prop_lut5_I1_O)        0.288     5.245 f  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/GEN_4_SELECT_SLAVE.M_APB_PSEL_i[3]_i_11/O
                         net (fo=5, routed)           0.493     5.738    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[27]
    SLICE_X38Y103        LUT4 (Prop_lut4_I3_O)        0.284     6.022 r  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/BRESP_1_i_i_20/O
                         net (fo=1, routed)           0.223     6.245    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_5_1
    SLICE_X38Y103        LUT6 (Prop_lut6_I1_O)        0.283     6.528 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_15/O
                         net (fo=1, routed)           0.541     7.069    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PSEL_DECODER_MODULE/GEN_4_ADDR_RANGES.RANGE1_SELECT/CS
    SLICE_X39Y103        LUT4 (Prop_lut4_I0_O)        0.105     7.174 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_5/O
                         net (fo=13, routed)          0.580     7.754    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_awaddr_18_sn_1
    SLICE_X34Y100        LUT6 (Prop_lut6_I1_O)        0.105     7.859 f  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_5/O
                         net (fo=1, routed)           0.623     8.482    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_5_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.105     8.587 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_3/O
                         net (fo=4, routed)           0.572     9.159    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_onehot_apb_wr_rd_cs_reg[2]
    SLICE_X39Y99         LUT6 (Prop_lut6_I5_O)        0.105     9.264 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_1/O
                         net (fo=32, routed)          0.694     9.958    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[31]_0[0]
    SLICE_X42Y95         FDRE                                         r  bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.235    22.218    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X42Y95         FDRE                                         r  bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[17]/C
                         clock pessimism              0.192    22.410    
                         clock uncertainty           -0.302    22.108    
    SLICE_X42Y95         FDRE (Setup_fdre_C_CE)      -0.136    21.972    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[17]
  -------------------------------------------------------------------
                         required time                         21.972    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                 12.014    

Slack (MET) :             12.014ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.488ns  (logic 1.827ns (24.400%)  route 5.661ns (75.600%))
  Logic Levels:           8  (LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.391     2.470    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y99         FDRE                                         r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.433     2.903 r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/Q
                         net (fo=4, routed)           1.250     4.153    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[7]
    SLICE_X33Y100        LUT4 (Prop_lut4_I0_O)        0.119     4.272 f  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/PENABLE_i_i_10/O
                         net (fo=3, routed)           0.686     4.957    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[23]
    SLICE_X34Y102        LUT5 (Prop_lut5_I1_O)        0.288     5.245 f  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/GEN_4_SELECT_SLAVE.M_APB_PSEL_i[3]_i_11/O
                         net (fo=5, routed)           0.493     5.738    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[27]
    SLICE_X38Y103        LUT4 (Prop_lut4_I3_O)        0.284     6.022 r  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/BRESP_1_i_i_20/O
                         net (fo=1, routed)           0.223     6.245    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_5_1
    SLICE_X38Y103        LUT6 (Prop_lut6_I1_O)        0.283     6.528 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_15/O
                         net (fo=1, routed)           0.541     7.069    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PSEL_DECODER_MODULE/GEN_4_ADDR_RANGES.RANGE1_SELECT/CS
    SLICE_X39Y103        LUT4 (Prop_lut4_I0_O)        0.105     7.174 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_5/O
                         net (fo=13, routed)          0.580     7.754    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_awaddr_18_sn_1
    SLICE_X34Y100        LUT6 (Prop_lut6_I1_O)        0.105     7.859 f  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_5/O
                         net (fo=1, routed)           0.623     8.482    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_5_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.105     8.587 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_3/O
                         net (fo=4, routed)           0.572     9.159    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_onehot_apb_wr_rd_cs_reg[2]
    SLICE_X39Y99         LUT6 (Prop_lut6_I5_O)        0.105     9.264 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_1/O
                         net (fo=32, routed)          0.694     9.958    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[31]_0[0]
    SLICE_X42Y95         FDRE                                         r  bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.235    22.218    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X42Y95         FDRE                                         r  bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[19]/C
                         clock pessimism              0.192    22.410    
                         clock uncertainty           -0.302    22.108    
    SLICE_X42Y95         FDRE (Setup_fdre_C_CE)      -0.136    21.972    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[19]
  -------------------------------------------------------------------
                         required time                         21.972    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                 12.014    

Slack (MET) :             12.014ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.488ns  (logic 1.827ns (24.400%)  route 5.661ns (75.600%))
  Logic Levels:           8  (LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.391     2.470    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y99         FDRE                                         r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.433     2.903 r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/Q
                         net (fo=4, routed)           1.250     4.153    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[7]
    SLICE_X33Y100        LUT4 (Prop_lut4_I0_O)        0.119     4.272 f  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/PENABLE_i_i_10/O
                         net (fo=3, routed)           0.686     4.957    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[23]
    SLICE_X34Y102        LUT5 (Prop_lut5_I1_O)        0.288     5.245 f  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/GEN_4_SELECT_SLAVE.M_APB_PSEL_i[3]_i_11/O
                         net (fo=5, routed)           0.493     5.738    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[27]
    SLICE_X38Y103        LUT4 (Prop_lut4_I3_O)        0.284     6.022 r  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/BRESP_1_i_i_20/O
                         net (fo=1, routed)           0.223     6.245    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_5_1
    SLICE_X38Y103        LUT6 (Prop_lut6_I1_O)        0.283     6.528 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_15/O
                         net (fo=1, routed)           0.541     7.069    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PSEL_DECODER_MODULE/GEN_4_ADDR_RANGES.RANGE1_SELECT/CS
    SLICE_X39Y103        LUT4 (Prop_lut4_I0_O)        0.105     7.174 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_5/O
                         net (fo=13, routed)          0.580     7.754    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_awaddr_18_sn_1
    SLICE_X34Y100        LUT6 (Prop_lut6_I1_O)        0.105     7.859 f  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_5/O
                         net (fo=1, routed)           0.623     8.482    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_5_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.105     8.587 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_3/O
                         net (fo=4, routed)           0.572     9.159    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_onehot_apb_wr_rd_cs_reg[2]
    SLICE_X39Y99         LUT6 (Prop_lut6_I5_O)        0.105     9.264 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_1/O
                         net (fo=32, routed)          0.694     9.958    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[31]_0[0]
    SLICE_X42Y95         FDRE                                         r  bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.235    22.218    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X42Y95         FDRE                                         r  bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[5]/C
                         clock pessimism              0.192    22.410    
                         clock uncertainty           -0.302    22.108    
    SLICE_X42Y95         FDRE (Setup_fdre_C_CE)      -0.136    21.972    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[5]
  -------------------------------------------------------------------
                         required time                         21.972    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                 12.014    

Slack (MET) :             12.023ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 1.827ns (24.432%)  route 5.651ns (75.568%))
  Logic Levels:           8  (LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 22.217 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.391     2.470    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y99         FDRE                                         r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.433     2.903 r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/Q
                         net (fo=4, routed)           1.250     4.153    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[7]
    SLICE_X33Y100        LUT4 (Prop_lut4_I0_O)        0.119     4.272 f  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/PENABLE_i_i_10/O
                         net (fo=3, routed)           0.686     4.957    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[23]
    SLICE_X34Y102        LUT5 (Prop_lut5_I1_O)        0.288     5.245 f  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/GEN_4_SELECT_SLAVE.M_APB_PSEL_i[3]_i_11/O
                         net (fo=5, routed)           0.493     5.738    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[27]
    SLICE_X38Y103        LUT4 (Prop_lut4_I3_O)        0.284     6.022 r  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/BRESP_1_i_i_20/O
                         net (fo=1, routed)           0.223     6.245    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_5_1
    SLICE_X38Y103        LUT6 (Prop_lut6_I1_O)        0.283     6.528 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_15/O
                         net (fo=1, routed)           0.541     7.069    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PSEL_DECODER_MODULE/GEN_4_ADDR_RANGES.RANGE1_SELECT/CS
    SLICE_X39Y103        LUT4 (Prop_lut4_I0_O)        0.105     7.174 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_5/O
                         net (fo=13, routed)          0.580     7.754    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_awaddr_18_sn_1
    SLICE_X34Y100        LUT6 (Prop_lut6_I1_O)        0.105     7.859 f  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_5/O
                         net (fo=1, routed)           0.623     8.482    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_5_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.105     8.587 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_3/O
                         net (fo=4, routed)           0.572     9.159    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_onehot_apb_wr_rd_cs_reg[2]
    SLICE_X39Y99         LUT6 (Prop_lut6_I5_O)        0.105     9.264 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_1/O
                         net (fo=32, routed)          0.684     9.948    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[31]_0[0]
    SLICE_X46Y95         FDRE                                         r  bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.234    22.217    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X46Y95         FDRE                                         r  bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[11]/C
                         clock pessimism              0.192    22.409    
                         clock uncertainty           -0.302    22.107    
    SLICE_X46Y95         FDRE (Setup_fdre_C_CE)      -0.136    21.971    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[11]
  -------------------------------------------------------------------
                         required time                         21.971    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                 12.023    

Slack (MET) :             12.023ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 1.827ns (24.432%)  route 5.651ns (75.568%))
  Logic Levels:           8  (LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 22.217 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.391     2.470    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y99         FDRE                                         r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.433     2.903 r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/Q
                         net (fo=4, routed)           1.250     4.153    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[7]
    SLICE_X33Y100        LUT4 (Prop_lut4_I0_O)        0.119     4.272 f  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/PENABLE_i_i_10/O
                         net (fo=3, routed)           0.686     4.957    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[23]
    SLICE_X34Y102        LUT5 (Prop_lut5_I1_O)        0.288     5.245 f  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/GEN_4_SELECT_SLAVE.M_APB_PSEL_i[3]_i_11/O
                         net (fo=5, routed)           0.493     5.738    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[27]
    SLICE_X38Y103        LUT4 (Prop_lut4_I3_O)        0.284     6.022 r  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/BRESP_1_i_i_20/O
                         net (fo=1, routed)           0.223     6.245    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_5_1
    SLICE_X38Y103        LUT6 (Prop_lut6_I1_O)        0.283     6.528 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_15/O
                         net (fo=1, routed)           0.541     7.069    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PSEL_DECODER_MODULE/GEN_4_ADDR_RANGES.RANGE1_SELECT/CS
    SLICE_X39Y103        LUT4 (Prop_lut4_I0_O)        0.105     7.174 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_5/O
                         net (fo=13, routed)          0.580     7.754    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_awaddr_18_sn_1
    SLICE_X34Y100        LUT6 (Prop_lut6_I1_O)        0.105     7.859 f  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_5/O
                         net (fo=1, routed)           0.623     8.482    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_5_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.105     8.587 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_3/O
                         net (fo=4, routed)           0.572     9.159    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_onehot_apb_wr_rd_cs_reg[2]
    SLICE_X39Y99         LUT6 (Prop_lut6_I5_O)        0.105     9.264 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_1/O
                         net (fo=32, routed)          0.684     9.948    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[31]_0[0]
    SLICE_X46Y95         FDRE                                         r  bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.234    22.217    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X46Y95         FDRE                                         r  bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[15]/C
                         clock pessimism              0.192    22.409    
                         clock uncertainty           -0.302    22.107    
    SLICE_X46Y95         FDRE (Setup_fdre_C_CE)      -0.136    21.971    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[15]
  -------------------------------------------------------------------
                         required time                         21.971    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                 12.023    

Slack (MET) :             12.024ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.479ns  (logic 1.827ns (24.427%)  route 5.652ns (75.573%))
  Logic Levels:           8  (LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.391     2.470    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y99         FDRE                                         r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.433     2.903 r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/Q
                         net (fo=4, routed)           1.250     4.153    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[7]
    SLICE_X33Y100        LUT4 (Prop_lut4_I0_O)        0.119     4.272 f  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/PENABLE_i_i_10/O
                         net (fo=3, routed)           0.686     4.957    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[23]
    SLICE_X34Y102        LUT5 (Prop_lut5_I1_O)        0.288     5.245 f  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/GEN_4_SELECT_SLAVE.M_APB_PSEL_i[3]_i_11/O
                         net (fo=5, routed)           0.493     5.738    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[27]
    SLICE_X38Y103        LUT4 (Prop_lut4_I3_O)        0.284     6.022 r  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/BRESP_1_i_i_20/O
                         net (fo=1, routed)           0.223     6.245    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_5_1
    SLICE_X38Y103        LUT6 (Prop_lut6_I1_O)        0.283     6.528 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_15/O
                         net (fo=1, routed)           0.541     7.069    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PSEL_DECODER_MODULE/GEN_4_ADDR_RANGES.RANGE1_SELECT/CS
    SLICE_X39Y103        LUT4 (Prop_lut4_I0_O)        0.105     7.174 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_5/O
                         net (fo=13, routed)          0.580     7.754    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_awaddr_18_sn_1
    SLICE_X34Y100        LUT6 (Prop_lut6_I1_O)        0.105     7.859 f  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_5/O
                         net (fo=1, routed)           0.623     8.482    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_5_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.105     8.587 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_3/O
                         net (fo=4, routed)           0.572     9.159    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_onehot_apb_wr_rd_cs_reg[2]
    SLICE_X39Y99         LUT6 (Prop_lut6_I5_O)        0.105     9.264 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_1/O
                         net (fo=32, routed)          0.686     9.949    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[31]_0[0]
    SLICE_X38Y93         FDRE                                         r  bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.236    22.219    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X38Y93         FDRE                                         r  bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[3]/C
                         clock pessimism              0.192    22.411    
                         clock uncertainty           -0.302    22.109    
    SLICE_X38Y93         FDRE (Setup_fdre_C_CE)      -0.136    21.973    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[3]
  -------------------------------------------------------------------
                         required time                         21.973    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                 12.024    

Slack (MET) :             12.024ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.479ns  (logic 1.827ns (24.427%)  route 5.652ns (75.573%))
  Logic Levels:           8  (LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.391     2.470    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y99         FDRE                                         r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.433     2.903 r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/Q
                         net (fo=4, routed)           1.250     4.153    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[7]
    SLICE_X33Y100        LUT4 (Prop_lut4_I0_O)        0.119     4.272 f  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/PENABLE_i_i_10/O
                         net (fo=3, routed)           0.686     4.957    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[23]
    SLICE_X34Y102        LUT5 (Prop_lut5_I1_O)        0.288     5.245 f  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/GEN_4_SELECT_SLAVE.M_APB_PSEL_i[3]_i_11/O
                         net (fo=5, routed)           0.493     5.738    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[27]
    SLICE_X38Y103        LUT4 (Prop_lut4_I3_O)        0.284     6.022 r  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/BRESP_1_i_i_20/O
                         net (fo=1, routed)           0.223     6.245    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_5_1
    SLICE_X38Y103        LUT6 (Prop_lut6_I1_O)        0.283     6.528 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_15/O
                         net (fo=1, routed)           0.541     7.069    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PSEL_DECODER_MODULE/GEN_4_ADDR_RANGES.RANGE1_SELECT/CS
    SLICE_X39Y103        LUT4 (Prop_lut4_I0_O)        0.105     7.174 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_5/O
                         net (fo=13, routed)          0.580     7.754    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_awaddr_18_sn_1
    SLICE_X34Y100        LUT6 (Prop_lut6_I1_O)        0.105     7.859 f  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_5/O
                         net (fo=1, routed)           0.623     8.482    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_5_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.105     8.587 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_3/O
                         net (fo=4, routed)           0.572     9.159    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_onehot_apb_wr_rd_cs_reg[2]
    SLICE_X39Y99         LUT6 (Prop_lut6_I5_O)        0.105     9.264 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_1/O
                         net (fo=32, routed)          0.686     9.949    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[31]_0[0]
    SLICE_X38Y93         FDRE                                         r  bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.236    22.219    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X38Y93         FDRE                                         r  bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[4]/C
                         clock pessimism              0.192    22.411    
                         clock uncertainty           -0.302    22.109    
    SLICE_X38Y93         FDRE (Setup_fdre_C_CE)      -0.136    21.973    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[4]
  -------------------------------------------------------------------
                         required time                         21.973    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                 12.024    

Slack (MET) :             12.024ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.479ns  (logic 1.827ns (24.427%)  route 5.652ns (75.573%))
  Logic Levels:           8  (LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.391     2.470    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y99         FDRE                                         r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.433     2.903 r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/Q
                         net (fo=4, routed)           1.250     4.153    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[7]
    SLICE_X33Y100        LUT4 (Prop_lut4_I0_O)        0.119     4.272 f  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/PENABLE_i_i_10/O
                         net (fo=3, routed)           0.686     4.957    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[23]
    SLICE_X34Y102        LUT5 (Prop_lut5_I1_O)        0.288     5.245 f  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/GEN_4_SELECT_SLAVE.M_APB_PSEL_i[3]_i_11/O
                         net (fo=5, routed)           0.493     5.738    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[27]
    SLICE_X38Y103        LUT4 (Prop_lut4_I3_O)        0.284     6.022 r  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/BRESP_1_i_i_20/O
                         net (fo=1, routed)           0.223     6.245    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_5_1
    SLICE_X38Y103        LUT6 (Prop_lut6_I1_O)        0.283     6.528 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_15/O
                         net (fo=1, routed)           0.541     7.069    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PSEL_DECODER_MODULE/GEN_4_ADDR_RANGES.RANGE1_SELECT/CS
    SLICE_X39Y103        LUT4 (Prop_lut4_I0_O)        0.105     7.174 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_5/O
                         net (fo=13, routed)          0.580     7.754    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_awaddr_18_sn_1
    SLICE_X34Y100        LUT6 (Prop_lut6_I1_O)        0.105     7.859 f  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_5/O
                         net (fo=1, routed)           0.623     8.482    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_5_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.105     8.587 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_3/O
                         net (fo=4, routed)           0.572     9.159    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_onehot_apb_wr_rd_cs_reg[2]
    SLICE_X39Y99         LUT6 (Prop_lut6_I5_O)        0.105     9.264 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWDATA_i[31]_i_1/O
                         net (fo=32, routed)          0.686     9.949    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[31]_0[0]
    SLICE_X38Y93         FDRE                                         r  bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.236    22.219    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X38Y93         FDRE                                         r  bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[7]/C
                         clock pessimism              0.192    22.411    
                         clock uncertainty           -0.302    22.109    
    SLICE_X38Y93         FDRE (Setup_fdre_C_CE)      -0.136    21.973    bd_base_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[7]
  -------------------------------------------------------------------
                         required time                         21.973    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                 12.024    

Slack (MET) :             12.024ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.686ns  (logic 2.003ns (26.061%)  route 5.683ns (73.939%))
  Logic Levels:           8  (LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.391     2.470    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y99         FDRE                                         r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.433     2.903 r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/Q
                         net (fo=4, routed)           1.250     4.153    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[7]
    SLICE_X33Y100        LUT4 (Prop_lut4_I0_O)        0.119     4.272 f  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/PENABLE_i_i_10/O
                         net (fo=3, routed)           0.686     4.957    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[23]
    SLICE_X34Y102        LUT5 (Prop_lut5_I1_O)        0.288     5.245 f  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/GEN_4_SELECT_SLAVE.M_APB_PSEL_i[3]_i_11/O
                         net (fo=5, routed)           0.493     5.738    bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/s_axi_awaddr[27]
    SLICE_X38Y103        LUT4 (Prop_lut4_I3_O)        0.284     6.022 r  bd_base_i/axi_apb_bridge_0/U0/MULTIPLEXOR_MODULE/BRESP_1_i_i_20/O
                         net (fo=1, routed)           0.223     6.245    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_5_1
    SLICE_X38Y103        LUT6 (Prop_lut6_I1_O)        0.283     6.528 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_15/O
                         net (fo=1, routed)           0.541     7.069    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PSEL_DECODER_MODULE/GEN_4_ADDR_RANGES.RANGE1_SELECT/CS
    SLICE_X39Y103        LUT4 (Prop_lut4_I0_O)        0.105     7.174 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/BRESP_1_i_i_5/O
                         net (fo=13, routed)          0.588     7.762    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_awaddr_18_sn_1
    SLICE_X34Y100        LUT6 (Prop_lut6_I5_O)        0.105     7.867 f  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_6/O
                         net (fo=34, routed)          0.731     8.598    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_6_n_0
    SLICE_X37Y100        LUT5 (Prop_lut5_I2_O)        0.119     8.717 f  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_5/O
                         net (fo=32, routed)          1.172     9.889    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_5_n_0
    SLICE_X42Y93         LUT5 (Prop_lut5_I0_O)        0.267    10.156 r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[16]_i_1/O
                         net (fo=1, routed)           0.000    10.156    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/p_2_in[16]
    SLICE_X42Y93         FDRE                                         r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.235    22.218    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X42Y93         FDRE                                         r  bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[16]/C
                         clock pessimism              0.192    22.410    
                         clock uncertainty           -0.302    22.108    
    SLICE_X42Y93         FDRE (Setup_fdre_C_D)        0.072    22.180    bd_base_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         22.180    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                 12.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.885%)  route 0.147ns (44.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.659     0.995    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[31]/Q
                         net (fo=1, routed)           0.147     1.283    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[31]
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.328 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[31]_i_2/O
                         net (fo=1, routed)           0.000     1.328    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[31]
    SLICE_X28Y99         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.845     1.211    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.106%)  route 0.118ns (47.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.558     0.894    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y93         FDRE                                         r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.128     1.022 r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.118     1.139    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X32Y93         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.825     1.191    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y93         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.057    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.870%)  route 0.231ns (62.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.554     0.890    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/rd_clk
    SLICE_X45Y88         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=310, routed)         0.231     1.262    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14/ADDRD2
    SLICE_X42Y87         RAMD64E                                      r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.820     1.186    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14/WCLK
    SLICE_X42Y87         RAMD64E                                      r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14/RAMA/CLK
                         clock pessimism             -0.264     0.922    
    SLICE_X42Y87         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.176    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.870%)  route 0.231ns (62.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.554     0.890    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/rd_clk
    SLICE_X45Y88         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=310, routed)         0.231     1.262    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14/ADDRD2
    SLICE_X42Y87         RAMD64E                                      r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.820     1.186    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14/WCLK
    SLICE_X42Y87         RAMD64E                                      r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14/RAMB/CLK
                         clock pessimism             -0.264     0.922    
    SLICE_X42Y87         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.176    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.870%)  route 0.231ns (62.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.554     0.890    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/rd_clk
    SLICE_X45Y88         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=310, routed)         0.231     1.262    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14/ADDRD2
    SLICE_X42Y87         RAMD64E                                      r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.820     1.186    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14/WCLK
    SLICE_X42Y87         RAMD64E                                      r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14/RAMC/CLK
                         clock pessimism             -0.264     0.922    
    SLICE_X42Y87         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.176    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14/RAMC
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.870%)  route 0.231ns (62.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.554     0.890    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/rd_clk
    SLICE_X45Y88         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=310, routed)         0.231     1.262    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14/ADDRD2
    SLICE_X42Y87         RAMD64E                                      r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.820     1.186    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14/WCLK
    SLICE_X42Y87         RAMD64E                                      r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14/RAMD/CLK
                         clock pessimism             -0.264     0.922    
    SLICE_X42Y87         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.176    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14/RAMD
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tlast_reg_0_7_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.057%)  route 0.273ns (65.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.555     0.891    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X44Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/Q
                         net (fo=57, routed)          0.273     1.305    i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tlast_reg_0_7_0_0/A0
    SLICE_X46Y90         RAMD32                                       r  i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tlast_reg_0_7_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.823     1.189    i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tlast_reg_0_7_0_0/WCLK
    SLICE_X46Y90         RAMD32                                       r  i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tlast_reg_0_7_0_0/DP/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X46Y90         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.217    i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tlast_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tlast_reg_0_7_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.057%)  route 0.273ns (65.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.555     0.891    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X44Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/Q
                         net (fo=57, routed)          0.273     1.305    i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tlast_reg_0_7_0_0/A0
    SLICE_X46Y90         RAMD32                                       r  i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tlast_reg_0_7_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.823     1.189    i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tlast_reg_0_7_0_0/WCLK
    SLICE_X46Y90         RAMD32                                       r  i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tlast_reg_0_7_0_0/SP/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X46Y90         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.217    i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tlast_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.975%)  route 0.114ns (47.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.575     0.911    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y91         FDRE                                         r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.114     1.152    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X30Y90         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.843     1.209    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.056    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.487%)  route 0.262ns (61.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.554     0.890    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X46Y88         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]/Q
                         net (fo=1, routed)           0.262     1.316    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[22]
    SLICE_X52Y86         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.815     1.181    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X52Y86         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[22]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X52Y86         FDRE (Hold_fdre_C_D)         0.070     1.216    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y17  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y17  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y18  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y18  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y16  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y16  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y17  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y17  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y15  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y15  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y74  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y74  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y74  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y74  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y74  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y74  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y74  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y74  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y85  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y85  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y74  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y74  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y74  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y74  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y74  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y74  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y74  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y74  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y85  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y85  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        2.096ns,  Total Violation        0.000ns
Hold  :            5  Failing Endpoints,  Worst Slack       -5.249ns,  Total Violation      -26.013ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_lst_reg/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc fall@4.000ns)
  Data Path Delay:        7.732ns  (logic 1.525ns (19.721%)  route 6.207ns (80.279%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        4.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 12.758 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
                         input delay                 -1.000     3.000    
    K18                                               0.000     3.000 f  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000     3.000    rgmii_rx_ctl
    K18                  IBUF (Prop_ibuf_I_O)         1.420     4.420 f  rgmii_rx_ctl_IBUF_inst/O
                         net (fo=2, routed)           6.207    10.627    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rx_ctl
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.105    10.732 r  gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_lst_i_1/O
                         net (fo=1, routed)           0.000    10.732    gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_lst_i_1_n_0
    SLICE_X50Y104        FDCE                                         r  gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_lst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.380    12.758    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    SLICE_X50Y104        FDCE                                         r  gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_lst_reg/C
                         clock pessimism              0.000    12.758    
                         clock uncertainty           -0.035    12.722    
    SLICE_X50Y104        FDCE (Setup_fdce_C_D)        0.106    12.828    gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_lst_reg
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 1.440ns (31.914%)  route 3.072ns (68.086%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 12.612 - 8.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.389     5.040    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X47Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.379     5.419 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.927     6.345    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg[3]
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.105     6.450 r  i_axis_width_converter_rx/fifo_inst/full_carry_i_2/O
                         net (fo=1, routed)           0.000     6.450    i_axis_width_converter_rx/fifo_inst/full_carry_i_2_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.925 r  i_axis_width_converter_rx/fifo_inst/full_carry/CO[2]
                         net (fo=13, routed)          0.949     7.874    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[6]_0[0]
    SLICE_X53Y96         LUT4 (Prop_lut4_I2_O)        0.261     8.135 f  i_axis_width_converter_rx/fifo_inst/mem_reg_i_2/O
                         net (fo=12, routed)          0.371     8.507    i_axis_width_converter_rx/fifo_inst/overflow_reg122_out
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.105     8.612 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_4/O
                         net (fo=10, routed)          0.825     9.437    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_4_n_0
    SLICE_X49Y94         LUT5 (Prop_lut5_I1_O)        0.115     9.552 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.552    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[2]_i_1_n_0
    SLICE_X49Y94         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.234    12.612    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y94         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                         clock pessimism              0.369    12.981    
                         clock uncertainty           -0.035    12.945    
    SLICE_X49Y94         FDRE (Setup_fdre_C_D)        0.045    12.990    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.990    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.325ns (31.448%)  route 2.888ns (68.552%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 12.612 - 8.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.389     5.040    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X47Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.379     5.419 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.927     6.345    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg[3]
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.105     6.450 r  i_axis_width_converter_rx/fifo_inst/full_carry_i_2/O
                         net (fo=1, routed)           0.000     6.450    i_axis_width_converter_rx/fifo_inst/full_carry_i_2_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.925 f  i_axis_width_converter_rx/fifo_inst/full_carry/CO[2]
                         net (fo=13, routed)          0.949     7.874    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[6]_0[0]
    SLICE_X53Y96         LUT4 (Prop_lut4_I2_O)        0.261     8.135 r  i_axis_width_converter_rx/fifo_inst/mem_reg_i_2/O
                         net (fo=12, routed)          0.617     8.752    i_axis_width_converter_rx/fifo_inst/overflow_reg122_out
    SLICE_X50Y94         LUT6 (Prop_lut6_I3_O)        0.105     8.857 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1/O
                         net (fo=9, routed)           0.396     9.253    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1_n_0
    SLICE_X49Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.234    12.612    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                         clock pessimism              0.369    12.981    
                         clock uncertainty           -0.035    12.945    
    SLICE_X49Y93         FDRE (Setup_fdre_C_CE)      -0.168    12.777    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.777    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.325ns (31.448%)  route 2.888ns (68.552%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 12.612 - 8.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.389     5.040    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X47Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.379     5.419 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.927     6.345    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg[3]
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.105     6.450 r  i_axis_width_converter_rx/fifo_inst/full_carry_i_2/O
                         net (fo=1, routed)           0.000     6.450    i_axis_width_converter_rx/fifo_inst/full_carry_i_2_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.925 f  i_axis_width_converter_rx/fifo_inst/full_carry/CO[2]
                         net (fo=13, routed)          0.949     7.874    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[6]_0[0]
    SLICE_X53Y96         LUT4 (Prop_lut4_I2_O)        0.261     8.135 r  i_axis_width_converter_rx/fifo_inst/mem_reg_i_2/O
                         net (fo=12, routed)          0.617     8.752    i_axis_width_converter_rx/fifo_inst/overflow_reg122_out
    SLICE_X50Y94         LUT6 (Prop_lut6_I3_O)        0.105     8.857 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1/O
                         net (fo=9, routed)           0.396     9.253    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1_n_0
    SLICE_X49Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.234    12.612    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                         clock pessimism              0.369    12.981    
                         clock uncertainty           -0.035    12.945    
    SLICE_X49Y93         FDRE (Setup_fdre_C_CE)      -0.168    12.777    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.777    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.325ns (31.448%)  route 2.888ns (68.552%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 12.612 - 8.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.389     5.040    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X47Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.379     5.419 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.927     6.345    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg[3]
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.105     6.450 r  i_axis_width_converter_rx/fifo_inst/full_carry_i_2/O
                         net (fo=1, routed)           0.000     6.450    i_axis_width_converter_rx/fifo_inst/full_carry_i_2_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.925 f  i_axis_width_converter_rx/fifo_inst/full_carry/CO[2]
                         net (fo=13, routed)          0.949     7.874    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[6]_0[0]
    SLICE_X53Y96         LUT4 (Prop_lut4_I2_O)        0.261     8.135 r  i_axis_width_converter_rx/fifo_inst/mem_reg_i_2/O
                         net (fo=12, routed)          0.617     8.752    i_axis_width_converter_rx/fifo_inst/overflow_reg122_out
    SLICE_X50Y94         LUT6 (Prop_lut6_I3_O)        0.105     8.857 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1/O
                         net (fo=9, routed)           0.396     9.253    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1_n_0
    SLICE_X49Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.234    12.612    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                         clock pessimism              0.369    12.981    
                         clock uncertainty           -0.035    12.945    
    SLICE_X49Y93         FDRE (Setup_fdre_C_CE)      -0.168    12.777    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.777    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.325ns (31.448%)  route 2.888ns (68.552%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 12.612 - 8.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.389     5.040    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X47Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.379     5.419 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.927     6.345    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg[3]
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.105     6.450 r  i_axis_width_converter_rx/fifo_inst/full_carry_i_2/O
                         net (fo=1, routed)           0.000     6.450    i_axis_width_converter_rx/fifo_inst/full_carry_i_2_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.925 f  i_axis_width_converter_rx/fifo_inst/full_carry/CO[2]
                         net (fo=13, routed)          0.949     7.874    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[6]_0[0]
    SLICE_X53Y96         LUT4 (Prop_lut4_I2_O)        0.261     8.135 r  i_axis_width_converter_rx/fifo_inst/mem_reg_i_2/O
                         net (fo=12, routed)          0.617     8.752    i_axis_width_converter_rx/fifo_inst/overflow_reg122_out
    SLICE_X50Y94         LUT6 (Prop_lut6_I3_O)        0.105     8.857 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1/O
                         net (fo=9, routed)           0.396     9.253    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1_n_0
    SLICE_X49Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.234    12.612    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
                         clock pessimism              0.369    12.981    
                         clock uncertainty           -0.035    12.945    
    SLICE_X49Y93         FDRE (Setup_fdre_C_CE)      -0.168    12.777    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.777    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.325ns (31.448%)  route 2.888ns (68.552%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 12.612 - 8.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.389     5.040    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X47Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.379     5.419 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.927     6.345    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg[3]
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.105     6.450 r  i_axis_width_converter_rx/fifo_inst/full_carry_i_2/O
                         net (fo=1, routed)           0.000     6.450    i_axis_width_converter_rx/fifo_inst/full_carry_i_2_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.925 f  i_axis_width_converter_rx/fifo_inst/full_carry/CO[2]
                         net (fo=13, routed)          0.949     7.874    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[6]_0[0]
    SLICE_X53Y96         LUT4 (Prop_lut4_I2_O)        0.261     8.135 r  i_axis_width_converter_rx/fifo_inst/mem_reg_i_2/O
                         net (fo=12, routed)          0.617     8.752    i_axis_width_converter_rx/fifo_inst/overflow_reg122_out
    SLICE_X50Y94         LUT6 (Prop_lut6_I3_O)        0.105     8.857 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1/O
                         net (fo=9, routed)           0.396     9.253    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1_n_0
    SLICE_X49Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.234    12.612    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
                         clock pessimism              0.369    12.981    
                         clock uncertainty           -0.035    12.945    
    SLICE_X49Y93         FDRE (Setup_fdre_C_CE)      -0.168    12.777    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.777    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/mem_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 1.220ns (31.412%)  route 2.664ns (68.588%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 12.699 - 8.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.389     5.040    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X47Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.379     5.419 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.927     6.345    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg[3]
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.105     6.450 r  i_axis_width_converter_rx/fifo_inst/full_carry_i_2/O
                         net (fo=1, routed)           0.000     6.450    i_axis_width_converter_rx/fifo_inst/full_carry_i_2_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.925 f  i_axis_width_converter_rx/fifo_inst/full_carry/CO[2]
                         net (fo=13, routed)          0.949     7.874    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[6]_0[0]
    SLICE_X53Y96         LUT4 (Prop_lut4_I2_O)        0.261     8.135 r  i_axis_width_converter_rx/fifo_inst/mem_reg_i_2/O
                         net (fo=12, routed)          0.788     8.924    i_axis_width_converter_rx/fifo_inst/overflow_reg122_out
    RAMB36_X3Y18         RAMB36E1                                     r  i_axis_width_converter_rx/fifo_inst/mem_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.321    12.699    i_axis_width_converter_rx/fifo_inst/s_clk
    RAMB36_X3Y18         RAMB36E1                                     r  i_axis_width_converter_rx/fifo_inst/mem_reg/CLKBWRCLK
                         clock pessimism              0.285    12.984    
                         clock uncertainty           -0.035    12.948    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476    12.472    i_axis_width_converter_rx/fifo_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         12.472    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/mem_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 1.220ns (31.412%)  route 2.664ns (68.588%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 12.699 - 8.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.389     5.040    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X47Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.379     5.419 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.927     6.345    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg[3]
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.105     6.450 r  i_axis_width_converter_rx/fifo_inst/full_carry_i_2/O
                         net (fo=1, routed)           0.000     6.450    i_axis_width_converter_rx/fifo_inst/full_carry_i_2_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.925 f  i_axis_width_converter_rx/fifo_inst/full_carry/CO[2]
                         net (fo=13, routed)          0.949     7.874    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[6]_0[0]
    SLICE_X53Y96         LUT4 (Prop_lut4_I2_O)        0.261     8.135 r  i_axis_width_converter_rx/fifo_inst/mem_reg_i_2/O
                         net (fo=12, routed)          0.788     8.924    i_axis_width_converter_rx/fifo_inst/overflow_reg122_out
    RAMB36_X3Y18         RAMB36E1                                     r  i_axis_width_converter_rx/fifo_inst/mem_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.321    12.699    i_axis_width_converter_rx/fifo_inst/s_clk
    RAMB36_X3Y18         RAMB36E1                                     r  i_axis_width_converter_rx/fifo_inst/mem_reg/CLKBWRCLK
                         clock pessimism              0.285    12.984    
                         clock uncertainty           -0.035    12.948    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.476    12.472    i_axis_width_converter_rx/fifo_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         12.472    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/mem_reg/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 1.220ns (31.412%)  route 2.664ns (68.588%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 12.699 - 8.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.389     5.040    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X47Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.379     5.419 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.927     6.345    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg[3]
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.105     6.450 r  i_axis_width_converter_rx/fifo_inst/full_carry_i_2/O
                         net (fo=1, routed)           0.000     6.450    i_axis_width_converter_rx/fifo_inst/full_carry_i_2_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.925 f  i_axis_width_converter_rx/fifo_inst/full_carry/CO[2]
                         net (fo=13, routed)          0.949     7.874    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[6]_0[0]
    SLICE_X53Y96         LUT4 (Prop_lut4_I2_O)        0.261     8.135 r  i_axis_width_converter_rx/fifo_inst/mem_reg_i_2/O
                         net (fo=12, routed)          0.788     8.924    i_axis_width_converter_rx/fifo_inst/overflow_reg122_out
    RAMB36_X3Y18         RAMB36E1                                     r  i_axis_width_converter_rx/fifo_inst/mem_reg/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.321    12.699    i_axis_width_converter_rx/fifo_inst/s_clk
    RAMB36_X3Y18         RAMB36E1                                     r  i_axis_width_converter_rx/fifo_inst/mem_reg/CLKBWRCLK
                         clock pessimism              0.285    12.984    
                         clock uncertainty           -0.035    12.948    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.476    12.472    i_axis_width_converter_rx/fifo_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         12.472    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  3.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.249ns  (arrival time - required time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 1.354ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        5.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
                         input delay                 -1.000    -1.000    
    K18                                               0.000    -1.000 r  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000    -1.000    rgmii_rx_ctl
    K18                  IBUF (Prop_ibuf_I_O)         1.354     0.354 r  rgmii_rx_ctl_IBUF_inst/O
                         net (fo=2, routed)           0.000     0.354    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rx_ctl
    ILOGIC_X1Y125        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.762     5.413    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    ILOGIC_X1Y125        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/IDDR_inst/C
                         clock pessimism              0.000     5.413    
                         clock uncertainty            0.035     5.448    
    ILOGIC_X1Y125        IDDR (Hold_iddr_C_D)         0.155     5.603    gen_slow_rx.i_rgmii_rx_sdr/IDDR_inst
  -------------------------------------------------------------------
                         required time                         -5.603    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                 -5.249    

Slack (VIOLATED) :        -5.204ns  (arrival time - required time)
  Source:                 rgmii_rd[2]
                            (input port clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gen_io[2].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 1.408ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        5.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
                         input delay                 -1.000    -1.000    
    M18                                               0.000    -1.000 r  rgmii_rd[2] (IN)
                         net (fo=0)                   0.000    -1.000    rgmii_rd[2]
    M18                  IBUF (Prop_ibuf_I_O)         1.408     0.408 r  rgmii_rd_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     0.408    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rd[2]
    ILOGIC_X1Y133        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[2].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.771     5.422    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    ILOGIC_X1Y133        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[2].IDDR_inst/C
                         clock pessimism              0.000     5.422    
                         clock uncertainty            0.035     5.457    
    ILOGIC_X1Y133        IDDR (Hold_iddr_C_D)         0.155     5.612    gen_slow_rx.i_rgmii_rx_sdr/gen_io[2].IDDR_inst
  -------------------------------------------------------------------
                         required time                         -5.612    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                 -5.204    

Slack (VIOLATED) :        -5.191ns  (arrival time - required time)
  Source:                 rgmii_rd[3]
                            (input port clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gen_io[3].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 1.421ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        5.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
                         input delay                 -1.000    -1.000    
    M17                                               0.000    -1.000 r  rgmii_rd[3] (IN)
                         net (fo=0)                   0.000    -1.000    rgmii_rd[3]
    M17                  IBUF (Prop_ibuf_I_O)         1.421     0.421 r  rgmii_rd_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     0.421    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rd[3]
    ILOGIC_X1Y134        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[3].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.771     5.422    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    ILOGIC_X1Y134        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[3].IDDR_inst/C
                         clock pessimism              0.000     5.422    
                         clock uncertainty            0.035     5.457    
    ILOGIC_X1Y134        IDDR (Hold_iddr_C_D)         0.155     5.612    gen_slow_rx.i_rgmii_rx_sdr/gen_io[3].IDDR_inst
  -------------------------------------------------------------------
                         required time                         -5.612    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                 -5.191    

Slack (VIOLATED) :        -5.187ns  (arrival time - required time)
  Source:                 rgmii_rd[0]
                            (input port clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gen_io[0].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 1.430ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        5.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
                         input delay                 -1.000    -1.000    
    J14                                               0.000    -1.000 r  rgmii_rd[0] (IN)
                         net (fo=0)                   0.000    -1.000    rgmii_rd[0]
    J14                  IBUF (Prop_ibuf_I_O)         1.430     0.430 r  rgmii_rd_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.430    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rd[0]
    ILOGIC_X1Y109        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[0].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.776     5.427    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    ILOGIC_X1Y109        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[0].IDDR_inst/C
                         clock pessimism              0.000     5.427    
                         clock uncertainty            0.035     5.462    
    ILOGIC_X1Y109        IDDR (Hold_iddr_C_D)         0.155     5.617    gen_slow_rx.i_rgmii_rx_sdr/gen_io[0].IDDR_inst
  -------------------------------------------------------------------
                         required time                         -5.617    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                 -5.187    

Slack (VIOLATED) :        -5.183ns  (arrival time - required time)
  Source:                 rgmii_rd[1]
                            (input port clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gen_io[1].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - rgmii_rxc fall@4.000ns)
  Data Path Delay:        1.434ns  (logic 1.434ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        5.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 9.427 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
                         input delay                 -1.000     3.000    
    K14                                               0.000     3.000 r  rgmii_rd[1] (IN)
                         net (fo=0)                   0.000     3.000    rgmii_rd[1]
    K14                  IBUF (Prop_ibuf_I_O)         1.434     4.434 r  rgmii_rd_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     4.434    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rd[1]
    ILOGIC_X1Y110        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[1].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     5.406 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     7.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     7.651 f  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.776     9.427    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    ILOGIC_X1Y110        IDDR                                         f  gen_slow_rx.i_rgmii_rx_sdr/gen_io[1].IDDR_inst/C
                         clock pessimism              0.000     9.427    
                         clock uncertainty            0.035     9.462    
    ILOGIC_X1Y110        IDDR (Hold_iddr_C_D)         0.155     9.617    gen_slow_rx.i_rgmii_rx_sdr/gen_io[1].IDDR_inst
  -------------------------------------------------------------------
                         required time                         -9.617    
                         arrival time                           4.434    
  -------------------------------------------------------------------
                         slack                                 -5.183    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tkeep_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/mem_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.125%)  route 0.266ns (61.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.576     1.686    i_axis_width_converter_rx/upsize_pre.adapter_inst/s_clk
    SLICE_X54Y96         FDRE                                         r  i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tkeep_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.164     1.850 r  i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tkeep_reg_reg[1]/Q
                         net (fo=2, routed)           0.266     2.116    i_axis_width_converter_rx/fifo_inst/DIBDI[1]
    RAMB36_X3Y18         RAMB36E1                                     r  i_axis_width_converter_rx/fifo_inst/mem_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.883     2.249    i_axis_width_converter_rx/fifo_inst/s_clk
    RAMB36_X3Y18         RAMB36E1                                     r  i_axis_width_converter_rx/fifo_inst/mem_reg/CLKBWRCLK
                         clock pessimism             -0.509     1.740    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     2.036    i_axis_width_converter_rx/fifo_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.246ns (53.377%)  route 0.215ns (46.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.552     1.662    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X50Y94         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.148     1.810 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_reg_reg[1]/Q
                         net (fo=5, routed)           0.215     2.025    i_axis_width_converter_rx/fifo_inst/bin2gray_return00_in[0]
    SLICE_X47Y94         LUT6 (Prop_lut6_I0_O)        0.098     2.123 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.123    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg[1]_i_1_n_0
    SLICE_X47Y94         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.824     2.191    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X47Y94         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[1]/C
                         clock pessimism             -0.261     1.929    
    SLICE_X47Y94         FDRE (Hold_fdre_C_D)         0.092     2.021    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.148ns (36.751%)  route 0.255ns (63.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.576     1.686    i_axis_width_converter_rx/upsize_pre.adapter_inst/s_clk
    SLICE_X54Y93         FDRE                                         r  i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.148     1.834 r  i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_reg[1]/Q
                         net (fo=1, routed)           0.255     2.089    i_axis_width_converter_rx/fifo_inst/DIADI[1]
    RAMB36_X3Y18         RAMB36E1                                     r  i_axis_width_converter_rx/fifo_inst/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.883     2.249    i_axis_width_converter_rx/fifo_inst/s_clk
    RAMB36_X3Y18         RAMB36E1                                     r  i_axis_width_converter_rx/fifo_inst/mem_reg/CLKBWRCLK
                         clock pessimism             -0.509     1.740    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[1])
                                                      0.243     1.983    i_axis_width_converter_rx/fifo_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 i_eth_frm_rx/orxdata_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.845%)  route 0.210ns (56.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.659     1.769    i_eth_frm_rx/iclk
    SLICE_X54Y102        FDCE                                         r  i_eth_frm_rx/orxdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDCE (Prop_fdce_C_Q)         0.164     1.933 r  i_eth_frm_rx/orxdata_reg[5]/Q
                         net (fo=5, routed)           0.210     2.144    i_axis_width_converter_rx/upsize_pre.adapter_inst/s_axis_tdata[5]
    SLICE_X55Y94         FDRE                                         r  i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.845     2.212    i_axis_width_converter_rx/upsize_pre.adapter_inst/s_clk
    SLICE_X55Y94         FDRE                                         r  i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_reg[13]/C
                         clock pessimism             -0.261     1.950    
    SLICE_X55Y94         FDRE (Hold_fdre_C_D)         0.066     2.016    i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.827%)  route 0.077ns (29.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.556     1.666    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X47Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_reg_reg[4]/Q
                         net (fo=5, routed)           0.077     1.884    i_axis_width_converter_rx/fifo_inst/bin2gray_return00_in[3]
    SLICE_X46Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.929 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.929    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg[4]_i_1_n_0
    SLICE_X46Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.824     2.191    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X46Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[4]/C
                         clock pessimism             -0.511     1.679    
    SLICE_X46Y93         FDRE (Hold_fdre_C_D)         0.121     1.800    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y18    i_axis_width_converter_rx/fifo_inst/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y18  rgmii_rxc_IBUF_BUFG_inst/I
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y125   gen_slow_rx.i_rgmii_rx_sdr/IDDR_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y109   gen_slow_rx.i_rgmii_rx_sdr/gen_io[0].IDDR_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y110   gen_slow_rx.i_rgmii_rx_sdr/gen_io[1].IDDR_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y133   gen_slow_rx.i_rgmii_rx_sdr/gen_io[2].IDDR_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y134   gen_slow_rx.i_rgmii_rx_sdr/gen_io[3].IDDR_inst/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X50Y104   gen_slow_rx.i_rgmii_rx_sdr/ctrl_rate_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X54Y104   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X54Y104   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y104   gen_slow_rx.i_rgmii_rx_sdr/ctrl_rate_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y104   gen_slow_rx.i_rgmii_rx_sdr/ctrl_rate_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y104   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y104   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y104   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y104   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y104   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y104   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y104   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y104   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y104   gen_slow_rx.i_rgmii_rx_sdr/ctrl_rate_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y104   gen_slow_rx.i_rgmii_rx_sdr/ctrl_rate_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y104   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y104   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y104   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y104   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y104   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y104   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y104   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y104   gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_012

Setup :            0  Failing Endpoints,  Worst Slack       15.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.754ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_012 rise@80.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        6.447ns  (logic 0.433ns (6.716%)  route 6.014ns (93.284%))
  Logic Levels:           0  
  Clock Path Skew:        2.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 85.213 - 80.000 ) 
    Source Clock Delay      (SCD):    2.513ns = ( 62.513 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    61.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.434    62.513    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X58Y85         FDPE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDPE (Prop_fdpe_C_Q)         0.433    62.946 r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           6.014    68.960    i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg
    SLICE_X55Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.278    85.213    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X55Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism              0.000    85.213    
                         clock uncertainty           -0.466    84.746    
    SLICE_X55Y85         FDRE (Setup_fdre_C_D)       -0.032    84.714    i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         84.714    
                         arrival time                         -68.960    
  -------------------------------------------------------------------
                         slack                                 15.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 0.164ns (5.178%)  route 3.003ns (94.822%))
  Logic Levels:           0  
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.573     0.909    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X58Y85         FDPE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDPE (Prop_fdpe_C_Q)         0.164     1.073 r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           3.003     4.076    i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg
    SLICE_X55Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.840     2.395    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X55Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism              0.000     2.395    
                         clock uncertainty            0.466     2.861    
    SLICE_X55Y85         FDRE (Hold_fdre_C_D)         0.075     2.936    i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.936    
                         arrival time                           4.076    
  -------------------------------------------------------------------
                         slack                                  1.140    





---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.337ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - rgmii_rxc rise@16.000ns)
  Data Path Delay:        0.494ns  (logic 0.348ns (70.415%)  route 0.146ns (29.585%))
  Logic Levels:           0  
  Clock Path Skew:        -2.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 22.208 - 20.000 ) 
    Source Clock Delay      (SCD):    5.029ns = ( 21.029 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    16.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406    17.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160    19.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    19.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.378    21.029    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X53Y95         FDPE                                         r  i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDPE (Prop_fdpe_C_Q)         0.348    21.377 r  i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.146    21.523    i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg
    SLICE_X52Y95         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.225    22.208    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X52Y95         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism              0.000    22.208    
                         clock uncertainty           -0.302    21.906    
    SLICE_X52Y95         FDRE (Setup_fdre_C_D)       -0.164    21.742    i_axis_width_converter_rx/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         21.742    
                         arrival time                         -21.523    
  -------------------------------------------------------------------
                         slack                                  0.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.109%)  route 0.057ns (30.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.552     1.662    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X53Y95         FDPE                                         r  i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDPE (Prop_fdpe_C_Q)         0.128     1.790 r  i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.057     1.847    i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg
    SLICE_X52Y95         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.820     1.186    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X52Y95         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            0.302     1.488    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.022     1.510    i_axis_width_converter_rx/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.337    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            pll_lock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.968ns  (logic 3.282ns (66.075%)  route 1.685ns (33.925%))
  Logic Levels:           1  (OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.685     1.685    pll_lock_OBUF
    T17                  OBUF (Prop_obuf_I_O)         3.282     4.968 r  pll_lock_OBUF_inst/O
                         net (fo=0)                   0.000     4.968    pll_lock
    T17                                                               r  pll_lock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            pll_lock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.686ns  (logic 1.238ns (73.411%)  route 0.448ns (26.589%))
  Logic Levels:           1  (OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          0.448     0.448    pll_lock_OBUF
    T17                  OBUF (Prop_obuf_I_O)         1.238     1.686 r  pll_lock_OBUF_inst/O
                         net (fo=0)                   0.000     1.686    pll_lock
    T17                                                               r  pll_lock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_apb3_slave_1/reg_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.811ns  (logic 3.654ns (53.651%)  route 3.157ns (46.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.390     2.469    i_apb3_slave_1/FCLK_CLK0_0
    SLICE_X43Y94         FDCE                                         r  i_apb3_slave_1/reg_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDCE (Prop_fdce_C_Q)         0.379     2.848 r  i_apb3_slave_1/reg_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.157     6.005    lopt
    R14                  OBUF (Prop_obuf_I_O)         3.275     9.280 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     9.280    led
    R14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_apb3_slave_1/reg_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.760ns  (logic 1.372ns (49.703%)  route 1.388ns (50.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.556     0.892    i_apb3_slave_1/FCLK_CLK0_0
    SLICE_X43Y94         FDCE                                         r  i_apb3_slave_1/reg_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  i_apb3_slave_1/reg_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.388     2.421    lopt
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.651 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.651    led
    R14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_012

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.304ns  (logic 0.379ns (29.070%)  route 0.925ns (70.930%))
  Logic Levels:           0  
  Clock Path Skew:        2.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.366     2.445    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.379     2.824 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/Q
                         net (fo=1, routed)           0.925     3.749    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[7]
    SLICE_X53Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.219     5.154    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.206ns  (logic 0.379ns (31.436%)  route 0.827ns (68.564%))
  Logic Levels:           0  
  Clock Path Skew:        2.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.366     2.445    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.379     2.824 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           0.827     3.651    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[8]
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.219     5.154    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.873ns  (logic 0.379ns (43.432%)  route 0.494ns (56.568%))
  Logic Levels:           0  
  Clock Path Skew:        2.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.368     2.447    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.379     2.826 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/Q
                         net (fo=1, routed)           0.494     3.320    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[6]
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.219     5.154    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.836ns  (logic 0.379ns (45.347%)  route 0.457ns (54.653%))
  Logic Levels:           0  
  Clock Path Skew:        2.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.368     2.447    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.379     2.826 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.457     3.283    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.219     5.154    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.757ns  (logic 0.379ns (50.092%)  route 0.378ns (49.908%))
  Logic Levels:           0  
  Clock Path Skew:        2.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.369     2.448    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.379     2.827 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.378     3.205    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.219     5.154    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.734ns  (logic 0.379ns (51.651%)  route 0.355ns (48.349%))
  Logic Levels:           0  
  Clock Path Skew:        2.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.369     2.448    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.379     2.827 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           0.355     3.182    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.219     5.154    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.691ns  (logic 0.379ns (54.830%)  route 0.312ns (45.170%))
  Logic Levels:           0  
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.371     2.450    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.379     2.829 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=13, routed)          0.312     3.141    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg
    SLICE_X52Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.219     5.154    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.648ns  (logic 0.379ns (58.503%)  route 0.269ns (41.497%))
  Logic Levels:           0  
  Clock Path Skew:        2.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.368     2.447    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.379     2.826 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.269     3.095    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.219     5.154    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.611ns  (logic 0.379ns (61.990%)  route 0.232ns (38.010%))
  Logic Levels:           0  
  Clock Path Skew:        2.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.369     2.448    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.379     2.827 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           0.232     3.059    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.219     5.154    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.611ns  (logic 0.379ns (62.051%)  route 0.232ns (37.949%))
  Logic Levels:           0  
  Clock Path Skew:        2.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.369     2.448    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.379     2.827 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.232     3.059    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.219     5.154    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.316%)  route 0.101ns (41.684%))
  Logic Levels:           0  
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.547     0.883    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.101     1.124    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.813     2.368    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.170%)  route 0.101ns (41.830%))
  Logic Levels:           0  
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.547     0.883    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           0.101     1.125    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.813     2.368    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.828%)  route 0.103ns (42.172%))
  Logic Levels:           0  
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.546     0.882    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.103     1.125    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.813     2.368    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.435%)  route 0.144ns (50.565%))
  Logic Levels:           0  
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.548     0.884    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=13, routed)          0.144     1.169    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg
    SLICE_X52Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.814     2.369    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.023%)  route 0.153ns (51.977%))
  Logic Levels:           0  
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.547     0.883    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.153     1.176    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.813     2.368    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.671%)  route 0.155ns (52.329%))
  Logic Levels:           0  
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.547     0.883    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           0.155     1.178    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.813     2.368    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.969%)  route 0.212ns (60.031%))
  Logic Levels:           0  
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.546     0.882    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.212     1.234    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.813     2.368    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.669%)  route 0.224ns (61.331%))
  Logic Levels:           0  
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.546     0.882    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/Q
                         net (fo=1, routed)           0.224     1.246    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[6]
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.813     2.368    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.270%)  route 0.396ns (73.730%))
  Logic Levels:           0  
  Clock Path Skew:        1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.544     0.880    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/Q
                         net (fo=1, routed)           0.396     1.416    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[7]
    SLICE_X53Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.813     2.368    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.141ns (24.160%)  route 0.443ns (75.840%))
  Logic Levels:           0  
  Clock Path Skew:        1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.544     0.880    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           0.443     1.463    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[8]
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.813     2.368    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.195ns  (logic 0.105ns (8.786%)  route 1.090ns (91.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.090     1.090    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.105     1.195 r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.195    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X43Y101        FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.390     2.372    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X43Y101        FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.045ns (7.536%)  route 0.552ns (92.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.552     0.552    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.597 r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.597    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X43Y101        FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.911     1.277    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X43Y101        FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_012
  To Clock:  clk_fpga_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.004ns  (logic 0.433ns (43.121%)  route 0.571ns (56.879%))
  Logic Levels:           0  
  Clock Path Skew:        -3.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.428     5.689    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X54Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.433     6.122 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.571     6.693    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]
    SLICE_X50Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.218     2.201    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X50Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.001ns  (logic 0.379ns (37.868%)  route 0.622ns (62.132%))
  Logic Levels:           0  
  Clock Path Skew:        -3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.368     5.629    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.379     6.008 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.622     6.630    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X52Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.217     2.200    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X52Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.857ns  (logic 0.398ns (46.453%)  route 0.459ns (53.547%))
  Logic Levels:           0  
  Clock Path Skew:        -3.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.428     5.689    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X54Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.398     6.087 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=4, routed)           0.459     6.546    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[8]
    SLICE_X52Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.217     2.200    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X52Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.888ns  (logic 0.379ns (42.679%)  route 0.509ns (57.321%))
  Logic Levels:           0  
  Clock Path Skew:        -3.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.368     5.629    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.379     6.008 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.509     6.517    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X50Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.218     2.201    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X50Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.871ns  (logic 0.379ns (43.518%)  route 0.492ns (56.482%))
  Logic Levels:           0  
  Clock Path Skew:        -3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.379     5.640    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X48Y84         FDPE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDPE (Prop_fdpe_C_Q)         0.379     6.019 r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.492     6.511    i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg
    SLICE_X49Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.228     2.211    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X49Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.763ns  (logic 0.379ns (49.652%)  route 0.384ns (50.348%))
  Logic Levels:           0  
  Clock Path Skew:        -3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.370     5.631    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.379     6.010 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.384     6.395    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X51Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.219     2.202    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.752ns  (logic 0.379ns (50.392%)  route 0.373ns (49.608%))
  Logic Levels:           0  
  Clock Path Skew:        -3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.368     5.629    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.379     6.008 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.373     6.381    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X52Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.217     2.200    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X52Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.750ns  (logic 0.379ns (50.554%)  route 0.371ns (49.446%))
  Logic Levels:           0  
  Clock Path Skew:        -3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.368     5.629    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.379     6.008 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.371     6.379    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X53Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.217     2.200    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X53Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.698ns  (logic 0.379ns (54.332%)  route 0.319ns (45.668%))
  Logic Levels:           0  
  Clock Path Skew:        -3.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.366     5.627    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.379     6.006 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.319     6.325    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X53Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.217     2.200    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X53Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.632ns  (logic 0.379ns (59.927%)  route 0.253ns (40.073%))
  Logic Levels:           0  
  Clock Path Skew:        -3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.368     5.629    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.379     6.008 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.253     6.262    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X53Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.217     2.200    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X53Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.546     1.820    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141     1.961 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.108     2.070    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X53Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.811     1.177    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X53Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.311%)  route 0.109ns (43.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.546     1.820    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141     1.961 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.109     2.070    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[6]
    SLICE_X52Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.811     1.177    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X52Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.616%)  route 0.138ns (49.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.544     1.818    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.138     2.097    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X53Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.811     1.177    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X53Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.974%)  route 0.166ns (54.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.546     1.820    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.141     1.961 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.166     2.127    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X53Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.811     1.177    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X53Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.586%)  route 0.168ns (54.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.548     1.822    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.141     1.963 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.168     2.131    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X51Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.814     1.180    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.177%)  route 0.171ns (54.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.546     1.820    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.141     1.961 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.171     2.132    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X52Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.811     1.177    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X52Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.799%)  route 0.232ns (62.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.546     1.820    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.141     1.961 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.232     2.193    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X50Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.812     1.178    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X50Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.221%)  route 0.228ns (61.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.551     1.825    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X48Y84         FDPE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.966 r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.228     2.194    i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg
    SLICE_X49Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.818     1.184    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X49Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.295%)  route 0.260ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.569     1.843    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X54Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.148     1.991 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=4, routed)           0.260     2.251    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[8]
    SLICE_X52Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.811     1.177    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X52Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.863%)  route 0.269ns (62.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.569     1.843    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X54Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.164     2.007 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.269     2.276    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]
    SLICE_X50Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.812     1.178    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X50Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_rx_channel_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.186ns  (logic 0.559ns (17.543%)  route 2.627ns (82.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.427     2.506    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X30Y87         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_rx_channel_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.433     2.939 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_rx_channel_reset_reg/Q
                         net (fo=15, routed)          1.530     4.469    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg_0
    SLICE_X40Y87         LUT3 (Prop_lut3_I0_O)        0.126     4.595 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           1.097     5.692    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X35Y75         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.221     2.204    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X35Y75         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.415ns  (logic 0.484ns (20.045%)  route 1.931ns (79.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.427     2.506    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X29Y88         FDSE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDSE (Prop_fdse_C_Q)         0.379     2.885 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=10, routed)          1.381     4.266    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_0
    SLICE_X40Y89         LUT3 (Prop_lut3_I2_O)        0.105     4.371 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.550     4.921    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X45Y84         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.228     2.211    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X45Y84         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.826%)  route 0.595ns (76.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.556     0.892    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X33Y89         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/Q
                         net (fo=8, routed)           0.342     1.375    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n
    SLICE_X40Y89         LUT3 (Prop_lut3_I0_O)        0.045     1.420 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.253     1.672    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X45Y84         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.818     1.184    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X45Y84         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 bd_base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.186ns (15.218%)  route 1.036ns (84.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.552     0.888    bd_base_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y84         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  bd_base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.485     1.514    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X40Y87         LUT3 (Prop_lut3_I1_O)        0.045     1.559 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.551     2.110    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X35Y75         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.809     1.175    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X35Y75         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rgmii_rxc
  To Clock:  clk_fpga_0

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.053ns  (logic 0.379ns (35.997%)  route 0.674ns (64.003%))
  Logic Levels:           0  
  Clock Path Skew:        -2.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    5.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.386     5.037    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.379     5.416 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.674     6.090    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X49Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.233     2.216    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.983ns  (logic 0.379ns (38.558%)  route 0.604ns (61.442%))
  Logic Levels:           0  
  Clock Path Skew:        -2.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    5.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.386     5.037    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.379     5.416 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.604     6.020    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.234     2.217    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.889ns  (logic 0.433ns (48.691%)  route 0.456ns (51.309%))
  Logic Levels:           0  
  Clock Path Skew:        -2.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.378     5.029    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X50Y95         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.433     5.462 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=5, routed)           0.456     5.918    i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg
    SLICE_X49Y95         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.234     2.217    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y95         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync1_reg_reg/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.837ns  (logic 0.379ns (45.305%)  route 0.458ns (54.695%))
  Logic Levels:           0  
  Clock Path Skew:        -2.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    5.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.387     5.038    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y94         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.379     5.417 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           0.458     5.874    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.234     2.217    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.835ns  (logic 0.379ns (45.411%)  route 0.456ns (54.589%))
  Logic Levels:           0  
  Clock Path Skew:        -2.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    5.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.387     5.038    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y94         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.379     5.417 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           0.456     5.872    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.234     2.217    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.825ns  (logic 0.348ns (42.165%)  route 0.477ns (57.835%))
  Logic Levels:           0  
  Clock Path Skew:        -2.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    5.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.386     5.037    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.348     5.385 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.477     5.862    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.234     2.217    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.757ns  (logic 0.379ns (50.092%)  route 0.378ns (49.908%))
  Logic Levels:           0  
  Clock Path Skew:        -2.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    5.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.386     5.037    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.379     5.416 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/Q
                         net (fo=1, routed)           0.378     5.793    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[6]
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.234     2.217    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.748ns  (logic 0.379ns (50.649%)  route 0.369ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        -2.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    5.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.387     5.038    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y94         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.379     5.417 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           0.369     5.786    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.234     2.217    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.726ns  (logic 0.348ns (47.945%)  route 0.378ns (52.055%))
  Logic Levels:           0  
  Clock Path Skew:        -2.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    5.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.387     5.038    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y94         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.348     5.386 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.378     5.764    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.234     2.217    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.726ns  (logic 0.348ns (47.941%)  route 0.378ns (52.059%))
  Logic Levels:           0  
  Clock Path Skew:        -2.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    5.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.386     5.037    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.348     5.385 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/Q
                         net (fo=1, routed)           0.378     5.763    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[7]
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.234     2.217    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.078%)  route 0.144ns (52.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.555     1.665    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.128     1.793 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/Q
                         net (fo=1, routed)           0.144     1.937    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[7]
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.823     1.189    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.122%)  route 0.169ns (56.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.555     1.665    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y94         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.128     1.793 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.169     1.962    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.823     1.189    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.186%)  route 0.164ns (53.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.555     1.665    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y94         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           0.164     1.970    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.823     1.189    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.394%)  route 0.170ns (54.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.555     1.665    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/Q
                         net (fo=1, routed)           0.170     1.976    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[6]
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.823     1.189    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.345%)  route 0.197ns (60.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.555     1.665    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.128     1.793 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.197     1.990    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.823     1.189    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.780%)  route 0.189ns (57.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.555     1.665    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y94         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           0.189     1.995    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.823     1.189    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.527%)  route 0.191ns (57.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.555     1.665    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y94         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           0.191     1.997    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.823     1.189    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.566%)  route 0.221ns (57.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.552     1.662    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X50Y95         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     1.826 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=5, routed)           0.221     2.047    i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg
    SLICE_X49Y95         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.824     1.190    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y95         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync1_reg_reg/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.577%)  route 0.279ns (66.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.555     1.665    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.279     2.085    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.823     1.189    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.344%)  route 0.282ns (66.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.555     1.665    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.282     2.088    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X49Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.823     1.189    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  rgmii_rxc

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.104ns  (logic 0.433ns (39.210%)  route 0.671ns (60.790%))
  Logic Levels:           0  
  Clock Path Skew:        2.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns
    Source Clock Delay      (SCD):    2.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.376     2.455    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X50Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.433     2.888 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.671     3.559    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[7]
    SLICE_X49Y96         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.234     4.612    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y96         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.057ns  (logic 0.433ns (40.974%)  route 0.624ns (59.026%))
  Logic Levels:           0  
  Clock Path Skew:        2.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.377     2.456    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X50Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.433     2.889 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.624     3.513    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X49Y96         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.234     4.612    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y96         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.024ns  (logic 0.433ns (42.282%)  route 0.591ns (57.718%))
  Logic Levels:           0  
  Clock Path Skew:        2.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.377     2.456    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X50Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.433     2.889 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.591     3.480    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X48Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.234     4.612    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.011ns  (logic 0.398ns (39.365%)  route 0.613ns (60.635%))
  Logic Levels:           0  
  Clock Path Skew:        2.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns
    Source Clock Delay      (SCD):    2.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.376     2.455    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X50Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.398     2.853 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.613     3.466    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[6]
    SLICE_X48Y95         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.234     4.612    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y95         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.913ns  (logic 0.398ns (43.599%)  route 0.515ns (56.401%))
  Logic Levels:           0  
  Clock Path Skew:        2.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns
    Source Clock Delay      (SCD):    2.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.376     2.455    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X50Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.398     2.853 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[8]/Q
                         net (fo=4, routed)           0.515     3.368    i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[8]
    SLICE_X50Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.225     4.603    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X50Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.854ns  (logic 0.433ns (50.719%)  route 0.421ns (49.281%))
  Logic Levels:           0  
  Clock Path Skew:        2.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.377     2.456    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X50Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.433     2.889 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.421     3.310    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X48Y95         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.234     4.612    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y95         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/s_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.379ns (48.897%)  route 0.396ns (51.103%))
  Logic Levels:           0  
  Clock Path Skew:        2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.441     2.520    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X56Y96         FDPE                                         r  i_axis_width_converter_rx/fifo_inst/s_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDPE (Prop_fdpe_C_Q)         0.379     2.899 r  i_axis_width_converter_rx/fifo_inst/s_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.396     3.295    i_axis_width_converter_rx/fifo_inst/s_rst_sync1_reg
    SLICE_X55Y96         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.283     4.661    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y96         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/s_rst_sync2_reg_reg/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.810ns  (logic 0.433ns (53.479%)  route 0.377ns (46.521%))
  Logic Levels:           0  
  Clock Path Skew:        2.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.611ns
    Source Clock Delay      (SCD):    2.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.376     2.455    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X50Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.433     2.888 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.377     3.265    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X48Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.233     4.611    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.789ns  (logic 0.433ns (54.891%)  route 0.356ns (45.109%))
  Logic Levels:           0  
  Clock Path Skew:        2.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.611ns
    Source Clock Delay      (SCD):    2.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.376     2.455    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X50Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.433     2.888 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.356     3.244    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X48Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.233     4.611    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.784ns  (logic 0.433ns (55.238%)  route 0.351ns (44.762%))
  Logic Levels:           0  
  Clock Path Skew:        2.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.611ns
    Source Clock Delay      (SCD):    2.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.376     2.455    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X50Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.433     2.888 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.351     3.239    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X48Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.233     4.611    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.876%)  route 0.121ns (46.124%))
  Logic Levels:           0  
  Clock Path Skew:        1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.555     0.891    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y95         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.121     1.152    i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X48Y96         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.824     2.191    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y96         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.755%)  route 0.153ns (48.245%))
  Logic Levels:           0  
  Clock Path Skew:        1.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.551     0.887    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X50Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.153     1.203    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X48Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.823     2.190    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.626%)  route 0.154ns (48.374%))
  Logic Levels:           0  
  Clock Path Skew:        1.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.551     0.887    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X50Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.154     1.204    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X48Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.823     2.190    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.438%)  route 0.155ns (48.562%))
  Logic Levels:           0  
  Clock Path Skew:        1.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.551     0.887    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X50Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.155     1.205    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X48Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.823     2.190    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/s_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.747%)  route 0.174ns (55.253%))
  Logic Levels:           0  
  Clock Path Skew:        1.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.577     0.913    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X56Y96         FDPE                                         r  i_axis_width_converter_rx/fifo_inst/s_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.054 r  i_axis_width_converter_rx/fifo_inst/s_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.174     1.228    i_axis_width_converter_rx/fifo_inst/s_rst_sync1_reg
    SLICE_X55Y96         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.845     2.212    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X55Y96         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/s_rst_sync2_reg_reg/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.718%)  route 0.195ns (54.282%))
  Logic Levels:           0  
  Clock Path Skew:        1.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.551     0.887    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X50Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.195     1.245    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X48Y95         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.824     2.191    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y95         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.148ns (39.799%)  route 0.224ns (60.201%))
  Logic Levels:           0  
  Clock Path Skew:        1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.551     0.887    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X50Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[8]/Q
                         net (fo=4, routed)           0.224     1.258    i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[8]
    SLICE_X50Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.820     2.187    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X50Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.094%)  route 0.235ns (58.906%))
  Logic Levels:           0  
  Clock Path Skew:        1.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.551     0.887    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X50Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.235     1.286    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X48Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.824     2.191    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.148ns (35.403%)  route 0.270ns (64.597%))
  Logic Levels:           0  
  Clock Path Skew:        1.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.551     0.887    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X50Y91         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.270     1.305    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[6]
    SLICE_X48Y95         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.824     2.191    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y95         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.249%)  route 0.265ns (61.751%))
  Logic Levels:           0  
  Clock Path Skew:        1.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.551     0.887    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X50Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.265     1.315    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X49Y96         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.824     2.191    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y96         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcme2_base_inst1/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.012ns  (logic 0.000ns (0.000%)  route 0.012ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)   10.000    10.000 f  
    N18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    11.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    12.502    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.077    12.579 f  mmcme2_base_inst1/CLKFBOUT
                         net (fo=1, routed)           0.012    12.591    CLKFBIN
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  mmcme2_base_inst1/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcme2_base_inst1/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKFBOUT
                         net (fo=1, routed)           0.005     0.724    CLKFBIN
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  mmcme2_base_inst1/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_012
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_2/C
                            (falling edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.747ns  (logic 3.746ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 fall edge)   40.000    40.000 f  
    N18                                               0.000    40.000 f  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    41.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    42.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077    42.579 f  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597    44.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    44.261 f  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.778    46.039    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y103        ODDR                                         f  i_rgmii_tx_ddr/ODDR_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.418    46.457 r  i_rgmii_tx_ddr/ODDR_2/Q
                         net (fo=1, routed)           0.001    46.458    rgmii_td_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         3.328    49.787 r  rgmii_td_OBUF[2]_inst/O
                         net (fo=0)                   0.000    49.787    rgmii_td[2]
    M15                                                               r  rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_0/C
                            (falling edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.746ns  (logic 3.745ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 fall edge)   40.000    40.000 f  
    N18                                               0.000    40.000 f  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    41.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    42.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077    42.579 f  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597    44.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    44.261 f  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.778    46.039    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y104        ODDR                                         f  i_rgmii_tx_ddr/ODDR_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.418    46.457 r  i_rgmii_tx_ddr/ODDR_0/Q
                         net (fo=1, routed)           0.001    46.458    rgmii_td_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.327    49.785 r  rgmii_td_OBUF[0]_inst/O
                         net (fo=0)                   0.000    49.785    rgmii_td[0]
    M14                                                               r  rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_3/C
                            (falling edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.740ns  (logic 3.739ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 fall edge)   40.000    40.000 f  
    N18                                               0.000    40.000 f  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    41.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    42.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077    42.579 f  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597    44.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    44.261 f  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.776    46.037    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y108        ODDR                                         f  i_rgmii_tx_ddr/ODDR_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y108        ODDR (Prop_oddr_C_Q)         0.418    46.455 r  i_rgmii_tx_ddr/ODDR_3/Q
                         net (fo=1, routed)           0.001    46.456    rgmii_td_OBUF[3]
    N15                  OBUF (Prop_obuf_I_O)         3.321    49.777 r  rgmii_td_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.777    rgmii_td[3]
    N15                                                               r  rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
                            (falling edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.737ns  (logic 3.736ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 fall edge)   40.000    40.000 f  
    N18                                               0.000    40.000 f  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    41.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    42.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077    42.579 f  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597    44.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    44.261 f  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.776    46.037    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y107        ODDR                                         f  i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y107        ODDR (Prop_oddr_C_Q)         0.418    46.455 r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/Q
                         net (fo=1, routed)           0.001    46.456    rgmii_tx_ctl_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.318    49.774 r  rgmii_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000    49.774    rgmii_tx_ctl
    N16                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_1/C
                            (falling edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.737ns  (logic 3.736ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 fall edge)   40.000    40.000 f  
    N18                                               0.000    40.000 f  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    41.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    42.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077    42.579 f  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597    44.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    44.261 f  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.776    46.037    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y105        ODDR                                         f  i_rgmii_tx_ddr/ODDR_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y105        ODDR (Prop_oddr_C_Q)         0.418    46.455 r  i_rgmii_tx_ddr/ODDR_1/Q
                         net (fo=1, routed)           0.001    46.456    rgmii_td_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         3.318    49.774 r  rgmii_td_OBUF[1]_inst/O
                         net (fo=0)                   0.000    49.774    rgmii_td[1]
    L15                                                               r  rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_1/C
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.451ns  (logic 1.450ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.709     1.983    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y105        ODDR                                         r  i_rgmii_tx_ddr/ODDR_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y105        ODDR (Prop_oddr_C_Q)         0.177     2.160 r  i_rgmii_tx_ddr/ODDR_1/Q
                         net (fo=1, routed)           0.001     2.161    rgmii_td_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.273     3.434 r  rgmii_td_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.434    rgmii_td[1]
    L15                                                               r  rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.451ns  (logic 1.450ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.709     1.983    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y107        ODDR                                         r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y107        ODDR (Prop_oddr_C_Q)         0.177     2.160 r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/Q
                         net (fo=1, routed)           0.001     2.161    rgmii_tx_ctl_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.434 r  rgmii_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000     3.434    rgmii_tx_ctl
    N16                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_3/C
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.453ns  (logic 1.452ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.709     1.983    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y108        ODDR                                         r  i_rgmii_tx_ddr/ODDR_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y108        ODDR (Prop_oddr_C_Q)         0.177     2.160 r  i_rgmii_tx_ddr/ODDR_3/Q
                         net (fo=1, routed)           0.001     2.161    rgmii_td_OBUF[3]
    N15                  OBUF (Prop_obuf_I_O)         1.275     3.437 r  rgmii_td_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.437    rgmii_td[3]
    N15                                                               r  rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_0/C
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.459ns  (logic 1.458ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.710     1.984    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y104        ODDR                                         r  i_rgmii_tx_ddr/ODDR_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.177     2.161 r  i_rgmii_tx_ddr/ODDR_0/Q
                         net (fo=1, routed)           0.001     2.162    rgmii_td_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.444 r  rgmii_td_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.444    rgmii_td[0]
    M14                                                               r  rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_2/C
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.461ns  (logic 1.460ns (99.932%)  route 0.001ns (0.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.710     1.984    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y103        ODDR                                         r  i_rgmii_tx_ddr/ODDR_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.177     2.161 r  i_rgmii_tx_ddr/ODDR_2/Q
                         net (fo=1, routed)           0.001     2.162    rgmii_td_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         1.283     3.446 r  rgmii_td_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.446    rgmii_td[2]
    M15                                                               r  rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rgmii_txc_OBUF
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/CLKOUT3
                            (clock source 'rgmii_txc_OBUF'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgmii_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.836ns  (logic 3.426ns (43.719%)  route 4.410ns (56.281%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_txc_OBUF fall edge)
                                                     20.000    20.000 f  
    N18                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    21.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    22.502    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.579 f  mmcme2_base_inst1/CLKOUT3
                         net (fo=1, routed)           1.597    24.176    rgmii_txc_OBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085    24.261 f  rgmii_txc_OBUF_BUFG_inst/O
                         net (fo=1, routed)           2.813    27.075    rgmii_txc_OBUF_BUFG
    L14                  OBUF (Prop_obuf_I_O)         3.341    30.415 f  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    30.415    rgmii_txc
    L14                                                               f  rgmii_txc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/CLKOUT3
                            (clock source 'rgmii_txc_OBUF'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgmii_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.722ns  (logic 1.322ns (48.554%)  route 1.400ns (51.446%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_txc_OBUF rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT3
                         net (fo=1, routed)           0.529     1.248    rgmii_txc_OBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.274 r  rgmii_txc_OBUF_BUFG_inst/O
                         net (fo=1, routed)           0.871     2.146    rgmii_txc_OBUF_BUFG
    L14                  OBUF (Prop_obuf_I_O)         1.296     3.441 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000     3.441    rgmii_txc
    L14                                                               r  rgmii_txc (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_012

Max Delay           113 Endpoints
Min Delay           113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_ddr/ODDR_2/R
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.622ns  (logic 0.106ns (1.391%)  route 7.516ns (98.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 r  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         3.593     7.622    i_rgmii_tx_ddr/SR[0]
    OLOGIC_X1Y103        ODDR                                         r  i_rgmii_tx_ddr/ODDR_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.552     5.486    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y103        ODDR                                         r  i_rgmii_tx_ddr/ODDR_2/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_ddr/ODDR_0/R
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.501ns  (logic 0.106ns (1.413%)  route 7.395ns (98.587%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 r  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         3.472     7.501    i_rgmii_tx_ddr/SR[0]
    OLOGIC_X1Y104        ODDR                                         r  i_rgmii_tx_ddr/ODDR_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.552     5.486    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y104        ODDR                                         r  i_rgmii_tx_ddr/ODDR_0/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_ddr/ODDR_1/R
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.501ns  (logic 0.106ns (1.413%)  route 7.395ns (98.587%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 r  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         3.472     7.501    i_rgmii_tx_ddr/SR[0]
    OLOGIC_X1Y105        ODDR                                         r  i_rgmii_tx_ddr/ODDR_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.551     5.485    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y105        ODDR                                         r  i_rgmii_tx_ddr/ODDR_1/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_ddr/i_rgmii_tx_ctl/R
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.361ns  (logic 0.106ns (1.440%)  route 7.255ns (98.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 r  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         3.333     7.361    i_rgmii_tx_ddr/SR[0]
    OLOGIC_X1Y107        ODDR                                         r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.551     5.485    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y107        ODDR                                         r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_ddr/ODDR_3/R
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.354ns  (logic 0.106ns (1.441%)  route 7.248ns (98.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 r  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         3.325     7.354    i_rgmii_tx_ddr/SR[0]
    OLOGIC_X1Y108        ODDR                                         r  i_rgmii_tx_ddr/ODDR_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.551     5.485    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y108        ODDR                                         r  i_rgmii_tx_ddr/ODDR_3/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.246ns  (logic 0.106ns (1.697%)  route 6.140ns (98.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 f  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         2.218     6.246    i_axis_async_fifo_adapter_tx/fifo_inst/SR[0]
    SLICE_X48Y84         FDPE                                         f  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.228     5.163    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X48Y84         FDPE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tvalid_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.244ns  (logic 0.106ns (1.698%)  route 6.138ns (98.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 r  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         2.216     6.244    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/SR[0]
    SLICE_X60Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tvalid_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.280     5.215    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_012_BUFG
    SLICE_X60Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tvalid_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tvalid_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.244ns  (logic 0.106ns (1.698%)  route 6.138ns (98.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 r  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         2.216     6.244    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/SR[0]
    SLICE_X60Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tvalid_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.280     5.215    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_012_BUFG
    SLICE_X60Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tvalid_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.133ns  (logic 0.106ns (1.728%)  route 6.027ns (98.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 f  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         2.104     6.133    i_eth_frm_tx/i_eth_crc32/SR[0]
    SLICE_X63Y86         FDCE                                         f  i_eth_frm_tx/i_eth_crc32/crc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.282     5.217    i_eth_frm_tx/i_eth_crc32/CLK
    SLICE_X63Y86         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[18]/CLR
                            (recovery check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.133ns  (logic 0.106ns (1.728%)  route 6.027ns (98.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 f  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         2.104     6.133    i_eth_frm_tx/i_eth_crc32/SR[0]
    SLICE_X62Y86         FDCE                                         f  i_eth_frm_tx/i_eth_crc32/crc_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         1.282     5.217    i_eth_frm_tx/i_eth_crc32/CLK
    SLICE_X62Y86         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.610ns  (logic 0.045ns (2.795%)  route 1.565ns (97.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.565     1.565    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X55Y85         LUT5 (Prop_lut5_I4_O)        0.045     1.610 r  i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_i_1/O
                         net (fo=1, routed)           0.000     1.610    i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_i_1_n_0
    SLICE_X55Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.840     2.395    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X55Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.045ns (2.705%)  route 1.619ns (97.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.619     1.619    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X55Y85         LUT5 (Prop_lut5_I4_O)        0.045     1.664 r  i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.664    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg[0]_i_1_n_0
    SLICE_X55Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.840     2.395    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X55Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.231ns  (logic 0.044ns (1.973%)  route 2.187ns (98.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.957     1.957    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.044     2.001 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.229     2.231    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_1
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.812     2.367    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.231ns  (logic 0.044ns (1.973%)  route 2.187ns (98.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.957     1.957    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.044     2.001 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.229     2.231    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_1
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.812     2.367    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.231ns  (logic 0.044ns (1.973%)  route 2.187ns (98.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.957     1.957    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.044     2.001 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.229     2.231    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_1
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.812     2.367    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.231ns  (logic 0.044ns (1.973%)  route 2.187ns (98.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.957     1.957    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.044     2.001 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.229     2.231    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_1
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.812     2.367    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.231ns  (logic 0.044ns (1.973%)  route 2.187ns (98.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.957     1.957    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.044     2.001 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.229     2.231    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_1
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.812     2.367    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[3]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.231ns  (logic 0.044ns (1.973%)  route 2.187ns (98.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.957     1.957    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.044     2.001 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.229     2.231    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_1
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.812     2.367    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X53Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[7]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.234ns  (logic 0.044ns (1.969%)  route 2.190ns (98.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.957     1.957    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.044     2.001 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.233     2.234    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_1
    SLICE_X52Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.812     2.367    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.234ns  (logic 0.044ns (1.969%)  route 2.190ns (98.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.957     1.957    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.044     2.001 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.233     2.234    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_1
    SLICE_X52Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=248, routed)         0.812     2.367    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X52Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           365 Endpoints
Min Delay           365 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_apb3_slave_4/PRDATA_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.624ns  (logic 0.106ns (1.600%)  route 6.518ns (98.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 f  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         2.595     6.624    i_apb3_slave_4/SR[0]
    SLICE_X40Y94         FDCE                                         f  i_apb3_slave_4/PRDATA_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.235     2.218    i_apb3_slave_4/FCLK_CLK0_0
    SLICE_X40Y94         FDCE                                         r  i_apb3_slave_4/PRDATA_reg[10]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_apb3_slave_4/PRDATA_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.624ns  (logic 0.106ns (1.600%)  route 6.518ns (98.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 f  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         2.595     6.624    i_apb3_slave_4/SR[0]
    SLICE_X40Y94         FDCE                                         f  i_apb3_slave_4/PRDATA_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.235     2.218    i_apb3_slave_4/FCLK_CLK0_0
    SLICE_X40Y94         FDCE                                         r  i_apb3_slave_4/PRDATA_reg[13]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_apb3_slave_4/PRDATA_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.624ns  (logic 0.106ns (1.600%)  route 6.518ns (98.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 f  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         2.595     6.624    i_apb3_slave_4/SR[0]
    SLICE_X40Y94         FDCE                                         f  i_apb3_slave_4/PRDATA_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.235     2.218    i_apb3_slave_4/FCLK_CLK0_0
    SLICE_X40Y94         FDCE                                         r  i_apb3_slave_4/PRDATA_reg[3]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_apb3_slave_4/PRDATA_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.624ns  (logic 0.106ns (1.600%)  route 6.518ns (98.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 f  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         2.595     6.624    i_apb3_slave_4/SR[0]
    SLICE_X40Y94         FDCE                                         f  i_apb3_slave_4/PRDATA_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.235     2.218    i_apb3_slave_4/FCLK_CLK0_0
    SLICE_X40Y94         FDCE                                         r  i_apb3_slave_4/PRDATA_reg[9]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_apb3_slave_4/reg_data_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.620ns  (logic 0.106ns (1.601%)  route 6.514ns (98.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 f  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         2.592     6.620    i_apb3_slave_4/SR[0]
    SLICE_X41Y94         FDCE                                         f  i_apb3_slave_4/reg_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.235     2.218    i_apb3_slave_4/FCLK_CLK0_0
    SLICE_X41Y94         FDCE                                         r  i_apb3_slave_4/reg_data_reg[10]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_apb3_slave_4/reg_data_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.620ns  (logic 0.106ns (1.601%)  route 6.514ns (98.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 f  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         2.592     6.620    i_apb3_slave_4/SR[0]
    SLICE_X41Y94         FDCE                                         f  i_apb3_slave_4/reg_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.235     2.218    i_apb3_slave_4/FCLK_CLK0_0
    SLICE_X41Y94         FDCE                                         r  i_apb3_slave_4/reg_data_reg[13]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_apb3_slave_4/reg_data_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.620ns  (logic 0.106ns (1.601%)  route 6.514ns (98.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 f  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         2.592     6.620    i_apb3_slave_4/SR[0]
    SLICE_X41Y94         FDCE                                         f  i_apb3_slave_4/reg_data_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.235     2.218    i_apb3_slave_4/FCLK_CLK0_0
    SLICE_X41Y94         FDCE                                         r  i_apb3_slave_4/reg_data_reg[18]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_apb3_slave_4/reg_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.620ns  (logic 0.106ns (1.601%)  route 6.514ns (98.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 f  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         2.592     6.620    i_apb3_slave_4/SR[0]
    SLICE_X41Y94         FDCE                                         f  i_apb3_slave_4/reg_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.235     2.218    i_apb3_slave_4/FCLK_CLK0_0
    SLICE_X41Y94         FDCE                                         r  i_apb3_slave_4/reg_data_reg[3]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_apb3_slave_4/reg_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.620ns  (logic 0.106ns (1.601%)  route 6.514ns (98.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 f  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         2.592     6.620    i_apb3_slave_4/SR[0]
    SLICE_X41Y94         FDCE                                         f  i_apb3_slave_4/reg_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.235     2.218    i_apb3_slave_4/FCLK_CLK0_0
    SLICE_X41Y94         FDCE                                         r  i_apb3_slave_4/reg_data_reg[5]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_apb3_slave_4/reg_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.620ns  (logic 0.106ns (1.601%)  route 6.514ns (98.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 f  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         2.592     6.620    i_apb3_slave_4/SR[0]
    SLICE_X41Y94         FDCE                                         f  i_apb3_slave_4/reg_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.235     2.218    i_apb3_slave_4/FCLK_CLK0_0
    SLICE_X41Y94         FDCE                                         r  i_apb3_slave_4/reg_data_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_valid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.812ns  (logic 0.045ns (2.483%)  route 1.767ns (97.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.767     1.767    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.045     1.812 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_valid_reg_i_1/O
                         net (fo=1, routed)           0.000     1.812    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_valid_reg_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_valid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.815     1.181    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_valid_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.864ns  (logic 0.045ns (2.414%)  route 1.819ns (97.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.819     1.819    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X51Y85         LUT6 (Prop_lut6_I4_O)        0.045     1.864 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_i_1/O
                         net (fo=1, routed)           0.000     1.864    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.815     1.181    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.966ns  (logic 0.045ns (2.289%)  route 1.921ns (97.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.921     1.921    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X48Y90         LUT5 (Prop_lut5_I4_O)        0.045     1.966 r  i_axis_width_converter_rx/fifo_inst/m_axis_tvalid_pipe_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.966    i_axis_width_converter_rx/fifo_inst/m_axis_tvalid_pipe_reg[0]_i_1_n_0
    SLICE_X48Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.823     1.189    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X48Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/drop_frame_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.045ns  (logic 0.045ns (2.201%)  route 2.000ns (97.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.000     2.000    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.045     2.045 r  i_axis_async_fifo_adapter_tx/fifo_inst/drop_frame_reg_i_1/O
                         net (fo=1, routed)           0.000     2.045    i_axis_async_fifo_adapter_tx/fifo_inst/drop_frame_reg_i_1_n_0
    SLICE_X49Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/drop_frame_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.818     1.184    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X49Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/drop_frame_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/m_frame_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.047ns  (logic 0.045ns (2.198%)  route 2.002ns (97.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.002     2.002    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X48Y90         LUT5 (Prop_lut5_I0_O)        0.045     2.047 r  i_axis_width_converter_rx/fifo_inst/m_frame_reg_i_1/O
                         net (fo=1, routed)           0.000     2.047    i_axis_width_converter_rx/fifo_inst/m_frame_reg_i_1_n_0
    SLICE_X48Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/m_frame_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.823     1.189    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X48Y90         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/m_frame_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.197ns  (logic 0.045ns (2.048%)  route 2.152ns (97.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.957     1.957    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.045     2.002 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.195     2.197    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X51Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.813     1.179    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.197ns  (logic 0.045ns (2.048%)  route 2.152ns (97.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.957     1.957    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.045     2.002 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.195     2.197    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X51Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.813     1.179    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.197ns  (logic 0.045ns (2.048%)  route 2.152ns (97.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.957     1.957    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.045     2.002 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.195     2.197    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X51Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.813     1.179    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.197ns  (logic 0.045ns (2.048%)  route 2.152ns (97.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.957     1.957    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.045     2.002 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.195     2.197    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X51Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.813     1.179    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X51Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.242ns  (logic 0.045ns (2.007%)  route 2.197ns (97.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.957     1.957    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.045     2.002 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.239     2.242    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X50Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.814     1.180    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X50Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  rgmii_rxc

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gen_io[3].IDDR_inst/R
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.547ns  (logic 0.106ns (1.405%)  route 7.441ns (98.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 r  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         3.518     7.547    gen_slow_rx.i_rgmii_rx_sdr/rst
    ILOGIC_X1Y134        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[3].IDDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     5.340 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     7.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.378 f  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.547     8.924    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    ILOGIC_X1Y134        IDDR                                         f  gen_slow_rx.i_rgmii_rx_sdr/gen_io[3].IDDR_inst/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gen_io[2].IDDR_inst/R
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.438ns  (logic 0.106ns (1.425%)  route 7.332ns (98.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 r  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         3.410     7.438    gen_slow_rx.i_rgmii_rx_sdr/rst
    ILOGIC_X1Y133        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[2].IDDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     5.340 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     7.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.378 f  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.547     8.924    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    ILOGIC_X1Y133        IDDR                                         f  gen_slow_rx.i_rgmii_rx_sdr/gen_io[2].IDDR_inst/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gen_io[0].IDDR_inst/R
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.240ns  (logic 0.106ns (1.464%)  route 7.134ns (98.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 r  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         3.212     7.240    gen_slow_rx.i_rgmii_rx_sdr/rst
    ILOGIC_X1Y109        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[0].IDDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     5.340 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     7.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.378 f  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.551     8.928    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    ILOGIC_X1Y109        IDDR                                         f  gen_slow_rx.i_rgmii_rx_sdr/gen_io[0].IDDR_inst/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/IDDR_inst/R
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.139ns  (logic 0.106ns (1.485%)  route 7.033ns (98.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 r  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         3.111     7.139    gen_slow_rx.i_rgmii_rx_sdr/rst
    ILOGIC_X1Y125        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/IDDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     5.340 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     7.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.378 f  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.539     8.916    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    ILOGIC_X1Y125        IDDR                                         f  gen_slow_rx.i_rgmii_rx_sdr/IDDR_inst/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gen_io[1].IDDR_inst/R
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.096ns  (logic 0.106ns (1.494%)  route 6.990ns (98.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 r  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         3.067     7.096    gen_slow_rx.i_rgmii_rx_sdr/rst
    ILOGIC_X1Y110        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[1].IDDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     5.340 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     7.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.378 f  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.551     8.928    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    ILOGIC_X1Y110        IDDR                                         f  gen_slow_rx.i_rgmii_rx_sdr/gen_io[1].IDDR_inst/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/rx_err_reg/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.859ns  (logic 0.106ns (1.809%)  route 5.753ns (98.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 f  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         1.830     5.859    gen_slow_rx.i_rgmii_rx_sdr/rst
    SLICE_X88Y116        FDCE                                         f  gen_slow_rx.i_rgmii_rx_sdr/rx_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.443     4.821    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    SLICE_X88Y116        FDCE                                         r  gen_slow_rx.i_rgmii_rx_sdr/rx_err_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[7]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.526ns  (logic 0.106ns (1.918%)  route 5.420ns (98.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 f  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         1.498     5.526    gen_slow_rx.i_rgmii_rx_sdr/rst
    SLICE_X64Y114        FDCE                                         f  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.439     4.817    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    SLICE_X64Y114        FDCE                                         r  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[7]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[4]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.482ns  (logic 0.106ns (1.934%)  route 5.376ns (98.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 f  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         1.454     5.482    gen_slow_rx.i_rgmii_rx_sdr/rst
    SLICE_X64Y109        FDCE                                         f  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.443     4.821    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    SLICE_X64Y109        FDCE                                         r  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[4]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[5]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.482ns  (logic 0.106ns (1.934%)  route 5.376ns (98.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 f  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         1.454     5.482    gen_slow_rx.i_rgmii_rx_sdr/rst
    SLICE_X64Y109        FDCE                                         f  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.443     4.821    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    SLICE_X64Y109        FDCE                                         r  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[5]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[6]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.482ns  (logic 0.106ns (1.934%)  route 5.376ns (98.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          3.922     3.922    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.106     4.028 f  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         1.454     5.482    gen_slow_rx.i_rgmii_rx_sdr/rst
    SLICE_X64Y109        FDCE                                         f  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.443     4.821    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    SLICE_X64Y109        FDCE                                         r  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/drop_frame_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.201ns  (logic 0.045ns (2.044%)  route 2.156ns (97.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.156     2.156    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.045     2.201 r  i_axis_width_converter_rx/fifo_inst/drop_frame_reg_i_1/O
                         net (fo=1, routed)           0.000     2.201    i_axis_width_converter_rx/fifo_inst/drop_frame_reg_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/drop_frame_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.820     2.187    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X50Y96         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/drop_frame_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.210ns  (logic 0.045ns (2.036%)  route 2.165ns (97.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.165     2.165    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045     2.210 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_i_1/O
                         net (fo=1, routed)           0.000     2.210    i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.820     2.187    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X50Y95         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_update_valid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.214ns  (logic 0.045ns (2.032%)  route 2.169ns (97.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.169     2.169    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X50Y95         LUT6 (Prop_lut6_I0_O)        0.045     2.214 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_valid_reg_i_1/O
                         net (fo=1, routed)           0.000     2.214    i_axis_width_converter_rx/fifo_inst/wr_ptr_update_valid_reg_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_valid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.820     2.187    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X50Y95         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_valid_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.425ns  (logic 0.044ns (1.814%)  route 2.381ns (98.186%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.154     2.154    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X50Y93         LUT2 (Prop_lut2_I0_O)        0.044     2.198 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.227     2.425    i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_reg
    SLICE_X51Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.819     2.186    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X51Y92         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.440ns  (logic 0.044ns (1.803%)  route 2.396ns (98.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.154     2.154    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X50Y93         LUT2 (Prop_lut2_I0_O)        0.044     2.198 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.242     2.440    i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_reg
    SLICE_X50Y94         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.820     2.187    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X50Y94         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_reg_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.440ns  (logic 0.044ns (1.803%)  route 2.396ns (98.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.154     2.154    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X50Y93         LUT2 (Prop_lut2_I0_O)        0.044     2.198 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.242     2.440    i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_reg
    SLICE_X50Y94         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.820     2.187    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X50Y94         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_reg_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.440ns  (logic 0.044ns (1.803%)  route 2.396ns (98.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.154     2.154    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X50Y93         LUT2 (Prop_lut2_I0_O)        0.044     2.198 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.242     2.440    i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_reg
    SLICE_X51Y94         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.820     2.187    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X51Y94         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_reg_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.seg_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.454ns  (logic 0.045ns (1.834%)  route 2.409ns (98.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.409     2.409    i_axis_width_converter_rx/upsize_pre.adapter_inst/lopt
    SLICE_X55Y96         LUT6 (Prop_lut6_I4_O)        0.045     2.454 r  i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.seg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.454    i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.seg_reg[0]_i_1_n_0
    SLICE_X55Y96         FDRE                                         r  i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.seg_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.845     2.212    i_axis_width_converter_rx/upsize_pre.adapter_inst/s_clk
    SLICE_X55Y96         FDRE                                         r  i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.seg_reg_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.468ns  (logic 0.048ns (1.945%)  route 2.420ns (98.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.160     2.160    i_apb3_slave_4/pll_lock_OBUF
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.048     2.208 f  i_apb3_slave_4/FSM_sequential_state[2]_i_2/O
                         net (fo=446, routed)         0.259     2.468    i_axis_width_converter_rx/fifo_inst/m_rst
    SLICE_X53Y95         FDPE                                         f  i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.820     2.187    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X53Y95         FDPE                                         r  i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.469ns  (logic 0.044ns (1.782%)  route 2.425ns (98.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.154     2.154    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X50Y93         LUT2 (Prop_lut2_I0_O)        0.044     2.198 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.271     2.469    i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_reg
    SLICE_X49Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.824     2.191    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y93         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C





