<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - landlock.info - arch/x86/kernel/process_64.c</title>
  <link rel="stylesheet" type="text/css" href="../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../index.html">top level</a> - <a href="index.html">arch/x86/kernel</a> - process_64.c<span style="font-size: 80%;"> (source / <a href="process_64.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">landlock.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">154</td>
            <td class="headerCovTableEntry">282</td>
            <td class="headerCovTableEntryLo">54.6 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2021-04-22 12:43:58</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">13</td>
            <td class="headerCovTableEntry">25</td>
            <td class="headerCovTableEntryLo">52.0 %</td>
          </tr>
          <tr><td><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: GPL-2.0-only</a>
<a name="2"><span class="lineNum">       2 </span>            : /*</a>
<a name="3"><span class="lineNum">       3 </span>            :  *  Copyright (C) 1995  Linus Torvalds</a>
<a name="4"><span class="lineNum">       4 </span>            :  *</a>
<a name="5"><span class="lineNum">       5 </span>            :  *  Pentium III FXSR, SSE support</a>
<a name="6"><span class="lineNum">       6 </span>            :  *      Gareth Hughes &lt;gareth@valinux.com&gt;, May 2000</a>
<a name="7"><span class="lineNum">       7 </span>            :  *</a>
<a name="8"><span class="lineNum">       8 </span>            :  *  X86-64 port</a>
<a name="9"><span class="lineNum">       9 </span>            :  *      Andi Kleen.</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  *      CPU hotplug support - ashok.raj@intel.com</a>
<a name="12"><span class="lineNum">      12 </span>            :  */</a>
<a name="13"><span class="lineNum">      13 </span>            : </a>
<a name="14"><span class="lineNum">      14 </span>            : /*</a>
<a name="15"><span class="lineNum">      15 </span>            :  * This file handles the architecture-dependent parts of process handling..</a>
<a name="16"><span class="lineNum">      16 </span>            :  */</a>
<a name="17"><span class="lineNum">      17 </span>            : </a>
<a name="18"><span class="lineNum">      18 </span>            : #include &lt;linux/cpu.h&gt;</a>
<a name="19"><span class="lineNum">      19 </span>            : #include &lt;linux/errno.h&gt;</a>
<a name="20"><span class="lineNum">      20 </span>            : #include &lt;linux/sched.h&gt;</a>
<a name="21"><span class="lineNum">      21 </span>            : #include &lt;linux/sched/task.h&gt;</a>
<a name="22"><span class="lineNum">      22 </span>            : #include &lt;linux/sched/task_stack.h&gt;</a>
<a name="23"><span class="lineNum">      23 </span>            : #include &lt;linux/fs.h&gt;</a>
<a name="24"><span class="lineNum">      24 </span>            : #include &lt;linux/kernel.h&gt;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &lt;linux/mm.h&gt;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &lt;linux/elfcore.h&gt;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &lt;linux/smp.h&gt;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &lt;linux/slab.h&gt;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &lt;linux/user.h&gt;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &lt;linux/interrupt.h&gt;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &lt;linux/delay.h&gt;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &lt;linux/export.h&gt;</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &lt;linux/ptrace.h&gt;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &lt;linux/notifier.h&gt;</a>
<a name="35"><span class="lineNum">      35 </span>            : #include &lt;linux/kprobes.h&gt;</a>
<a name="36"><span class="lineNum">      36 </span>            : #include &lt;linux/kdebug.h&gt;</a>
<a name="37"><span class="lineNum">      37 </span>            : #include &lt;linux/prctl.h&gt;</a>
<a name="38"><span class="lineNum">      38 </span>            : #include &lt;linux/uaccess.h&gt;</a>
<a name="39"><span class="lineNum">      39 </span>            : #include &lt;linux/io.h&gt;</a>
<a name="40"><span class="lineNum">      40 </span>            : #include &lt;linux/ftrace.h&gt;</a>
<a name="41"><span class="lineNum">      41 </span>            : #include &lt;linux/syscalls.h&gt;</a>
<a name="42"><span class="lineNum">      42 </span>            : </a>
<a name="43"><span class="lineNum">      43 </span>            : #include &lt;asm/processor.h&gt;</a>
<a name="44"><span class="lineNum">      44 </span>            : #include &lt;asm/fpu/internal.h&gt;</a>
<a name="45"><span class="lineNum">      45 </span>            : #include &lt;asm/mmu_context.h&gt;</a>
<a name="46"><span class="lineNum">      46 </span>            : #include &lt;asm/prctl.h&gt;</a>
<a name="47"><span class="lineNum">      47 </span>            : #include &lt;asm/desc.h&gt;</a>
<a name="48"><span class="lineNum">      48 </span>            : #include &lt;asm/proto.h&gt;</a>
<a name="49"><span class="lineNum">      49 </span>            : #include &lt;asm/ia32.h&gt;</a>
<a name="50"><span class="lineNum">      50 </span>            : #include &lt;asm/debugreg.h&gt;</a>
<a name="51"><span class="lineNum">      51 </span>            : #include &lt;asm/switch_to.h&gt;</a>
<a name="52"><span class="lineNum">      52 </span>            : #include &lt;asm/xen/hypervisor.h&gt;</a>
<a name="53"><span class="lineNum">      53 </span>            : #include &lt;asm/vdso.h&gt;</a>
<a name="54"><span class="lineNum">      54 </span>            : #include &lt;asm/resctrl.h&gt;</a>
<a name="55"><span class="lineNum">      55 </span>            : #include &lt;asm/unistd.h&gt;</a>
<a name="56"><span class="lineNum">      56 </span>            : #include &lt;asm/fsgsbase.h&gt;</a>
<a name="57"><span class="lineNum">      57 </span>            : #ifdef CONFIG_IA32_EMULATION</a>
<a name="58"><span class="lineNum">      58 </span>            : /* Not included via unistd.h */</a>
<a name="59"><span class="lineNum">      59 </span>            : #include &lt;asm/unistd_32_ia32.h&gt;</a>
<a name="60"><span class="lineNum">      60 </span>            : #endif</a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span>            : #include &quot;process.h&quot;</a>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<a name="64"><span class="lineNum">      64 </span>            : /* Prints also some state that isn't saved in the pt_regs */</a>
<a name="65"><span class="lineNum">      65 </span><span class="lineCov">          2 : void __show_regs(struct pt_regs *regs, enum show_regs_mode mode,</span></a>
<a name="66"><span class="lineNum">      66 </span>            :                  const char *log_lvl)</a>
<a name="67"><span class="lineNum">      67 </span>            : {</a>
<a name="68"><span class="lineNum">      68 </span><span class="lineCov">          2 :         unsigned long cr0 = 0L, cr2 = 0L, cr3 = 0L, cr4 = 0L, fs, gs, shadowgs;</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineCov">          2 :         unsigned long d0, d1, d2, d3, d6, d7;</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineCov">          2 :         unsigned int fsindex, gsindex;</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineCov">          2 :         unsigned int ds, es;</span></a>
<a name="72"><span class="lineNum">      72 </span>            : </a>
<a name="73"><span class="lineNum">      73 </span><span class="lineCov">          2 :         show_iret_regs(regs, log_lvl);</span></a>
<a name="74"><span class="lineNum">      74 </span>            : </a>
<a name="75"><span class="lineNum">      75 </span><span class="lineCov">          2 :         if (regs-&gt;orig_ax != -1)</span></a>
<a name="76"><span class="lineNum">      76 </span><span class="lineCov">          1 :                 pr_cont(&quot; ORIG_RAX: %016lx\n&quot;, regs-&gt;orig_ax);</span></a>
<a name="77"><span class="lineNum">      77 </span>            :         else</a>
<a name="78"><span class="lineNum">      78 </span><span class="lineCov">          1 :                 pr_cont(&quot;\n&quot;);</span></a>
<a name="79"><span class="lineNum">      79 </span>            : </a>
<a name="80"><span class="lineNum">      80 </span><span class="lineCov">          2 :         printk(&quot;%sRAX: %016lx RBX: %016lx RCX: %016lx\n&quot;,</span></a>
<a name="81"><span class="lineNum">      81 </span>            :                log_lvl, regs-&gt;ax, regs-&gt;bx, regs-&gt;cx);</a>
<a name="82"><span class="lineNum">      82 </span><span class="lineCov">          2 :         printk(&quot;%sRDX: %016lx RSI: %016lx RDI: %016lx\n&quot;,</span></a>
<a name="83"><span class="lineNum">      83 </span>            :                log_lvl, regs-&gt;dx, regs-&gt;si, regs-&gt;di);</a>
<a name="84"><span class="lineNum">      84 </span><span class="lineCov">          2 :         printk(&quot;%sRBP: %016lx R08: %016lx R09: %016lx\n&quot;,</span></a>
<a name="85"><span class="lineNum">      85 </span>            :                log_lvl, regs-&gt;bp, regs-&gt;r8, regs-&gt;r9);</a>
<a name="86"><span class="lineNum">      86 </span><span class="lineCov">          2 :         printk(&quot;%sR10: %016lx R11: %016lx R12: %016lx\n&quot;,</span></a>
<a name="87"><span class="lineNum">      87 </span>            :                log_lvl, regs-&gt;r10, regs-&gt;r11, regs-&gt;r12);</a>
<a name="88"><span class="lineNum">      88 </span><span class="lineCov">          2 :         printk(&quot;%sR13: %016lx R14: %016lx R15: %016lx\n&quot;,</span></a>
<a name="89"><span class="lineNum">      89 </span>            :                log_lvl, regs-&gt;r13, regs-&gt;r14, regs-&gt;r15);</a>
<a name="90"><span class="lineNum">      90 </span>            : </a>
<a name="91"><span class="lineNum">      91 </span><span class="lineCov">          2 :         if (mode == SHOW_REGS_SHORT)</span></a>
<a name="92"><span class="lineNum">      92 </span>            :                 return;</a>
<a name="93"><span class="lineNum">      93 </span>            : </a>
<a name="94"><span class="lineNum">      94 </span><span class="lineCov">          1 :         if (mode == SHOW_REGS_USER) {</span></a>
<a name="95"><span class="lineNum">      95 </span><span class="lineNoCov">          0 :                 rdmsrl(MSR_FS_BASE, fs);</span></a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 :                 rdmsrl(MSR_KERNEL_GS_BASE, shadowgs);</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineNoCov">          0 :                 printk(&quot;%sFS:  %016lx GS:  %016lx\n&quot;,</span></a>
<a name="98"><span class="lineNum">      98 </span>            :                        log_lvl, fs, shadowgs);</a>
<a name="99"><span class="lineNum">      99 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="100"><span class="lineNum">     100 </span>            :         }</a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span><span class="lineCov">          1 :         asm(&quot;movl %%ds,%0&quot; : &quot;=r&quot; (ds));</span></a>
<a name="103"><span class="lineNum">     103 </span><span class="lineCov">          1 :         asm(&quot;movl %%es,%0&quot; : &quot;=r&quot; (es));</span></a>
<a name="104"><span class="lineNum">     104 </span><span class="lineCov">          1 :         asm(&quot;movl %%fs,%0&quot; : &quot;=r&quot; (fsindex));</span></a>
<a name="105"><span class="lineNum">     105 </span><span class="lineCov">          1 :         asm(&quot;movl %%gs,%0&quot; : &quot;=r&quot; (gsindex));</span></a>
<a name="106"><span class="lineNum">     106 </span>            : </a>
<a name="107"><span class="lineNum">     107 </span><span class="lineCov">          1 :         rdmsrl(MSR_FS_BASE, fs);</span></a>
<a name="108"><span class="lineNum">     108 </span><span class="lineCov">          1 :         rdmsrl(MSR_GS_BASE, gs);</span></a>
<a name="109"><span class="lineNum">     109 </span><span class="lineCov">          1 :         rdmsrl(MSR_KERNEL_GS_BASE, shadowgs);</span></a>
<a name="110"><span class="lineNum">     110 </span>            : </a>
<a name="111"><span class="lineNum">     111 </span><span class="lineCov">          1 :         cr0 = read_cr0();</span></a>
<a name="112"><span class="lineNum">     112 </span><span class="lineCov">          1 :         cr2 = read_cr2();</span></a>
<a name="113"><span class="lineNum">     113 </span><span class="lineCov">          1 :         cr3 = __read_cr3();</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineCov">          1 :         cr4 = __read_cr4();</span></a>
<a name="115"><span class="lineNum">     115 </span>            : </a>
<a name="116"><span class="lineNum">     116 </span><span class="lineCov">          1 :         printk(&quot;%sFS:  %016lx(%04x) GS:%016lx(%04x) knlGS:%016lx\n&quot;,</span></a>
<a name="117"><span class="lineNum">     117 </span>            :                log_lvl, fs, fsindex, gs, gsindex, shadowgs);</a>
<a name="118"><span class="lineNum">     118 </span><span class="lineCov">          1 :         printk(&quot;%sCS:  %04lx DS: %04x ES: %04x CR0: %016lx\n&quot;,</span></a>
<a name="119"><span class="lineNum">     119 </span>            :                 log_lvl, regs-&gt;cs, ds, es, cr0);</a>
<a name="120"><span class="lineNum">     120 </span><span class="lineCov">          1 :         printk(&quot;%sCR2: %016lx CR3: %016lx CR4: %016lx\n&quot;,</span></a>
<a name="121"><span class="lineNum">     121 </span>            :                 log_lvl, cr2, cr3, cr4);</a>
<a name="122"><span class="lineNum">     122 </span>            : </a>
<a name="123"><span class="lineNum">     123 </span><span class="lineCov">          1 :         get_debugreg(d0, 0);</span></a>
<a name="124"><span class="lineNum">     124 </span><span class="lineCov">          1 :         get_debugreg(d1, 1);</span></a>
<a name="125"><span class="lineNum">     125 </span><span class="lineCov">          1 :         get_debugreg(d2, 2);</span></a>
<a name="126"><span class="lineNum">     126 </span><span class="lineCov">          1 :         get_debugreg(d3, 3);</span></a>
<a name="127"><span class="lineNum">     127 </span><span class="lineCov">          1 :         get_debugreg(d6, 6);</span></a>
<a name="128"><span class="lineNum">     128 </span><span class="lineCov">          1 :         get_debugreg(d7, 7);</span></a>
<a name="129"><span class="lineNum">     129 </span>            : </a>
<a name="130"><span class="lineNum">     130 </span>            :         /* Only print out debug registers if they are in their non-default state. */</a>
<a name="131"><span class="lineNum">     131 </span><span class="lineCov">          1 :         if (!((d0 == 0) &amp;&amp; (d1 == 0) &amp;&amp; (d2 == 0) &amp;&amp; (d3 == 0) &amp;&amp;</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineCov">          1 :             (d6 == DR6_RESERVED) &amp;&amp; (d7 == 0x400))) {</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineNoCov">          0 :                 printk(&quot;%sDR0: %016lx DR1: %016lx DR2: %016lx\n&quot;,</span></a>
<a name="134"><span class="lineNum">     134 </span>            :                        log_lvl, d0, d1, d2);</a>
<a name="135"><span class="lineNum">     135 </span><span class="lineNoCov">          0 :                 printk(&quot;%sDR3: %016lx DR6: %016lx DR7: %016lx\n&quot;,</span></a>
<a name="136"><span class="lineNum">     136 </span>            :                        log_lvl, d3, d6, d7);</a>
<a name="137"><span class="lineNum">     137 </span>            :         }</a>
<a name="138"><span class="lineNum">     138 </span>            : </a>
<a name="139"><span class="lineNum">     139 </span><span class="lineCov">          1 :         if (boot_cpu_has(X86_FEATURE_OSPKE))</span></a>
<a name="140"><span class="lineNum">     140 </span><span class="lineNoCov">          0 :                 printk(&quot;%sPKRU: %08x\n&quot;, log_lvl, read_pkru());</span></a>
<a name="141"><span class="lineNum">     141 </span>            : }</a>
<a name="142"><span class="lineNum">     142 </span>            : </a>
<a name="143"><span class="lineNum">     143 </span><span class="lineCov">       2465 : void release_thread(struct task_struct *dead_task)</span></a>
<a name="144"><span class="lineNum">     144 </span>            : {</a>
<a name="145"><span class="lineNum">     145 </span><span class="lineCov">       2465 :         WARN_ON(dead_task-&gt;mm);</span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineCov">       2465 : }</span></a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span>            : enum which_selector {</a>
<a name="149"><span class="lineNum">     149 </span>            :         FS,</a>
<a name="150"><span class="lineNum">     150 </span>            :         GS</a>
<a name="151"><span class="lineNum">     151 </span>            : };</a>
<a name="152"><span class="lineNum">     152 </span>            : </a>
<a name="153"><span class="lineNum">     153 </span>            : /*</a>
<a name="154"><span class="lineNum">     154 </span>            :  * Out of line to be protected from kprobes and tracing. If this would be</a>
<a name="155"><span class="lineNum">     155 </span>            :  * traced or probed than any access to a per CPU variable happens with</a>
<a name="156"><span class="lineNum">     156 </span>            :  * the wrong GS.</a>
<a name="157"><span class="lineNum">     157 </span>            :  *</a>
<a name="158"><span class="lineNum">     158 </span>            :  * It is not used on Xen paravirt. When paravirt support is needed, it</a>
<a name="159"><span class="lineNum">     159 </span>            :  * needs to be renamed with native_ prefix.</a>
<a name="160"><span class="lineNum">     160 </span>            :  */</a>
<a name="161"><span class="lineNum">     161 </span><span class="lineCov">      56003 : static noinstr unsigned long __rdgsbase_inactive(void)</span></a>
<a name="162"><span class="lineNum">     162 </span>            : {</a>
<a name="163"><span class="lineNum">     163 </span><span class="lineCov">      56003 :         unsigned long gsbase;</span></a>
<a name="164"><span class="lineNum">     164 </span>            : </a>
<a name="165"><span class="lineNum">     165 </span><span class="lineCov">     112008 :         lockdep_assert_irqs_disabled();</span></a>
<a name="166"><span class="lineNum">     166 </span>            : </a>
<a name="167"><span class="lineNum">     167 </span><span class="lineCov">      56005 :         if (!static_cpu_has(X86_FEATURE_XENPV)) {</span></a>
<a name="168"><span class="lineNum">     168 </span><span class="lineCov">      56005 :                 native_swapgs();</span></a>
<a name="169"><span class="lineNum">     169 </span><span class="lineCov">      56005 :                 gsbase = rdgsbase();</span></a>
<a name="170"><span class="lineNum">     170 </span><span class="lineCov">      56006 :                 native_swapgs();</span></a>
<a name="171"><span class="lineNum">     171 </span>            :         } else {</a>
<a name="172"><span class="lineNum">     172 </span><span class="lineNoCov">          0 :                 instrumentation_begin();</span></a>
<a name="173"><span class="lineNum">     173 </span><span class="lineNoCov">          0 :                 rdmsrl(MSR_KERNEL_GS_BASE, gsbase);</span></a>
<a name="174"><span class="lineNum">     174 </span><span class="lineCov">      56007 :                 instrumentation_end();</span></a>
<a name="175"><span class="lineNum">     175 </span>            :         }</a>
<a name="176"><span class="lineNum">     176 </span>            : </a>
<a name="177"><span class="lineNum">     177 </span><span class="lineCov">      56007 :         return gsbase;</span></a>
<a name="178"><span class="lineNum">     178 </span>            : }</a>
<a name="179"><span class="lineNum">     179 </span>            : </a>
<a name="180"><span class="lineNum">     180 </span>            : /*</a>
<a name="181"><span class="lineNum">     181 </span>            :  * Out of line to be protected from kprobes and tracing. If this would be</a>
<a name="182"><span class="lineNum">     182 </span>            :  * traced or probed than any access to a per CPU variable happens with</a>
<a name="183"><span class="lineNum">     183 </span>            :  * the wrong GS.</a>
<a name="184"><span class="lineNum">     184 </span>            :  *</a>
<a name="185"><span class="lineNum">     185 </span>            :  * It is not used on Xen paravirt. When paravirt support is needed, it</a>
<a name="186"><span class="lineNum">     186 </span>            :  * needs to be renamed with native_ prefix.</a>
<a name="187"><span class="lineNum">     187 </span>            :  */</a>
<a name="188"><span class="lineNum">     188 </span><span class="lineCov">      53468 : static noinstr void __wrgsbase_inactive(unsigned long gsbase)</span></a>
<a name="189"><span class="lineNum">     189 </span>            : {</a>
<a name="190"><span class="lineNum">     190 </span><span class="lineCov">     106941 :         lockdep_assert_irqs_disabled();</span></a>
<a name="191"><span class="lineNum">     191 </span>            : </a>
<a name="192"><span class="lineNum">     192 </span><span class="lineCov">      53473 :         if (!static_cpu_has(X86_FEATURE_XENPV)) {</span></a>
<a name="193"><span class="lineNum">     193 </span><span class="lineCov">      53471 :                 native_swapgs();</span></a>
<a name="194"><span class="lineNum">     194 </span><span class="lineCov">      53473 :                 wrgsbase(gsbase);</span></a>
<a name="195"><span class="lineNum">     195 </span><span class="lineCov">      53473 :                 native_swapgs();</span></a>
<a name="196"><span class="lineNum">     196 </span>            :         } else {</a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :                 instrumentation_begin();</span></a>
<a name="198"><span class="lineNum">     198 </span><span class="lineNoCov">          0 :                 wrmsrl(MSR_KERNEL_GS_BASE, gsbase);</span></a>
<a name="199"><span class="lineNum">     199 </span><span class="lineCov">      53472 :                 instrumentation_end();</span></a>
<a name="200"><span class="lineNum">     200 </span>            :         }</a>
<a name="201"><span class="lineNum">     201 </span><span class="lineCov">      53472 : }</span></a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span>            : /*</a>
<a name="204"><span class="lineNum">     204 </span>            :  * Saves the FS or GS base for an outgoing thread if FSGSBASE extensions are</a>
<a name="205"><span class="lineNum">     205 </span>            :  * not available.  The goal is to be reasonably fast on non-FSGSBASE systems.</a>
<a name="206"><span class="lineNum">     206 </span>            :  * It's forcibly inlined because it'll generate better code and this function</a>
<a name="207"><span class="lineNum">     207 </span>            :  * is hot.</a>
<a name="208"><span class="lineNum">     208 </span>            :  */</a>
<a name="209"><span class="lineNum">     209 </span><span class="lineNoCov">          0 : static __always_inline void save_base_legacy(struct task_struct *prev_p,</span></a>
<a name="210"><span class="lineNum">     210 </span>            :                                              unsigned short selector,</a>
<a name="211"><span class="lineNum">     211 </span>            :                                              enum which_selector which)</a>
<a name="212"><span class="lineNum">     212 </span>            : {</a>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 :         if (likely(selector == 0)) {</span></a>
<a name="214"><span class="lineNum">     214 </span>            :                 /*</a>
<a name="215"><span class="lineNum">     215 </span>            :                  * On Intel (without X86_BUG_NULL_SEG), the segment base could</a>
<a name="216"><span class="lineNum">     216 </span>            :                  * be the pre-existing saved base or it could be zero.  On AMD</a>
<a name="217"><span class="lineNum">     217 </span>            :                  * (with X86_BUG_NULL_SEG), the segment base could be almost</a>
<a name="218"><span class="lineNum">     218 </span>            :                  * anything.</a>
<a name="219"><span class="lineNum">     219 </span>            :                  *</a>
<a name="220"><span class="lineNum">     220 </span>            :                  * This branch is very hot (it's hit twice on almost every</a>
<a name="221"><span class="lineNum">     221 </span>            :                  * context switch between 64-bit programs), and avoiding</a>
<a name="222"><span class="lineNum">     222 </span>            :                  * the RDMSR helps a lot, so we just assume that whatever</a>
<a name="223"><span class="lineNum">     223 </span>            :                  * value is already saved is correct.  This matches historical</a>
<a name="224"><span class="lineNum">     224 </span>            :                  * Linux behavior, so it won't break existing applications.</a>
<a name="225"><span class="lineNum">     225 </span>            :                  *</a>
<a name="226"><span class="lineNum">     226 </span>            :                  * To avoid leaking state, on non-X86_BUG_NULL_SEG CPUs, if we</a>
<a name="227"><span class="lineNum">     227 </span>            :                  * report that the base is zero, it needs to actually be zero:</a>
<a name="228"><span class="lineNum">     228 </span>            :                  * see the corresponding logic in load_seg_legacy.</a>
<a name="229"><span class="lineNum">     229 </span>            :                  */</a>
<a name="230"><span class="lineNum">     230 </span>            :         } else {</a>
<a name="231"><span class="lineNum">     231 </span>            :                 /*</a>
<a name="232"><span class="lineNum">     232 </span>            :                  * If the selector is 1, 2, or 3, then the base is zero on</a>
<a name="233"><span class="lineNum">     233 </span>            :                  * !X86_BUG_NULL_SEG CPUs and could be anything on</a>
<a name="234"><span class="lineNum">     234 </span>            :                  * X86_BUG_NULL_SEG CPUs.  In the latter case, Linux</a>
<a name="235"><span class="lineNum">     235 </span>            :                  * has never attempted to preserve the base across context</a>
<a name="236"><span class="lineNum">     236 </span>            :                  * switches.</a>
<a name="237"><span class="lineNum">     237 </span>            :                  *</a>
<a name="238"><span class="lineNum">     238 </span>            :                  * If selector &gt; 3, then it refers to a real segment, and</a>
<a name="239"><span class="lineNum">     239 </span>            :                  * saving the base isn't necessary.</a>
<a name="240"><span class="lineNum">     240 </span>            :                  */</a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 :                 if (which == FS)</span></a>
<a name="242"><span class="lineNum">     242 </span><span class="lineNoCov">          0 :                         prev_p-&gt;thread.fsbase = 0;</span></a>
<a name="243"><span class="lineNum">     243 </span>            :                 else</a>
<a name="244"><span class="lineNum">     244 </span><span class="lineNoCov">          0 :                         prev_p-&gt;thread.gsbase = 0;</span></a>
<a name="245"><span class="lineNum">     245 </span>            :         }</a>
<a name="246"><span class="lineNum">     246 </span>            : }</a>
<a name="247"><span class="lineNum">     247 </span>            : </a>
<a name="248"><span class="lineNum">     248 </span><span class="lineCov">      56004 : static __always_inline void save_fsgs(struct task_struct *task)</span></a>
<a name="249"><span class="lineNum">     249 </span>            : {</a>
<a name="250"><span class="lineNum">     250 </span><span class="lineCov">      56004 :         savesegment(fs, task-&gt;thread.fsindex);</span></a>
<a name="251"><span class="lineNum">     251 </span><span class="lineCov">      56004 :         savesegment(gs, task-&gt;thread.gsindex);</span></a>
<a name="252"><span class="lineNum">     252 </span><span class="lineCov">      56002 :         if (static_cpu_has(X86_FEATURE_FSGSBASE)) {</span></a>
<a name="253"><span class="lineNum">     253 </span>            :                 /*</a>
<a name="254"><span class="lineNum">     254 </span>            :                  * If FSGSBASE is enabled, we can't make any useful guesses</a>
<a name="255"><span class="lineNum">     255 </span>            :                  * about the base, and user code expects us to save the current</a>
<a name="256"><span class="lineNum">     256 </span>            :                  * value.  Fortunately, reading the base directly is efficient.</a>
<a name="257"><span class="lineNum">     257 </span>            :                  */</a>
<a name="258"><span class="lineNum">     258 </span><span class="lineCov">      56003 :                 task-&gt;thread.fsbase = rdfsbase();</span></a>
<a name="259"><span class="lineNum">     259 </span><span class="lineCov">      56003 :                 task-&gt;thread.gsbase = __rdgsbase_inactive();</span></a>
<a name="260"><span class="lineNum">     260 </span>            :         } else {</a>
<a name="261"><span class="lineNum">     261 </span><span class="lineNoCov">          0 :                 save_base_legacy(task, task-&gt;thread.fsindex, FS);</span></a>
<a name="262"><span class="lineNum">     262 </span><span class="lineNoCov">          0 :                 save_base_legacy(task, task-&gt;thread.gsindex, GS);</span></a>
<a name="263"><span class="lineNum">     263 </span>            :         }</a>
<a name="264"><span class="lineNum">     264 </span>            : }</a>
<a name="265"><span class="lineNum">     265 </span>            : </a>
<a name="266"><span class="lineNum">     266 </span>            : /*</a>
<a name="267"><span class="lineNum">     267 </span>            :  * While a process is running,current-&gt;thread.fsbase and current-&gt;thread.gsbase</a>
<a name="268"><span class="lineNum">     268 </span>            :  * may not match the corresponding CPU registers (see save_base_legacy()).</a>
<a name="269"><span class="lineNum">     269 </span>            :  */</a>
<a name="270"><span class="lineNum">     270 </span><span class="lineCov">       2542 : void current_save_fsgs(void)</span></a>
<a name="271"><span class="lineNum">     271 </span>            : {</a>
<a name="272"><span class="lineNum">     272 </span><span class="lineCov">       2542 :         unsigned long flags;</span></a>
<a name="273"><span class="lineNum">     273 </span>            : </a>
<a name="274"><span class="lineNum">     274 </span>            :         /* Interrupts need to be off for FSGSBASE */</a>
<a name="275"><span class="lineNum">     275 </span><span class="lineCov">       5084 :         local_irq_save(flags);</span></a>
<a name="276"><span class="lineNum">     276 </span><span class="lineCov">       2542 :         save_fsgs(current);</span></a>
<a name="277"><span class="lineNum">     277 </span><span class="lineCov">       2542 :         local_irq_restore(flags);</span></a>
<a name="278"><span class="lineNum">     278 </span><span class="lineCov">       2542 : }</span></a>
<a name="279"><span class="lineNum">     279 </span>            : #if IS_ENABLED(CONFIG_KVM)</a>
<a name="280"><span class="lineNum">     280 </span>            : EXPORT_SYMBOL_GPL(current_save_fsgs);</a>
<a name="281"><span class="lineNum">     281 </span>            : #endif</a>
<a name="282"><span class="lineNum">     282 </span>            : </a>
<a name="283"><span class="lineNum">     283 </span><span class="lineCov">       2177 : static __always_inline void loadseg(enum which_selector which,</span></a>
<a name="284"><span class="lineNum">     284 </span>            :                                     unsigned short sel)</a>
<a name="285"><span class="lineNum">     285 </span>            : {</a>
<a name="286"><span class="lineNum">     286 </span><span class="lineCov">       2177 :         if (which == FS)</span></a>
<a name="287"><span class="lineNum">     287 </span><span class="lineCov">       2177 :                 loadsegment(fs, sel);</span></a>
<a name="288"><span class="lineNum">     288 </span>            :         else</a>
<a name="289"><span class="lineNum">     289 </span><span class="lineCov">     106937 :                 load_gs_index(sel);</span></a>
<a name="290"><span class="lineNum">     290 </span>            : }</a>
<a name="291"><span class="lineNum">     291 </span>            : </a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 : static __always_inline void load_seg_legacy(unsigned short prev_index,</span></a>
<a name="293"><span class="lineNum">     293 </span>            :                                             unsigned long prev_base,</a>
<a name="294"><span class="lineNum">     294 </span>            :                                             unsigned short next_index,</a>
<a name="295"><span class="lineNum">     295 </span>            :                                             unsigned long next_base,</a>
<a name="296"><span class="lineNum">     296 </span>            :                                             enum which_selector which)</a>
<a name="297"><span class="lineNum">     297 </span>            : {</a>
<a name="298"><span class="lineNum">     298 </span><span class="lineNoCov">          0 :         if (likely(next_index &lt;= 3)) {</span></a>
<a name="299"><span class="lineNum">     299 </span>            :                 /*</a>
<a name="300"><span class="lineNum">     300 </span>            :                  * The next task is using 64-bit TLS, is not using this</a>
<a name="301"><span class="lineNum">     301 </span>            :                  * segment at all, or is having fun with arcane CPU features.</a>
<a name="302"><span class="lineNum">     302 </span>            :                  */</a>
<a name="303"><span class="lineNum">     303 </span><span class="lineNoCov">          0 :                 if (next_base == 0) {</span></a>
<a name="304"><span class="lineNum">     304 </span>            :                         /*</a>
<a name="305"><span class="lineNum">     305 </span>            :                          * Nasty case: on AMD CPUs, we need to forcibly zero</a>
<a name="306"><span class="lineNum">     306 </span>            :                          * the base.</a>
<a name="307"><span class="lineNum">     307 </span>            :                          */</a>
<a name="308"><span class="lineNum">     308 </span><span class="lineNoCov">          0 :                         if (static_cpu_has_bug(X86_BUG_NULL_SEG)) {</span></a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :                                 loadseg(which, __USER_DS);</span></a>
<a name="310"><span class="lineNum">     310 </span><span class="lineNoCov">          0 :                                 loadseg(which, next_index);</span></a>
<a name="311"><span class="lineNum">     311 </span>            :                         } else {</a>
<a name="312"><span class="lineNum">     312 </span>            :                                 /*</a>
<a name="313"><span class="lineNum">     313 </span>            :                                  * We could try to exhaustively detect cases</a>
<a name="314"><span class="lineNum">     314 </span>            :                                  * under which we can skip the segment load,</a>
<a name="315"><span class="lineNum">     315 </span>            :                                  * but there's really only one case that matters</a>
<a name="316"><span class="lineNum">     316 </span>            :                                  * for performance: if both the previous and</a>
<a name="317"><span class="lineNum">     317 </span>            :                                  * next states are fully zeroed, we can skip</a>
<a name="318"><span class="lineNum">     318 </span>            :                                  * the load.</a>
<a name="319"><span class="lineNum">     319 </span>            :                                  *</a>
<a name="320"><span class="lineNum">     320 </span>            :                                  * (This assumes that prev_base == 0 has no</a>
<a name="321"><span class="lineNum">     321 </span>            :                                  * false positives.  This is the case on</a>
<a name="322"><span class="lineNum">     322 </span>            :                                  * Intel-style CPUs.)</a>
<a name="323"><span class="lineNum">     323 </span>            :                                  */</a>
<a name="324"><span class="lineNum">     324 </span><span class="lineNoCov">          0 :                                 if (likely(prev_index | next_index | prev_base))</span></a>
<a name="325"><span class="lineNum">     325 </span><span class="lineNoCov">          0 :                                         loadseg(which, next_index);</span></a>
<a name="326"><span class="lineNum">     326 </span>            :                         }</a>
<a name="327"><span class="lineNum">     327 </span>            :                 } else {</a>
<a name="328"><span class="lineNum">     328 </span><span class="lineNoCov">          0 :                         if (prev_index != next_index)</span></a>
<a name="329"><span class="lineNum">     329 </span><span class="lineNoCov">          0 :                                 loadseg(which, next_index);</span></a>
<a name="330"><span class="lineNum">     330 </span><span class="lineNoCov">          0 :                         wrmsrl(which == FS ? MSR_FS_BASE : MSR_KERNEL_GS_BASE,</span></a>
<a name="331"><span class="lineNum">     331 </span>            :                                next_base);</a>
<a name="332"><span class="lineNum">     332 </span>            :                 }</a>
<a name="333"><span class="lineNum">     333 </span>            :         } else {</a>
<a name="334"><span class="lineNum">     334 </span>            :                 /*</a>
<a name="335"><span class="lineNum">     335 </span>            :                  * The next task is using a real segment.  Loading the selector</a>
<a name="336"><span class="lineNum">     336 </span>            :                  * is sufficient.</a>
<a name="337"><span class="lineNum">     337 </span>            :                  */</a>
<a name="338"><span class="lineNum">     338 </span><span class="lineNoCov">          0 :                 loadseg(which, next_index);</span></a>
<a name="339"><span class="lineNum">     339 </span>            :         }</a>
<a name="340"><span class="lineNum">     340 </span>            : }</a>
<a name="341"><span class="lineNum">     341 </span>            : </a>
<a name="342"><span class="lineNum">     342 </span><span class="lineCov">      53464 : static __always_inline void x86_fsgsbase_load(struct thread_struct *prev,</span></a>
<a name="343"><span class="lineNum">     343 </span>            :                                               struct thread_struct *next)</a>
<a name="344"><span class="lineNum">     344 </span>            : {</a>
<a name="345"><span class="lineNum">     345 </span><span class="lineCov">      53466 :         if (static_cpu_has(X86_FEATURE_FSGSBASE)) {</span></a>
<a name="346"><span class="lineNum">     346 </span>            :                 /* Update the FS and GS selectors if they could have changed. */</a>
<a name="347"><span class="lineNum">     347 </span><span class="lineCov">      53467 :                 if (unlikely(prev-&gt;fsindex || next-&gt;fsindex))</span></a>
<a name="348"><span class="lineNum">     348 </span><span class="lineNoCov">          0 :                         loadseg(FS, next-&gt;fsindex);</span></a>
<a name="349"><span class="lineNum">     349 </span><span class="lineCov">      53467 :                 if (unlikely(prev-&gt;gsindex || next-&gt;gsindex))</span></a>
<a name="350"><span class="lineNum">     350 </span><span class="lineNoCov">          0 :                         loadseg(GS, next-&gt;gsindex);</span></a>
<a name="351"><span class="lineNum">     351 </span>            : </a>
<a name="352"><span class="lineNum">     352 </span>            :                 /* Update the bases. */</a>
<a name="353"><span class="lineNum">     353 </span><span class="lineCov">      53467 :                 wrfsbase(next-&gt;fsbase);</span></a>
<a name="354"><span class="lineNum">     354 </span><span class="lineCov">      53469 :                 __wrgsbase_inactive(next-&gt;gsbase);</span></a>
<a name="355"><span class="lineNum">     355 </span>            :         } else {</a>
<a name="356"><span class="lineNum">     356 </span><span class="lineNoCov">          0 :                 load_seg_legacy(prev-&gt;fsindex, prev-&gt;fsbase,</span></a>
<a name="357"><span class="lineNum">     357 </span><span class="lineNoCov">          0 :                                 next-&gt;fsindex, next-&gt;fsbase, FS);</span></a>
<a name="358"><span class="lineNum">     358 </span><span class="lineCov">      53470 :                 load_seg_legacy(prev-&gt;gsindex, prev-&gt;gsbase,</span></a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 :                                 next-&gt;gsindex, next-&gt;gsbase, GS);</span></a>
<a name="360"><span class="lineNum">     360 </span>            :         }</a>
<a name="361"><span class="lineNum">     361 </span>            : }</a>
<a name="362"><span class="lineNum">     362 </span>            : </a>
<a name="363"><span class="lineNum">     363 </span><span class="lineNoCov">          0 : unsigned long x86_fsgsbase_read_task(struct task_struct *task,</span></a>
<a name="364"><span class="lineNum">     364 </span>            :                                      unsigned short selector)</a>
<a name="365"><span class="lineNum">     365 </span>            : {</a>
<a name="366"><span class="lineNum">     366 </span><span class="lineNoCov">          0 :         unsigned short idx = selector &gt;&gt; 3;</span></a>
<a name="367"><span class="lineNum">     367 </span><span class="lineNoCov">          0 :         unsigned long base;</span></a>
<a name="368"><span class="lineNum">     368 </span>            : </a>
<a name="369"><span class="lineNum">     369 </span><span class="lineNoCov">          0 :         if (likely((selector &amp; SEGMENT_TI_MASK) == 0)) {</span></a>
<a name="370"><span class="lineNum">     370 </span><span class="lineNoCov">          0 :                 if (unlikely(idx &gt;= GDT_ENTRIES))</span></a>
<a name="371"><span class="lineNum">     371 </span>            :                         return 0;</a>
<a name="372"><span class="lineNum">     372 </span>            : </a>
<a name="373"><span class="lineNum">     373 </span>            :                 /*</a>
<a name="374"><span class="lineNum">     374 </span>            :                  * There are no user segments in the GDT with nonzero bases</a>
<a name="375"><span class="lineNum">     375 </span>            :                  * other than the TLS segments.</a>
<a name="376"><span class="lineNum">     376 </span>            :                  */</a>
<a name="377"><span class="lineNum">     377 </span><span class="lineNoCov">          0 :                 if (idx &lt; GDT_ENTRY_TLS_MIN || idx &gt; GDT_ENTRY_TLS_MAX)</span></a>
<a name="378"><span class="lineNum">     378 </span>            :                         return 0;</a>
<a name="379"><span class="lineNum">     379 </span>            : </a>
<a name="380"><span class="lineNum">     380 </span><span class="lineNoCov">          0 :                 idx -= GDT_ENTRY_TLS_MIN;</span></a>
<a name="381"><span class="lineNum">     381 </span><span class="lineNoCov">          0 :                 base = get_desc_base(&amp;task-&gt;thread.tls_array[idx]);</span></a>
<a name="382"><span class="lineNum">     382 </span>            :         } else {</a>
<a name="383"><span class="lineNum">     383 </span>            : #ifdef CONFIG_MODIFY_LDT_SYSCALL</a>
<a name="384"><span class="lineNum">     384 </span>            :                 struct ldt_struct *ldt;</a>
<a name="385"><span class="lineNum">     385 </span>            : </a>
<a name="386"><span class="lineNum">     386 </span>            :                 /*</a>
<a name="387"><span class="lineNum">     387 </span>            :                  * If performance here mattered, we could protect the LDT</a>
<a name="388"><span class="lineNum">     388 </span>            :                  * with RCU.  This is a slow path, though, so we can just</a>
<a name="389"><span class="lineNum">     389 </span>            :                  * take the mutex.</a>
<a name="390"><span class="lineNum">     390 </span>            :                  */</a>
<a name="391"><span class="lineNum">     391 </span>            :                 mutex_lock(&amp;task-&gt;mm-&gt;context.lock);</a>
<a name="392"><span class="lineNum">     392 </span>            :                 ldt = task-&gt;mm-&gt;context.ldt;</a>
<a name="393"><span class="lineNum">     393 </span>            :                 if (unlikely(!ldt || idx &gt;= ldt-&gt;nr_entries))</a>
<a name="394"><span class="lineNum">     394 </span>            :                         base = 0;</a>
<a name="395"><span class="lineNum">     395 </span>            :                 else</a>
<a name="396"><span class="lineNum">     396 </span>            :                         base = get_desc_base(ldt-&gt;entries + idx);</a>
<a name="397"><span class="lineNum">     397 </span>            :                 mutex_unlock(&amp;task-&gt;mm-&gt;context.lock);</a>
<a name="398"><span class="lineNum">     398 </span>            : #else</a>
<a name="399"><span class="lineNum">     399 </span>            :                 base = 0;</a>
<a name="400"><span class="lineNum">     400 </span>            : #endif</a>
<a name="401"><span class="lineNum">     401 </span>            :         }</a>
<a name="402"><span class="lineNum">     402 </span>            : </a>
<a name="403"><span class="lineNum">     403 </span>            :         return base;</a>
<a name="404"><span class="lineNum">     404 </span>            : }</a>
<a name="405"><span class="lineNum">     405 </span>            : </a>
<a name="406"><span class="lineNum">     406 </span><span class="lineNoCov">          0 : unsigned long x86_gsbase_read_cpu_inactive(void)</span></a>
<a name="407"><span class="lineNum">     407 </span>            : {</a>
<a name="408"><span class="lineNum">     408 </span><span class="lineNoCov">          0 :         unsigned long gsbase;</span></a>
<a name="409"><span class="lineNum">     409 </span>            : </a>
<a name="410"><span class="lineNum">     410 </span><span class="lineNoCov">          0 :         if (boot_cpu_has(X86_FEATURE_FSGSBASE)) {</span></a>
<a name="411"><span class="lineNum">     411 </span><span class="lineNoCov">          0 :                 unsigned long flags;</span></a>
<a name="412"><span class="lineNum">     412 </span>            : </a>
<a name="413"><span class="lineNum">     413 </span><span class="lineNoCov">          0 :                 local_irq_save(flags);</span></a>
<a name="414"><span class="lineNum">     414 </span><span class="lineNoCov">          0 :                 gsbase = __rdgsbase_inactive();</span></a>
<a name="415"><span class="lineNum">     415 </span><span class="lineNoCov">          0 :                 local_irq_restore(flags);</span></a>
<a name="416"><span class="lineNum">     416 </span>            :         } else {</a>
<a name="417"><span class="lineNum">     417 </span><span class="lineNoCov">          0 :                 rdmsrl(MSR_KERNEL_GS_BASE, gsbase);</span></a>
<a name="418"><span class="lineNum">     418 </span>            :         }</a>
<a name="419"><span class="lineNum">     419 </span>            : </a>
<a name="420"><span class="lineNum">     420 </span><span class="lineNoCov">          0 :         return gsbase;</span></a>
<a name="421"><span class="lineNum">     421 </span>            : }</a>
<a name="422"><span class="lineNum">     422 </span>            : </a>
<a name="423"><span class="lineNum">     423 </span><span class="lineNoCov">          0 : void x86_gsbase_write_cpu_inactive(unsigned long gsbase)</span></a>
<a name="424"><span class="lineNum">     424 </span>            : {</a>
<a name="425"><span class="lineNum">     425 </span><span class="lineNoCov">          0 :         if (boot_cpu_has(X86_FEATURE_FSGSBASE)) {</span></a>
<a name="426"><span class="lineNum">     426 </span><span class="lineNoCov">          0 :                 unsigned long flags;</span></a>
<a name="427"><span class="lineNum">     427 </span>            : </a>
<a name="428"><span class="lineNum">     428 </span><span class="lineNoCov">          0 :                 local_irq_save(flags);</span></a>
<a name="429"><span class="lineNum">     429 </span><span class="lineNoCov">          0 :                 __wrgsbase_inactive(gsbase);</span></a>
<a name="430"><span class="lineNum">     430 </span><span class="lineNoCov">          0 :                 local_irq_restore(flags);</span></a>
<a name="431"><span class="lineNum">     431 </span>            :         } else {</a>
<a name="432"><span class="lineNum">     432 </span><span class="lineNoCov">          0 :                 wrmsrl(MSR_KERNEL_GS_BASE, gsbase);</span></a>
<a name="433"><span class="lineNum">     433 </span>            :         }</a>
<a name="434"><span class="lineNum">     434 </span><span class="lineNoCov">          0 : }</span></a>
<a name="435"><span class="lineNum">     435 </span>            : </a>
<a name="436"><span class="lineNum">     436 </span><span class="lineNoCov">          0 : unsigned long x86_fsbase_read_task(struct task_struct *task)</span></a>
<a name="437"><span class="lineNum">     437 </span>            : {</a>
<a name="438"><span class="lineNum">     438 </span><span class="lineNoCov">          0 :         unsigned long fsbase;</span></a>
<a name="439"><span class="lineNum">     439 </span>            : </a>
<a name="440"><span class="lineNum">     440 </span><span class="lineNoCov">          0 :         if (task == current)</span></a>
<a name="441"><span class="lineNum">     441 </span><span class="lineNoCov">          0 :                 fsbase = x86_fsbase_read_cpu();</span></a>
<a name="442"><span class="lineNum">     442 </span><span class="lineNoCov">          0 :         else if (boot_cpu_has(X86_FEATURE_FSGSBASE) ||</span></a>
<a name="443"><span class="lineNum">     443 </span><span class="lineNoCov">          0 :                  (task-&gt;thread.fsindex == 0))</span></a>
<a name="444"><span class="lineNum">     444 </span><span class="lineNoCov">          0 :                 fsbase = task-&gt;thread.fsbase;</span></a>
<a name="445"><span class="lineNum">     445 </span>            :         else</a>
<a name="446"><span class="lineNum">     446 </span><span class="lineNoCov">          0 :                 fsbase = x86_fsgsbase_read_task(task, task-&gt;thread.fsindex);</span></a>
<a name="447"><span class="lineNum">     447 </span>            : </a>
<a name="448"><span class="lineNum">     448 </span><span class="lineNoCov">          0 :         return fsbase;</span></a>
<a name="449"><span class="lineNum">     449 </span>            : }</a>
<a name="450"><span class="lineNum">     450 </span>            : </a>
<a name="451"><span class="lineNum">     451 </span><span class="lineNoCov">          0 : unsigned long x86_gsbase_read_task(struct task_struct *task)</span></a>
<a name="452"><span class="lineNum">     452 </span>            : {</a>
<a name="453"><span class="lineNum">     453 </span><span class="lineNoCov">          0 :         unsigned long gsbase;</span></a>
<a name="454"><span class="lineNum">     454 </span>            : </a>
<a name="455"><span class="lineNum">     455 </span><span class="lineNoCov">          0 :         if (task == current)</span></a>
<a name="456"><span class="lineNum">     456 </span><span class="lineNoCov">          0 :                 gsbase = x86_gsbase_read_cpu_inactive();</span></a>
<a name="457"><span class="lineNum">     457 </span><span class="lineNoCov">          0 :         else if (boot_cpu_has(X86_FEATURE_FSGSBASE) ||</span></a>
<a name="458"><span class="lineNum">     458 </span><span class="lineNoCov">          0 :                  (task-&gt;thread.gsindex == 0))</span></a>
<a name="459"><span class="lineNum">     459 </span><span class="lineNoCov">          0 :                 gsbase = task-&gt;thread.gsbase;</span></a>
<a name="460"><span class="lineNum">     460 </span>            :         else</a>
<a name="461"><span class="lineNum">     461 </span><span class="lineNoCov">          0 :                 gsbase = x86_fsgsbase_read_task(task, task-&gt;thread.gsindex);</span></a>
<a name="462"><span class="lineNum">     462 </span>            : </a>
<a name="463"><span class="lineNum">     463 </span><span class="lineNoCov">          0 :         return gsbase;</span></a>
<a name="464"><span class="lineNum">     464 </span>            : }</a>
<a name="465"><span class="lineNum">     465 </span>            : </a>
<a name="466"><span class="lineNum">     466 </span><span class="lineCov">          6 : void x86_fsbase_write_task(struct task_struct *task, unsigned long fsbase)</span></a>
<a name="467"><span class="lineNum">     467 </span>            : {</a>
<a name="468"><span class="lineNum">     468 </span><span class="lineCov">          6 :         WARN_ON_ONCE(task == current);</span></a>
<a name="469"><span class="lineNum">     469 </span>            : </a>
<a name="470"><span class="lineNum">     470 </span><span class="lineCov">          6 :         task-&gt;thread.fsbase = fsbase;</span></a>
<a name="471"><span class="lineNum">     471 </span><span class="lineCov">          6 : }</span></a>
<a name="472"><span class="lineNum">     472 </span>            : </a>
<a name="473"><span class="lineNum">     473 </span><span class="lineNoCov">          0 : void x86_gsbase_write_task(struct task_struct *task, unsigned long gsbase)</span></a>
<a name="474"><span class="lineNum">     474 </span>            : {</a>
<a name="475"><span class="lineNum">     475 </span><span class="lineNoCov">          0 :         WARN_ON_ONCE(task == current);</span></a>
<a name="476"><span class="lineNum">     476 </span>            : </a>
<a name="477"><span class="lineNum">     477 </span><span class="lineNoCov">          0 :         task-&gt;thread.gsbase = gsbase;</span></a>
<a name="478"><span class="lineNum">     478 </span><span class="lineNoCov">          0 : }</span></a>
<a name="479"><span class="lineNum">     479 </span>            : </a>
<a name="480"><span class="lineNum">     480 </span>            : static void</a>
<a name="481"><span class="lineNum">     481 </span><span class="lineCov">       2177 : start_thread_common(struct pt_regs *regs, unsigned long new_ip,</span></a>
<a name="482"><span class="lineNum">     482 </span>            :                     unsigned long new_sp,</a>
<a name="483"><span class="lineNum">     483 </span>            :                     unsigned int _cs, unsigned int _ss, unsigned int _ds)</a>
<a name="484"><span class="lineNum">     484 </span>            : {</a>
<a name="485"><span class="lineNum">     485 </span><span class="lineCov">       2177 :         WARN_ON_ONCE(regs != current_pt_regs());</span></a>
<a name="486"><span class="lineNum">     486 </span>            : </a>
<a name="487"><span class="lineNum">     487 </span><span class="lineCov">       2177 :         if (static_cpu_has(X86_BUG_NULL_SEG)) {</span></a>
<a name="488"><span class="lineNum">     488 </span>            :                 /* Loading zero below won't clear the base. */</a>
<a name="489"><span class="lineNum">     489 </span><span class="lineNoCov">          0 :                 loadsegment(fs, __USER_DS);</span></a>
<a name="490"><span class="lineNum">     490 </span><span class="lineNoCov">          0 :                 load_gs_index(__USER_DS);</span></a>
<a name="491"><span class="lineNum">     491 </span>            :         }</a>
<a name="492"><span class="lineNum">     492 </span>            : </a>
<a name="493"><span class="lineNum">     493 </span><span class="lineCov">       2177 :         loadsegment(fs, 0);</span></a>
<a name="494"><span class="lineNum">     494 </span><span class="lineCov">       2177 :         loadsegment(es, _ds);</span></a>
<a name="495"><span class="lineNum">     495 </span><span class="lineCov">       2177 :         loadsegment(ds, _ds);</span></a>
<a name="496"><span class="lineNum">     496 </span><span class="lineCov">       2177 :         load_gs_index(0);</span></a>
<a name="497"><span class="lineNum">     497 </span>            : </a>
<a name="498"><span class="lineNum">     498 </span><span class="lineCov">       2177 :         regs-&gt;ip             = new_ip;</span></a>
<a name="499"><span class="lineNum">     499 </span><span class="lineCov">       2177 :         regs-&gt;sp             = new_sp;</span></a>
<a name="500"><span class="lineNum">     500 </span><span class="lineCov">       2177 :         regs-&gt;cs             = _cs;</span></a>
<a name="501"><span class="lineNum">     501 </span><span class="lineCov">       2177 :         regs-&gt;ss             = _ss;</span></a>
<a name="502"><span class="lineNum">     502 </span><span class="lineCov">       2177 :         regs-&gt;flags          = X86_EFLAGS_IF;</span></a>
<a name="503"><span class="lineNum">     503 </span><span class="lineCov">       2177 : }</span></a>
<a name="504"><span class="lineNum">     504 </span>            : </a>
<a name="505"><span class="lineNum">     505 </span>            : void</a>
<a name="506"><span class="lineNum">     506 </span><span class="lineCov">       2177 : start_thread(struct pt_regs *regs, unsigned long new_ip, unsigned long new_sp)</span></a>
<a name="507"><span class="lineNum">     507 </span>            : {</a>
<a name="508"><span class="lineNum">     508 </span><span class="lineCov">       2177 :         start_thread_common(regs, new_ip, new_sp,</span></a>
<a name="509"><span class="lineNum">     509 </span>            :                             __USER_CS, __USER_DS, 0);</a>
<a name="510"><span class="lineNum">     510 </span><span class="lineCov">       2177 : }</span></a>
<a name="511"><span class="lineNum">     511 </span>            : EXPORT_SYMBOL_GPL(start_thread);</a>
<a name="512"><span class="lineNum">     512 </span>            : </a>
<a name="513"><span class="lineNum">     513 </span>            : #ifdef CONFIG_COMPAT</a>
<a name="514"><span class="lineNum">     514 </span><span class="lineNoCov">          0 : void compat_start_thread(struct pt_regs *regs, u32 new_ip, u32 new_sp, bool x32)</span></a>
<a name="515"><span class="lineNum">     515 </span>            : {</a>
<a name="516"><span class="lineNum">     516 </span><span class="lineNoCov">          0 :         start_thread_common(regs, new_ip, new_sp,</span></a>
<a name="517"><span class="lineNum">     517 </span>            :                             x32 ? __USER_CS : __USER32_CS,</a>
<a name="518"><span class="lineNum">     518 </span>            :                             __USER_DS, __USER_DS);</a>
<a name="519"><span class="lineNum">     519 </span><span class="lineNoCov">          0 : }</span></a>
<a name="520"><span class="lineNum">     520 </span>            : #endif</a>
<a name="521"><span class="lineNum">     521 </span>            : </a>
<a name="522"><span class="lineNum">     522 </span>            : /*</a>
<a name="523"><span class="lineNum">     523 </span>            :  *      switch_to(x,y) should switch tasks from x to y.</a>
<a name="524"><span class="lineNum">     524 </span>            :  *</a>
<a name="525"><span class="lineNum">     525 </span>            :  * This could still be optimized:</a>
<a name="526"><span class="lineNum">     526 </span>            :  * - fold all the options into a flag word and test it with a single test.</a>
<a name="527"><span class="lineNum">     527 </span>            :  * - could test fs/gs bitsliced</a>
<a name="528"><span class="lineNum">     528 </span>            :  *</a>
<a name="529"><span class="lineNum">     529 </span>            :  * Kprobes not supported here. Set the probe on schedule instead.</a>
<a name="530"><span class="lineNum">     530 </span>            :  * Function graph tracer not supported too.</a>
<a name="531"><span class="lineNum">     531 </span>            :  */</a>
<a name="532"><span class="lineNum">     532 </span>            : __visible __notrace_funcgraph struct task_struct *</a>
<a name="533"><span class="lineNum">     533 </span><span class="lineCov">      53460 : __switch_to(struct task_struct *prev_p, struct task_struct *next_p)</span></a>
<a name="534"><span class="lineNum">     534 </span>            : {</a>
<a name="535"><span class="lineNum">     535 </span><span class="lineCov">      53460 :         struct thread_struct *prev = &amp;prev_p-&gt;thread;</span></a>
<a name="536"><span class="lineNum">     536 </span><span class="lineCov">      53460 :         struct thread_struct *next = &amp;next_p-&gt;thread;</span></a>
<a name="537"><span class="lineNum">     537 </span><span class="lineCov">      53460 :         struct fpu *prev_fpu = &amp;prev-&gt;fpu;</span></a>
<a name="538"><span class="lineNum">     538 </span><span class="lineCov">      53460 :         struct fpu *next_fpu = &amp;next-&gt;fpu;</span></a>
<a name="539"><span class="lineNum">     539 </span><span class="lineCov">      53460 :         int cpu = smp_processor_id();</span></a>
<a name="540"><span class="lineNum">     540 </span>            : </a>
<a name="541"><span class="lineNum">     541 </span><span class="lineCov">      53460 :         WARN_ON_ONCE(IS_ENABLED(CONFIG_DEBUG_ENTRY) &amp;&amp;</span></a>
<a name="542"><span class="lineNum">     542 </span>            :                      this_cpu_read(hardirq_stack_inuse));</a>
<a name="543"><span class="lineNum">     543 </span>            : </a>
<a name="544"><span class="lineNum">     544 </span><span class="lineCov">      53460 :         if (!test_thread_flag(TIF_NEED_FPU_LOAD))</span></a>
<a name="545"><span class="lineNum">     545 </span><span class="lineCov">      14352 :                 switch_fpu_prepare(prev_fpu, cpu);</span></a>
<a name="546"><span class="lineNum">     546 </span>            : </a>
<a name="547"><span class="lineNum">     547 </span>            :         /* We must save %fs and %gs before load_TLS() because</a>
<a name="548"><span class="lineNum">     548 </span>            :          * %fs and %gs may be cleared by load_TLS().</a>
<a name="549"><span class="lineNum">     549 </span>            :          *</a>
<a name="550"><span class="lineNum">     550 </span>            :          * (e.g. xen_load_tls())</a>
<a name="551"><span class="lineNum">     551 </span>            :          */</a>
<a name="552"><span class="lineNum">     552 </span><span class="lineCov">      53462 :         save_fsgs(prev_p);</span></a>
<a name="553"><span class="lineNum">     553 </span>            : </a>
<a name="554"><span class="lineNum">     554 </span>            :         /*</a>
<a name="555"><span class="lineNum">     555 </span>            :          * Load TLS before restoring any segments so that segment loads</a>
<a name="556"><span class="lineNum">     556 </span>            :          * reference the correct GDT entries.</a>
<a name="557"><span class="lineNum">     557 </span>            :          */</a>
<a name="558"><span class="lineNum">     558 </span><span class="lineCov">      53464 :         load_TLS(next, cpu);</span></a>
<a name="559"><span class="lineNum">     559 </span>            : </a>
<a name="560"><span class="lineNum">     560 </span>            :         /*</a>
<a name="561"><span class="lineNum">     561 </span>            :          * Leave lazy mode, flushing any hypercalls made here.  This</a>
<a name="562"><span class="lineNum">     562 </span>            :          * must be done after loading TLS entries in the GDT but before</a>
<a name="563"><span class="lineNum">     563 </span>            :          * loading segments that might reference them.</a>
<a name="564"><span class="lineNum">     564 </span>            :          */</a>
<a name="565"><span class="lineNum">     565 </span><span class="lineCov">      53464 :         arch_end_context_switch(next_p);</span></a>
<a name="566"><span class="lineNum">     566 </span>            : </a>
<a name="567"><span class="lineNum">     567 </span>            :         /* Switch DS and ES.</a>
<a name="568"><span class="lineNum">     568 </span>            :          *</a>
<a name="569"><span class="lineNum">     569 </span>            :          * Reading them only returns the selectors, but writing them (if</a>
<a name="570"><span class="lineNum">     570 </span>            :          * nonzero) loads the full descriptor from the GDT or LDT.  The</a>
<a name="571"><span class="lineNum">     571 </span>            :          * LDT for next is loaded in switch_mm, and the GDT is loaded</a>
<a name="572"><span class="lineNum">     572 </span>            :          * above.</a>
<a name="573"><span class="lineNum">     573 </span>            :          *</a>
<a name="574"><span class="lineNum">     574 </span>            :          * We therefore need to write new values to the segment</a>
<a name="575"><span class="lineNum">     575 </span>            :          * registers on every context switch unless both the new and old</a>
<a name="576"><span class="lineNum">     576 </span>            :          * values are zero.</a>
<a name="577"><span class="lineNum">     577 </span>            :          *</a>
<a name="578"><span class="lineNum">     578 </span>            :          * Note that we don't need to do anything for CS and SS, as</a>
<a name="579"><span class="lineNum">     579 </span>            :          * those are saved and restored as part of pt_regs.</a>
<a name="580"><span class="lineNum">     580 </span>            :          */</a>
<a name="581"><span class="lineNum">     581 </span><span class="lineCov">      53464 :         savesegment(es, prev-&gt;es);</span></a>
<a name="582"><span class="lineNum">     582 </span><span class="lineCov">      53464 :         if (unlikely(next-&gt;es | prev-&gt;es))</span></a>
<a name="583"><span class="lineNum">     583 </span><span class="lineNoCov">          0 :                 loadsegment(es, next-&gt;es);</span></a>
<a name="584"><span class="lineNum">     584 </span>            : </a>
<a name="585"><span class="lineNum">     585 </span><span class="lineCov">      53464 :         savesegment(ds, prev-&gt;ds);</span></a>
<a name="586"><span class="lineNum">     586 </span><span class="lineCov">      53464 :         if (unlikely(next-&gt;ds | prev-&gt;ds))</span></a>
<a name="587"><span class="lineNum">     587 </span><span class="lineNoCov">          0 :                 loadsegment(ds, next-&gt;ds);</span></a>
<a name="588"><span class="lineNum">     588 </span>            : </a>
<a name="589"><span class="lineNum">     589 </span><span class="lineCov">      53464 :         x86_fsgsbase_load(prev, next);</span></a>
<a name="590"><span class="lineNum">     590 </span>            : </a>
<a name="591"><span class="lineNum">     591 </span>            :         /*</a>
<a name="592"><span class="lineNum">     592 </span>            :          * Switch the PDA and FPU contexts.</a>
<a name="593"><span class="lineNum">     593 </span>            :          */</a>
<a name="594"><span class="lineNum">     594 </span><span class="lineCov">      53470 :         this_cpu_write(current_task, next_p);</span></a>
<a name="595"><span class="lineNum">     595 </span><span class="lineCov">      53463 :         this_cpu_write(cpu_current_top_of_stack, task_top_of_stack(next_p));</span></a>
<a name="596"><span class="lineNum">     596 </span>            : </a>
<a name="597"><span class="lineNum">     597 </span><span class="lineCov">      53467 :         switch_fpu_finish(next_fpu);</span></a>
<a name="598"><span class="lineNum">     598 </span>            : </a>
<a name="599"><span class="lineNum">     599 </span>            :         /* Reload sp0. */</a>
<a name="600"><span class="lineNum">     600 </span><span class="lineCov">      53473 :         update_task_stack(next_p);</span></a>
<a name="601"><span class="lineNum">     601 </span>            : </a>
<a name="602"><span class="lineNum">     602 </span><span class="lineCov">      53471 :         switch_to_extra(prev_p, next_p);</span></a>
<a name="603"><span class="lineNum">     603 </span>            : </a>
<a name="604"><span class="lineNum">     604 </span><span class="lineCov">      53464 :         if (static_cpu_has_bug(X86_BUG_SYSRET_SS_ATTRS)) {</span></a>
<a name="605"><span class="lineNum">     605 </span>            :                 /*</a>
<a name="606"><span class="lineNum">     606 </span>            :                  * AMD CPUs have a misfeature: SYSRET sets the SS selector but</a>
<a name="607"><span class="lineNum">     607 </span>            :                  * does not update the cached descriptor.  As a result, if we</a>
<a name="608"><span class="lineNum">     608 </span>            :                  * do SYSRET while SS is NULL, we'll end up in user mode with</a>
<a name="609"><span class="lineNum">     609 </span>            :                  * SS apparently equal to __USER_DS but actually unusable.</a>
<a name="610"><span class="lineNum">     610 </span>            :                  *</a>
<a name="611"><span class="lineNum">     611 </span>            :                  * The straightforward workaround would be to fix it up just</a>
<a name="612"><span class="lineNum">     612 </span>            :                  * before SYSRET, but that would slow down the system call</a>
<a name="613"><span class="lineNum">     613 </span>            :                  * fast paths.  Instead, we ensure that SS is never NULL in</a>
<a name="614"><span class="lineNum">     614 </span>            :                  * system call context.  We do this by replacing NULL SS</a>
<a name="615"><span class="lineNum">     615 </span>            :                  * selectors at every context switch.  SYSCALL sets up a valid</a>
<a name="616"><span class="lineNum">     616 </span>            :                  * SS, so the only way to get NULL is to re-enter the kernel</a>
<a name="617"><span class="lineNum">     617 </span>            :                  * from CPL 3 through an interrupt.  Since that can't happen</a>
<a name="618"><span class="lineNum">     618 </span>            :                  * in the same task as a running syscall, we are guaranteed to</a>
<a name="619"><span class="lineNum">     619 </span>            :                  * context switch between every interrupt vector entry and a</a>
<a name="620"><span class="lineNum">     620 </span>            :                  * subsequent SYSRET.</a>
<a name="621"><span class="lineNum">     621 </span>            :                  *</a>
<a name="622"><span class="lineNum">     622 </span>            :                  * We read SS first because SS reads are much faster than</a>
<a name="623"><span class="lineNum">     623 </span>            :                  * writes.  Out of caution, we force SS to __KERNEL_DS even if</a>
<a name="624"><span class="lineNum">     624 </span>            :                  * it previously had a different non-NULL value.</a>
<a name="625"><span class="lineNum">     625 </span>            :                  */</a>
<a name="626"><span class="lineNum">     626 </span><span class="lineNoCov">          0 :                 unsigned short ss_sel;</span></a>
<a name="627"><span class="lineNum">     627 </span><span class="lineNoCov">          0 :                 savesegment(ss, ss_sel);</span></a>
<a name="628"><span class="lineNum">     628 </span><span class="lineNoCov">          0 :                 if (ss_sel != __KERNEL_DS)</span></a>
<a name="629"><span class="lineNum">     629 </span><span class="lineNoCov">          0 :                         loadsegment(ss, __KERNEL_DS);</span></a>
<a name="630"><span class="lineNum">     630 </span>            :         }</a>
<a name="631"><span class="lineNum">     631 </span>            : </a>
<a name="632"><span class="lineNum">     632 </span>            :         /* Load the Intel cache allocation PQR MSR. */</a>
<a name="633"><span class="lineNum">     633 </span><span class="lineCov">      53468 :         resctrl_sched_in();</span></a>
<a name="634"><span class="lineNum">     634 </span>            : </a>
<a name="635"><span class="lineNum">     635 </span><span class="lineCov">      53468 :         return prev_p;</span></a>
<a name="636"><span class="lineNum">     636 </span>            : }</a>
<a name="637"><span class="lineNum">     637 </span>            : </a>
<a name="638"><span class="lineNum">     638 </span><span class="lineCov">       2177 : void set_personality_64bit(void)</span></a>
<a name="639"><span class="lineNum">     639 </span>            : {</a>
<a name="640"><span class="lineNum">     640 </span>            :         /* inherit personality from parent */</a>
<a name="641"><span class="lineNum">     641 </span>            : </a>
<a name="642"><span class="lineNum">     642 </span>            :         /* Make sure to be in 64bit mode */</a>
<a name="643"><span class="lineNum">     643 </span><span class="lineCov">       2177 :         clear_thread_flag(TIF_ADDR32);</span></a>
<a name="644"><span class="lineNum">     644 </span>            :         /* Pretend that this comes from a 64bit execve */</a>
<a name="645"><span class="lineNum">     645 </span><span class="lineCov">       2177 :         task_pt_regs(current)-&gt;orig_ax = __NR_execve;</span></a>
<a name="646"><span class="lineNum">     646 </span><span class="lineCov">       2177 :         current_thread_info()-&gt;status &amp;= ~TS_COMPAT;</span></a>
<a name="647"><span class="lineNum">     647 </span><span class="lineCov">       2177 :         if (current-&gt;mm)</span></a>
<a name="648"><span class="lineNum">     648 </span><span class="lineCov">       2177 :                 current-&gt;mm-&gt;context.flags = MM_CONTEXT_HAS_VSYSCALL;</span></a>
<a name="649"><span class="lineNum">     649 </span>            : </a>
<a name="650"><span class="lineNum">     650 </span>            :         /* TBD: overwrites user setup. Should have two bits.</a>
<a name="651"><span class="lineNum">     651 </span>            :            But 64bit processes have always behaved this way,</a>
<a name="652"><span class="lineNum">     652 </span>            :            so it's not too bad. The main problem is just that</a>
<a name="653"><span class="lineNum">     653 </span>            :            32bit children are affected again. */</a>
<a name="654"><span class="lineNum">     654 </span><span class="lineCov">       2177 :         current-&gt;personality &amp;= ~READ_IMPLIES_EXEC;</span></a>
<a name="655"><span class="lineNum">     655 </span><span class="lineCov">       2177 : }</span></a>
<a name="656"><span class="lineNum">     656 </span>            : </a>
<a name="657"><span class="lineNum">     657 </span>            : static void __set_personality_x32(void)</a>
<a name="658"><span class="lineNum">     658 </span>            : {</a>
<a name="659"><span class="lineNum">     659 </span>            : #ifdef CONFIG_X86_X32</a>
<a name="660"><span class="lineNum">     660 </span>            :         if (current-&gt;mm)</a>
<a name="661"><span class="lineNum">     661 </span>            :                 current-&gt;mm-&gt;context.flags = 0;</a>
<a name="662"><span class="lineNum">     662 </span>            : </a>
<a name="663"><span class="lineNum">     663 </span>            :         current-&gt;personality &amp;= ~READ_IMPLIES_EXEC;</a>
<a name="664"><span class="lineNum">     664 </span>            :         /*</a>
<a name="665"><span class="lineNum">     665 </span>            :          * in_32bit_syscall() uses the presence of the x32 syscall bit</a>
<a name="666"><span class="lineNum">     666 </span>            :          * flag to determine compat status.  The x86 mmap() code relies on</a>
<a name="667"><span class="lineNum">     667 </span>            :          * the syscall bitness so set x32 syscall bit right here to make</a>
<a name="668"><span class="lineNum">     668 </span>            :          * in_32bit_syscall() work during exec().</a>
<a name="669"><span class="lineNum">     669 </span>            :          *</a>
<a name="670"><span class="lineNum">     670 </span>            :          * Pretend to come from a x32 execve.</a>
<a name="671"><span class="lineNum">     671 </span>            :          */</a>
<a name="672"><span class="lineNum">     672 </span>            :         task_pt_regs(current)-&gt;orig_ax = __NR_x32_execve | __X32_SYSCALL_BIT;</a>
<a name="673"><span class="lineNum">     673 </span>            :         current_thread_info()-&gt;status &amp;= ~TS_COMPAT;</a>
<a name="674"><span class="lineNum">     674 </span>            : #endif</a>
<a name="675"><span class="lineNum">     675 </span>            : }</a>
<a name="676"><span class="lineNum">     676 </span>            : </a>
<a name="677"><span class="lineNum">     677 </span><span class="lineNoCov">          0 : static void __set_personality_ia32(void)</span></a>
<a name="678"><span class="lineNum">     678 </span>            : {</a>
<a name="679"><span class="lineNum">     679 </span>            : #ifdef CONFIG_IA32_EMULATION</a>
<a name="680"><span class="lineNum">     680 </span><span class="lineNoCov">          0 :         if (current-&gt;mm) {</span></a>
<a name="681"><span class="lineNum">     681 </span>            :                 /*</a>
<a name="682"><span class="lineNum">     682 </span>            :                  * uprobes applied to this MM need to know this and</a>
<a name="683"><span class="lineNum">     683 </span>            :                  * cannot use user_64bit_mode() at that time.</a>
<a name="684"><span class="lineNum">     684 </span>            :                  */</a>
<a name="685"><span class="lineNum">     685 </span><span class="lineNoCov">          0 :                 current-&gt;mm-&gt;context.flags = MM_CONTEXT_UPROBE_IA32;</span></a>
<a name="686"><span class="lineNum">     686 </span>            :         }</a>
<a name="687"><span class="lineNum">     687 </span>            : </a>
<a name="688"><span class="lineNum">     688 </span><span class="lineNoCov">          0 :         current-&gt;personality |= force_personality32;</span></a>
<a name="689"><span class="lineNum">     689 </span>            :         /* Prepare the first &quot;return&quot; to user space */</a>
<a name="690"><span class="lineNum">     690 </span><span class="lineNoCov">          0 :         task_pt_regs(current)-&gt;orig_ax = __NR_ia32_execve;</span></a>
<a name="691"><span class="lineNum">     691 </span><span class="lineNoCov">          0 :         current_thread_info()-&gt;status |= TS_COMPAT;</span></a>
<a name="692"><span class="lineNum">     692 </span>            : #endif</a>
<a name="693"><span class="lineNum">     693 </span><span class="lineNoCov">          0 : }</span></a>
<a name="694"><span class="lineNum">     694 </span>            : </a>
<a name="695"><span class="lineNum">     695 </span><span class="lineNoCov">          0 : void set_personality_ia32(bool x32)</span></a>
<a name="696"><span class="lineNum">     696 </span>            : {</a>
<a name="697"><span class="lineNum">     697 </span>            :         /* Make sure to be in 32bit mode */</a>
<a name="698"><span class="lineNum">     698 </span><span class="lineNoCov">          0 :         set_thread_flag(TIF_ADDR32);</span></a>
<a name="699"><span class="lineNum">     699 </span>            : </a>
<a name="700"><span class="lineNum">     700 </span><span class="lineNoCov">          0 :         if (x32)</span></a>
<a name="701"><span class="lineNum">     701 </span>            :                 __set_personality_x32();</a>
<a name="702"><span class="lineNum">     702 </span>            :         else</a>
<a name="703"><span class="lineNum">     703 </span><span class="lineNoCov">          0 :                 __set_personality_ia32();</span></a>
<a name="704"><span class="lineNum">     704 </span><span class="lineNoCov">          0 : }</span></a>
<a name="705"><span class="lineNum">     705 </span>            : EXPORT_SYMBOL_GPL(set_personality_ia32);</a>
<a name="706"><span class="lineNum">     706 </span>            : </a>
<a name="707"><span class="lineNum">     707 </span>            : #ifdef CONFIG_CHECKPOINT_RESTORE</a>
<a name="708"><span class="lineNum">     708 </span>            : static long prctl_map_vdso(const struct vdso_image *image, unsigned long addr)</a>
<a name="709"><span class="lineNum">     709 </span>            : {</a>
<a name="710"><span class="lineNum">     710 </span>            :         int ret;</a>
<a name="711"><span class="lineNum">     711 </span>            : </a>
<a name="712"><span class="lineNum">     712 </span>            :         ret = map_vdso_once(image, addr);</a>
<a name="713"><span class="lineNum">     713 </span>            :         if (ret)</a>
<a name="714"><span class="lineNum">     714 </span>            :                 return ret;</a>
<a name="715"><span class="lineNum">     715 </span>            : </a>
<a name="716"><span class="lineNum">     716 </span>            :         return (long)image-&gt;size;</a>
<a name="717"><span class="lineNum">     717 </span>            : }</a>
<a name="718"><span class="lineNum">     718 </span>            : #endif</a>
<a name="719"><span class="lineNum">     719 </span>            : </a>
<a name="720"><span class="lineNum">     720 </span><span class="lineCov">       2183 : long do_arch_prctl_64(struct task_struct *task, int option, unsigned long arg2)</span></a>
<a name="721"><span class="lineNum">     721 </span>            : {</a>
<a name="722"><span class="lineNum">     722 </span><span class="lineCov">       2183 :         int ret = 0;</span></a>
<a name="723"><span class="lineNum">     723 </span>            : </a>
<a name="724"><span class="lineNum">     724 </span><span class="lineCov">       2183 :         switch (option) {</span></a>
<a name="725"><span class="lineNum">     725 </span><span class="lineNoCov">          0 :         case ARCH_SET_GS: {</span></a>
<a name="726"><span class="lineNum">     726 </span><span class="lineNoCov">          0 :                 if (unlikely(arg2 &gt;= TASK_SIZE_MAX))</span></a>
<a name="727"><span class="lineNum">     727 </span>            :                         return -EPERM;</a>
<a name="728"><span class="lineNum">     728 </span>            : </a>
<a name="729"><span class="lineNum">     729 </span><span class="lineNoCov">          0 :                 preempt_disable();</span></a>
<a name="730"><span class="lineNum">     730 </span>            :                 /*</a>
<a name="731"><span class="lineNum">     731 </span>            :                  * ARCH_SET_GS has always overwritten the index</a>
<a name="732"><span class="lineNum">     732 </span>            :                  * and the base. Zero is the most sensible value</a>
<a name="733"><span class="lineNum">     733 </span>            :                  * to put in the index, and is the only value that</a>
<a name="734"><span class="lineNum">     734 </span>            :                  * makes any sense if FSGSBASE is unavailable.</a>
<a name="735"><span class="lineNum">     735 </span>            :                  */</a>
<a name="736"><span class="lineNum">     736 </span><span class="lineNoCov">          0 :                 if (task == current) {</span></a>
<a name="737"><span class="lineNum">     737 </span><span class="lineNoCov">          0 :                         loadseg(GS, 0);</span></a>
<a name="738"><span class="lineNum">     738 </span><span class="lineNoCov">          0 :                         x86_gsbase_write_cpu_inactive(arg2);</span></a>
<a name="739"><span class="lineNum">     739 </span>            : </a>
<a name="740"><span class="lineNum">     740 </span>            :                         /*</a>
<a name="741"><span class="lineNum">     741 </span>            :                          * On non-FSGSBASE systems, save_base_legacy() expects</a>
<a name="742"><span class="lineNum">     742 </span>            :                          * that we also fill in thread.gsbase.</a>
<a name="743"><span class="lineNum">     743 </span>            :                          */</a>
<a name="744"><span class="lineNum">     744 </span><span class="lineNoCov">          0 :                         task-&gt;thread.gsbase = arg2;</span></a>
<a name="745"><span class="lineNum">     745 </span>            : </a>
<a name="746"><span class="lineNum">     746 </span>            :                 } else {</a>
<a name="747"><span class="lineNum">     747 </span><span class="lineNoCov">          0 :                         task-&gt;thread.gsindex = 0;</span></a>
<a name="748"><span class="lineNum">     748 </span><span class="lineNoCov">          0 :                         x86_gsbase_write_task(task, arg2);</span></a>
<a name="749"><span class="lineNum">     749 </span>            :                 }</a>
<a name="750"><span class="lineNum">     750 </span><span class="lineNoCov">          0 :                 preempt_enable();</span></a>
<a name="751"><span class="lineNum">     751 </span>            :                 break;</a>
<a name="752"><span class="lineNum">     752 </span>            :         }</a>
<a name="753"><span class="lineNum">     753 </span><span class="lineCov">       2183 :         case ARCH_SET_FS: {</span></a>
<a name="754"><span class="lineNum">     754 </span>            :                 /*</a>
<a name="755"><span class="lineNum">     755 </span>            :                  * Not strictly needed for %fs, but do it for symmetry</a>
<a name="756"><span class="lineNum">     756 </span>            :                  * with %gs</a>
<a name="757"><span class="lineNum">     757 </span>            :                  */</a>
<a name="758"><span class="lineNum">     758 </span><span class="lineCov">       2183 :                 if (unlikely(arg2 &gt;= TASK_SIZE_MAX))</span></a>
<a name="759"><span class="lineNum">     759 </span>            :                         return -EPERM;</a>
<a name="760"><span class="lineNum">     760 </span>            : </a>
<a name="761"><span class="lineNum">     761 </span><span class="lineCov">       2183 :                 preempt_disable();</span></a>
<a name="762"><span class="lineNum">     762 </span>            :                 /*</a>
<a name="763"><span class="lineNum">     763 </span>            :                  * Set the selector to 0 for the same reason</a>
<a name="764"><span class="lineNum">     764 </span>            :                  * as %gs above.</a>
<a name="765"><span class="lineNum">     765 </span>            :                  */</a>
<a name="766"><span class="lineNum">     766 </span><span class="lineCov">       2183 :                 if (task == current) {</span></a>
<a name="767"><span class="lineNum">     767 </span><span class="lineCov">       2177 :                         loadseg(FS, 0);</span></a>
<a name="768"><span class="lineNum">     768 </span><span class="lineCov">       2177 :                         x86_fsbase_write_cpu(arg2);</span></a>
<a name="769"><span class="lineNum">     769 </span>            : </a>
<a name="770"><span class="lineNum">     770 </span>            :                         /*</a>
<a name="771"><span class="lineNum">     771 </span>            :                          * On non-FSGSBASE systems, save_base_legacy() expects</a>
<a name="772"><span class="lineNum">     772 </span>            :                          * that we also fill in thread.fsbase.</a>
<a name="773"><span class="lineNum">     773 </span>            :                          */</a>
<a name="774"><span class="lineNum">     774 </span><span class="lineCov">       2177 :                         task-&gt;thread.fsbase = arg2;</span></a>
<a name="775"><span class="lineNum">     775 </span>            :                 } else {</a>
<a name="776"><span class="lineNum">     776 </span><span class="lineCov">          6 :                         task-&gt;thread.fsindex = 0;</span></a>
<a name="777"><span class="lineNum">     777 </span><span class="lineCov">          6 :                         x86_fsbase_write_task(task, arg2);</span></a>
<a name="778"><span class="lineNum">     778 </span>            :                 }</a>
<a name="779"><span class="lineNum">     779 </span><span class="lineCov">       2183 :                 preempt_enable();</span></a>
<a name="780"><span class="lineNum">     780 </span>            :                 break;</a>
<a name="781"><span class="lineNum">     781 </span>            :         }</a>
<a name="782"><span class="lineNum">     782 </span><span class="lineNoCov">          0 :         case ARCH_GET_FS: {</span></a>
<a name="783"><span class="lineNum">     783 </span><span class="lineNoCov">          0 :                 unsigned long base = x86_fsbase_read_task(task);</span></a>
<a name="784"><span class="lineNum">     784 </span>            : </a>
<a name="785"><span class="lineNum">     785 </span><span class="lineNoCov">          0 :                 ret = put_user(base, (unsigned long __user *)arg2);</span></a>
<a name="786"><span class="lineNum">     786 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="787"><span class="lineNum">     787 </span>            :         }</a>
<a name="788"><span class="lineNum">     788 </span><span class="lineNoCov">          0 :         case ARCH_GET_GS: {</span></a>
<a name="789"><span class="lineNum">     789 </span><span class="lineNoCov">          0 :                 unsigned long base = x86_gsbase_read_task(task);</span></a>
<a name="790"><span class="lineNum">     790 </span>            : </a>
<a name="791"><span class="lineNum">     791 </span><span class="lineNoCov">          0 :                 ret = put_user(base, (unsigned long __user *)arg2);</span></a>
<a name="792"><span class="lineNum">     792 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="793"><span class="lineNum">     793 </span>            :         }</a>
<a name="794"><span class="lineNum">     794 </span>            : </a>
<a name="795"><span class="lineNum">     795 </span>            : #ifdef CONFIG_CHECKPOINT_RESTORE</a>
<a name="796"><span class="lineNum">     796 </span>            : # ifdef CONFIG_X86_X32_ABI</a>
<a name="797"><span class="lineNum">     797 </span>            :         case ARCH_MAP_VDSO_X32:</a>
<a name="798"><span class="lineNum">     798 </span>            :                 return prctl_map_vdso(&amp;vdso_image_x32, arg2);</a>
<a name="799"><span class="lineNum">     799 </span>            : # endif</a>
<a name="800"><span class="lineNum">     800 </span>            : # if defined CONFIG_X86_32 || defined CONFIG_IA32_EMULATION</a>
<a name="801"><span class="lineNum">     801 </span>            :         case ARCH_MAP_VDSO_32:</a>
<a name="802"><span class="lineNum">     802 </span>            :                 return prctl_map_vdso(&amp;vdso_image_32, arg2);</a>
<a name="803"><span class="lineNum">     803 </span>            : # endif</a>
<a name="804"><span class="lineNum">     804 </span>            :         case ARCH_MAP_VDSO_64:</a>
<a name="805"><span class="lineNum">     805 </span>            :                 return prctl_map_vdso(&amp;vdso_image_64, arg2);</a>
<a name="806"><span class="lineNum">     806 </span>            : #endif</a>
<a name="807"><span class="lineNum">     807 </span>            : </a>
<a name="808"><span class="lineNum">     808 </span>            :         default:</a>
<a name="809"><span class="lineNum">     809 </span>            :                 ret = -EINVAL;</a>
<a name="810"><span class="lineNum">     810 </span>            :                 break;</a>
<a name="811"><span class="lineNum">     811 </span>            :         }</a>
<a name="812"><span class="lineNum">     812 </span>            : </a>
<a name="813"><span class="lineNum">     813 </span><span class="lineCov">       2183 :         return ret;</span></a>
<a name="814"><span class="lineNum">     814 </span>            : }</a>
<a name="815"><span class="lineNum">     815 </span>            : </a>
<a name="816"><span class="lineNum">     816 </span><span class="lineCov">       4354 : SYSCALL_DEFINE2(arch_prctl, int, option, unsigned long, arg2)</span></a>
<a name="817"><span class="lineNum">     817 </span>            : {</a>
<a name="818"><span class="lineNum">     818 </span><span class="lineCov">       2177 :         long ret;</span></a>
<a name="819"><span class="lineNum">     819 </span>            : </a>
<a name="820"><span class="lineNum">     820 </span><span class="lineCov">       2177 :         ret = do_arch_prctl_64(current, option, arg2);</span></a>
<a name="821"><span class="lineNum">     821 </span><span class="lineCov">       2177 :         if (ret == -EINVAL)</span></a>
<a name="822"><span class="lineNum">     822 </span><span class="lineNoCov">          0 :                 ret = do_arch_prctl_common(current, option, arg2);</span></a>
<a name="823"><span class="lineNum">     823 </span>            : </a>
<a name="824"><span class="lineNum">     824 </span><span class="lineCov">       2177 :         return ret;</span></a>
<a name="825"><span class="lineNum">     825 </span>            : }</a>
<a name="826"><span class="lineNum">     826 </span>            : </a>
<a name="827"><span class="lineNum">     827 </span>            : #ifdef CONFIG_IA32_EMULATION</a>
<a name="828"><span class="lineNum">     828 </span><span class="lineNoCov">          0 : COMPAT_SYSCALL_DEFINE2(arch_prctl, int, option, unsigned long, arg2)</span></a>
<a name="829"><span class="lineNum">     829 </span>            : {</a>
<a name="830"><span class="lineNum">     830 </span><span class="lineNoCov">          0 :         return do_arch_prctl_common(current, option, arg2);</span></a>
<a name="831"><span class="lineNum">     831 </span>            : }</a>
<a name="832"><span class="lineNum">     832 </span>            : #endif</a>
<a name="833"><span class="lineNum">     833 </span>            : </a>
<a name="834"><span class="lineNum">     834 </span><span class="lineNoCov">          0 : unsigned long KSTK_ESP(struct task_struct *task)</span></a>
<a name="835"><span class="lineNum">     835 </span>            : {</a>
<a name="836"><span class="lineNum">     836 </span><span class="lineNoCov">          0 :         return task_pt_regs(task)-&gt;sp;</span></a>
<a name="837"><span class="lineNum">     837 </span>            : }</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
