Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Jan 18 22:14:51 2022
| Host         : michal-Lenovo-ideapad-700-17ISK running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file LittleNetAccAxi_control_sets_placed.rpt
| Design       : LittleNetAccAxi
| Device       : xczu3eg
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   147 |
|    Minimum number of control sets                        |   147 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   218 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   147 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |    38 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |    23 |
| >= 14 to < 16      |    17 |
| >= 16              |    27 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             110 |           40 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              58 |           36 |
| Yes          | No                    | No                     |            3657 |          426 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2449 |          445 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal     |                                           Enable Signal                                          |                                    Set/Reset Signal                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  s_axis_clk_IBUF_BUFG |                                                                                                  | reset_IBUF_inst/O                                                                      |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG        | ln/layer_3_dw/LWU/local_memory_reg[0][0]                                                         | ln/rst_reg[1]_344                                                                      |                1 |              2 |         2.00 |
|  m_axis_clk_IBUF_BUFG |                                                                                                  |                                                                                        |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG        | receiver/E[0]                                                                                    | ln/rst_reg[0]_339                                                                      |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG        | ln/layer_1_dw/mwu/delay_of_finish/genblk1[3].r/ena                                               |                                                                                        |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG        | ln/layer_1_dw/SW_unit/counter_pass                                                               | ln/rst_reg[3]_337                                                                      |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG        | ln/layer_1_dw/SW_unit/counter_channel                                                            | ln/rst_reg[3]_337                                                                      |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG        | ln/enable_reg[1]_341                                                                             |                                                                                        |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG        | ln/layer_1_dw/LWU/step0                                                                          | ln/rst_reg[3]_337                                                                      |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG        | ln/layer_18_dw/delay_line_of_validity/genblk1[15].r/step0                                        | ln/rst_reg[0]_339                                                                      |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG        | ln/layer_18_dw/mwu/delay_of_finish/genblk1[3].r/data_weight_en_18                                |                                                                                        |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG        | ln/layer_3_dw/mwu/delay_of_finish/genblk1[3].r/ena                                               |                                                                                        |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG        | ln/layer_19_pw/mfu/send_cntr_0                                                                   | ln/rst_reg[1]_344                                                                      |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG        | ln/layer_2_pw/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/enable_reg_reg[0]_3       | ln/layer_2_pw/weight_cyclic_streamer/counter_local[2]_i_1__0_n_0                       |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG        | ln/layer_3_dw/SW_unit/counter_channel                                                            | ln/rst_reg[1]_344                                                                      |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG        | ln/layer_2_pw/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/enable_reg_reg[0]_1[0]    |                                                                                        |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG        | ln/layer_18_dw/SW_unit/counter_row                                                               | ln/rst_reg[0]_339                                                                      |                1 |              3 |         3.00 |
|  m_axis_clk_IBUF_BUFG |                                                                                                  | reset_IBUF_inst/O                                                                      |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG        | ln/layer_18_dw/LWU/counter_local_weights[3]_i_2__8_n_0                                           | ln/layer_18_dw/mwu/delay_of_finish/genblk1[3].r/SR[0]                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG        | ln/layer_1_dw/LWU/counter_local_weights[3]_i_2_n_0                                               | ln/layer_1_dw/mwu/delay_of_finish/genblk1[3].r/SR[0]                                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG        | ln/layer_2_pw/weight_cyclic_streamer/cycle_begin_address                                         | ln/rst_reg[0]_339                                                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG        |                                                                                                  | reset_IBUF_inst/O                                                                      |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG        | ln/layer_2_pw/data_point_streamer/counter_points[14]_i_1_n_0                                     |                                                                                        |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG        | ln/layer_2_pw/data_point_streamer/counter_points[14]_i_1_n_0                                     | ln/layer_2_pw/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/rst_reg_reg[0] |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG        | ln/layer_3_dw/LWU/counter_local_weights[3]_i_2__0_n_0                                            | ln/layer_3_dw/mwu/delay_of_finish/genblk1[3].r/SR[0]                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG        | ln/layer_19_pw/genblk1[0].pw_unit/delay_of_validity/genblk1[3].r/step0                           |                                                                                        |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG        |                                                                                                  | ln/layer_19_pw/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/rst_reg_reg[1] |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG        | ln/awakening_cntr[4]_i_1_n_0                                                                     |                                                                                        |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/local_memory_reg[0]_1   |                                                                                        |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG        | ln/layer_3_dw/LWU/E[0]                                                                           | ln/rst_reg[1]_344                                                                      |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG        | ln/layer_2_pw/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/E[0]                     |                                                                                        |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG        | ln/enable_reg[1]_341                                                                             | ln/rst_reg[1]_344                                                                      |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/step0                          | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/enable_reg_reg[3]_13 |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/step0                          | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/enable_reg_reg[3]_7  |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/step0                          | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/enable_reg_reg[3]_6  |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/step0                          | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/enable_reg_reg[3]_5  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/step0                          | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/enable_reg_reg[3]_4  |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/step0                          | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/enable_reg_reg[3]_3  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/step0                          | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/enable_reg_reg[3]_2  |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/step0                          | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/enable_reg_reg[3]_16 |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/step0                          | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/enable_reg_reg[3]_14 |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/step0                          | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/enable_reg_reg[3]_8  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/step0                          | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/enable_reg_reg[3]_15 |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/step0                          | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/enable_reg_reg[3]_12 |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/step0                          | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/enable_reg_reg[3]_11 |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/step0                          | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/enable_reg_reg[3]_10 |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/step0                          | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/enable_reg_reg[3]_9  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG        | ln/layer_19_pw/mfu/out_data                                                                      | ln/layer_19_pw/mfu/out_data[7]_i_1_n_0                                                 |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG        | ln/layer_19_pw/data_point_streamer/counter_points[6]_i_2__2_n_0                                  | ln/layer_19_pw/data_point_streamer/counter_points[6]_i_1__4_n_0                        |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG        | ln/enable_reg[3]_316                                                                             | ln/layer_17_pw/genblk3[4].grouping/SR[0]                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG        | ln/layer_19_pw/genblk1[0].pw_unit/delay_of_validity/genblk1[3].r/step0                           | ln/layer_19_pw/genblk3[0].grouping/cache/registers[0][6]_i_1_n_0                       |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG        | ln/layer_19_pw/genblk1[0].pw_unit/delay_of_validity/genblk1[3].r/step0                           | ln/layer_19_pw/genblk3[1].grouping/cache/registers[0][6]_i_1_n_0                       |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG        | ln/layer_19_pw/genblk1[0].pw_unit/delay_of_validity/genblk1[3].r/step0                           | ln/layer_19_pw/genblk3[2].grouping/cache/registers[0][6]_i_1_n_0                       |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG        | ln/layer_19_pw/genblk1[0].pw_unit/delay_of_validity/genblk1[3].r/step0                           | ln/layer_19_pw/genblk3[3].grouping/cache/registers[0][6]_i_1_n_0                       |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG        | ln/layer_19_pw/genblk1[0].pw_unit/delay_of_validity/genblk1[3].r/step0                           | ln/layer_19_pw/genblk3[4].grouping/cache/registers[0][6]_i_1_n_0                       |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG        | ln/layer_1_dw/LWU/E[0]                                                                           | ln/rst_reg[3]_337                                                                      |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG        | ln/layer_3_dw/LWU/rst_reg_reg[1][0]                                                              |                                                                                        |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG        | ln/layer_18_dw/SW_unit/kernel_validity_delay/genblk1[18].r/E[0]                                  | ln/rst_reg[0]_339                                                                      |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG        | ln/layer_18_dw/delay_line_of_validity/genblk1[15].r/step0                                        | ln/layer_18_dw/grouping/cache/registers[0][6]_i_1__2_n_0                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/step0                          | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/enable_reg_reg[3]_0  |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/local_memory_reg[0]_2   | ln/rst_reg[3]_337                                                                      |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/step0                          | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/enable_reg_reg[3]_1  |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG        | ln/layer_2_pw/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/enable_reg_reg[0]_3       | ln/rst_reg[0]_339                                                                      |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG        | ln/layer_2_pw/data_point_streamer/counter_points[14]_i_1_n_0                                     | ln/layer_2_pw/data_point_streamer/counter_points[8]_i_1__1_n_0                         |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG        | ln/layer_2_pw/mp2d/counter_col                                                                   | ln/layer_2_pw/mp2d/counter_row[6]_i_1__0_n_0                                           |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/step0                          | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/enable_reg_reg[3]    |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG        | ln/layer_18_dw/SW_unit/counter_channel[7]_i_1__1_n_0                                             | ln/rst_reg[0]_339                                                                      |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG        | ln/layer_18_dw/LWU/is_loading_reg_0                                                              | ln/layer_18_dw/LWU/local_memory_reg[0]                                                 |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG        |                                                                                                  | ln/rst_reg[1]_344                                                                      |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG        | ln/layer_2_pw/genblk1[7].pw_unit/delay_of_validity/genblk1[7].r/E[0]                             | ln/layer_2_pw/mp2d/counter_col[7]_i_1__0_n_0                                           |                2 |              8 |         4.00 |
|  m_axis_clk_IBUF_BUFG | sender/out_data                                                                                  | sender/out_data[31]_i_1_n_0                                                            |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/local_memory_reg[0]_1   | ln/rst_reg[3]_337                                                                      |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG        | ln/layer_19_pw/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/local_memory_reg[2]_1    | ln/layer_19_pw/weight_cyclic_streamer/counter_local[7]_i_1__0_n_0                      |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG        | ln/layer_19_pw/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/all_data_in_stream_reg   | ln/rst_reg[1]_344                                                                      |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/rst_reg_reg[3]          | ln/layer_17_pw/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/SR[0]         |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/enable_reg_reg[3]        | ln/rst_reg[3]_337                                                                      |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/E[0]                     | ln/rst_reg[3]_337                                                                      |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG        | ln/layer_19_pw/mfu/pos_cntr[8]_i_1_n_0                                                           | ln/rst_reg[1]_344                                                                      |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG        | ln/layer_1_dw/LWU/CE                                                                             |                                                                                        |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG        | ln/layer_19_pw/weight_cyclic_streamer/cycle_begin_address_0                                      | ln/rst_reg[1]_344                                                                      |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG        | ln/layer_18_dw/LWU/counter_memory_weights                                                        | ln/rst_reg[0]_339                                                                      |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/counter_local_reg[5][0] | ln/rst_reg[3]_337                                                                      |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/mwu/genblk1[12].cntr_for_thread/delay_of_validity/genblk1[12].r/E[0]              | ln/rst_reg[3]_337                                                                      |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/mwu/genblk1[13].cntr_for_thread/delay_of_validity/genblk1[13].r/E[0]              | ln/rst_reg[3]_337                                                                      |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG        | ln/layer_3_dw/SW_unit/kernel_validity_delay/genblk1[109].r/enable_reg_reg[1][0]                  | ln/rst_reg[1]_344                                                                      |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/mwu/genblk1[11].cntr_for_thread/delay_of_validity/genblk1[11].r/E[0]              | ln/rst_reg[3]_337                                                                      |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/mwu/genblk1[14].cntr_for_thread/delay_of_validity/genblk1[14].r/E[0]              | ln/rst_reg[3]_337                                                                      |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/mwu/genblk1[10].cntr_for_thread/delay_of_validity/genblk1[10].r/E[0]              | ln/rst_reg[3]_337                                                                      |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/mwu/genblk1[9].cntr_for_thread/delay_of_validity/genblk1[9].r/E[0]                | ln/rst_reg[3]_337                                                                      |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/mwu/genblk1[16].cntr_for_thread/delay_of_validity/genblk1[16].r/E[0]              | ln/rst_reg[3]_337                                                                      |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG        | ln/layer_18_dw/mwu/genblk1[0].cntr_for_thread/delay_of_validity/genblk1[0].r/E[0]                | ln/rst_reg[0]_339                                                                      |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/mwu/genblk1[15].cntr_for_thread/delay_of_validity/genblk1[15].r/E[0]              | ln/rst_reg[3]_337                                                                      |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/mwu/genblk1[8].cntr_for_thread/delay_of_validity/genblk1[8].r/E[0]                | ln/rst_reg[3]_337                                                                      |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG        | ln/layer_3_dw/LWU/rst_reg_reg[1][0]                                                              | ln/rst_reg[1]_344                                                                      |                6 |             13 |         2.17 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/mwu/genblk1[0].cntr_for_thread/delay_of_validity/genblk1[0].r/E[0]                | ln/rst_reg[3]_337                                                                      |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/mwu/genblk1[1].cntr_for_thread/delay_of_validity/genblk1[1].r/E[0]                | ln/rst_reg[3]_337                                                                      |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/mwu/genblk1[2].cntr_for_thread/delay_of_validity/genblk1[2].r/E[0]                | ln/rst_reg[3]_337                                                                      |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/mwu/genblk1[3].cntr_for_thread/delay_of_validity/genblk1[3].r/E[0]                | ln/rst_reg[3]_337                                                                      |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/mwu/genblk1[4].cntr_for_thread/delay_of_validity/genblk1[4].r/E[0]                | ln/rst_reg[3]_337                                                                      |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/mwu/genblk1[5].cntr_for_thread/delay_of_validity/genblk1[5].r/E[0]                | ln/rst_reg[3]_337                                                                      |                2 |             13 |         6.50 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/mwu/genblk1[6].cntr_for_thread/delay_of_validity/genblk1[6].r/E[0]                | ln/rst_reg[3]_337                                                                      |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/mwu/genblk1[7].cntr_for_thread/delay_of_validity/genblk1[7].r/E[0]                | ln/rst_reg[3]_337                                                                      |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/mwu/genblk1[17].cntr_for_thread/delay_of_validity/genblk1[17].r/E[0]              | ln/rst_reg[3]_337                                                                      |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG        | ln/layer_2_pw/mwu/genblk1[7].cntr_for_thread/delay_of_validity/genblk1[7].r/E[0]                 | ln/rst_reg[0]_339                                                                      |                3 |             14 |         4.67 |
|  clk_IBUF_BUFG        | ln/layer_2_pw/mwu/genblk1[5].cntr_for_thread/delay_of_validity/genblk1[5].r/E[0]                 | ln/rst_reg[0]_339                                                                      |                3 |             14 |         4.67 |
|  clk_IBUF_BUFG        | ln/layer_2_pw/mwu/genblk1[6].cntr_for_thread/delay_of_validity/genblk1[6].r/E[0]                 | ln/rst_reg[0]_339                                                                      |                3 |             14 |         4.67 |
|  clk_IBUF_BUFG        | ln/layer_2_pw/mwu/genblk1[4].cntr_for_thread/delay_of_validity/genblk1[4].r/E[0]                 | ln/rst_reg[0]_339                                                                      |                3 |             14 |         4.67 |
|  clk_IBUF_BUFG        | ln/layer_2_pw/mwu/genblk1[3].cntr_for_thread/delay_of_validity/genblk1[3].r/E[0]                 | ln/rst_reg[0]_339                                                                      |                3 |             14 |         4.67 |
|  clk_IBUF_BUFG        | ln/layer_2_pw/mwu/genblk1[2].cntr_for_thread/delay_of_validity/genblk1[2].r/E[0]                 | ln/rst_reg[0]_339                                                                      |                3 |             14 |         4.67 |
|  clk_IBUF_BUFG        | ln/layer_2_pw/mwu/genblk1[1].cntr_for_thread/delay_of_validity/genblk1[1].r/E[0]                 | ln/rst_reg[0]_339                                                                      |                3 |             14 |         4.67 |
|  clk_IBUF_BUFG        | ln/layer_1_dw/LWU/CE                                                                             | ln/rst_reg[3]_337                                                                      |                6 |             14 |         2.33 |
|  clk_IBUF_BUFG        | ln/layer_2_pw/mwu/genblk1[0].cntr_for_thread/delay_of_validity/genblk1[0].r/E[0]                 | ln/rst_reg[0]_339                                                                      |                3 |             14 |         4.67 |
|  clk_IBUF_BUFG        | ln/layer_3_dw/mwu/genblk1[0].cntr_for_thread/delay_of_validity/genblk1[0].r/E[0]                 | ln/rst_reg[1]_344                                                                      |                3 |             14 |         4.67 |
|  s_axis_clk_IBUF_BUFG | receiver/data_cntr[14]_i_2_n_0                                                                   | receiver/data_cntr[14]_i_1_n_0                                                         |                3 |             15 |         5.00 |
|  clk_IBUF_BUFG        | ln/layer_18_dw/SW_unit/input_idx[14]_i_1__5_n_0                                                  | ln/rst_reg[0]_339                                                                      |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG        | ln/nolabel_line43/mwu/genblk1[2].cntr_for_thread/delay_of_validity/genblk1[2].r/E[0]             | ln/rst_reg[0]_339                                                                      |                3 |             15 |         5.00 |
|  clk_IBUF_BUFG        | ln/nolabel_line43/mwu/genblk1[1].cntr_for_thread/delay_of_validity/genblk1[1].r/E[0]             | ln/rst_reg[0]_339                                                                      |                3 |             15 |         5.00 |
|  clk_IBUF_BUFG        | ln/nolabel_line43/mwu/genblk1[0].cntr_for_thread/delay_of_validity/genblk1[0].r/E[0]             | ln/rst_reg[0]_339                                                                      |                3 |             15 |         5.00 |
|  clk_IBUF_BUFG        |                                                                                                  | ln/rst_reg[0]_339                                                                      |               12 |             15 |         1.25 |
|  clk_IBUF_BUFG        | ln/layer_1_dw/SW_unit/kernel_validity_delay/genblk1[213].r/E[0]                                  | ln/rst_reg[3]_337                                                                      |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG        | ln/layer_1_dw/mwu/genblk1[0].cntr_for_thread/delay_of_validity/genblk1[0].r/E[0]                 | ln/rst_reg[3]_337                                                                      |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG        | ln/layer_2_pw/mp2d/delay_of_pooled_max_validity/genblk1[1].r/E[0]                                | ln/rst_reg[0]_339                                                                      |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG        | ln/layer_19_pw/mfu/current_max                                                                   | ln/rst_reg[1]_344                                                                      |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG        | ln/layer_2_pw/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/E[0]                     | ln/rst_reg[0]_339                                                                      |                4 |             17 |         4.25 |
|  clk_IBUF_BUFG        | ln/enable_reg[0]_312                                                                             |                                                                                        |                4 |             18 |         4.50 |
|  clk_IBUF_BUFG        |                                                                                                  | ln/rst_reg[3]_337                                                                      |               10 |             21 |         2.10 |
|  clk_IBUF_BUFG        | ln/layer_19_pw/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/data_read_en[19]_714    |                                                                                        |                6 |             21 |         3.50 |
|  m_axis_clk_IBUF_BUFG | sender/out_data                                                                                  |                                                                                        |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG        | ln/layer_18_dw/delay_line_of_validity/genblk1[15].r/step0                                        |                                                                                        |                8 |             25 |         3.12 |
|  clk_IBUF_BUFG        | ln/layer_19_pw/mfu/current_max[1][7]_i_1_n_0                                                     |                                                                                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG        | ln/enable_reg[3]_316                                                                             |                                                                                        |                3 |             34 |        11.33 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/step0                          | ln/rst_reg[3]_337                                                                      |                7 |             36 |         5.14 |
|  clk_IBUF_BUFG        | ln/enable_reg[0]_312                                                                             | ln/rst_reg[0]_339                                                                      |               20 |             39 |         1.95 |
|  clk_IBUF_BUFG        | ln/layer_19_pw/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/E[0]                    | ln/rst_reg[1]_344                                                                      |               14 |             40 |         2.86 |
|  clk_IBUF_BUFG        | ln/layer_19_pw/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/local_memory_reg[2]_1    | ln/rst_reg[1]_344                                                                      |               14 |             53 |         3.79 |
|  clk_IBUF_BUFG        | ln/layer_19_pw/mfu/E[0]                                                                          |                                                                                        |               13 |             56 |         4.31 |
|  clk_IBUF_BUFG        | ln/layer_18_dw/LWU/is_loading_reg_0                                                              | ln/rst_reg[0]_339                                                                      |               21 |             56 |         2.67 |
|  clk_IBUF_BUFG        | ln/layer_19_pw/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/data_read_en[19]_714    | ln/rst_reg[1]_344                                                                      |               14 |             67 |         4.79 |
|  clk_IBUF_BUFG        | ln/layer_18_dw/LWU/delay_line_of_is_counter_end/genblk1[1].r/E[0]                                |                                                                                        |               20 |             88 |         4.40 |
|  clk_IBUF_BUFG        | ln/enable_reg[3]_316                                                                             | ln/rst_reg[3]_337                                                                      |               29 |            103 |         3.55 |
|  clk_IBUF_BUFG        |                                                                                                  |                                                                                        |               39 |            108 |         2.77 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/rst_reg_reg[3]          | ln/rst_reg[3]_337                                                                      |               62 |            160 |         2.58 |
|  clk_IBUF_BUFG        | ln/layer_18_dw/LWU/is_loading_reg_0                                                              |                                                                                        |               55 |            403 |         7.33 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/E[0]                    | ln/rst_reg[3]_337                                                                      |              101 |            432 |         4.28 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/step0                          |                                                                                        |               86 |            450 |         5.23 |
|  clk_IBUF_BUFG        | ln/layer_11_pw/genblk1[15].pw_unit/delay_of_bn_weights/genblk1[3].r/enable_reg_reg[1]            | ln/rst_reg[1]_344                                                                      |               62 |            480 |         7.74 |
|  clk_IBUF_BUFG        | ln/layer_17_pw/mwu/genblk1[17].cntr_for_thread/delay_of_data/genblk1[17].r/enable_reg_reg[3]     |                                                                                        |              245 |           3388 |        13.83 |
+-----------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+--------------+


