ARM GAS  /tmp/ccM7UL8z.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"tx_thread_system_suspend.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c"
  19              		.section	.text._tx_thread_system_suspend,"ax",%progbits
  20              		.align	1
  21              		.global	_tx_thread_system_suspend
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	_tx_thread_system_suspend:
  27              	.LVL0:
  28              	.LFB8:
   1:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /**************************************************************************/
   2:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*                                                                        */
   3:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*       Copyright (c) Microsoft Corporation. All rights reserved.        */
   4:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*                                                                        */
   5:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*       This software is licensed under the Microsoft Software License   */
   6:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*       Terms for Microsoft Azure RTOS. Full text of the license can be  */
   7:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*       found in the LICENSE file at https://aka.ms/AzureRTOS_EULA       */
   8:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*       and in the root directory of this software.                      */
   9:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*                                                                        */
  10:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /**************************************************************************/
  11:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
  12:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
  13:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /**************************************************************************/
  14:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /**************************************************************************/
  15:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /**                                                                       */
  16:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /** ThreadX Component                                                     */
  17:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /**                                                                       */
  18:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /**   Thread                                                              */
  19:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /**                                                                       */
  20:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /**************************************************************************/
  21:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /**************************************************************************/
  22:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
  23:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #define TX_SOURCE_CODE
  24:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
  25:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
  26:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /* Include necessary system files.  */
  27:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
  28:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #include "tx_api.h"
  29:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #include "tx_trace.h"
  30:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #include "tx_timer.h"
ARM GAS  /tmp/ccM7UL8z.s 			page 2


  31:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #include "tx_thread.h"
  32:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
  33:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
  34:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /**************************************************************************/
  35:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*                                                                        */
  36:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*  FUNCTION                                               RELEASE        */
  37:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*                                                                        */
  38:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*    _tx_thread_system_suspend                           PORTABLE C      */
  39:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*                                                           6.1          */
  40:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*                                                                        */
  41:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*  AUTHOR                                                                */
  42:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*                                                                        */
  43:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*    William E. Lamie, Microsoft Corporation                             */
  44:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*                                                                        */
  45:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*  DESCRIPTION                                                           */
  46:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*                                                                        */
  47:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*    This function suspends the specified thread and changes the thread  */
  48:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*    state to the value specified.  Note: delayed suspension processing  */
  49:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*    is handled outside of this routine.                                 */
  50:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*                                                                        */
  51:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*  INPUT                                                                 */
  52:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*                                                                        */
  53:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*    thread_ptr                            Pointer to thread to suspend  */
  54:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*                                                                        */
  55:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*  OUTPUT                                                                */
  56:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*                                                                        */
  57:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*    None                                                                */
  58:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*                                                                        */
  59:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*  CALLS                                                                 */
  60:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*                                                                        */
  61:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*    _tx_thread_system_return              Return to system              */
  62:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*    _tx_thread_system_preempt_check       System preemption check       */
  63:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*    _tx_timer_system_activate             Activate timer for timeout    */
  64:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*                                                                        */
  65:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*  CALLED BY                                                             */
  66:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*                                                                        */
  67:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*    _tx_thread_priority_change            Thread priority change        */
  68:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*    _tx_thread_shell_entry                Thread shell function         */
  69:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*    _tx_thread_sleep                      Thread sleep                  */
  70:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*    _tx_thread_suspend                    Application thread suspend    */
  71:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*    _tx_thread_terminate                  Thread terminate              */
  72:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*    Other ThreadX Components                                            */
  73:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*                                                                        */
  74:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*  RELEASE HISTORY                                                       */
  75:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*                                                                        */
  76:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*    DATE              NAME                      DESCRIPTION             */
  77:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*                                                                        */
  78:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*  05-19-2020     William E. Lamie         Initial Version 6.0           */
  79:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
  80:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*                                            resulting in version 6.1    */
  81:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /*                                                                        */
  82:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** /**************************************************************************/
  83:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
  84:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #ifndef TX_NOT_INTERRUPTABLE
  85:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** {
  29              		.loc 1 85 1 view -0
  30              		.cfi_startproc
ARM GAS  /tmp/ccM7UL8z.s 			page 3


  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 85 1 is_stmt 0 view .LVU1
  34 0000 70B5     		push	{r4, r5, r6, lr}
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 4, -16
  37              		.cfi_offset 5, -12
  38              		.cfi_offset 6, -8
  39              		.cfi_offset 14, -4
  40 0002 0446     		mov	r4, r0
  86:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
  87:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** TX_INTERRUPT_SAVE_AREA
  41              		.loc 1 87 1 is_stmt 1 view .LVU2
  88:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
  89:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** UINT            priority;
  42              		.loc 1 89 1 view .LVU3
  90:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** UINT            base_priority;
  43              		.loc 1 90 1 view .LVU4
  91:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** ULONG           priority_map;
  44              		.loc 1 91 1 view .LVU5
  92:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** ULONG           priority_bit;
  45              		.loc 1 92 1 view .LVU6
  93:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** ULONG           combined_flags;
  46              		.loc 1 93 1 view .LVU7
  94:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** TX_THREAD       *ready_next;
  47              		.loc 1 94 1 view .LVU8
  95:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** TX_THREAD       *ready_previous;
  48              		.loc 1 95 1 view .LVU9
  96:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** TX_THREAD       *current_thread;
  49              		.loc 1 96 1 view .LVU10
  97:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
  98:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #if TX_MAX_PRIORITIES > 32
  99:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** UINT            map_index;
 100:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 101:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 102:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #ifndef TX_NO_TIMER
 103:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** ULONG           timeout;
  50              		.loc 1 103 1 view .LVU11
 104:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 105:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 106:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #ifdef TX_ENABLE_EVENT_TRACE
 107:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** TX_TRACE_BUFFER_ENTRY       *entry_ptr;
 108:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** ULONG                       time_stamp =  ((ULONG) 0);
 109:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 110:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 111:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     /* Pickup thread pointer.  */
 112:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     TX_THREAD_GET_CURRENT(current_thread)
  51              		.loc 1 112 5 view .LVU12
  52 0004 674B     		ldr	r3, .L19
  53 0006 1E68     		ldr	r6, [r3]
  54              	.LVL1:
 113:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 114:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #ifdef TX_ENABLE_STACK_CHECKING
 115:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 116:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     /* Check this thread's stack.  */
 117:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     TX_THREAD_STACK_CHECK(thread_ptr)
 118:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
ARM GAS  /tmp/ccM7UL8z.s 			page 4


 119:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 120:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     /* Lockout interrupts while the thread is being suspended.  */
 121:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     TX_DISABLE
  55              		.loc 1 121 5 view .LVU13
  56              	.LBB58:
  57              	.LBI58:
  58              		.file 2 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h"
   1:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
   2:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
   3:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*       Copyright (c) Microsoft Corporation. All rights reserved.        */
   4:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
   5:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*       This software is licensed under the Microsoft Software License   */
   6:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*       Terms for Microsoft Azure RTOS. Full text of the license can be  */
   7:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*       found in the LICENSE file at https://aka.ms/AzureRTOS_EULA       */
   8:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*       and in the root directory of this software.                      */
   9:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  10:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  11:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  12:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  13:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  14:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  15:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**                                                                       */
  16:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /** ThreadX Component                                                     */
  17:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**                                                                       */
  18:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**   Port Specific                                                       */
  19:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**                                                                       */
  20:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  21:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  22:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  23:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  24:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  25:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  26:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  PORT SPECIFIC C INFORMATION                            RELEASE        */
  27:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  28:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    tx_port.h                                         Cortex-M7/GNU     */
  29:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                           6.1.12       */
  30:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  31:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  AUTHOR                                                                */
  32:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  33:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    Scott Larson, Microsoft Corporation                                 */
  34:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  35:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  DESCRIPTION                                                           */
  36:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  37:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    This file contains data type definitions that make the ThreadX      */
  38:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    real-time kernel function identically on a variety of different     */
  39:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    processor architectures.  For example, the size or number of bits   */
  40:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    in an "int" data type vary between microprocessor architectures and */
  41:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    even C compilers for the same microprocessor.  ThreadX does not     */
  42:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    directly use native C data types.  Instead, ThreadX creates its     */
  43:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    own special types that can be mapped to actual data types by this   */
  44:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    file to guarantee consistency in the interface and functionality.   */
  45:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  46:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    This file replaces the previous Cortex-M3/M4/M7 files. It unifies   */
  47:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    the ARMv7-M architecture and compilers into one common file.        */
  48:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  49:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  RELEASE HISTORY                                                       */
  50:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
ARM GAS  /tmp/ccM7UL8z.s 			page 5


  51:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    DATE              NAME                      DESCRIPTION             */
  52:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  53:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  06-02-2021      Scott Larson            Initial Version 6.1.7         */
  54:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  01-31-2022      Scott Larson            Modified comments, updated    */
  55:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            typedef to fix misra        */
  56:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            violation,                  */
  57:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            fixed predefined macro,     */
  58:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            resulting in version 6.1.10 */
  59:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  04-25-2022      Scott Larson            Modified comments and added   */
  60:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            volatile to registers,      */
  61:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            resulting in version 6.1.11 */
  62:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  07-29-2022      Scott Larson            Modified comments and         */
  63:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            described BASEPRI usage,    */
  64:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            resulting in version 6.1.12 */
  65:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  66:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  67:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  68:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_PORT_H
  69:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_PORT_H
  70:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  71:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  72:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Determine if the optional ThreadX user define file should be used.  */
  73:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  74:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_INCLUDE_USER_DEFINE_FILE
  75:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  76:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Yes, include the user defines in tx_user.h. The defines in this file may
  77:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    alternately be defined on the command line.  */
  78:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  79:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include "tx_user.h"
  80:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
  81:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  82:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  83:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define compiler library include files.  */
  84:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  85:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include <stdlib.h>
  86:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include <string.h>
  87:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  88:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef __ICCARM__
  89:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include <intrinsics.h>                     /* IAR Intrinsics */
  90:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define __asm__ __asm                       /* Define to make all inline asm look similar */
  91:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
  92:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include <yvals.h>
  93:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
  94:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif /* __ICCARM__ */
  95:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  96:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef __ghs__
  97:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include <arm_ghs.h>
  98:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include "tx_ghs.h"
  99:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* __ghs__ */
 100:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 101:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 102:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #if !defined(__GNUC__) && !defined(__CC_ARM)
 103:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define __get_control_value __get_CONTROL
 104:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define __set_control_value __set_CONTROL
 105:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 106:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 107:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef __GNUC__
ARM GAS  /tmp/ccM7UL8z.s 			page 6


 108:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define __get_ipsr_value __get_IPSR
 109:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 110:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 111:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define ThreadX basic types for this port.  */
 112:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 113:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define VOID                                    void
 114:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef char                                    CHAR;
 115:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef unsigned char                           UCHAR;
 116:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef int                                     INT;
 117:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef unsigned int                            UINT;
 118:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef long                                    LONG;
 119:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef unsigned long                           ULONG;
 120:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef unsigned long long                      ULONG64;
 121:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef short                                   SHORT;
 122:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef unsigned short                          USHORT;
 123:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define ULONG64_DEFINED
 124:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 125:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the priority levels for ThreadX.  Legal values range
 126:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    from 32 to 1024 and MUST be evenly divisible by 32.  */
 127:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 128:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MAX_PRIORITIES
 129:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_MAX_PRIORITIES                       32
 130:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 131:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 132:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 133:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the minimum stack for a ThreadX thread on this processor. If the size supplied during
 134:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    thread creation is less than this value, the thread create call will return an error.  */
 135:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 136:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MINIMUM_STACK
 137:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_MINIMUM_STACK                        200         /* Minimum stack size for this port  */
 138:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 139:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 140:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 141:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the system timer thread's default stack size and priority.  These are only applicable
 142:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    if TX_TIMER_PROCESS_IN_ISR is not defined.  */
 143:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 144:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_TIMER_THREAD_STACK_SIZE
 145:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TIMER_THREAD_STACK_SIZE              1024        /* Default timer thread stack size  */
 146:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 147:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 148:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_TIMER_THREAD_PRIORITY
 149:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TIMER_THREAD_PRIORITY                0           /* Default timer thread priority    */
 150:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 151:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 152:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* By default, ThreadX for Cortex-M uses the PRIMASK register to enable/disable interrupts.
 153:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** If using BASEPRI is desired, define the following two symbols for both c and assembly files:
 154:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** TX_PORT_USE_BASEPRI - This tells ThreadX to use BASEPRI instead of PRIMASK.
 155:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** TX_PORT_BASEPRI = (priority_mask << (8 - number_priority_bits)) - this defines the maximum priority
 156:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** Any interrupt with a higher priority than priority_mask will not be masked, thus the interrupt will
 157:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** */
 158:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 159:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define various constants for the ThreadX Cortex-M port.  */
 160:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 161:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_INT_DISABLE                          1           /* Disable interrupts               */
 162:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_INT_ENABLE                           0           /* Enable interrupts                */
 163:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 164:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
ARM GAS  /tmp/ccM7UL8z.s 			page 7


 165:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the clock source for trace event entry time stamp. The following two item are port specif
 166:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    For example, if the time source is at the address 0x0a800024 and is 16-bits in size, the clock
 167:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    source constants would be:
 168:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 169:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    *((volatile ULONG *) 0x0a800024)
 170:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_MASK                      0x0000FFFFUL
 171:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 172:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** */
 173:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 174:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 175:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_TRACE_TIME_SOURCE
 176:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    *((volatile ULONG *) 0xE0001004)
 177:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 178:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 179:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** ULONG   _tx_misra_time_stamp_get(VOID);
 180:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    _tx_misra_time_stamp_get()
 181:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 182:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 183:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_TRACE_TIME_MASK
 184:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_MASK                      0xFFFFFFFFUL
 185:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 186:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 187:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef __ghs__
 188:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define constants for Green Hills EventAnalyzer.  */
 189:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 190:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the number of ticks per second. This informs the EventAnalyzer what the timestamps
 191:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    represent.  By default, this is set to 1,000,000 i.e., one tick every microsecond. */
 192:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 193:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_EL_TICKS_PER_SECOND                  1000000
 194:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 195:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the method of how to get the upper and lower 32-bits of the time stamp. By default, simpl
 196:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    simulate the time-stamp source with a counter.  */
 197:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 198:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define read_tbu()                              _tx_el_time_base_upper
 199:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define read_tbl()                              ++_tx_el_time_base_lower
 200:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* __ghs__ */
 201:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 202:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the port specific options for the _tx_build_options variable. This variable indicates
 203:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    how the ThreadX library was built.  */
 204:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 205:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_BUILD_OPTIONS          (0)
 206:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 207:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 208:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the in-line initialization constant so that modules with in-line
 209:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    initialization capabilities can prevent their initialization from being
 210:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    a function call.  */
 211:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 212:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_MISRA_ENABLE
 213:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_DISABLE_INLINE
 214:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 215:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_INLINE_INITIALIZATION
 216:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 217:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 218:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 219:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Determine whether or not stack checking is enabled. By default, ThreadX stack checking is
 220:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    disabled. When the following is defined, ThreadX thread stack checking is enabled.  If stack
 221:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    checking is enabled (TX_ENABLE_STACK_CHECKING is defined), the TX_DISABLE_STACK_FILLING
ARM GAS  /tmp/ccM7UL8z.s 			page 8


 222:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    define is negated, thereby forcing the stack fill which is necessary for the stack checking
 223:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    logic.  */
 224:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 225:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 226:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_ENABLE_STACK_CHECKING
 227:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #undef TX_DISABLE_STACK_FILLING
 228:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 229:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 230:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 231:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 232:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the TX_THREAD control block extensions for this port. The main reason
 233:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    for the multiple macros is so that backward compatibility can be maintained with
 234:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    existing ThreadX kernel awareness modules.  */
 235:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 236:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_0
 237:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_1
 238:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
 239:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2           VOID    *tx_thread_iar_tls_pointer;
 240:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__ghs__)
 241:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2           VOID *  tx_thread_eh_globals;                           \
 242:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                         int     Errno;             /* errno.  */                \
 243:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                         char *  strtok_saved_pos;  /* strtok() position.  */
 244:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 245:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2
 246:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 247:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 248:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 249:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_3
 250:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 251:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 252:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 253:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the port extensions of the remaining ThreadX objects.  */
 254:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 255:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_EXTENSION
 256:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_EXTENSION
 257:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_EXTENSION
 258:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_MUTEX_EXTENSION
 259:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_QUEUE_EXTENSION
 260:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_EXTENSION
 261:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TIMER_EXTENSION
 262:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 263:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 264:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the user extension field of the thread control block.  Nothing
 265:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    additional is needed for this port so it is defined as white space.  */
 266:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 267:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_THREAD_USER_EXTENSION
 268:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_USER_EXTENSION
 269:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 270:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 271:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 272:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the macros for processing extensions in tx_thread_create, tx_thread_delete,
 273:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    tx_thread_shell_entry, and tx_thread_terminate.  */
 274:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 275:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 276:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
 277:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #if (__VER__ < 8000000)
 278:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)                      thread_ptr -> tx_thread_iar_tls
ARM GAS  /tmp/ccM7UL8z.s 			page 9


 279:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)                      __iar_dlib_perthread_deallocate
 280:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     thread_ptr -> tx_thread_iar_tls
 281:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION               __iar_dlib_perthread_access(0);
 282:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 283:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** void    *_tx_iar_create_per_thread_tls_area(void);
 284:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** void    _tx_iar_destroy_per_thread_tls_area(void *tls_ptr);
 285:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** void    __iar_Initlocks(void);
 286:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 287:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)                      thread_ptr -> tx_thread_iar_tls
 288:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)                      do {_tx_iar_destroy_per_thread_
 289:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                         thread_ptr -> tx_thread_iar
 290:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION               do {__iar_Initlocks();} while(0
 291:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 292:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 293:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)
 294:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)
 295:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 296:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 297:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #if defined(__ARMVFP__) || defined(__ARM_PCS_VFP) || defined(__ARM_FP) || defined(__TARGET_FPU_VFP)
 298:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 299:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_MISRA_ENABLE
 300:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 301:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** ULONG  _tx_misra_control_get(void);
 302:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** void   _tx_misra_control_set(ULONG value);
 303:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** ULONG  _tx_misra_fpccr_get(void);
 304:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** void   _tx_misra_vfp_touch(void);
 305:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 306:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else   /* TX_MISRA_ENABLE not defined */
 307:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 308:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define some helper functions (these are intrinsics in some compilers). */
 309:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef __GNUC__ /* GCC and ARM Compiler 6 */
 310:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 311:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline ULONG __get_control_value(void)
 312:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 313:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** ULONG  control_value;
 314:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 315:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 316:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(control_value);
 317:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 318:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 319:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __set_control_value(ULONG control_value)
 320:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 321:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 322:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 323:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 324:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  __asm__ volatile ("VMOV.F32 s0, s0");
 325:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 326:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__CC_ARM) /* ARM Compiler 5 */
 327:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 328:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) ULONG __get_control_value(void)
 329:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 330:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** ULONG  control_value;
 331:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 332:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm volatile ("MRS control_value,CONTROL");
 333:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(control_value);
 334:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 335:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
ARM GAS  /tmp/ccM7UL8z.s 			page 10


 336:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) void __set_control_value(ULONG control_value)
 337:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 338:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR CONTROL,control_value");
 339:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 340:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Can't access VFP registers with inline asm, so define this in tx_thread_schedule.  */
 341:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** void _tx_vfp_access(void);
 342:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  _tx_vfp_access();
 343:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 344:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__ICCARM__)  /* IAR */
 345:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  __asm__ volatile ("VMOV.F32 s0, s0");
 346:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* Helper functions for different compilers */
 347:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 348:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* TX_MISRA_ENABLE */
 349:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 350:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 351:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* A completed thread falls into _thread_shell_entry and we can simply deactivate the FPU via CONTR
 352:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    in order to ensure no lazy stacking will occur. */
 353:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 354:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 355:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 356:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)   {                                              
 357:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     ULONG  _tx_vfp_state;                          
 358:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  __get_control_value();    
 359:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_vfp_state & ~((ULONG) 
 360:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         __set_control_value(_tx_vfp_state);        
 361:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     }
 362:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 363:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 364:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)   {                                              
 365:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     ULONG  _tx_vfp_state;                          
 366:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_misra_control_get();  
 367:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_vfp_state & ~((ULONG) 
 368:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_misra_control_set(_tx_vfp_state);      
 369:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     }
 370:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 371:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 372:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 373:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* A thread can be terminated by another thread, so we first check if it's self-terminating and not
 374:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    If so, deactivate the FPU via CONTROL.FPCA. Otherwise we are in an interrupt or another thread i
 375:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    this one, so if the FPCCR.LSPACT bit is set, we need to save the CONTROL.FPCA state, touch the F
 376:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    the lazy FPU save, then restore the CONTROL.FPCA state. */
 377:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 378:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 379:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 380:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)  {                                              
 381:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     ULONG  _tx_system_state;                       
 382:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_system_state =  TX_THREAD_GET_SYSTEM_ST
 383:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         if ((_tx_system_state == ((ULONG) 0)) && ((
 384:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         {                                          
 385:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         ULONG  _tx_vfp_state;                      
 386:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  __get_control_value();
 387:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_vfp_state & ~((ULO
 388:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             __set_control_value(_tx_vfp_state);    
 389:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         }                                          
 390:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         else                                       
 391:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         {                                          
 392:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         ULONG  _tx_fpccr;                          
ARM GAS  /tmp/ccM7UL8z.s 			page 11


 393:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  *((volatile ULONG *) 0xE00
 394:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_fpccr & ((ULONG) 0x01)
 395:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             if (_tx_fpccr == ((ULONG) 0x01))       
 396:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             {                                      
 397:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             ULONG _tx_vfp_state;                   
 398:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state = __get_control_value
 399:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state =  _tx_vfp_state & ((
 400:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 TX_VFP_TOUCH();                    
 401:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 if (_tx_vfp_state == ((ULONG) 0))  
 402:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 {                                  
 403:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  __get_control_
 404:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_vfp_state 
 405:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     __set_control_value(_tx_vfp_sta
 406:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 }                                  
 407:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             }                                      
 408:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         }                                          
 409:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     }
 410:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 411:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 412:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)  {                                              
 413:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     ULONG  _tx_system_state;                       
 414:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_system_state =  TX_THREAD_GET_SYSTEM_ST
 415:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         if ((_tx_system_state == ((ULONG) 0)) && ((
 416:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         {                                          
 417:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         ULONG  _tx_vfp_state;                      
 418:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_misra_control_get(
 419:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_vfp_state & ~((ULO
 420:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_misra_control_set(_tx_vfp_state);  
 421:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         }                                          
 422:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         else                                       
 423:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         {                                          
 424:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         ULONG  _tx_fpccr;                          
 425:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_misra_fpccr_get();    
 426:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_fpccr & ((ULONG) 0x01)
 427:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             if (_tx_fpccr == ((ULONG) 0x01))       
 428:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             {                                      
 429:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             ULONG _tx_vfp_state;                   
 430:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state = _tx_misra_control_g
 431:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state =  _tx_vfp_state & ((
 432:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 _tx_misra_vfp_touch();             
 433:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 if (_tx_vfp_state == ((ULONG) 0))  
 434:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 {                                  
 435:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_misra_cont
 436:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_vfp_state 
 437:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     _tx_misra_control_set(_tx_vfp_s
 438:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 }                                  
 439:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             }                                      
 440:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         }                                          
 441:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     }
 442:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 443:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 444:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else   /* No VFP in use */
 445:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 446:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 447:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)
 448:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 449:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* defined(__ARMVFP__) || defined(__ARM_PCS_VFP) || defined(__ARM_FP) || defined(__TARGET_F
ARM GAS  /tmp/ccM7UL8z.s 			page 12


 450:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 451:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 452:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the ThreadX object creation extensions for the remaining objects.  */
 453:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 454:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_CREATE_EXTENSION(pool_ptr)
 455:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_CREATE_EXTENSION(pool_ptr)
 456:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_CREATE_EXTENSION(group_ptr)
 457:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_MUTEX_CREATE_EXTENSION(mutex_ptr)
 458:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_QUEUE_CREATE_EXTENSION(queue_ptr)
 459:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_CREATE_EXTENSION(semaphore_ptr)
 460:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TIMER_CREATE_EXTENSION(timer_ptr)
 461:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 462:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 463:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the ThreadX object deletion extensions for the remaining objects.  */
 464:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 465:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_DELETE_EXTENSION(pool_ptr)
 466:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_DELETE_EXTENSION(pool_ptr)
 467:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_DELETE_EXTENSION(group_ptr)
 468:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_MUTEX_DELETE_EXTENSION(mutex_ptr)
 469:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_QUEUE_DELETE_EXTENSION(queue_ptr)
 470:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_DELETE_EXTENSION(semaphore_ptr)
 471:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TIMER_DELETE_EXTENSION(timer_ptr)
 472:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 473:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 474:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the get system state macro.  */
 475:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 476:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_THREAD_GET_SYSTEM_STATE
 477:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 478:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 479:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef __CC_ARM /* ARM Compiler 5 */
 480:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 481:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** register unsigned int _ipsr __asm("ipsr");
 482:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | _ipsr)
 483:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 484:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__GNUC__) /* GCC and ARM Compiler 6 */
 485:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 486:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __get_ipsr_value(void)
 487:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 488:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** unsigned int  ipsr_value;
 489:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 490:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(ipsr_value);
 491:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 492:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 493:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | __get_ipsr_value())
 494:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 495:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__ICCARM__)   /* IAR */
 496:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 497:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | __get_IPSR())
 498:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 499:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* TX_THREAD_GET_SYSTEM_STATE for different compilers */
 500:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 501:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else   /* TX_MISRA_ENABLE is defined, use MISRA function. */
 502:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** ULONG   _tx_misra_ipsr_get(VOID);
 503:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | _tx_misra_ipsr_get())
 504:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* TX_MISRA_ENABLE */
 505:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* TX_THREAD_GET_SYSTEM_STATE */
 506:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
ARM GAS  /tmp/ccM7UL8z.s 			page 13


 507:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 508:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the check for whether or not to call the _tx_thread_system_return function.  A non-zero v
 509:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    indicates that _tx_thread_system_return should not be called. This overrides the definition in t
 510:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    for Cortex-M since so we don't waste time checking the _tx_thread_system_state variable that is 
 511:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    zero after initialization for Cortex-M ports. */
 512:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 513:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_THREAD_SYSTEM_RETURN_CHECK
 514:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_SYSTEM_RETURN_CHECK(c)    (c) = ((ULONG) _tx_thread_preempt_disable);
 515:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 516:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 517:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the macro to ensure _tx_thread_preempt_disable is set early in initialization in order to
 518:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    prevent early scheduling on Cortex-M parts.  */
 519:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 520:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_POST_INITIALIZATION    _tx_thread_preempt_disable++;
 521:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 522:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 523:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 524:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 525:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_DISABLE_INLINE
 526:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 527:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the TX_LOWEST_SET_BIT_CALCULATE macro for each compiler. */
 528:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef __ICCARM__       /* IAR Compiler */
 529:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       (b) = (UINT) __CLZ(__RBIT((m)));
 530:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__CC_ARM) /* AC5 Compiler */
 531:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       (b) = (UINT) __clz(__rbit((m)));
 532:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__GNUC__) /* GCC and AC6 Compiler */
 533:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m
 534:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                 __asm__ volatile (" CLZ  %0,%1 ": "=r" (b) : "r" (m
 535:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 536:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 537:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 538:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 539:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the interrupt disable/restore macros for each compiler. */
 540:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 541:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #if defined(__GNUC__) || defined(__ICCARM__)
 542:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 543:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*** GCC/AC6 and IAR ***/
 544:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 545:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __get_interrupt_posture(void)
 546:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 547:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** unsigned int posture;
 548:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 549:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
 550:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 551:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 552:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(posture);
 554:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 555:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 556:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 557:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __set_basepri_value(unsigned int basepri_valu
 558:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 559:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR  BASEPRI,%0 ": : "r" (basepri_value));
 560:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 561:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 562:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __enable_interrupts(void)
 563:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
ARM GAS  /tmp/ccM7UL8z.s 			page 14


 564:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("CPSIE  i": : : "memory");
 565:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 566:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 567:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __restore_interrupt(unsigned int int_posture)
 569:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 570:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 571:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __set_basepri_value(int_posture);
 572:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     //__asm__ volatile ("MSR  BASEPRI,%0": : "r" (int_posture): "memory");
 573:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 575:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 576:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 577:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 578:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
  59              		.loc 2 578 63 view .LVU14
  60              	.LBB59:
 579:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 580:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** unsigned int int_posture;
  61              		.loc 2 580 1 view .LVU15
 581:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 582:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     int_posture = __get_interrupt_posture();
  62              		.loc 2 582 5 view .LVU16
  63              	.LBB60:
  64              	.LBI60:
 545:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
  65              		.loc 2 545 63 view .LVU17
  66              	.LBB61:
 547:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
  67              		.loc 2 547 1 view .LVU18
 551:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
  68              		.loc 2 551 5 view .LVU19
  69              		.syntax unified
  70              	@ 551 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
  71 0008 EFF31085 		MRS  r5, PRIMASK 
  72              	@ 0 "" 2
  73              	.LVL2:
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
  74              		.loc 2 553 5 view .LVU20
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
  75              		.loc 2 553 5 is_stmt 0 view .LVU21
  76              		.thumb
  77              		.syntax unified
  78              	.LBE61:
  79              	.LBE60:
 583:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 584:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 585:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __set_basepri_value(TX_PORT_BASEPRI);
 586:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 587:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("CPSID i" : : : "memory");
  80              		.loc 2 587 5 is_stmt 1 view .LVU22
  81              		.syntax unified
  82              	@ 587 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
  83 000c 72B6     		CPSID i
  84              	@ 0 "" 2
 588:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 589:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(int_posture);
ARM GAS  /tmp/ccM7UL8z.s 			page 15


  85              		.loc 2 589 5 view .LVU23
  86              	.LVL3:
  87              		.loc 2 589 5 is_stmt 0 view .LVU24
  88              		.thumb
  89              		.syntax unified
  90              	.LBE59:
  91              	.LBE58:
 122:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 123:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #ifndef TX_NO_TIMER
 124:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 125:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     /* Is the current thread suspending?  */
 126:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     if (thread_ptr == current_thread)
  92              		.loc 1 126 5 is_stmt 1 view .LVU25
  93              		.loc 1 126 8 is_stmt 0 view .LVU26
  94 000e 8642     		cmp	r6, r0
  95 0010 1ED0     		beq	.L14
  96              	.LVL4:
  97              	.L2:
 127:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     {
 128:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 129:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         /* Pickup the wait option.  */
 130:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 131:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 132:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         /* Determine if an activation is needed.  */
 133:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         if (timeout != TX_NO_WAIT)
 134:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         {
 135:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 136:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Make sure the suspension is not a wait-forever.  */
 137:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             if (timeout != TX_WAIT_FOREVER)
 138:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 139:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 140:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Activate the thread timer with the timeout value setup in the caller.  */
 141:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 142:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             }
 143:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         }
 144:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 145:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         /* Yes, reset time slice for current thread.  */
 146:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 147:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     }
 148:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 149:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 150:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     /* Decrease the preempt disabled count.  */
 151:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     _tx_thread_preempt_disable--;
  98              		.loc 1 151 5 is_stmt 1 view .LVU27
  99              		.loc 1 151 31 is_stmt 0 view .LVU28
 100 0012 654A     		ldr	r2, .L19+4
 101 0014 1368     		ldr	r3, [r2]
 102 0016 013B     		subs	r3, r3, #1
 103 0018 1360     		str	r3, [r2]
 152:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 153:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO
 154:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 155:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     /* Increment the thread's suspend count.  */
 156:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     thread_ptr -> tx_thread_performance_suspend_count++;
 157:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 158:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     /* Increment the total number of thread suspensions.  */
 159:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     _tx_thread_performance_suspend_count++;
ARM GAS  /tmp/ccM7UL8z.s 			page 16


 160:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 161:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 162:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     /* Check to make sure the thread suspending flag is still set.  If not, it
 163:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****        has already been resumed.  */
 164:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 104              		.loc 1 164 5 is_stmt 1 view .LVU29
 105              		.loc 1 164 20 is_stmt 0 view .LVU30
 106 001a A36B     		ldr	r3, [r4, #56]
 107              		.loc 1 164 8 view .LVU31
 108 001c 012B     		cmp	r3, #1
 109 001e 24D0     		beq	.L15
 110              	.L4:
 165:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     {
 166:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 167:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         /* Thread state change.  */
 168:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         TX_THREAD_STATE_CHANGE(thread_ptr, thread_ptr -> tx_thread_state)
 169:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 170:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         /* Log the thread status change.  */
 171:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         TX_EL_THREAD_STATUS_CHANGE_INSERT(thread_ptr, thread_ptr -> tx_thread_state)
 172:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 173:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #ifdef TX_ENABLE_EVENT_TRACE
 174:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 175:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         /* If trace is enabled, save the current event pointer.  */
 176:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         entry_ptr =  _tx_trace_buffer_current_ptr;
 177:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 178:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 179:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         /* Log the thread status change.  */
 180:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_SUSPEND, thread_ptr, thread_ptr -> tx_thread_state,
 181:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 182:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #ifdef TX_ENABLE_EVENT_TRACE
 183:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 184:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         /* Save the time stamp for later comparison to verify that
 185:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****            the event hasn't been overwritten by the time we have
 186:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****            computed the next thread to execute.  */
 187:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         if (entry_ptr != TX_NULL)
 188:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         {
 189:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 190:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Save time stamp.  */
 191:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
 192:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         }
 193:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 194:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 195:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         /* Actually suspend this thread.  But first, clear the suspending flag.  */
 196:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         thread_ptr -> tx_thread_suspending =  TX_FALSE;
 197:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 198:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         /* Pickup priority of thread.  */
 199:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         priority =  thread_ptr -> tx_thread_priority;
 200:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 201:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         /* Pickup the next ready thread pointer.  */
 202:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         ready_next =      thread_ptr -> tx_thread_ready_next;
 203:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 204:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         /* Determine if there are other threads at this priority that are
 205:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****            ready.  */
 206:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         if (ready_next != thread_ptr)
 207:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         {
 208:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 209:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Yes, there are other threads at this priority ready.  */
ARM GAS  /tmp/ccM7UL8z.s 			page 17


 210:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 211:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Pickup the previous ready thread pointer.  */
 212:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             ready_previous =  thread_ptr -> tx_thread_ready_previous;
 213:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 214:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Just remove this thread from the priority list.  */
 215:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             ready_next -> tx_thread_ready_previous =    ready_previous;
 216:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             ready_previous -> tx_thread_ready_next =    ready_next;
 217:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 218:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Determine if this is the head of the priority list.  */
 219:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             if (_tx_thread_priority_list[priority] == thread_ptr)
 220:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 221:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 222:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Update the head pointer of this priority list.  */
 223:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 _tx_thread_priority_list[priority] =  ready_next;
 224:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 225:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #ifndef TX_DISABLE_PREEMPTION_THRESHOLD
 226:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 227:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #if TX_MAX_PRIORITIES > 32
 228:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 229:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Calculate the index into the bit map array.  */
 230:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 map_index =  priority/((UINT) 32);
 231:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 232:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 233:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Check for a thread preempted that had preemption threshold set.  */
 234:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 if (_tx_thread_preempted_maps[MAP_INDEX] != ((ULONG) 0))
 235:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 {
 236:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 237:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     /* Ensure that this thread's priority is clear in the preempt map.  */
 238:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     TX_MOD32_BIT_SET(priority, priority_bit)
 239:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] & 
 240:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 241:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #if TX_MAX_PRIORITIES > 32
 242:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 243:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     /* Determine if there are any other bits set in this preempt map.  */
 244:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     if (_tx_thread_preempted_maps[MAP_INDEX] == ((ULONG) 0))
 245:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     {
 246:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 247:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                         /* No, clear the active bit to signify this preempt map has nothing set.  *
 248:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                         TX_DIV32_BIT_SET(priority, priority_bit)
 249:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                         _tx_thread_preempted_map_active =  _tx_thread_preempted_map_active & (~(pri
 250:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     }
 251:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 252:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 }
 253:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 254:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             }
 255:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         }
 256:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         else
 257:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         {
 258:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 259:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* This is the only thread at this priority ready to run.  Set the head
 260:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                pointer to NULL.  */
 261:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             _tx_thread_priority_list[priority] =    TX_NULL;
 262:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 263:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #if TX_MAX_PRIORITIES > 32
 264:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 265:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Calculate the index into the bit map array.  */
 266:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             map_index =  priority/((UINT) 32);
ARM GAS  /tmp/ccM7UL8z.s 			page 18


 267:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 268:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 269:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Clear this priority bit in the ready priority bit map.  */
 270:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             TX_MOD32_BIT_SET(priority, priority_bit)
 271:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priorit
 272:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 273:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #if TX_MAX_PRIORITIES > 32
 274:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 275:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Determine if there are any other bits set in this priority map.  */
 276:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             if (_tx_thread_priority_maps[MAP_INDEX] == ((ULONG) 0))
 277:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 278:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 279:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* No, clear the active bit to signify this priority map has nothing set.  */
 280:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 TX_DIV32_BIT_SET(priority, priority_bit)
 281:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 _tx_thread_priority_map_active =  _tx_thread_priority_map_active & (~(priority_bit)
 282:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             }
 283:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 284:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 285:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #ifndef TX_DISABLE_PREEMPTION_THRESHOLD
 286:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 287:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Check for a thread preempted that had preemption-threshold set.  */
 288:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             if (_tx_thread_preempted_maps[MAP_INDEX] != ((ULONG) 0))
 289:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 290:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 291:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Ensure that this thread's priority is clear in the preempt map.  */
 292:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 TX_MOD32_BIT_SET(priority, priority_bit)
 293:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] & (~(p
 294:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 295:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #if TX_MAX_PRIORITIES > 32
 296:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 297:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Determine if there are any other bits set in this preempt map.  */
 298:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 if (_tx_thread_preempted_maps[MAP_INDEX] == ((ULONG) 0))
 299:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 {
 300:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 301:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     /* No, clear the active bit to signify this preempted map has nothing set.  */
 302:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     TX_DIV32_BIT_SET(priority, priority_bit)
 303:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     _tx_thread_preempted_map_active =  _tx_thread_preempted_map_active & (~(priorit
 304:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 }
 305:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 306:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             }
 307:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 308:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 309:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #if TX_MAX_PRIORITIES > 32
 310:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 311:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Calculate the index to find the next highest priority thread ready for execution.  *
 312:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             priority_map =    _tx_thread_priority_map_active;
 313:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 314:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Determine if there is anything.   */
 315:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             if (priority_map != ((ULONG) 0))
 316:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 317:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 318:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Calculate the lowest bit set in the priority map. */
 319:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 TX_LOWEST_SET_BIT_CALCULATE(priority_map, map_index)
 320:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             }
 321:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 322:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Calculate the base priority as well.  */
 323:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             base_priority =  map_index * ((UINT) 32);
ARM GAS  /tmp/ccM7UL8z.s 			page 19


 324:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #else
 325:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 326:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Setup the base priority to zero.  */
 327:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             base_priority =   ((UINT) 0);
 328:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 329:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 330:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Setup working variable for the priority map.  */
 331:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 332:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 333:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Make a quick check for no other threads ready for execution.  */
 334:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             if (priority_map == ((ULONG) 0))
 335:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 336:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 337:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Nothing else is ready.  Set highest priority and execute thread
 338:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                    accordingly.  */
 339:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 340:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 _tx_thread_execute_ptr =       TX_NULL;
 341:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 342:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #ifndef TX_MISRA_ENABLE
 343:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 344:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #ifdef TX_ENABLE_EVENT_TRACE
 345:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 346:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Check that the event time stamp is unchanged.  A different
 347:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                    timestamp means that a later event wrote over the thread
 348:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                    suspend event. In that case, do nothing here.  */
 349:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 if (entry_ptr != TX_NULL)
 350:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 {
 351:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 352:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     /* Is the timestamp the same?  */
 353:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 354:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     {
 355:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 356:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                         /* Timestamp is the same, set the "next thread pointer" to the new value of
 357:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                            next thread to execute. This can be used by the trace analysis tool to k
 358:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                            track of next thread execution.  */
 359:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                         entry_ptr -> tx_trace_buffer_entry_information_field_4 =  0;
 360:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     }
 361:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 }
 362:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 363:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 364:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Restore interrupts.  */
 365:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 TX_RESTORE
 366:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 367:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Determine if preemption should take place. This is only possible if the current 
 368:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                    not the same as the execute thread pointer AND the system state and preempt disa
 369:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 370:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 if (combined_flags == ((ULONG) 0))
 371:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 {
 372:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 373:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO
 374:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 375:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     /* Yes, increment the return to idle return count.  */
 376:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     _tx_thread_performance_idle_return_count++;
 377:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 378:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 379:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     /* Preemption is needed - return to the system!  */
 380:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     _tx_thread_system_return();
ARM GAS  /tmp/ccM7UL8z.s 			page 20


 381:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 }
 382:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 383:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Return to caller.  */
 384:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 return;
 385:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 386:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             }
 387:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             else
 388:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 389:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 390:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Other threads at different priority levels are ready to run.  */
 391:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 392:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Calculate the lowest bit set in the priority map. */
 393:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 394:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 395:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Setup the next highest priority variable.  */
 396:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 397:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             }
 398:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         }
 399:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 400:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         /* Determine if the suspending thread is the thread designated to execute.  */
 401:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         if (thread_ptr == _tx_thread_execute_ptr)
 402:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         {
 403:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 404:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Pickup the highest priority thread to execute.  */
 405:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 406:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 407:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #ifndef TX_DISABLE_PREEMPTION_THRESHOLD
 408:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 409:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Determine if a previous thread with preemption-threshold was preempted.  */
 410:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #if TX_MAX_PRIORITIES > 32
 411:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             if (_tx_thread_preempted_map_active != ((ULONG) 0))
 412:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #else
 413:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             if (_tx_thread_preempted_maps[MAP_INDEX] != ((ULONG) 0))
 414:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 415:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 416:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 417:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Yes, there was a thread preempted when it was using preemption-threshold.  */
 418:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 419:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Disable preemption.  */
 420:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 _tx_thread_preempt_disable++;
 421:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 422:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Restore interrupts.  */
 423:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 TX_RESTORE
 424:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 425:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Interrupts are enabled briefly here to keep the interrupt
 426:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                    lockout time deterministic.  */
 427:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 428:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Disable interrupts again.  */
 429:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 TX_DISABLE
 430:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 431:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Decrement the preemption disable variable.  */
 432:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 _tx_thread_preempt_disable--;
 433:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 434:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Calculate the thread with preemption threshold set that
 435:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                    was interrupted by a thread above the preemption level.  */
 436:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 437:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #if TX_MAX_PRIORITIES > 32
ARM GAS  /tmp/ccM7UL8z.s 			page 21


 438:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 439:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Calculate the index to find the next highest priority thread ready for execution
 440:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 priority_map =    _tx_thread_preempted_map_active;
 441:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 442:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Calculate the lowest bit set in the priority map. */
 443:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 TX_LOWEST_SET_BIT_CALCULATE(priority_map, map_index)
 444:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 445:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Calculate the base priority as well.  */
 446:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 base_priority =  map_index * ((UINT) 32);
 447:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #else
 448:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 449:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Setup the base priority to zero.  */
 450:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 base_priority =   ((UINT) 0);
 451:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 452:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 453:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Setup temporary preempted map.  */
 454:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 priority_map =  _tx_thread_preempted_maps[MAP_INDEX];
 455:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 456:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Calculate the lowest bit set in the priority map. */
 457:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 458:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 459:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Setup the highest priority preempted thread.  */
 460:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 priority =  base_priority + ((UINT) priority_bit);
 461:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 462:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Determine if the next highest priority thread is above the highest priority thre
 463:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 if (_tx_thread_highest_priority >= (_tx_thread_priority_list[priority] -> tx_thread
 464:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 {
 465:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 466:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     /* Thread not allowed to execute until earlier preempted thread finishes or low
 467:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                        preemption-threshold.  */
 468:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     _tx_thread_execute_ptr =  _tx_thread_priority_list[priority];
 469:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 470:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     /* Clear the corresponding bit in the preempted map, since the preemption has b
 471:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     TX_MOD32_BIT_SET(priority, priority_bit)
 472:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] & 
 473:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 474:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #if TX_MAX_PRIORITIES > 32
 475:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 476:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     /* Determine if there are any other bits set in this preempt map.  */
 477:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     if (_tx_thread_preempted_maps[MAP_INDEX] == ((ULONG) 0))
 478:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     {
 479:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 480:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                         /* No, clear the active bit to signify this preempt map has nothing set.  *
 481:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                         TX_DIV32_BIT_SET(priority, priority_bit)
 482:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                         _tx_thread_preempted_map_active =  _tx_thread_preempted_map_active & (~(pri
 483:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     }
 484:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 485:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 }
 486:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             }
 487:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 488:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 489:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #ifndef TX_MISRA_ENABLE
 490:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 491:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO
 492:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 493:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Is the execute pointer different?  */
 494:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             if (_tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] != _t
ARM GAS  /tmp/ccM7UL8z.s 			page 22


 495:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 496:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 497:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Move to next entry.  */
 498:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 _tx_thread_performance__execute_log_index++;
 499:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 500:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Check for wrap condition.  */
 501:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 if (_tx_thread_performance__execute_log_index >= TX_THREAD_EXECUTE_LOG_SIZE)
 502:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 {
 503:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 504:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     /* Set the index to the beginning.  */
 505:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     _tx_thread_performance__execute_log_index =  ((UINT) 0);
 506:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 }
 507:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 508:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Log the new execute pointer.  */
 509:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 _tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] =  _t
 510:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             }
 511:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 512:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 513:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #ifdef TX_ENABLE_EVENT_TRACE
 514:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 515:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Check that the event time stamp is unchanged.  A different
 516:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                timestamp means that a later event wrote over the thread
 517:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                suspend event. In that case, do nothing here.  */
 518:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             if (entry_ptr != TX_NULL)
 519:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 520:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 521:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Is the timestamp the same?  */
 522:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 523:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 {
 524:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 525:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     /* Timestamp is the same, set the "next thread pointer" to the new value of the
 526:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                        next thread to execute. This can be used by the trace analysis tool to keep
 527:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                        track of next thread execution.  */
 528:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     entry_ptr -> tx_trace_buffer_entry_information_field_4 =  TX_POINTER_TO_ULONG_C
 529:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 }
 530:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             }
 531:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 532:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 533:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Restore interrupts.  */
 534:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             TX_RESTORE
 535:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 536:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Determine if preemption should take place. This is only possible if the current thre
 537:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                not the same as the execute thread pointer AND the system state and preempt disable 
 538:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 539:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             if (combined_flags == ((ULONG) 0))
 540:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 541:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 542:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO
 543:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 544:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* No, there is another thread ready to run and will be scheduled upon return.  */
 545:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 _tx_thread_performance_non_idle_return_count++;
 546:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 547:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 548:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Preemption is needed - return to the system!  */
 549:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 _tx_thread_system_return();
 550:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             }
 551:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
ARM GAS  /tmp/ccM7UL8z.s 			page 23


 552:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Return to caller.  */
 553:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             return;
 554:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 555:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         }
 556:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 557:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO
 558:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 559:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         /* Is the execute pointer different?  */
 560:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         if (_tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] != _tx_th
 561:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         {
 562:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 563:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Move to next entry.  */
 564:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             _tx_thread_performance__execute_log_index++;
 565:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 566:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Check for wrap condition.  */
 567:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             if (_tx_thread_performance__execute_log_index >= TX_THREAD_EXECUTE_LOG_SIZE)
 568:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 569:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 570:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Set the index to the beginning.  */
 571:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 _tx_thread_performance__execute_log_index =  ((UINT) 0);
 572:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             }
 573:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 574:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Log the new execute pointer.  */
 575:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             _tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] =  _tx_th
 576:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         }
 577:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 578:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 579:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #ifdef TX_ENABLE_EVENT_TRACE
 580:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 581:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****          /* Check that the event time stamp is unchanged.  A different
 582:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             timestamp means that a later event wrote over the thread
 583:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             suspend event. In that case, do nothing here.  */
 584:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****          if (entry_ptr != TX_NULL)
 585:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****          {
 586:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 587:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Is the timestamp the same?  */
 588:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 589:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 590:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 591:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Timestamp is the same, set the "next thread pointer" to the new value of the
 592:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                    next thread to execute. This can be used by the trace analysis tool to keep
 593:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                    track of next thread execution.  */
 594:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #ifdef TX_MISRA_ENABLE
 595:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 entry_ptr -> tx_trace_buffer_entry_info_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread
 596:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #else
 597:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 entry_ptr -> tx_trace_buffer_entry_information_field_4 =  TX_POINTER_TO_ULONG_CONVE
 598:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 599:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             }
 600:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         }
 601:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 602:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     }
 603:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 604:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     /* Restore interrupts.  */
 605:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     TX_RESTORE
 111              		.loc 1 605 5 is_stmt 1 view .LVU32
 112              	.LVL5:
 113              	.LBB62:
ARM GAS  /tmp/ccM7UL8z.s 			page 24


 114              	.LBI62:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 115              		.loc 2 568 55 view .LVU33
 116              	.LBB63:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 117              		.loc 2 574 5 view .LVU34
 118              		.syntax unified
 119              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 120 0020 85F31088 		MSR  PRIMASK,r5
 121              	@ 0 "" 2
 122              	.LVL6:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 123              		.loc 2 574 5 is_stmt 0 view .LVU35
 124              		.thumb
 125              		.syntax unified
 126              	.LBE63:
 127              	.LBE62:
 606:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 607:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     /* Determine if a preemption condition is present.  */
 608:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     if (current_thread != _tx_thread_execute_ptr)
 128              		.loc 1 608 5 is_stmt 1 view .LVU36
 129              		.loc 1 608 24 is_stmt 0 view .LVU37
 130 0024 614B     		ldr	r3, .L19+8
 131 0026 1B68     		ldr	r3, [r3]
 132              		.loc 1 608 8 view .LVU38
 133 0028 B342     		cmp	r3, r6
 134 002a 10D0     		beq	.L1
 609:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     {
 610:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 611:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #ifdef TX_ENABLE_STACK_CHECKING
 612:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 613:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         /* Pickup the next execute pointer.  */
 614:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         thread_ptr =  _tx_thread_execute_ptr;
 615:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 616:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         /* Check this thread's stack.  */
 617:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         TX_THREAD_STACK_CHECK(thread_ptr)
 618:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 619:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 620:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         /* Determine if preemption should take place. This is only possible if the current thread p
 621:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****            not the same as the execute thread pointer AND the system state and preempt disable flag
 622:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 135              		.loc 1 622 9 is_stmt 1 view .LVU39
 136 002c 5E4B     		ldr	r3, .L19+4
 137 002e 1B68     		ldr	r3, [r3]
 138              	.LVL7:
 623:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         if (combined_flags == ((ULONG) 0))
 139              		.loc 1 623 9 view .LVU40
 140              		.loc 1 623 12 is_stmt 0 view .LVU41
 141 0030 6BB9     		cbnz	r3, .L1
 624:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         {
 625:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 626:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO
 627:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 628:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Determine if an idle system return is present.  */
 629:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             if (_tx_thread_execute_ptr == TX_NULL)
 630:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 631:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
ARM GAS  /tmp/ccM7UL8z.s 			page 25


 632:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* Yes, increment the return to idle return count.  */
 633:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 _tx_thread_performance_idle_return_count++;
 634:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             }
 635:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             else
 636:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 637:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 638:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 /* No, there is another thread ready to run and will be scheduled upon return.  */
 639:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 _tx_thread_performance_non_idle_return_count++;
 640:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             }
 641:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 642:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 643:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             /* Preemption is needed - return to the system!  */
 644:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             _tx_thread_system_return();
 142              		.loc 1 644 13 is_stmt 1 view .LVU42
 143              	.LBB64:
 144              	.LBI64:
 590:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 591:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 592:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
 145              		.loc 2 592 55 view .LVU43
 146              	.LBB65:
 593:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 594:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** unsigned int interrupt_save;
 147              		.loc 2 594 1 view .LVU44
 595:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 596:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     /* Set PendSV to invoke ThreadX scheduler.  */
 597:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 148              		.loc 2 597 5 view .LVU45
 149              		.loc 2 597 38 is_stmt 0 view .LVU46
 150 0032 4FF0E023 		mov	r3, #-536813568
 151              	.LVL8:
 152              		.loc 2 597 38 view .LVU47
 153 0036 4FF08052 		mov	r2, #268435456
 154 003a C3F8042D 		str	r2, [r3, #3332]
 598:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     if (__get_ipsr_value() == 0)
 155              		.loc 2 598 5 is_stmt 1 view .LVU48
 156              	.LBB66:
 157              	.LBI66:
 486:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 158              		.loc 2 486 63 view .LVU49
 159              	.LBB67:
 488:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 160              		.loc 2 488 1 view .LVU50
 489:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(ipsr_value);
 161              		.loc 2 489 5 view .LVU51
 162              		.syntax unified
 163              	@ 489 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 164 003e EFF30583 		 MRS  r3,IPSR 
 165              	@ 0 "" 2
 166              	.LVL9:
 490:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 167              		.loc 2 490 5 view .LVU52
 490:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 168              		.loc 2 490 5 is_stmt 0 view .LVU53
 169              		.thumb
 170              		.syntax unified
 171              	.LBE67:
ARM GAS  /tmp/ccM7UL8z.s 			page 26


 172              	.LBE66:
 173              		.loc 2 598 8 discriminator 1 view .LVU54
 174 0042 23B9     		cbnz	r3, .L1
 599:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     {
 600:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****         interrupt_save = __get_interrupt_posture();
 175              		.loc 2 600 9 is_stmt 1 view .LVU55
 176              	.LBB68:
 177              	.LBI68:
 545:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 178              		.loc 2 545 63 view .LVU56
 179              	.LBB69:
 547:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 180              		.loc 2 547 1 view .LVU57
 551:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 181              		.loc 2 551 5 view .LVU58
 182              		.syntax unified
 183              	@ 551 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 184 0044 EFF31083 		MRS  r3, PRIMASK 
 185              	@ 0 "" 2
 186              	.LVL10:
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 187              		.loc 2 553 5 view .LVU59
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 188              		.loc 2 553 5 is_stmt 0 view .LVU60
 189              		.thumb
 190              		.syntax unified
 191              	.LBE69:
 192              	.LBE68:
 601:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 602:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****         __set_basepri_value(0);
 603:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 604:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****         __enable_interrupts();
 193              		.loc 2 604 9 is_stmt 1 view .LVU61
 194              	.LBB70:
 195              	.LBI70:
 562:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 196              		.loc 2 562 55 view .LVU62
 197              	.LBB71:
 564:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 198              		.loc 2 564 5 view .LVU63
 199              		.syntax unified
 200              	@ 564 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 201 0048 62B6     		CPSIE  i
 202              	@ 0 "" 2
 203              		.thumb
 204              		.syntax unified
 205              	.LBE71:
 206              	.LBE70:
 605:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 606:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****         __restore_interrupt(interrupt_save);
 207              		.loc 2 606 9 view .LVU64
 208              	.LVL11:
 209              	.LBB72:
 210              	.LBI72:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 211              		.loc 2 568 55 view .LVU65
 212              	.LBB73:
ARM GAS  /tmp/ccM7UL8z.s 			page 27


 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 213              		.loc 2 574 5 view .LVU66
 214              		.syntax unified
 215              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 216 004a 83F31088 		MSR  PRIMASK,r3
 217              	@ 0 "" 2
 218              	.LVL12:
 219              		.thumb
 220              		.syntax unified
 221              	.L1:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 222              		.loc 2 574 5 is_stmt 0 view .LVU67
 223              	.LBE73:
 224              	.LBE72:
 225              	.LBE65:
 226              	.LBE64:
 645:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         }
 646:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     }
 647:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 648:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     /* Return to caller.  */
 649:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     return;
 650:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** }
 227              		.loc 1 650 1 view .LVU68
 228 004e 70BD     		pop	{r4, r5, r6, pc}
 229              	.LVL13:
 230              	.L14:
 130:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 231              		.loc 1 130 9 is_stmt 1 view .LVU69
 130:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 232              		.loc 1 130 17 is_stmt 0 view .LVU70
 233 0050 C36C     		ldr	r3, [r0, #76]
 234              	.LVL14:
 133:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         {
 235              		.loc 1 133 9 is_stmt 1 view .LVU71
 133:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         {
 236              		.loc 1 133 12 is_stmt 0 view .LVU72
 237 0052 13B1     		cbz	r3, .L3
 137:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 238              		.loc 1 137 13 is_stmt 1 view .LVU73
 137:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 239              		.loc 1 137 16 is_stmt 0 view .LVU74
 240 0054 B3F1FF3F 		cmp	r3, #-1
 241 0058 03D1     		bne	.L16
 242              	.LVL15:
 243              	.L3:
 146:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     }
 244              		.loc 1 146 9 is_stmt 1 view .LVU75
 146:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     }
 245              		.loc 1 146 44 is_stmt 0 view .LVU76
 246 005a E269     		ldr	r2, [r4, #28]
 146:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****     }
 247              		.loc 1 146 30 view .LVU77
 248 005c 544B     		ldr	r3, .L19+12
 249 005e 1A60     		str	r2, [r3]
 250 0060 D7E7     		b	.L2
 251              	.LVL16:
 252              	.L16:
ARM GAS  /tmp/ccM7UL8z.s 			page 28


 141:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             }
 253              		.loc 1 141 17 is_stmt 1 view .LVU78
 254 0062 4C30     		adds	r0, r0, #76
 255              	.LVL17:
 141:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             }
 256              		.loc 1 141 17 is_stmt 0 view .LVU79
 257 0064 FFF7FEFF 		bl	_tx_timer_system_activate
 258              	.LVL18:
 141:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             }
 259              		.loc 1 141 17 view .LVU80
 260 0068 F7E7     		b	.L3
 261              	.LVL19:
 262              	.L15:
 196:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 263              		.loc 1 196 9 is_stmt 1 view .LVU81
 196:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 264              		.loc 1 196 44 is_stmt 0 view .LVU82
 265 006a 0023     		movs	r3, #0
 266 006c A363     		str	r3, [r4, #56]
 199:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 267              		.loc 1 199 9 is_stmt 1 view .LVU83
 199:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 268              		.loc 1 199 18 is_stmt 0 view .LVU84
 269 006e E26A     		ldr	r2, [r4, #44]
 270              	.LVL20:
 202:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 271              		.loc 1 202 9 is_stmt 1 view .LVU85
 202:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 272              		.loc 1 202 20 is_stmt 0 view .LVU86
 273 0070 236A     		ldr	r3, [r4, #32]
 274              	.LVL21:
 206:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         {
 275              		.loc 1 206 9 is_stmt 1 view .LVU87
 206:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         {
 276              		.loc 1 206 12 is_stmt 0 view .LVU88
 277 0072 9C42     		cmp	r4, r3
 278 0074 5DD0     		beq	.L5
 212:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 279              		.loc 1 212 13 is_stmt 1 view .LVU89
 212:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 280              		.loc 1 212 28 is_stmt 0 view .LVU90
 281 0076 616A     		ldr	r1, [r4, #36]
 282              	.LVL22:
 215:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             ready_previous -> tx_thread_ready_next =    ready_next;
 283              		.loc 1 215 13 is_stmt 1 view .LVU91
 215:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             ready_previous -> tx_thread_ready_next =    ready_next;
 284              		.loc 1 215 52 is_stmt 0 view .LVU92
 285 0078 5962     		str	r1, [r3, #36]
 216:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 286              		.loc 1 216 13 is_stmt 1 view .LVU93
 216:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 287              		.loc 1 216 52 is_stmt 0 view .LVU94
 288 007a 0B62     		str	r3, [r1, #32]
 219:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 289              		.loc 1 219 13 is_stmt 1 view .LVU95
 219:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 290              		.loc 1 219 41 is_stmt 0 view .LVU96
ARM GAS  /tmp/ccM7UL8z.s 			page 29


 291 007c 4D49     		ldr	r1, .L19+16
 292              	.LVL23:
 219:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 293              		.loc 1 219 41 view .LVU97
 294 007e 51F82210 		ldr	r1, [r1, r2, lsl #2]
 219:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 295              		.loc 1 219 16 view .LVU98
 296 0082 A142     		cmp	r1, r4
 297 0084 46D0     		beq	.L17
 298              	.LVL24:
 299              	.L6:
 401:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         {
 300              		.loc 1 401 9 is_stmt 1 view .LVU99
 401:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         {
 301              		.loc 1 401 24 is_stmt 0 view .LVU100
 302 0086 494B     		ldr	r3, .L19+8
 303 0088 1B68     		ldr	r3, [r3]
 401:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****         {
 304              		.loc 1 401 12 view .LVU101
 305 008a A342     		cmp	r3, r4
 306 008c C8D1     		bne	.L4
 405:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 307              		.loc 1 405 13 is_stmt 1 view .LVU102
 405:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 308              		.loc 1 405 63 is_stmt 0 view .LVU103
 309 008e 4A4B     		ldr	r3, .L19+20
 310 0090 1A68     		ldr	r2, [r3]
 311 0092 484B     		ldr	r3, .L19+16
 312 0094 53F82220 		ldr	r2, [r3, r2, lsl #2]
 405:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 313              		.loc 1 405 36 view .LVU104
 314 0098 444B     		ldr	r3, .L19+8
 315 009a 1A60     		str	r2, [r3]
 413:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 316              		.loc 1 413 13 is_stmt 1 view .LVU105
 413:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 317              		.loc 1 413 42 is_stmt 0 view .LVU106
 318 009c 474B     		ldr	r3, .L19+24
 319 009e 1B68     		ldr	r3, [r3]
 413:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 320              		.loc 1 413 16 view .LVU107
 321 00a0 13B3     		cbz	r3, .L11
 420:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 322              		.loc 1 420 17 is_stmt 1 view .LVU108
 420:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 323              		.loc 1 420 43 is_stmt 0 view .LVU109
 324 00a2 414B     		ldr	r3, .L19+4
 325 00a4 1A68     		ldr	r2, [r3]
 326 00a6 0132     		adds	r2, r2, #1
 327 00a8 1A60     		str	r2, [r3]
 423:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 328              		.loc 1 423 17 is_stmt 1 view .LVU110
 329              	.LVL25:
 330              	.LBB74:
 331              	.LBI74:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 332              		.loc 2 568 55 view .LVU111
ARM GAS  /tmp/ccM7UL8z.s 			page 30


 333              	.LBB75:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 334              		.loc 2 574 5 view .LVU112
 335              		.syntax unified
 336              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 337 00aa 85F31088 		MSR  PRIMASK,r5
 338              	@ 0 "" 2
 339              	.LVL26:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 340              		.loc 2 574 5 is_stmt 0 view .LVU113
 341              		.thumb
 342              		.syntax unified
 343              	.LBE75:
 344              	.LBE74:
 429:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 345              		.loc 1 429 17 is_stmt 1 view .LVU114
 346              	.LBB76:
 347              	.LBI76:
 578:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 348              		.loc 2 578 63 view .LVU115
 349              	.LBB77:
 580:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 350              		.loc 2 580 1 view .LVU116
 582:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 351              		.loc 2 582 5 view .LVU117
 352              	.LBB78:
 353              	.LBI78:
 545:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 354              		.loc 2 545 63 view .LVU118
 355              	.LBB79:
 547:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 356              		.loc 2 547 1 view .LVU119
 551:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 357              		.loc 2 551 5 view .LVU120
 358              		.syntax unified
 359              	@ 551 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 360 00ae EFF31085 		MRS  r5, PRIMASK 
 361              	@ 0 "" 2
 362              	.LVL27:
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 363              		.loc 2 553 5 view .LVU121
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 364              		.loc 2 553 5 is_stmt 0 view .LVU122
 365              		.thumb
 366              		.syntax unified
 367              	.LBE79:
 368              	.LBE78:
 587:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 369              		.loc 2 587 5 is_stmt 1 view .LVU123
 370              		.syntax unified
 371              	@ 587 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 372 00b2 72B6     		CPSID i
 373              	@ 0 "" 2
 589:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 374              		.loc 2 589 5 view .LVU124
 375              	.LVL28:
 589:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
ARM GAS  /tmp/ccM7UL8z.s 			page 31


 376              		.loc 2 589 5 is_stmt 0 view .LVU125
 377              		.thumb
 378              		.syntax unified
 379              	.LBE77:
 380              	.LBE76:
 432:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 381              		.loc 1 432 17 is_stmt 1 view .LVU126
 432:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 382              		.loc 1 432 43 is_stmt 0 view .LVU127
 383 00b4 1A68     		ldr	r2, [r3]
 384 00b6 013A     		subs	r2, r2, #1
 385 00b8 1A60     		str	r2, [r3]
 450:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 386              		.loc 1 450 17 is_stmt 1 view .LVU128
 387              	.LVL29:
 454:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 388              		.loc 1 454 17 view .LVU129
 454:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 389              		.loc 1 454 30 is_stmt 0 view .LVU130
 390 00ba 404B     		ldr	r3, .L19+24
 391 00bc 1A68     		ldr	r2, [r3]
 392              	.LVL30:
 457:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 393              		.loc 1 457 17 is_stmt 1 view .LVU131
 394              		.syntax unified
 395              	@ 457 "Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c" 1
 396 00be 92FAA2F3 		 RBIT r3,r2 
 397              	@ 0 "" 2
 398              	.LVL31:
 457:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 399              		.loc 1 457 17 view .LVU132
 400              	@ 457 "Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c" 1
 401 00c2 B3FA83F3 		 CLZ  r3,r3 
 402              	@ 0 "" 2
 403              	.LVL32:
 460:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 404              		.loc 1 460 17 view .LVU133
 463:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 {
 405              		.loc 1 463 17 view .LVU134
 463:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 {
 406              		.loc 1 463 77 is_stmt 0 view .LVU135
 407              		.thumb
 408              		.syntax unified
 409 00c6 3B49     		ldr	r1, .L19+16
 410 00c8 51F82310 		ldr	r1, [r1, r3, lsl #2]
 463:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 {
 411              		.loc 1 463 88 view .LVU136
 412 00cc CC6B     		ldr	r4, [r1, #60]
 413              	.LVL33:
 463:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 {
 414              		.loc 1 463 49 view .LVU137
 415 00ce 3A48     		ldr	r0, .L19+20
 416 00d0 0068     		ldr	r0, [r0]
 463:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 {
 417              		.loc 1 463 20 view .LVU138
 418 00d2 8442     		cmp	r4, r0
 419 00d4 08D8     		bhi	.L11
ARM GAS  /tmp/ccM7UL8z.s 			page 32


 468:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 420              		.loc 1 468 21 is_stmt 1 view .LVU139
 468:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 421              		.loc 1 468 44 is_stmt 0 view .LVU140
 422 00d6 3548     		ldr	r0, .L19+8
 423 00d8 0160     		str	r1, [r0]
 471:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] & 
 424              		.loc 1 471 21 is_stmt 1 view .LVU141
 425 00da 0121     		movs	r1, #1
 426 00dc 01FA03F3 		lsl	r3, r1, r3
 427              	.LVL34:
 472:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 428              		.loc 1 472 21 view .LVU142
 472:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 429              		.loc 1 472 98 is_stmt 0 view .LVU143
 430 00e0 22EA0302 		bic	r2, r2, r3
 472:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 431              		.loc 1 472 58 view .LVU144
 432 00e4 354B     		ldr	r3, .L19+24
 433              	.LVL35:
 472:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 434              		.loc 1 472 58 view .LVU145
 435 00e6 1A60     		str	r2, [r3]
 436              	.LVL36:
 437              	.L11:
 534:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 438              		.loc 1 534 13 is_stmt 1 view .LVU146
 439              	.LBB80:
 440              	.LBI80:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 441              		.loc 2 568 55 view .LVU147
 442              	.LBB81:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 443              		.loc 2 574 5 view .LVU148
 444              		.syntax unified
 445              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 446 00e8 85F31088 		MSR  PRIMASK,r5
 447              	@ 0 "" 2
 448              	.LVL37:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 449              		.loc 2 574 5 is_stmt 0 view .LVU149
 450              		.thumb
 451              		.syntax unified
 452              	.LBE81:
 453              	.LBE80:
 538:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             if (combined_flags == ((ULONG) 0))
 454              		.loc 1 538 13 is_stmt 1 view .LVU150
 455 00ec 2E4B     		ldr	r3, .L19+4
 456 00ee 1B68     		ldr	r3, [r3]
 457              	.LVL38:
 539:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 458              		.loc 1 539 13 view .LVU151
 539:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 459              		.loc 1 539 16 is_stmt 0 view .LVU152
 460 00f0 002B     		cmp	r3, #0
 461 00f2 ACD1     		bne	.L1
 549:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             }
ARM GAS  /tmp/ccM7UL8z.s 			page 33


 462              		.loc 1 549 17 is_stmt 1 view .LVU153
 463              	.LBB82:
 464              	.LBI82:
 592:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 465              		.loc 2 592 55 view .LVU154
 466              	.LBB83:
 594:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 467              		.loc 2 594 1 view .LVU155
 597:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     if (__get_ipsr_value() == 0)
 468              		.loc 2 597 5 view .LVU156
 597:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     if (__get_ipsr_value() == 0)
 469              		.loc 2 597 38 is_stmt 0 view .LVU157
 470 00f4 4FF0E023 		mov	r3, #-536813568
 471              	.LVL39:
 597:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     if (__get_ipsr_value() == 0)
 472              		.loc 2 597 38 view .LVU158
 473 00f8 4FF08052 		mov	r2, #268435456
 474 00fc C3F8042D 		str	r2, [r3, #3332]
 598:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     {
 475              		.loc 2 598 5 is_stmt 1 view .LVU159
 476              	.LBB84:
 477              	.LBI84:
 486:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 478              		.loc 2 486 63 view .LVU160
 479              	.LBB85:
 488:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 480              		.loc 2 488 1 view .LVU161
 489:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(ipsr_value);
 481              		.loc 2 489 5 view .LVU162
 482              		.syntax unified
 483              	@ 489 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 484 0100 EFF30583 		 MRS  r3,IPSR 
 485              	@ 0 "" 2
 486              	.LVL40:
 490:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 487              		.loc 2 490 5 view .LVU163
 490:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 488              		.loc 2 490 5 is_stmt 0 view .LVU164
 489              		.thumb
 490              		.syntax unified
 491              	.LBE85:
 492              	.LBE84:
 598:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     {
 493              		.loc 2 598 8 discriminator 1 view .LVU165
 494 0104 002B     		cmp	r3, #0
 495 0106 A2D1     		bne	.L1
 600:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 496              		.loc 2 600 9 is_stmt 1 view .LVU166
 497              	.LBB86:
 498              	.LBI86:
 545:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 499              		.loc 2 545 63 view .LVU167
 500              	.LBB87:
 547:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 501              		.loc 2 547 1 view .LVU168
 551:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 502              		.loc 2 551 5 view .LVU169
ARM GAS  /tmp/ccM7UL8z.s 			page 34


 503              		.syntax unified
 504              	@ 551 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 505 0108 EFF31083 		MRS  r3, PRIMASK 
 506              	@ 0 "" 2
 507              	.LVL41:
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 508              		.loc 2 553 5 view .LVU170
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 509              		.loc 2 553 5 is_stmt 0 view .LVU171
 510              		.thumb
 511              		.syntax unified
 512              	.LBE87:
 513              	.LBE86:
 604:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 514              		.loc 2 604 9 is_stmt 1 view .LVU172
 515              	.LBB88:
 516              	.LBI88:
 562:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 517              		.loc 2 562 55 view .LVU173
 518              	.LBB89:
 564:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 519              		.loc 2 564 5 view .LVU174
 520              		.syntax unified
 521              	@ 564 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 522 010c 62B6     		CPSIE  i
 523              	@ 0 "" 2
 524              		.thumb
 525              		.syntax unified
 526              	.LBE89:
 527              	.LBE88:
 528              		.loc 2 606 9 view .LVU175
 529              	.LVL42:
 530              	.LBB90:
 531              	.LBI90:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 532              		.loc 2 568 55 view .LVU176
 533              	.LBB91:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 534              		.loc 2 574 5 view .LVU177
 535              		.syntax unified
 536              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 537 010e 83F31088 		MSR  PRIMASK,r3
 538              	@ 0 "" 2
 539              	.LVL43:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 540              		.loc 2 574 5 is_stmt 0 view .LVU178
 541              		.thumb
 542              		.syntax unified
 543              	.LBE91:
 544              	.LBE90:
 545              	.LBE83:
 546              	.LBE82:
 553:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 547              		.loc 1 553 13 is_stmt 1 view .LVU179
 548 0112 9CE7     		b	.L1
 549              	.LVL44:
 550              	.L17:
ARM GAS  /tmp/ccM7UL8z.s 			page 35


 223:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 551              		.loc 1 223 17 view .LVU180
 223:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 552              		.loc 1 223 52 is_stmt 0 view .LVU181
 553 0114 2749     		ldr	r1, .L19+16
 554 0116 41F82230 		str	r3, [r1, r2, lsl #2]
 234:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 {
 555              		.loc 1 234 17 is_stmt 1 view .LVU182
 234:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 {
 556              		.loc 1 234 46 is_stmt 0 view .LVU183
 557 011a 284B     		ldr	r3, .L19+24
 558              	.LVL45:
 234:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 {
 559              		.loc 1 234 46 view .LVU184
 560 011c 1B68     		ldr	r3, [r3]
 234:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 {
 561              		.loc 1 234 20 view .LVU185
 562 011e 002B     		cmp	r3, #0
 563 0120 B1D0     		beq	.L6
 238:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] & 
 564              		.loc 1 238 21 is_stmt 1 view .LVU186
 565 0122 0121     		movs	r1, #1
 566              	.LVL46:
 238:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                     _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] & 
 567              		.loc 1 238 21 is_stmt 0 view .LVU187
 568 0124 01FA02F2 		lsl	r2, r1, r2
 569              	.LVL47:
 239:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 570              		.loc 1 239 21 is_stmt 1 view .LVU188
 239:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 571              		.loc 1 239 98 is_stmt 0 view .LVU189
 572 0128 23EA0203 		bic	r3, r3, r2
 239:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 573              		.loc 1 239 58 view .LVU190
 574 012c 234A     		ldr	r2, .L19+24
 575              	.LVL48:
 239:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 576              		.loc 1 239 58 view .LVU191
 577 012e 1360     		str	r3, [r2]
 578 0130 A9E7     		b	.L6
 579              	.LVL49:
 580              	.L5:
 261:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 581              		.loc 1 261 13 is_stmt 1 view .LVU192
 261:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 582              		.loc 1 261 48 is_stmt 0 view .LVU193
 583 0132 204B     		ldr	r3, .L19+16
 584              	.LVL50:
 261:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 585              		.loc 1 261 48 view .LVU194
 586 0134 0021     		movs	r1, #0
 587 0136 43F82210 		str	r1, [r3, r2, lsl #2]
 588              	.LVL51:
 270:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priorit
 589              		.loc 1 270 13 is_stmt 1 view .LVU195
 590 013a 0123     		movs	r3, #1
 591 013c 03FA02F2 		lsl	r2, r3, r2
ARM GAS  /tmp/ccM7UL8z.s 			page 36


 592              	.LVL52:
 271:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 593              		.loc 1 271 13 view .LVU196
 271:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 594              		.loc 1 271 76 is_stmt 0 view .LVU197
 595 0140 1F49     		ldr	r1, .L19+28
 596 0142 0B68     		ldr	r3, [r1]
 271:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 597              		.loc 1 271 91 view .LVU198
 598 0144 D043     		mvns	r0, r2
 271:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 599              		.loc 1 271 88 view .LVU199
 600 0146 23EA0203 		bic	r3, r3, r2
 271:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 601              		.loc 1 271 49 view .LVU200
 602 014a 0B60     		str	r3, [r1]
 288:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 603              		.loc 1 288 13 is_stmt 1 view .LVU201
 288:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 604              		.loc 1 288 42 is_stmt 0 view .LVU202
 605 014c 1B4A     		ldr	r2, .L19+24
 606              	.LVL53:
 288:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 607              		.loc 1 288 42 view .LVU203
 608 014e 1268     		ldr	r2, [r2]
 288:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 609              		.loc 1 288 16 view .LVU204
 610 0150 12B1     		cbz	r2, .L7
 292:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] & (~(p
 611              		.loc 1 292 17 is_stmt 1 view .LVU205
 293:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 612              		.loc 1 293 17 view .LVU206
 293:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 613              		.loc 1 293 94 is_stmt 0 view .LVU207
 614 0152 1040     		ands	r0, r0, r2
 615              	.LVL54:
 293:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 616              		.loc 1 293 54 view .LVU208
 617 0154 194A     		ldr	r2, .L19+24
 618 0156 1060     		str	r0, [r2]
 619              	.L7:
 327:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 620              		.loc 1 327 13 is_stmt 1 view .LVU209
 621              	.LVL55:
 331:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 622              		.loc 1 331 13 view .LVU210
 334:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 623              		.loc 1 334 13 view .LVU211
 334:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             {
 624              		.loc 1 334 16 is_stmt 0 view .LVU212
 625 0158 33B1     		cbz	r3, .L18
 393:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 626              		.loc 1 393 17 is_stmt 1 view .LVU213
 627              		.syntax unified
 628              	@ 393 "Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c" 1
 629 015a 93FAA3F3 		 RBIT r3,r3 
 630              	@ 0 "" 2
ARM GAS  /tmp/ccM7UL8z.s 			page 37


 631              	.LVL56:
 393:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 632              		.loc 1 393 17 view .LVU214
 633              	@ 393 "Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c" 1
 634 015e B3FA83F3 		 CLZ  r3,r3 
 635              	@ 0 "" 2
 636              	.LVL57:
 396:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             }
 637              		.loc 1 396 17 view .LVU215
 396:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****             }
 638              		.loc 1 396 45 is_stmt 0 view .LVU216
 639              		.thumb
 640              		.syntax unified
 641 0162 154A     		ldr	r2, .L19+20
 642 0164 1360     		str	r3, [r2]
 643 0166 8EE7     		b	.L6
 644              	.LVL58:
 645              	.L18:
 339:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 _tx_thread_execute_ptr =       TX_NULL;
 646              		.loc 1 339 17 is_stmt 1 view .LVU217
 339:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 _tx_thread_execute_ptr =       TX_NULL;
 647              		.loc 1 339 45 is_stmt 0 view .LVU218
 648 0168 134B     		ldr	r3, .L19+20
 649              	.LVL59:
 339:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 _tx_thread_execute_ptr =       TX_NULL;
 650              		.loc 1 339 45 view .LVU219
 651 016a 2022     		movs	r2, #32
 652 016c 1A60     		str	r2, [r3]
 340:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 653              		.loc 1 340 17 is_stmt 1 view .LVU220
 340:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 654              		.loc 1 340 40 is_stmt 0 view .LVU221
 655 016e 0F4B     		ldr	r3, .L19+8
 656 0170 0022     		movs	r2, #0
 657 0172 1A60     		str	r2, [r3]
 365:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** 
 658              		.loc 1 365 17 is_stmt 1 view .LVU222
 659              	.LVL60:
 660              	.LBB92:
 661              	.LBI92:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 662              		.loc 2 568 55 view .LVU223
 663              	.LBB93:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 664              		.loc 2 574 5 view .LVU224
 665              		.syntax unified
 666              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 667 0174 85F31088 		MSR  PRIMASK,r5
 668              	@ 0 "" 2
 669              	.LVL61:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 670              		.loc 2 574 5 is_stmt 0 view .LVU225
 671              		.thumb
 672              		.syntax unified
 673              	.LBE93:
 674              	.LBE92:
 369:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 if (combined_flags == ((ULONG) 0))
ARM GAS  /tmp/ccM7UL8z.s 			page 38


 675              		.loc 1 369 17 is_stmt 1 view .LVU226
 676 0178 0B4B     		ldr	r3, .L19+4
 677 017a 1B68     		ldr	r3, [r3]
 678              	.LVL62:
 370:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 {
 679              		.loc 1 370 17 view .LVU227
 370:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 {
 680              		.loc 1 370 20 is_stmt 0 view .LVU228
 681 017c 002B     		cmp	r3, #0
 682 017e 7FF466AF 		bne	.L1
 380:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c ****                 }
 683              		.loc 1 380 21 is_stmt 1 view .LVU229
 684              	.LBB94:
 685              	.LBI94:
 592:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 686              		.loc 2 592 55 view .LVU230
 687              	.LBB95:
 594:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 688              		.loc 2 594 1 view .LVU231
 597:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     if (__get_ipsr_value() == 0)
 689              		.loc 2 597 5 view .LVU232
 597:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     if (__get_ipsr_value() == 0)
 690              		.loc 2 597 38 is_stmt 0 view .LVU233
 691 0182 4FF0E023 		mov	r3, #-536813568
 692              	.LVL63:
 597:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     if (__get_ipsr_value() == 0)
 693              		.loc 2 597 38 view .LVU234
 694 0186 4FF08052 		mov	r2, #268435456
 695 018a C3F8042D 		str	r2, [r3, #3332]
 696              	.LVL64:
 598:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     {
 697              		.loc 2 598 5 is_stmt 1 view .LVU235
 698              	.LBB96:
 699              	.LBI96:
 486:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 700              		.loc 2 486 63 view .LVU236
 701              	.LBB97:
 488:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 702              		.loc 2 488 1 view .LVU237
 489:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(ipsr_value);
 703              		.loc 2 489 5 view .LVU238
 704              		.syntax unified
 705              	@ 489 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 706 018e EFF30583 		 MRS  r3,IPSR 
 707              	@ 0 "" 2
 708              	.LVL65:
 490:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 709              		.loc 2 490 5 view .LVU239
 490:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 710              		.loc 2 490 5 is_stmt 0 view .LVU240
 711              		.thumb
 712              		.syntax unified
 713              	.LBE97:
 714              	.LBE96:
 598:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     {
 715              		.loc 2 598 8 discriminator 1 view .LVU241
 716 0192 002B     		cmp	r3, #0
ARM GAS  /tmp/ccM7UL8z.s 			page 39


 717 0194 7FF45BAF 		bne	.L1
 600:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 718              		.loc 2 600 9 is_stmt 1 view .LVU242
 719              	.LBB98:
 720              	.LBI98:
 545:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 721              		.loc 2 545 63 view .LVU243
 722              	.LBB99:
 547:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 723              		.loc 2 547 1 view .LVU244
 551:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 724              		.loc 2 551 5 view .LVU245
 725              		.syntax unified
 726              	@ 551 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 727 0198 EFF31083 		MRS  r3, PRIMASK 
 728              	@ 0 "" 2
 729              	.LVL66:
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 730              		.loc 2 553 5 view .LVU246
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 731              		.loc 2 553 5 is_stmt 0 view .LVU247
 732              		.thumb
 733              		.syntax unified
 734              	.LBE99:
 735              	.LBE98:
 604:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 736              		.loc 2 604 9 is_stmt 1 view .LVU248
 737              	.LBB100:
 738              	.LBI100:
 562:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 739              		.loc 2 562 55 view .LVU249
 740              	.LBB101:
 564:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 741              		.loc 2 564 5 view .LVU250
 742              		.syntax unified
 743              	@ 564 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 744 019c 62B6     		CPSIE  i
 745              	@ 0 "" 2
 746              		.thumb
 747              		.syntax unified
 748              	.LBE101:
 749              	.LBE100:
 750              		.loc 2 606 9 view .LVU251
 751              	.LVL67:
 752              	.LBB102:
 753              	.LBI102:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 754              		.loc 2 568 55 view .LVU252
 755              	.LBB103:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 756              		.loc 2 574 5 view .LVU253
 757              		.syntax unified
 758              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 759 019e 83F31088 		MSR  PRIMASK,r3
 760              	@ 0 "" 2
 761              	.LVL68:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
ARM GAS  /tmp/ccM7UL8z.s 			page 40


 762              		.loc 2 574 5 is_stmt 0 view .LVU254
 763              		.thumb
 764              		.syntax unified
 765              	.LBE103:
 766              	.LBE102:
 767              	.LBE95:
 768              	.LBE94:
 384:Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c **** #endif
 769              		.loc 1 384 17 is_stmt 1 view .LVU255
 770 01a2 54E7     		b	.L1
 771              	.L20:
 772              		.align	2
 773              	.L19:
 774 01a4 00000000 		.word	_tx_thread_current_ptr
 775 01a8 00000000 		.word	_tx_thread_preempt_disable
 776 01ac 00000000 		.word	_tx_thread_execute_ptr
 777 01b0 00000000 		.word	_tx_timer_time_slice
 778 01b4 00000000 		.word	_tx_thread_priority_list
 779 01b8 00000000 		.word	_tx_thread_highest_priority
 780 01bc 00000000 		.word	_tx_thread_preempted_maps
 781 01c0 00000000 		.word	_tx_thread_priority_maps
 782              		.cfi_endproc
 783              	.LFE8:
 785              		.text
 786              	.Letext0:
 787              		.file 3 "Middlewares/ST/threadx/common/inc/tx_api.h"
 788              		.file 4 "Middlewares/ST/threadx/common/inc/tx_timer.h"
 789              		.file 5 "Middlewares/ST/threadx/common/inc/tx_thread.h"
ARM GAS  /tmp/ccM7UL8z.s 			page 41


DEFINED SYMBOLS
                            *ABS*:00000000 tx_thread_system_suspend.c
     /tmp/ccM7UL8z.s:20     .text._tx_thread_system_suspend:00000000 $t
     /tmp/ccM7UL8z.s:26     .text._tx_thread_system_suspend:00000000 _tx_thread_system_suspend
     /tmp/ccM7UL8z.s:774    .text._tx_thread_system_suspend:000001a4 $d

UNDEFINED SYMBOLS
_tx_timer_system_activate
_tx_thread_current_ptr
_tx_thread_preempt_disable
_tx_thread_execute_ptr
_tx_timer_time_slice
_tx_thread_priority_list
_tx_thread_highest_priority
_tx_thread_preempted_maps
_tx_thread_priority_maps
