read -sv run_verilog_mid/adder_32b_9_61_3f8238af9e72ad8bab5af1555c83b593.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_61_3f8238af9e72ad8bab5af1555c83b593_yosys.v
