// Seed: 3474829554
module module_0 (
    output wire id_0,
    output wor id_1,
    output tri1 id_2,
    input wire id_3,
    input uwire id_4,
    output supply1 id_5,
    input tri1 id_6
);
  wire id_8;
endmodule
module module_0 #(
    parameter id_10 = 32'd53,
    parameter id_4  = 32'd35
) (
    output wire id_0,
    input wor id_1,
    input tri0 id_2,
    output uwire module_1,
    output uwire _id_4,
    input supply1 id_5,
    output wand id_6,
    input uwire id_7,
    input tri1 id_8
    , id_22,
    input wire id_9
    , id_23, id_24,
    input tri0 _id_10,
    input uwire id_11,
    output tri0 id_12,
    input wor id_13,
    output wor id_14,
    input uwire id_15,
    input wor id_16,
    output wire id_17,
    input uwire id_18,
    input tri id_19,
    output wire id_20
);
  logic [7:0] \id_25 ;
  or primCall (
      id_3,
      id_13,
      id_18,
      id_29,
      id_24,
      id_11,
      id_23,
      id_28,
      id_7,
      id_2,
      id_15,
      id_30,
      id_27,
      id_16,
      id_1,
      id_8,
      id_26,
      id_5,
      id_9,
      id_22,
      \id_25 ,
      id_19
  );
  assign id_3 = id_2;
  parameter id_26 = -1 == 1;
  logic [-1 : id_4] id_27 = 1;
  always_comb @(posedge id_10) id_23 <= -1'b0 == 1;
  wire id_28;
  ;
  logic id_29;
  ;
  wire id_30;
  assign \id_25 [id_10] = 1 - id_9;
  module_0 modCall_1 (
      id_3,
      id_20,
      id_12,
      id_18,
      id_11,
      id_12,
      id_13
  );
  assign modCall_1.id_0 = 0;
endmodule
