/*************************************************************************************************************
* i2c_api_c
* Copyright (c) [2021-2022] Renesas Electronics Corporation
* Copyright (c) [2019-2020] Renesas Electronics (Europe) GmbH.
* This software is released under the MIT License
* http://opensource.org/licenses/mit-license.php
*************************************************************************************************************/

#include "r_i2c_api.h"
#include "r_i2c_regs.h"
#include "r_print_api.h"

static int32_t  loc_WaitMsrEvent(r_i2c_Unit_t Unit, uint32_t EventMask);
static void     loc_Init(r_i2c_Unit_t Unit);
static uint32_t loc_ReadCommon(r_i2c_Unit_t Unit, uint32_t SlaveAddr,
                               uint8_t *Bytes, uint32_t NumBytes);

static int32_t loc_WaitMsrEvent(r_i2c_Unit_t Unit, uint32_t EventMask)
{
    uint32_t val;
    uintptr_t i2c_base_addr = R_I2C_PRV_GetRegbase(Unit);

    /* Ignore reserved bits */
    EventMask &= 0x7f;

    do {
        val = R_I2C_PRV_RegRead32(i2c_base_addr + R_I2C_ICMSR) & 0x7f;

        /* Check if the master has received a NACK response */
        if (val & R_I2C_MNR_BIT) {
            break;
        }
    } while (!(val & EventMask));

    return (val & R_I2C_MNR_BIT) ? -1 : 0;
}

static void loc_Init(r_i2c_Unit_t Unit)
{
    uintptr_t i2c_base_addr = R_I2C_PRV_GetRegbase(Unit);

    /* Set Clock Control register 2 (CDFD=1, HLSE=1, SME=1) */
    R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICCCR2, 0x07);

    /* Set Clock Control register (SCGD=0, CDF=6, I2C internal clock 19MHz) */
    R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICCCR, 0x06);

    /* Set SCL Mask Control regiters (Variable Duty ratio only) */
    R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMPR, 0x1c);

    /* Set SCL High Control regiters (Variable Duty ratio only) */
    R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICHPR, 0x73);

    /* Set SCL Low Control regiters (Variable Duty ratio only) */
    R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICLPR, 0x85);

    /* Set First Bit Setup Cycle register (1st bit setup cycle = 17*Tcyc) */
    R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICFBSCR, 0x07);
}

static uint32_t loc_ReadCommon(r_i2c_Unit_t Unit, uint32_t SlaveAddr,
                               uint8_t *Bytes, uint32_t NumBytes)
{
    uintptr_t i2c_base_addr = R_I2C_PRV_GetRegbase(Unit);
    uint32_t val;
    uint32_t i;
    int r;

    /* Wait for the slave address to be transmitted*/
    r = loc_WaitMsrEvent(Unit, R_I2C_MAT_BIT);
    if (r < 0) {
        R_PRINT_Log("[loc_ReadCommon] loc_WaitMsrEvent : Return value(r) is %d.(Wait for the slave address to be transmitted) Failed(0)\r\n",r);
        return 0;
    }

    if (NumBytes == 1) {
        /* If there is only 1 byte to receive, generate a STOP
         * condition after the byte has been received */
        R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMCR, 0x8A);

        /* Clear ICMSR_MAT and ICMSR_MDR bits to resume transfer of
         * data */
        val = R_I2C_PRV_RegRead32(i2c_base_addr + R_I2C_ICMSR) & 0x7f;
        val &= ~(R_I2C_MAT_BIT | R_I2C_MDR_BIT);
        R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMSR, val);

        /* Wait for transfer to complete */
        r = loc_WaitMsrEvent(Unit, R_I2C_MDR_BIT);
        if (r < 0) {
            R_PRINT_Log("[loc_ReadCommon] loc_WaitMsrEvent : Return value(r) is %d.(Wait for transfer to complete) Failed(0)\r\n",r);
            return 0;
        }

        /* Copy the byte into the buffer */
        Bytes[0] = R_I2C_PRV_RegRead32(i2c_base_addr + R_I2C_ICRXD);

        return 1;
    } else {

        /* Suspend data transfer */
        R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMCR, 0x88);

        /* Clear ICMSR_MAT and ICMSR_MDR bits to resume transmission
         * of data */
        val = R_I2C_PRV_RegRead32(i2c_base_addr + R_I2C_ICMSR) & 0x7f;
        val &= ~(R_I2C_MAT_BIT | R_I2C_MDR_BIT);
        R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMSR, val);

        /* Wait for Data Empty event */
        r = loc_WaitMsrEvent(Unit, R_I2C_MDR_BIT);
        if (r < 0) {
            R_PRINT_Log("[loc_ReadCommon] loc_WaitMsrEvent : Return value(r) is %d.(Wait for Data Empty event 1) Failed(0)\r\n",r);
            return 0;
        }

        /* Copy the first byte into the buffer */
        Bytes[0] = R_I2C_PRV_RegRead32(i2c_base_addr + R_I2C_ICRXD);

        i = 1;
        while (i < NumBytes - 1) {
            /* Clear ICMSR_MDR bit */
            val = R_I2C_PRV_RegRead32(i2c_base_addr + R_I2C_ICMSR) & 0x7f;
            val &= ~R_I2C_MDR_BIT;
            R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMSR, val);

            /* Wait for Data Empty event */
            r = loc_WaitMsrEvent(Unit, R_I2C_MDR_BIT);
            if (r < 0) {
                R_PRINT_Log("[loc_ReadCommon] loc_WaitMsrEvent : Return value(r) is %d.(Wait for Data Empty event 2) Failed(%u)\r\n",r,i);
                return i;
            }

            /* Copy the next byte into the buffer */
            Bytes[i++] = R_I2C_PRV_RegRead32(i2c_base_addr + R_I2C_ICRXD);
        }

        /* Generate a STOP condition after transmission */
        R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMCR, 0x8A);

        /* Clear ICMSR_MDE bit */
        val = R_I2C_PRV_RegRead32(i2c_base_addr + R_I2C_ICMSR) & 0x7f;
        val &= ~R_I2C_MDR_BIT;
        R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMSR, val);

        /* Wait for transmission to complete */
        r = loc_WaitMsrEvent(Unit, R_I2C_MDR_BIT);
        if (r < 0) {
            R_PRINT_Log("[loc_ReadCommon] loc_WaitMsrEvent : Return value(r) is %d.(Wait for transmission to complete) Failed(%u)\r\n",r,i);
            return i;
        }

        /* Copy the last byte into the buffer */
        Bytes[i++] = R_I2C_PRV_RegRead32(i2c_base_addr + R_I2C_ICRXD);

        return i;
    }
}


/*
 * Note: the slave address is 7 bits long, i.e. does not include the
 * direction bit.
 */
uint32_t R_I2C_Write(r_i2c_Unit_t Unit, uint32_t SlaveAddr, const uint8_t *Bytes,
                     uint32_t NumBytes)
{
    uintptr_t i2c_base_addr = R_I2C_PRV_GetRegbase(Unit);
    uint32_t val;
    int r;

    loc_Init(Unit);

    /* Clear Master Status register */
    R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMSR, 0);

    /* Set Master Interrupt Enable register (MDEE=1, MATE=1)*/
    R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMIER, R_I2C_MDE_BIT | R_I2C_MAT_BIT);

    /* Set Master Address register (slave addr + 0x00 write mode) */
    R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMAR, (SlaveAddr << 1) + 0);

    /* Load the first byte into the shift register */
    R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICTXD, Bytes[0]);

    do {
        val = R_I2C_PRV_RegRead32(i2c_base_addr + R_I2C_ICMCR);
    } while (val & R_I2C_FSDA_BIT);

    /* Set Master Control register (MDBS=1, MIE=1, ESG=1) */
    R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMCR, 0x89);

    /* Wait for the slave address to be transmitted*/
    r = loc_WaitMsrEvent(Unit, R_I2C_MAT_BIT);
    if (r < 0) {
        R_PRINT_Log("[R_I2C_Write] loc_WaitMsrEvent : Return value(r) is %d.(Wait for the slave address to be transmitted) Failed(0)\r\n",r);
        return 0;
    }

    if (NumBytes == 1) {
        /* If there is only 1 byte to transmit, generate a STOP
         * condition after transmission */
        R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMCR, 0x8A);

        /* Clear ICMSR_MAT and ICMSR_MDE bits to resume transmission
         * of data */
        val = R_I2C_PRV_RegRead32(i2c_base_addr + R_I2C_ICMSR) & 0x7f;
        val &= ~(R_I2C_MAT_BIT | R_I2C_MDE_BIT);
        R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMSR, val);

        /* Wait for transmission to complete */
        r = loc_WaitMsrEvent(Unit, R_I2C_MST_BIT);
        if (r < 0) {
            R_PRINT_Log("[R_I2C_Write] loc_WaitMsrEvent :Return value(r) is %d.(Wait for transmission to complete) Failed(0)\r\n",r);
            return 0;
        } else {
            return 1;
        }
    } else {
        int i;

        /* Clear ESG bit in ICMCR reg */
        R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMCR, 0x88);

        /* Clear ICMSR_MAT and ICMSR_MDE bits to resume transmission
         * of data */
        val = R_I2C_PRV_RegRead32(i2c_base_addr + R_I2C_ICMSR) & 0x7f;
        val &= ~(R_I2C_MAT_BIT | R_I2C_MDE_BIT);
        R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMSR, val);

        /* Wait for Data Empty event */
        r = loc_WaitMsrEvent(Unit, R_I2C_MDE_BIT);
        if (r < 0) {
            R_PRINT_Log("[R_I2C_Write] loc_WaitMsrEvent : Return value(r) is %d.(Wait for Data Empty event 1) Failed(0)\r\n",r);
            return 0;
        }

        i = 1;
        while (i < NumBytes) {
            /* Load the next byte into the shift register */
            R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICTXD, Bytes[i++]);

            /* Clear ICMSR_MDE bit */
            val = R_I2C_PRV_RegRead32(i2c_base_addr + R_I2C_ICMSR) & 0x7f;
            val &= ~R_I2C_MDE_BIT;
            R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMSR, val);

            /* Wait for Data Empty event */
            r = loc_WaitMsrEvent(Unit, R_I2C_MDE_BIT);
            if (r < 0) {
                R_PRINT_Log("[R_I2C_Write] loc_WaitMsrEvent : Return value(r) is %d.(Wait for Data Empty event 2) Failed(%u)\r\n",r,--i);
                return --i;
            }
        }

        /* Generate a STOP condition after transmission */
        R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMCR, 0x8A);

        /* Clear ICMSR_MDE bit */
        val = R_I2C_PRV_RegRead32(i2c_base_addr + R_I2C_ICMSR) & 0x7f;
        val &= ~R_I2C_MDE_BIT;
        R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMSR, val);

        /* Wait for transmission to complete */
        r = loc_WaitMsrEvent(Unit, R_I2C_MST_BIT);
        if (r < 0) {
            R_PRINT_Log("[R_I2C_Write] loc_WaitMsrEvent : Return value(r) is %d.(Wait for transmission to complete) Failed(%u)\r\n",r,--i);
            return --i;
        } else {
            return i;
        }
    }
}

uint32_t R_I2C_Read(r_i2c_Unit_t Unit, uint32_t SlaveAddr, uint8_t *Bytes, uint32_t NumBytes)
{
    uintptr_t i2c_base_addr = R_I2C_PRV_GetRegbase(Unit);
    uint32_t val;

    loc_Init(Unit);

    /* Clear Master Status register */
    R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMSR, 0);

    /* Set Master Interrupt Enable register (MDRE=1, MATE=1)*/
    R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMIER, R_I2C_MDR_BIT | R_I2C_MAT_BIT);

    /* Set Master Address register (slave addr + 0x01 read mode) */
    R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMAR, (SlaveAddr << 1) + 1);

    do {
        val = R_I2C_PRV_RegRead32(i2c_base_addr + R_I2C_ICMCR);
    } while (val & R_I2C_FSDA_BIT);

    /* Set Master Control register (MDBS=1, MIE=1, ESG=1) */
    R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMCR, 0x89);

    return loc_ReadCommon(Unit, SlaveAddr, Bytes, NumBytes);
}

uint32_t R_I2C_ReadRegMap(r_i2c_Unit_t Unit, uint32_t SlaveAddr, uint32_t SlaveReg,
                          uint8_t *Bytes, uint32_t NumBytes)
{
    uintptr_t i2c_base_addr = R_I2C_PRV_GetRegbase(Unit);
    uint32_t val;
    int r;

    loc_Init(Unit);

    /* Clear Master Status register */
    R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMSR, 0);

    /* Set Master Interrupt Enable register (MDEE=1, MATE=1)*/
    R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMIER, R_I2C_MDE_BIT
                         | R_I2C_MDR_BIT | R_I2C_MAT_BIT);

    /* Set Master Address register (slave addr + 0x00 write mode) */
    R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMAR, (SlaveAddr << 1) + 0);

    /* Load the slave register address into the shift register */
    R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICTXD, SlaveReg);

    do {
        val = R_I2C_PRV_RegRead32(i2c_base_addr + R_I2C_ICMCR);
    } while (val & R_I2C_FSDA_BIT);

    /* Set Master Control register (MDBS=1, MIE=1, ESG=1) */
    R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMCR, 0x89);

    /* Wait for the slave address to be transmitted */
    r = loc_WaitMsrEvent(Unit, R_I2C_MAT_BIT);
    if (r < 0) {
        R_PRINT_Log("[R_I2C_ReadRegMap] loc_WaitMsrEvent : Return value(r) is %d.(Wait for the slave address to be transmitted) Failed(0)\r\n",r);
        return 0;
    }
    /* Clear ESG bit in ICMCR reg */
    R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMCR, 0x88);

    /* Resume transmission (slave reg address) */
    val = R_I2C_PRV_RegRead32(i2c_base_addr + R_I2C_ICMSR) & 0x7f;
    val &= ~(R_I2C_MAT_BIT | R_I2C_MDE_BIT);
    R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMSR, val);

    /* Wait for the slave register address to be transmitted */
    r = loc_WaitMsrEvent(Unit, R_I2C_MDE_BIT);
    if (r < 0) {
        R_PRINT_Log("[R_I2C_ReadRegMap] loc_WaitMsrEvent : Return value(r) is %d.(Wait for the slave register address to be transmitted) Failed(0)\r\n",r);
        return 0;
    }
    /* Change from Write mode to Read mode */
    /* Set Master Address register (slave addr + 0x01 read mode) */
    R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMAR, (SlaveAddr << 1) + 1);

    /* Set again the ESG bit in ICMCR, because we want a repeated
     * START condition on the bus when the data tranfer is resumed */
    /* Set Master Control register (MDBS=1, MIE=1, ESG=1) */
    R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMCR, 0x89);

    /* Clear ICMSR_MDE bits to resume transmission of data */
    val = R_I2C_PRV_RegRead32(i2c_base_addr + R_I2C_ICMSR) & 0x7f;
    val &= ~R_I2C_MDE_BIT;
    R_I2C_PRV_RegWrite32(i2c_base_addr + R_I2C_ICMSR, val);

    return loc_ReadCommon(Unit, SlaveAddr, Bytes, NumBytes);
}
