Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot FourDigitLEDdriver_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.FourDigitLEDdriver_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "FourDigitLEDdriver_tb_time_synth.sdf", for root module "FourDigitLEDdriver_tb/FourDigitLEDdriver_inst".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "FourDigitLEDdriver_tb_time_synth.sdf", for root module "FourDigitLEDdriver_tb/FourDigitLEDdriver_inst".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.LEDdecoder
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.clean_button_module
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.FourDigitLEDdriver
Compiling module xil_defaultlib.FourDigitLEDdriver_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FourDigitLEDdriver_tb_time_synth
