{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569450495162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569450495163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 19:28:14 2019 " "Processing started: Wed Sep 25 19:28:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569450495163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450495163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tutorial-FPGA-NIOS -c Tutorial-FPGA-NIOS " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tutorial-FPGA-NIOS -c Tutorial-FPGA-NIOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450495163 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569450495813 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569450495813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/niosHello.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosHello/synthesis/niosHello.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosHello-rtl " "Found design unit 1: niosHello-rtl" {  } { { "niosHello/synthesis/niosHello.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506680 ""} { "Info" "ISGN_ENTITY_NAME" "1 niosHello " "Found entity 1: niosHello" {  } { { "niosHello/synthesis/niosHello.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/nioshello_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosHello/synthesis/nioshello_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nioshello_rst_controller-rtl " "Found design unit 1: nioshello_rst_controller-rtl" {  } { { "niosHello/synthesis/nioshello_rst_controller.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/nioshello_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506681 ""} { "Info" "ISGN_ENTITY_NAME" "1 nioshello_rst_controller " "Found entity 1: nioshello_rst_controller" {  } { { "niosHello/synthesis/nioshello_rst_controller.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/nioshello_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/nioshello_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosHello/synthesis/nioshello_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nioshello_rst_controller_001-rtl " "Found design unit 1: nioshello_rst_controller_001-rtl" {  } { { "niosHello/synthesis/nioshello_rst_controller_001.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/nioshello_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506682 ""} { "Info" "ISGN_ENTITY_NAME" "1 nioshello_rst_controller_001 " "Found entity 1: nioshello_rst_controller_001" {  } { { "niosHello/synthesis/nioshello_rst_controller_001.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/nioshello_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "niosHello/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "niosHello/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_irq_mapper " "Found entity 1: niosHello_irq_mapper" {  } { { "niosHello/synthesis/submodules/niosHello_irq_mapper.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0 " "Found entity 1: niosHello_mm_interconnect_0" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosHello_mm_interconnect_0_avalon_st_adapter" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_rsp_mux_001 " "Found entity 1: niosHello_mm_interconnect_0_rsp_mux_001" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506698 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_rsp_mux " "Found entity 1: niosHello_mm_interconnect_0_rsp_mux" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_rsp_demux_003 " "Found entity 1: niosHello_mm_interconnect_0_rsp_demux_003" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_rsp_demux " "Found entity 1: niosHello_mm_interconnect_0_rsp_demux" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_cmd_mux_003 " "Found entity 1: niosHello_mm_interconnect_0_cmd_mux_003" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_cmd_mux " "Found entity 1: niosHello_mm_interconnect_0_cmd_mux" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_cmd_demux_001 " "Found entity 1: niosHello_mm_interconnect_0_cmd_demux_001" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_cmd_demux " "Found entity 1: niosHello_mm_interconnect_0_cmd_demux" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "niosHello/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosHello/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "niosHello/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506707 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "niosHello/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "niosHello/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "niosHello/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosHello_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_005.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1569450506711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosHello_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_005.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1569450506711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_router_005_default_decode " "Found entity 1: niosHello_mm_interconnect_0_router_005_default_decode" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_005.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506712 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosHello_mm_interconnect_0_router_005 " "Found entity 2: niosHello_mm_interconnect_0_router_005" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_005.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506712 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosHello_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1569450506712 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosHello_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1569450506712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosHello_mm_interconnect_0_router_002_default_decode" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506713 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosHello_mm_interconnect_0_router_002 " "Found entity 2: niosHello_mm_interconnect_0_router_002" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosHello_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1569450506713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosHello_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1569450506713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_router_001_default_decode " "Found entity 1: niosHello_mm_interconnect_0_router_001_default_decode" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506714 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosHello_mm_interconnect_0_router_001 " "Found entity 2: niosHello_mm_interconnect_0_router_001" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosHello_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1569450506714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosHello_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1569450506715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_router_default_decode " "Found entity 1: niosHello_mm_interconnect_0_router_default_decode" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506715 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosHello_mm_interconnect_0_router " "Found entity 2: niosHello_mm_interconnect_0_router" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "niosHello/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "niosHello/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "niosHello/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "niosHello/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "niosHello/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_pio_1 " "Found entity 1: niosHello_pio_1" {  } { { "niosHello/synthesis/submodules/niosHello_pio_1.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/peripheral_P2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosHello/synthesis/submodules/peripheral_P2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peripheral_P2-rtl " "Found design unit 1: peripheral_P2-rtl" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506724 ""} { "Info" "ISGN_ENTITY_NAME" "1 peripheral_P2 " "Found entity 1: peripheral_P2" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/SEG7_LUT.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "niosHello/synthesis/submodules/SEG7_LUT.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "niosHello/synthesis/submodules/ps2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/ps2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/peripheral_LED.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosHello/synthesis/submodules/peripheral_LED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peripheral_LED-rtl " "Found design unit 1: peripheral_LED-rtl" {  } { { "niosHello/synthesis/submodules/peripheral_LED.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_LED.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506727 ""} { "Info" "ISGN_ENTITY_NAME" "1 peripheral_LED " "Found entity 1: peripheral_LED" {  } { { "niosHello/synthesis/submodules/peripheral_LED.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_LED.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_onchip_memory2_1 " "Found entity 1: niosHello_onchip_memory2_1" {  } { { "niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_onchip_memory2_0 " "Found entity 1: niosHello_onchip_memory2_0" {  } { { "niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0 " "Found entity 1: niosHello_nios2_gen2_0" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0_cpu_mult_cell " "Found entity 1: niosHello_nios2_gen2_0_cpu_mult_cell" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0_cpu_test_bench " "Found entity 1: niosHello_nios2_gen2_0_cpu_test_bench" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: niosHello_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: niosHello_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: niosHello_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450506736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450506736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: niosHello_nios2_gen2_0_cpu_ic_data_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosHello_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: niosHello_nios2_gen2_0_cpu_ic_tag_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosHello_nios2_gen2_0_cpu_bht_module " "Found entity 3: niosHello_nios2_gen2_0_cpu_bht_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosHello_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: niosHello_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosHello_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: niosHello_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosHello_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: niosHello_nios2_gen2_0_cpu_dc_tag_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosHello_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: niosHello_nios2_gen2_0_cpu_dc_data_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosHello_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: niosHello_nios2_gen2_0_cpu_dc_victim_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosHello_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: niosHello_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosHello_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: niosHello_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosHello_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: niosHello_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosHello_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: niosHello_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosHello_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: niosHello_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosHello_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: niosHello_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosHello_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: niosHello_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "22 niosHello_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: niosHello_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "23 niosHello_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: niosHello_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "24 niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "25 niosHello_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: niosHello_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "26 niosHello_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: niosHello_nios2_gen2_0_cpu_nios2_oci" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""} { "Info" "ISGN_ENTITY_NAME" "27 niosHello_nios2_gen2_0_cpu " "Found entity 27: niosHello_nios2_gen2_0_cpu" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450507670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_jtag_uart_0_sim_scfifo_w " "Found entity 1: niosHello_jtag_uart_0_sim_scfifo_w" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507673 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosHello_jtag_uart_0_scfifo_w " "Found entity 2: niosHello_jtag_uart_0_scfifo_w" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507673 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosHello_jtag_uart_0_sim_scfifo_r " "Found entity 3: niosHello_jtag_uart_0_sim_scfifo_r" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507673 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosHello_jtag_uart_0_scfifo_r " "Found entity 4: niosHello_jtag_uart_0_scfifo_r" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507673 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosHello_jtag_uart_0 " "Found entity 5: niosHello_jtag_uart_0" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450507673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topLevel-rtl " "Found design unit 1: topLevel-rtl" {  } { { "topLevel.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/topLevel.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507674 ""} { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "topLevel.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/topLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450507674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/peripheral_LED.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IP/peripheral_LED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peripheral_LED-rtl " "Found design unit 1: peripheral_LED-rtl" {  } { { "IP/peripheral_LED.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/IP/peripheral_LED.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507675 ""} { "Info" "ISGN_ENTITY_NAME" "1 peripheral_LED " "Found entity 1: peripheral_LED" {  } { { "IP/peripheral_LED.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/IP/peripheral_LED.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450507675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450507675 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oX_MOV1 ps2.v(71) " "Verilog HDL Implicit Net warning at ps2.v(71): created implicit net for \"oX_MOV1\"" {  } { { "niosHello/synthesis/submodules/ps2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/ps2.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450507677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oX_MOV2 ps2.v(72) " "Verilog HDL Implicit Net warning at ps2.v(72): created implicit net for \"oX_MOV2\"" {  } { { "niosHello/synthesis/submodules/ps2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/ps2.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450507678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oY_MOV1 ps2.v(73) " "Verilog HDL Implicit Net warning at ps2.v(73): created implicit net for \"oY_MOV1\"" {  } { { "niosHello/synthesis/submodules/ps2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/ps2.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450507678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oY_MOV2 ps2.v(74) " "Verilog HDL Implicit Net warning at ps2.v(74): created implicit net for \"oY_MOV2\"" {  } { { "niosHello/synthesis/submodules/ps2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/ps2.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450507678 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevel " "Elaborating entity \"topLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1569450507799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello niosHello:u0 " "Elaborating entity \"niosHello\" for hierarchy \"niosHello:u0\"" {  } { { "topLevel.vhd" "u0" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/topLevel.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450507806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_jtag_uart_0 niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"niosHello_jtag_uart_0\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\"" {  } { { "niosHello/synthesis/niosHello.vhd" "jtag_uart_0" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450507836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_jtag_uart_0_scfifo_w niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w " "Elaborating entity \"niosHello_jtag_uart_0_scfifo_w\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\"" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "the_niosHello_jtag_uart_0_scfifo_w" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450507846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "wfifo" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450508038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450508042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450508042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450508042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450508042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450508042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450508042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450508042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450508042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450508042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450508042 ""}  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569450508042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450508080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450508080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450508081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450508085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450508085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450508086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450508091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450508091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450508092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450508129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450508129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450508130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450508177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450508177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450508178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450508223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450508223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450508223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_jtag_uart_0_scfifo_r niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_r:the_niosHello_jtag_uart_0_scfifo_r " "Elaborating entity \"niosHello_jtag_uart_0_scfifo_r\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_r:the_niosHello_jtag_uart_0_scfifo_r\"" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "the_niosHello_jtag_uart_0_scfifo_r" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450508231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "niosHello_jtag_uart_0_alt_jtag_atlantic" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450508554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450508581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450508581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450508581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450508581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450508581 ""}  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569450508581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450508785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450508994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"niosHello_nios2_gen2_0\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\"" {  } { { "niosHello/synthesis/niosHello.vhd" "nios2_gen2_0" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.vhd" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450509061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu " "Elaborating entity \"niosHello_nios2_gen2_0_cpu\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v" "cpu" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450509134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_test_bench niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_test_bench:the_niosHello_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_test_bench\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_test_bench:the_niosHello_nios2_gen2_0_cpu_test_bench\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_test_bench" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450509612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_ic_data_module niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_data_module:niosHello_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_data_module:niosHello_nios2_gen2_0_cpu_ic_data\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "niosHello_nios2_gen2_0_cpu_ic_data" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450509698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_data_module:niosHello_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_data_module:niosHello_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450509721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_data_module:niosHello_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_data_module:niosHello_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450509730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_data_module:niosHello_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_data_module:niosHello_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509730 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569450509730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450509777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450509777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_data_module:niosHello_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_data_module:niosHello_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450509777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_ic_tag_module niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_tag_module:niosHello_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_tag_module:niosHello_nios2_gen2_0_cpu_ic_tag\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "niosHello_nios2_gen2_0_cpu_ic_tag" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450509858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_tag_module:niosHello_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_tag_module:niosHello_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450509866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_tag_module:niosHello_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_tag_module:niosHello_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450509874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_tag_module:niosHello_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_tag_module:niosHello_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 15 " "Parameter \"width_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450509874 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569450509874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgj1 " "Found entity 1: altsyncram_rgj1" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_rgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450509917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450509917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgj1 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_tag_module:niosHello_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated " "Elaborating entity \"altsyncram_rgj1\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_ic_tag_module:niosHello_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450509918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_bht_module niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_bht_module:niosHello_nios2_gen2_0_cpu_bht " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_bht_module\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_bht_module:niosHello_nios2_gen2_0_cpu_bht\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "niosHello_nios2_gen2_0_cpu_bht" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450509985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_bht_module:niosHello_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_bht_module:niosHello_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450509993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_bht_module:niosHello_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_bht_module:niosHello_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_bht_module:niosHello_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_bht_module:niosHello_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510001 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569450510001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450510040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450510040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_bht_module:niosHello_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_bht_module:niosHello_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_register_bank_a_module niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "niosHello_nios2_gen2_0_cpu_register_bank_a" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510123 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569450510123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450510172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450510172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_register_bank_b_module niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_b_module:niosHello_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_b_module:niosHello_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "niosHello_nios2_gen2_0_cpu_register_bank_b" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_mult_cell niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_mult_cell" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510287 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569450510287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450510329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450510329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450510428 ""}  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569450510428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510434 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510441 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510454 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510472 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510502 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510513 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510525 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510536 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510550 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510563 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510574 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510646 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510679 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510687 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510699 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510715 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510726 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510738 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_mult_cell:the_niosHello_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450510743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_dc_tag_module niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_tag_module:niosHello_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_tag_module:niosHello_nios2_gen2_0_cpu_dc_tag\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "niosHello_nios2_gen2_0_cpu_dc_tag" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450511194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_tag_module:niosHello_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_tag_module:niosHello_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450511203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_tag_module:niosHello_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_tag_module:niosHello_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450511212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_tag_module:niosHello_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_tag_module:niosHello_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511212 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569450511212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3pi1 " "Found entity 1: altsyncram_3pi1" {  } { { "db/altsyncram_3pi1.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_3pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450511254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450511254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3pi1 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_tag_module:niosHello_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3pi1:auto_generated " "Elaborating entity \"altsyncram_3pi1\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_tag_module:niosHello_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450511255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_dc_data_module niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_data_module:niosHello_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_data_module:niosHello_nios2_gen2_0_cpu_dc_data\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "niosHello_nios2_gen2_0_cpu_dc_data" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450511323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_data_module:niosHello_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_data_module:niosHello_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450511332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_data_module:niosHello_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_data_module:niosHello_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450511341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_data_module:niosHello_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_data_module:niosHello_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511341 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569450511341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450511390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450511390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_data_module:niosHello_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_data_module:niosHello_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450511391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_dc_victim_module niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_victim_module:niosHello_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_victim_module:niosHello_nios2_gen2_0_cpu_dc_victim\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "niosHello_nios2_gen2_0_cpu_dc_victim" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450511474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_victim_module:niosHello_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_victim_module:niosHello_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450511483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_victim_module:niosHello_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_victim_module:niosHello_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450511493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_victim_module:niosHello_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_victim_module:niosHello_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511494 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569450511494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450511541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450511541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_victim_module:niosHello_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_dc_victim_module:niosHello_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450511542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450511621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_debug niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450511709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450511724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450511728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450511728 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569450511728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_break niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_break:the_niosHello_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_break:the_niosHello_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450511791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450511912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450511979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_itrace niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosHello_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosHello_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450512048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450512115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_td_mode niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace\|niosHello_nios2_gen2_0_cpu_nios2_oci_td_mode:niosHello_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace\|niosHello_nios2_gen2_0_cpu_nios2_oci_td_mode:niosHello_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "niosHello_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450512251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_fifo niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450512315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo\|niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo\|niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450512409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450512473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450512539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_pib niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_pib:the_niosHello_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_pib:the_niosHello_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450512605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_im niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_im:the_niosHello_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_im:the_niosHello_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450512673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_avalon_reg niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosHello_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosHello_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450512757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_ocimem niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450512833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "niosHello_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450512958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450512967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450512976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450512976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450512976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450512976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450512976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450512976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450512976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450512976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450512976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450512976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450512976 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569450512976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450513022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450513022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450513023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_debug_slave_wrapper niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450513041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_debug_slave_tck niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|niosHello_nios2_gen2_0_cpu_debug_slave_tck:the_niosHello_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|niosHello_nios2_gen2_0_cpu_debug_slave_tck:the_niosHello_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_niosHello_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450513049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_debug_slave_sysclk niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|niosHello_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosHello_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|niosHello_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosHello_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_niosHello_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450513104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" "niosHello_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450513157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450513161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450513162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450513162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450513162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450513162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450513162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450513162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450513162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450513162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450513162 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569450513162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450513163 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450513167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450513168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450513173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_onchip_memory2_0 niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"niosHello_onchip_memory2_0\" for hierarchy \"niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\"" {  } { { "niosHello/synthesis/niosHello.vhd" "onchip_memory2_0" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450513179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" "the_altsyncram" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450513188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450513198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file niosHello_onchip_memory2_0.hex " "Parameter \"init_file\" = \"niosHello_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 25000 " "Parameter \"maximum_depth\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 25000 " "Parameter \"numwords_a\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450513198 ""}  } { { "niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569450513198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ln1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ln1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ln1 " "Found entity 1: altsyncram_8ln1" {  } { { "db/altsyncram_8ln1.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_8ln1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450513263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450513263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ln1 niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8ln1:auto_generated " "Elaborating entity \"altsyncram_8ln1\" for hierarchy \"niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8ln1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450513264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450514146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450514146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8ln1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8ln1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_8ln1.tdf" "decode3" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_8ln1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450514147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450514187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450514187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8ln1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8ln1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_8ln1.tdf" "mux2" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_8ln1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450514187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_onchip_memory2_1 niosHello:u0\|niosHello_onchip_memory2_1:onchip_memory2_1 " "Elaborating entity \"niosHello_onchip_memory2_1\" for hierarchy \"niosHello:u0\|niosHello_onchip_memory2_1:onchip_memory2_1\"" {  } { { "niosHello/synthesis/niosHello.vhd" "onchip_memory2_1" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.vhd" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450514225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosHello:u0\|niosHello_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosHello:u0\|niosHello_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v" "the_altsyncram" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450514235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450514245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosHello:u0\|niosHello_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450514245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file niosHello_onchip_memory2_1.hex " "Parameter \"init_file\" = \"niosHello_onchip_memory2_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450514245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450514245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 30000 " "Parameter \"maximum_depth\" = \"30000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450514245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 30000 " "Parameter \"numwords_a\" = \"30000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450514245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450514245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450514245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450514245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450514245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450514245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450514245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450514245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569450514245 ""}  } { { "niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569450514245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ln1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ln1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ln1 " "Found entity 1: altsyncram_1ln1" {  } { { "db/altsyncram_1ln1.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/altsyncram_1ln1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450514314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450514314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ln1 niosHello:u0\|niosHello_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_1ln1:auto_generated " "Elaborating entity \"altsyncram_1ln1\" for hierarchy \"niosHello:u0\|niosHello_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_1ln1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bruno/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450514314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "peripheral_LED niosHello:u0\|peripheral_LED:peripheral_led_0 " "Elaborating entity \"peripheral_LED\" for hierarchy \"niosHello:u0\|peripheral_LED:peripheral_led_0\"" {  } { { "niosHello/synthesis/niosHello.vhd" "peripheral_led_0" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.vhd" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515442 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "avs_readdata peripheral_LED.vhd(22) " "VHDL Signal Declaration warning at peripheral_LED.vhd(22): used explicit default value for signal \"avs_readdata\" because signal was never assigned a value" {  } { { "niosHello/synthesis/submodules/peripheral_LED.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_LED.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1569450515443 "|topLevel|niosHello:u0|peripheral_LED:peripheral_led_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset peripheral_LED.vhd(33) " "VHDL Process Statement warning at peripheral_LED.vhd(33): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "niosHello/synthesis/submodules/peripheral_LED.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_LED.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569450515443 "|topLevel|niosHello:u0|peripheral_LED:peripheral_led_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "peripheral_P2 niosHello:u0\|peripheral_P2:peripheral_ps2_0 " "Elaborating entity \"peripheral_P2\" for hierarchy \"niosHello:u0\|peripheral_P2:peripheral_ps2_0\"" {  } { { "niosHello/synthesis/niosHello.vhd" "peripheral_ps2_0" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.vhd" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515450 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset peripheral_P2.vhd(77) " "VHDL Process Statement warning at peripheral_P2.vhd(77): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569450515451 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avs_address peripheral_P2.vhd(79) " "VHDL Process Statement warning at peripheral_P2.vhd(79): signal \"avs_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569450515451 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avs_write peripheral_P2.vhd(81) " "VHDL Process Statement warning at peripheral_P2.vhd(81): signal \"avs_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569450515451 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avs_writedata peripheral_P2.vhd(82) " "VHDL Process Statement warning at peripheral_P2.vhd(82): signal \"avs_writedata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569450515451 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avs_read peripheral_P2.vhd(85) " "VHDL Process Statement warning at peripheral_P2.vhd(85): signal \"avs_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569450515451 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iSTART peripheral_P2.vhd(86) " "VHDL Process Statement warning at peripheral_P2.vhd(86): signal \"iSTART\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569450515451 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avs_read peripheral_P2.vhd(90) " "VHDL Process Statement warning at peripheral_P2.vhd(90): signal \"avs_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569450515452 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oLEFBUT peripheral_P2.vhd(91) " "VHDL Process Statement warning at peripheral_P2.vhd(91): signal \"oLEFBUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569450515452 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oRIGBUT peripheral_P2.vhd(92) " "VHDL Process Statement warning at peripheral_P2.vhd(92): signal \"oRIGBUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569450515452 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oMIDBUT peripheral_P2.vhd(93) " "VHDL Process Statement warning at peripheral_P2.vhd(93): signal \"oMIDBUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569450515452 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oX peripheral_P2.vhd(94) " "VHDL Process Statement warning at peripheral_P2.vhd(94): signal \"oX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569450515452 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oY peripheral_P2.vhd(95) " "VHDL Process Statement warning at peripheral_P2.vhd(95): signal \"oY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569450515452 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iSTART peripheral_P2.vhd(74) " "VHDL Process Statement warning at peripheral_P2.vhd(74): inferring latch(es) for signal or variable \"iSTART\", which holds its previous value in one or more paths through the process" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1569450515452 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "avs_readdata peripheral_P2.vhd(74) " "VHDL Process Statement warning at peripheral_P2.vhd(74): inferring latch(es) for signal or variable \"avs_readdata\", which holds its previous value in one or more paths through the process" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1569450515452 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[0\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[0\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515453 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[1\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[1\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515453 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[2\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[2\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515453 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[3\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[3\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515453 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[4\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[4\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515453 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[5\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[5\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515453 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[6\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[6\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515453 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[7\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[7\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515453 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[8\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[8\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515453 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[9\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[9\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515454 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[10\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[10\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515454 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[11\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[11\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515454 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[12\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[12\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515454 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[13\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[13\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515454 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[14\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[14\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515454 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[15\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[15\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515454 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[16\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[16\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515454 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[17\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[17\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515454 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[18\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[18\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515454 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[19\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[19\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515454 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[20\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[20\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515454 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[21\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[21\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515454 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[22\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[22\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515454 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[23\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[23\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515454 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[24\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[24\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515455 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[25\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[25\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515455 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[26\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[26\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515455 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[27\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[27\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515455 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[28\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[28\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515455 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[29\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[29\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515455 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[30\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[30\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515455 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_readdata\[31\] peripheral_P2.vhd(74) " "Inferred latch for \"avs_readdata\[31\]\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515455 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSTART peripheral_P2.vhd(74) " "Inferred latch for \"iSTART\" at peripheral_P2.vhd(74)" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450515455 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1 " "Elaborating entity \"ps2\" for hierarchy \"niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\"" {  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "u1" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ps2.v(116) " "Verilog HDL assignment warning at ps2.v(116): truncated value with size 32 to match size of target (9)" {  } { { "niosHello/synthesis/submodules/ps2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/ps2.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1569450515462 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0|ps2:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ps2.v(181) " "Verilog HDL assignment warning at ps2.v(181): truncated value with size 32 to match size of target (8)" {  } { { "niosHello/synthesis/submodules/ps2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/ps2.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1569450515463 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0|ps2:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2.v(188) " "Verilog HDL assignment warning at ps2.v(188): truncated value with size 32 to match size of target (1)" {  } { { "niosHello/synthesis/submodules/ps2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/ps2.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1569450515463 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0|ps2:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ps2.v(194) " "Verilog HDL assignment warning at ps2.v(194): truncated value with size 32 to match size of target (6)" {  } { { "niosHello/synthesis/submodules/ps2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/ps2.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1569450515463 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0|ps2:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2.v(222) " "Verilog HDL assignment warning at ps2.v(222): truncated value with size 32 to match size of target (4)" {  } { { "niosHello/synthesis/submodules/ps2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/ps2.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1569450515464 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0|ps2:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2.v(238) " "Verilog HDL assignment warning at ps2.v(238): truncated value with size 32 to match size of target (4)" {  } { { "niosHello/synthesis/submodules/ps2.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/ps2.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1569450515464 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0|ps2:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|SEG7_LUT:U1 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|SEG7_LUT:U1\"" {  } { { "niosHello/synthesis/submodules/ps2.v" "U1" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/ps2.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_pio_1 niosHello:u0\|niosHello_pio_1:pio_1 " "Elaborating entity \"niosHello_pio_1\" for hierarchy \"niosHello:u0\|niosHello_pio_1:pio_1\"" {  } { { "niosHello/synthesis/niosHello.vhd" "pio_1" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.vhd" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"niosHello_mm_interconnect_0\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\"" {  } { { "niosHello/synthesis/niosHello.vhd" "mm_interconnect_0" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.vhd" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:peripheral_led_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:peripheral_led_0_avalon_slave_0_translator\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "peripheral_led_0_avalon_slave_0_translator" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_1_s1_translator\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "pio_1_s1_translator" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "niosHello/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_router niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router:router " "Elaborating entity \"niosHello_mm_interconnect_0_router\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router:router\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "router" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 2193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_router_default_decode niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router:router\|niosHello_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"niosHello_mm_interconnect_0_router_default_decode\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router:router\|niosHello_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_router_001 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"niosHello_mm_interconnect_0_router_001\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_001:router_001\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "router_001" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 2209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_router_001_default_decode niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_001:router_001\|niosHello_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"niosHello_mm_interconnect_0_router_001_default_decode\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_001:router_001\|niosHello_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_router_002 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"niosHello_mm_interconnect_0_router_002\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_002:router_002\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "router_002" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 2225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_router_002_default_decode niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_002:router_002\|niosHello_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"niosHello_mm_interconnect_0_router_002_default_decode\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_002:router_002\|niosHello_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_router_005 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"niosHello_mm_interconnect_0_router_005\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_005:router_005\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "router_005" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 2273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_router_005_default_decode niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_005:router_005\|niosHello_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"niosHello_mm_interconnect_0_router_005_default_decode\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_005:router_005\|niosHello_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450515997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 2371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450516006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_cmd_demux niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"niosHello_mm_interconnect_0_cmd_demux\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "cmd_demux" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 2474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450516024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_cmd_demux_001 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"niosHello_mm_interconnect_0_cmd_demux_001\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 2497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450516040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_cmd_mux niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"niosHello_mm_interconnect_0_cmd_mux\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "cmd_mux" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 2514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450516046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_cmd_mux_003 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"niosHello_mm_interconnect_0_cmd_mux_003\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 2571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450516052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450516064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450516068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_rsp_demux niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"niosHello_mm_interconnect_0_rsp_demux\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "rsp_demux" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450516076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_rsp_demux_003 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"niosHello_mm_interconnect_0_rsp_demux_003\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "rsp_demux_003" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 2702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450516083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_rsp_mux niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"niosHello_mm_interconnect_0_rsp_mux\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "rsp_mux" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 2812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450516092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450516127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450516132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_rsp_mux_001 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"niosHello_mm_interconnect_0_rsp_mux_001\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450516136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450516151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_avalon_st_adapter niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"niosHello_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 2864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450516157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450516162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_irq_mapper niosHello:u0\|niosHello_irq_mapper:irq_mapper " "Elaborating entity \"niosHello_irq_mapper\" for hierarchy \"niosHello:u0\|niosHello_irq_mapper:irq_mapper\"" {  } { { "niosHello/synthesis/niosHello.vhd" "irq_mapper" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.vhd" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450516181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nioshello_rst_controller niosHello:u0\|nioshello_rst_controller:rst_controller " "Elaborating entity \"nioshello_rst_controller\" for hierarchy \"niosHello:u0\|nioshello_rst_controller:rst_controller\"" {  } { { "niosHello/synthesis/niosHello.vhd" "rst_controller" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.vhd" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450516184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosHello:u0\|nioshello_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosHello:u0\|nioshello_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "niosHello/synthesis/nioshello_rst_controller.vhd" "rst_controller" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/nioshello_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450516190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosHello:u0\|nioshello_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosHello:u0\|nioshello_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "niosHello/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450516198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosHello:u0\|nioshello_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosHello:u0\|nioshello_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "niosHello/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450516202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nioshello_rst_controller_001 niosHello:u0\|nioshello_rst_controller_001:rst_controller_001 " "Elaborating entity \"nioshello_rst_controller_001\" for hierarchy \"niosHello:u0\|nioshello_rst_controller_001:rst_controller_001\"" {  } { { "niosHello/synthesis/niosHello.vhd" "rst_controller_001" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.vhd" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450516207 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req nioshello_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at nioshello_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "niosHello/synthesis/nioshello_rst_controller_001.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/nioshello_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1569450516208 "|topLevel|niosHello:u0|nioshello_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosHello:u0\|nioshello_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosHello:u0\|nioshello_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "niosHello/synthesis/nioshello_rst_controller_001.vhd" "rst_controller_001" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/nioshello_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450516212 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_niosHello_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_niosHello_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1569450517841 "|topLevel|niosHello:u0|niosHello_nios2_gen2_0:nios2_gen2_0|niosHello_nios2_gen2_0_cpu:cpu|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci|niosHello_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosHello_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1569450518489 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.09.25.19:28:42 Progress: Loading sld3a8c32b1/alt_sld_fab_wrapper_hw.tcl " "2019.09.25.19:28:42 Progress: Loading sld3a8c32b1/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450522940 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450525301 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450525478 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450526658 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450526887 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450527094 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450527338 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450527341 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450527341 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1569450527997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3a8c32b1/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3a8c32b1/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3a8c32b1/alt_sld_fab.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/sld3a8c32b1/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450528369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450528369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3a8c32b1/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3a8c32b1/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3a8c32b1/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/sld3a8c32b1/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450528531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450528531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3a8c32b1/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3a8c32b1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3a8c32b1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/sld3a8c32b1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450528532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450528532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3a8c32b1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3a8c32b1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3a8c32b1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/sld3a8c32b1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450528657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450528657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3a8c32b1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3a8c32b1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3a8c32b1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/sld3a8c32b1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450528821 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3a8c32b1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/sld3a8c32b1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450528821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450528821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3a8c32b1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3a8c32b1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3a8c32b1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/sld3a8c32b1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569450528956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450528956 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1569450534459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[0\] " "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\] " "Ports D and ENA on the latch are fed by the same signal niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\]" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 9737 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569450534638 ""}  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569450534638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[16\] " "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\] " "Ports D and ENA on the latch are fed by the same signal niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\]" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 9737 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569450534638 ""}  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569450534638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[8\] " "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\] " "Ports D and ENA on the latch are fed by the same signal niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\]" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 9737 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569450534638 ""}  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569450534638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[1\] " "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\] " "Ports D and ENA on the latch are fed by the same signal niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\]" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 9737 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569450534638 ""}  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569450534638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[17\] " "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\] " "Ports D and ENA on the latch are fed by the same signal niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\]" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 9737 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569450534638 ""}  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569450534638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[9\] " "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\] " "Ports D and ENA on the latch are fed by the same signal niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\]" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 9737 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569450534639 ""}  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569450534639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[2\] " "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\] " "Ports D and ENA on the latch are fed by the same signal niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\]" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 9737 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569450534639 ""}  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569450534639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[18\] " "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\] " "Ports D and ENA on the latch are fed by the same signal niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\]" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 9737 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569450534639 ""}  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569450534639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[10\] " "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\] " "Ports D and ENA on the latch are fed by the same signal niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\]" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 9737 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569450534639 ""}  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569450534639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[3\] " "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\] " "Ports D and ENA on the latch are fed by the same signal niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\]" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 9737 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569450534639 ""}  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569450534639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[11\] " "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\] " "Ports D and ENA on the latch are fed by the same signal niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\]" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 9737 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569450534639 ""}  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569450534639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[7\] " "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\] " "Ports D and ENA on the latch are fed by the same signal niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\]" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 9737 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569450534639 ""}  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569450534639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[15\] " "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\] " "Ports D and ENA on the latch are fed by the same signal niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\]" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 9737 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569450534639 ""}  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569450534639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[14\] " "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\] " "Ports D and ENA on the latch are fed by the same signal niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\]" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 9737 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569450534639 ""}  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569450534639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[13\] " "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\] " "Ports D and ENA on the latch are fed by the same signal niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\]" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 9737 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569450534639 ""}  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569450534639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[12\] " "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\] " "Ports D and ENA on the latch are fed by the same signal niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\]" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 9737 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569450534639 ""}  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569450534639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[6\] " "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\] " "Ports D and ENA on the latch are fed by the same signal niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\]" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 9737 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569450534639 ""}  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569450534639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[5\] " "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\] " "Ports D and ENA on the latch are fed by the same signal niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\]" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 9737 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569450534639 ""}  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569450534639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[4\] " "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\] " "Ports D and ENA on the latch are fed by the same signal niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|d_address_line_field\[0\]" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 9737 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569450534639 ""}  } { { "niosHello/synthesis/submodules/peripheral_P2.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_P2.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569450534639 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450537242 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "66 " "66 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1569450539633 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/output_files/Tutorial-FPGA-NIOS.map.smsg " "Generated suppressed messages file /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/output_files/Tutorial-FPGA-NIOS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450540362 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1569450544451 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569450544451 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3830 " "Implemented 3830 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1569450544935 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1569450544935 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1569450544935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3318 " "Implemented 3318 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1569450544935 ""} { "Info" "ICUT_CUT_TM_RAMS" "491 " "Implemented 491 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1569450544935 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1569450544935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1569450544935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1261 " "Peak virtual memory: 1261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569450545010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 25 19:29:05 2019 " "Processing ended: Wed Sep 25 19:29:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569450545010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569450545010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569450545010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569450545010 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1569450546067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569450546068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 19:29:05 2019 " "Processing started: Wed Sep 25 19:29:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569450546068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1569450546068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Tutorial-FPGA-NIOS -c Tutorial-FPGA-NIOS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Tutorial-FPGA-NIOS -c Tutorial-FPGA-NIOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1569450546068 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1569450546104 ""}
{ "Info" "0" "" "Project  = Tutorial-FPGA-NIOS" {  } {  } 0 0 "Project  = Tutorial-FPGA-NIOS" 0 0 "Fitter" 0 0 1569450546105 ""}
{ "Info" "0" "" "Revision = Tutorial-FPGA-NIOS" {  } {  } 0 0 "Revision = Tutorial-FPGA-NIOS" 0 0 "Fitter" 0 0 1569450546105 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1569450546344 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1569450546344 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Tutorial-FPGA-NIOS 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Tutorial-FPGA-NIOS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1569450546388 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1569450546443 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1569450546443 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1569450547036 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1569450547380 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1569450547533 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1569450561841 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fpga_clk_50~inputCLKENA0 2382 global CLKCTRL_G9 " "fpga_clk_50~inputCLKENA0 with 2382 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1569450562050 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1569450562050 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569450562050 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1569450562106 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1569450562116 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1569450562134 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1569450562152 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1569450563433 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1569450563442 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1569450563442 ""}
{ "Info" "ISTA_SDC_FOUND" "niosHello/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'niosHello/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1569450563488 ""}
{ "Info" "ISTA_SDC_FOUND" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1569450563501 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fpga_clk_50 " "Node: fpga_clk_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready fpga_clk_50 " "Register niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by fpga_clk_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569450563529 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1569450563529 "|topLevel|fpga_clk_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|rst1 " "Node: niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|rst1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[4\] niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|rst1 " "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[4\] is being clocked by niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|rst1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569450563529 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1569450563529 "|topLevel|niosHello:u0|niosHello_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic|rst1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|clk_div\[8\] " "Node: niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|clk_div\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|x_latch\[4\] niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|clk_div\[8\] " "Register niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|x_latch\[4\] is being clocked by niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|clk_div\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569450563529 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1569450563529 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0|ps2:u1|clk_div[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|ps2_clk_in " "Node: niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|ps2_clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|ct\[4\] niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|ps2_clk_in " "Register niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|ct\[4\] is being clocked by niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|ps2_clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569450563530 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1569450563530 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0|ps2:u1|ps2_clk_in"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1569450563607 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1569450563607 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1569450563619 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1569450563619 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1569450563619 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1569450563619 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1569450563619 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1569450563743 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1569450563753 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1569450564012 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1569450564023 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 DSP block " "Packed 80 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1569450564023 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1569450564023 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1569450564023 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/home/bruno/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bruno/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569450564397 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/home/bruno/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bruno/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569450564397 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "fpga_led_pio\[4\] " "Node \"fpga_led_pio\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bruno/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bruno/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fpga_led_pio\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569450564397 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "fpga_led_pio\[5\] " "Node \"fpga_led_pio\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bruno/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bruno/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fpga_led_pio\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569450564397 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1569450564397 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569450564397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1569450570707 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1569450571684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569450579850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1569450585365 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1569450590191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569450590191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1569450592182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1569450603684 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1569450603684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1569450614523 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1569450614523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:17 " "Fitter routing operations ending: elapsed time is 00:00:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569450614527 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.94 " "Total time spent on timing analysis during the Fitter is 2.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1569450619095 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1569450619262 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1569450622584 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1569450622591 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1569450625186 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569450634681 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1569450635156 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/output_files/Tutorial-FPGA-NIOS.fit.smsg " "Generated suppressed messages file /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/output_files/Tutorial-FPGA-NIOS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1569450635553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2556 " "Peak virtual memory: 2556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569450637407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 25 19:30:37 2019 " "Processing ended: Wed Sep 25 19:30:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569450637407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569450637407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:13 " "Total CPU time (on all processors): 00:03:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569450637407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1569450637407 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1569450638596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569450638597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 19:30:38 2019 " "Processing started: Wed Sep 25 19:30:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569450638597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1569450638597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Tutorial-FPGA-NIOS -c Tutorial-FPGA-NIOS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Tutorial-FPGA-NIOS -c Tutorial-FPGA-NIOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1569450638597 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1569450639637 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1569450648834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1016 " "Peak virtual memory: 1016 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569450649394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 25 19:30:49 2019 " "Processing ended: Wed Sep 25 19:30:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569450649394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569450649394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569450649394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1569450649394 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1569450649637 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1569450650476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569450650476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 19:30:50 2019 " "Processing started: Wed Sep 25 19:30:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569450650476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1569450650476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Tutorial-FPGA-NIOS -c Tutorial-FPGA-NIOS " "Command: quartus_sta Tutorial-FPGA-NIOS -c Tutorial-FPGA-NIOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1569450650476 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1569450650519 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1569450651350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1569450651350 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569450651407 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569450651407 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1569450652296 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1569450652477 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1569450652477 ""}
{ "Info" "ISTA_SDC_FOUND" "niosHello/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'niosHello/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1569450652540 ""}
{ "Info" "ISTA_SDC_FOUND" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1569450652552 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fpga_clk_50 " "Node: fpga_clk_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready fpga_clk_50 " "Register niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by fpga_clk_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569450652580 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1569450652580 "|topLevel|fpga_clk_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|rst1 " "Node: niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|rst1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[10\] niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|rst1 " "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[10\] is being clocked by niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|rst1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569450652581 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1569450652581 "|topLevel|niosHello:u0|niosHello_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic|rst1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|clk_div\[8\] " "Node: niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|clk_div\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|y_latch\[7\] niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|clk_div\[8\] " "Register niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|y_latch\[7\] is being clocked by niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|clk_div\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569450652581 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1569450652581 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0|ps2:u1|clk_div[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|ps2_clk_in " "Node: niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|ps2_clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|byte_cnt\[0\] niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|ps2_clk_in " "Register niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|byte_cnt\[0\] is being clocked by niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|ps2_clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569450652581 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1569450652581 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0|ps2:u1|ps2_clk_in"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1569450652637 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1569450652711 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1569450652732 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1569450652742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.146 " "Worst-case setup slack is 12.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450652764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450652764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.146               0.000 altera_reserved_tck  " "   12.146               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450652764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569450652764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.128 " "Worst-case hold slack is 0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450652767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450652767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 altera_reserved_tck  " "    0.128               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450652767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569450652767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.291 " "Worst-case recovery slack is 14.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450652769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450652769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.291               0.000 altera_reserved_tck  " "   14.291               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450652769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569450652769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.989 " "Worst-case removal slack is 0.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450652771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450652771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.989               0.000 altera_reserved_tck  " "    0.989               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450652771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569450652771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.766 " "Worst-case minimum pulse width slack is 15.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450652771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450652771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.766               0.000 altera_reserved_tck  " "   15.766               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450652771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569450652771 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450652829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450652829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450652829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450652829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450652829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.884 ns " "Worst Case Available Settling Time: 62.884 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450652829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450652829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450652829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450652829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450652829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450652829 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1569450652829 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1569450652832 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1569450652889 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1569450656930 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fpga_clk_50 " "Node: fpga_clk_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready fpga_clk_50 " "Register niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by fpga_clk_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569450657504 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1569450657504 "|topLevel|fpga_clk_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|rst1 " "Node: niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|rst1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[10\] niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|rst1 " "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[10\] is being clocked by niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|rst1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569450657504 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1569450657504 "|topLevel|niosHello:u0|niosHello_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic|rst1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|clk_div\[8\] " "Node: niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|clk_div\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|y_latch\[7\] niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|clk_div\[8\] " "Register niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|y_latch\[7\] is being clocked by niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|clk_div\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569450657504 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1569450657504 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0|ps2:u1|clk_div[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|ps2_clk_in " "Node: niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|ps2_clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|byte_cnt\[0\] niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|ps2_clk_in " "Register niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|byte_cnt\[0\] is being clocked by niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|ps2_clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569450657504 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1569450657504 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0|ps2:u1|ps2_clk_in"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1569450657580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.291 " "Worst-case setup slack is 12.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450657611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450657611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.291               0.000 altera_reserved_tck  " "   12.291               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450657611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569450657611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.113 " "Worst-case hold slack is 0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450657614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450657614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 altera_reserved_tck  " "    0.113               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450657614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569450657614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.373 " "Worst-case recovery slack is 14.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450657616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450657616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.373               0.000 altera_reserved_tck  " "   14.373               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450657616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569450657616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.921 " "Worst-case removal slack is 0.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450657618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450657618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.921               0.000 altera_reserved_tck  " "    0.921               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450657618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569450657618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.785 " "Worst-case minimum pulse width slack is 15.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450657619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450657619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.785               0.000 altera_reserved_tck  " "   15.785               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450657619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569450657619 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450657677 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450657677 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450657677 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450657677 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450657677 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.957 ns " "Worst Case Available Settling Time: 62.957 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450657677 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450657677 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450657677 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450657677 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450657677 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450657677 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1569450657677 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1569450657680 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1569450657864 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1569450662128 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fpga_clk_50 " "Node: fpga_clk_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready fpga_clk_50 " "Register niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by fpga_clk_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569450662524 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1569450662524 "|topLevel|fpga_clk_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|rst1 " "Node: niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|rst1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[10\] niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|rst1 " "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[10\] is being clocked by niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|rst1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569450662524 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1569450662524 "|topLevel|niosHello:u0|niosHello_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic|rst1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|clk_div\[8\] " "Node: niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|clk_div\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|y_latch\[7\] niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|clk_div\[8\] " "Register niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|y_latch\[7\] is being clocked by niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|clk_div\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569450662524 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1569450662524 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0|ps2:u1|clk_div[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|ps2_clk_in " "Node: niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|ps2_clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|byte_cnt\[0\] niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|ps2_clk_in " "Register niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|byte_cnt\[0\] is being clocked by niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|ps2_clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569450662524 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1569450662524 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0|ps2:u1|ps2_clk_in"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1569450662598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.069 " "Worst-case setup slack is 14.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450662623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450662623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.069               0.000 altera_reserved_tck  " "   14.069               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450662623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569450662623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.031 " "Worst-case hold slack is 0.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450662627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450662627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 altera_reserved_tck  " "    0.031               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450662627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569450662627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.313 " "Worst-case recovery slack is 15.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450662629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450662629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.313               0.000 altera_reserved_tck  " "   15.313               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450662629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569450662629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.489 " "Worst-case removal slack is 0.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450662631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450662631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 altera_reserved_tck  " "    0.489               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450662631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569450662631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.752 " "Worst-case minimum pulse width slack is 15.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450662631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450662631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.752               0.000 altera_reserved_tck  " "   15.752               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450662631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569450662631 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450662688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450662688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450662688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450662688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450662688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.056 ns " "Worst Case Available Settling Time: 64.056 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450662688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450662688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450662688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450662688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450662688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450662688 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1569450662688 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1569450662690 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fpga_clk_50 " "Node: fpga_clk_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready fpga_clk_50 " "Register niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by fpga_clk_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569450663070 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1569450663070 "|topLevel|fpga_clk_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|rst1 " "Node: niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|rst1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[10\] niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|rst1 " "Latch niosHello:u0\|peripheral_P2:peripheral_ps2_0\|avs_readdata\[10\] is being clocked by niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|rst1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569450663071 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1569450663071 "|topLevel|niosHello:u0|niosHello_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic|rst1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|clk_div\[8\] " "Node: niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|clk_div\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|y_latch\[7\] niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|clk_div\[8\] " "Register niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|y_latch\[7\] is being clocked by niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|clk_div\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569450663071 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1569450663071 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0|ps2:u1|clk_div[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|ps2_clk_in " "Node: niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|ps2_clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|byte_cnt\[0\] niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|ps2_clk_in " "Register niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|byte_cnt\[0\] is being clocked by niosHello:u0\|peripheral_P2:peripheral_ps2_0\|ps2:u1\|ps2_clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569450663071 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1569450663071 "|topLevel|niosHello:u0|peripheral_P2:peripheral_ps2_0|ps2:u1|ps2_clk_in"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1569450663143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.360 " "Worst-case setup slack is 14.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450663167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450663167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.360               0.000 altera_reserved_tck  " "   14.360               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450663167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569450663167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.016 " "Worst-case hold slack is 0.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450663171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450663171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 altera_reserved_tck  " "    0.016               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450663171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569450663171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.501 " "Worst-case recovery slack is 15.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450663172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450663172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.501               0.000 altera_reserved_tck  " "   15.501               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450663172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569450663172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.430 " "Worst-case removal slack is 0.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450663174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450663174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 altera_reserved_tck  " "    0.430               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450663174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569450663174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.780 " "Worst-case minimum pulse width slack is 15.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450663175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450663175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.780               0.000 altera_reserved_tck  " "   15.780               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569450663175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569450663175 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450663232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450663232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450663232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450663232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450663232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.226 ns " "Worst Case Available Settling Time: 64.226 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450663232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450663232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450663232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450663232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450663232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569450663232 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1569450663232 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1569450664624 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1569450664625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 18 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1285 " "Peak virtual memory: 1285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569450664695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 25 19:31:04 2019 " "Processing ended: Wed Sep 25 19:31:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569450664695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569450664695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569450664695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1569450664695 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1569450665772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569450665773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 19:31:05 2019 " "Processing started: Wed Sep 25 19:31:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569450665773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1569450665773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Tutorial-FPGA-NIOS -c Tutorial-FPGA-NIOS " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Tutorial-FPGA-NIOS -c Tutorial-FPGA-NIOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1569450665773 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1569450666873 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1569450667729 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Tutorial-FPGA-NIOS.vo /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/simulation/modelsim/ simulation " "Generated file Tutorial-FPGA-NIOS.vo in folder \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1569450668547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1204 " "Peak virtual memory: 1204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569450670169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 25 19:31:10 2019 " "Processing ended: Wed Sep 25 19:31:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569450670169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569450670169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569450670169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1569450670169 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 102 s " "Quartus Prime Full Compilation was successful. 0 errors, 102 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1569450670391 ""}
