
code-transmition.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004600  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c8  08004790  08004790  00014790  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004c58  08004c58  00020094  2**0
                  CONTENTS
  4 .ARM          00000000  08004c58  08004c58  00020094  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004c58  08004c58  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004c58  08004c58  00014c58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004c5c  08004c5c  00014c5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  08004c60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d4  20000098  08004cf4  00020098  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000026c  08004cf4  0002026c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009ede  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001c56  00000000  00000000  00029fa2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000890  00000000  00000000  0002bbf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000007a8  00000000  00000000  0002c488  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00019e80  00000000  00000000  0002cc30  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007fd7  00000000  00000000  00046ab0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000948b0  00000000  00000000  0004ea87  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e3337  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000024d0  00000000  00000000  000e33b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000098 	.word	0x20000098
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004778 	.word	0x08004778

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000009c 	.word	0x2000009c
 80001cc:	08004778 	.word	0x08004778

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <sendData>:
/* USER CODE BEGIN 0 */
/**
 * integer length value of data you want to send in special format
 */
HAL_StatusTypeDef sendData(UART_HandleTypeDef *huart, int32_t messageCode,
		uint8_t *data, uint32_t len, uint32_t timeout) {
 8000280:	b580      	push	{r7, lr}
 8000282:	b084      	sub	sp, #16
 8000284:	af00      	add	r7, sp, #0
 8000286:	60f8      	str	r0, [r7, #12]
 8000288:	60b9      	str	r1, [r7, #8]
 800028a:	607a      	str	r2, [r7, #4]
 800028c:	603b      	str	r3, [r7, #0]
	HAL_UART_Transmit(huart, (uint8_t*) (&len), sizeof(len), timeout);
 800028e:	4639      	mov	r1, r7
 8000290:	69bb      	ldr	r3, [r7, #24]
 8000292:	2204      	movs	r2, #4
 8000294:	68f8      	ldr	r0, [r7, #12]
 8000296:	f002 fbd3 	bl	8002a40 <HAL_UART_Transmit>
	HAL_UART_Transmit(huart, (uint8_t*) (&messageCode), sizeof(messageCode),
 800029a:	f107 0108 	add.w	r1, r7, #8
 800029e:	69bb      	ldr	r3, [r7, #24]
 80002a0:	2204      	movs	r2, #4
 80002a2:	68f8      	ldr	r0, [r7, #12]
 80002a4:	f002 fbcc 	bl	8002a40 <HAL_UART_Transmit>
			timeout);
	return HAL_UART_Transmit(huart, data, len, timeout);
 80002a8:	683b      	ldr	r3, [r7, #0]
 80002aa:	b29a      	uxth	r2, r3
 80002ac:	69bb      	ldr	r3, [r7, #24]
 80002ae:	6879      	ldr	r1, [r7, #4]
 80002b0:	68f8      	ldr	r0, [r7, #12]
 80002b2:	f002 fbc5 	bl	8002a40 <HAL_UART_Transmit>
 80002b6:	4603      	mov	r3, r0
}
 80002b8:	4618      	mov	r0, r3
 80002ba:	3710      	adds	r7, #16
 80002bc:	46bd      	mov	sp, r7
 80002be:	bd80      	pop	{r7, pc}

080002c0 <HAL_printf>:

/**
 * As you can see, max size of sending string after formating must be at most 255 characters*/
HAL_StatusTypeDef HAL_printf(const char *format, ...) {
 80002c0:	b40f      	push	{r0, r1, r2, r3}
 80002c2:	b580      	push	{r7, lr}
 80002c4:	b0c4      	sub	sp, #272	; 0x110
 80002c6:	af02      	add	r7, sp, #8
	char buff[256];
	va_list arg;
	va_start(arg, format);
 80002c8:	f507 728a 	add.w	r2, r7, #276	; 0x114
 80002cc:	463b      	mov	r3, r7
 80002ce:	601a      	str	r2, [r3, #0]
	vsprintf(buff, format, arg);
 80002d0:	463b      	mov	r3, r7
 80002d2:	1d38      	adds	r0, r7, #4
 80002d4:	681a      	ldr	r2, [r3, #0]
 80002d6:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 80002da:	f003 fe67 	bl	8003fac <vsiprintf>
	HAL_StatusTypeDef result = sendData(&huart1, STR, (uint8_t*) buff,
			(int32_t) strlen(buff), 3000);
 80002de:	1d3b      	adds	r3, r7, #4
 80002e0:	4618      	mov	r0, r3
 80002e2:	f7ff ff75 	bl	80001d0 <strlen>
 80002e6:	4601      	mov	r1, r0
	HAL_StatusTypeDef result = sendData(&huart1, STR, (uint8_t*) buff,
 80002e8:	1d3a      	adds	r2, r7, #4
 80002ea:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80002ee:	9300      	str	r3, [sp, #0]
 80002f0:	460b      	mov	r3, r1
 80002f2:	2101      	movs	r1, #1
 80002f4:	4807      	ldr	r0, [pc, #28]	; (8000314 <HAL_printf+0x54>)
 80002f6:	f7ff ffc3 	bl	8000280 <sendData>
 80002fa:	4603      	mov	r3, r0
 80002fc:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
	va_end(arg);
	return result;
 8000300:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
}
 8000304:	4618      	mov	r0, r3
 8000306:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800030a:	46bd      	mov	sp, r7
 800030c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000310:	b004      	add	sp, #16
 8000312:	4770      	bx	lr
 8000314:	200001c0 	.word	0x200001c0

08000318 <HAL_eprintf>:
HAL_StatusTypeDef HAL_eprintf(const char *format, ...) {
 8000318:	b40f      	push	{r0, r1, r2, r3}
 800031a:	b580      	push	{r7, lr}
 800031c:	b0c4      	sub	sp, #272	; 0x110
 800031e:	af02      	add	r7, sp, #8
	char buff[256];
	va_list arg;
	va_start(arg, format);
 8000320:	f507 728a 	add.w	r2, r7, #276	; 0x114
 8000324:	463b      	mov	r3, r7
 8000326:	601a      	str	r2, [r3, #0]
	vsprintf(buff, format, arg);
 8000328:	463b      	mov	r3, r7
 800032a:	1d38      	adds	r0, r7, #4
 800032c:	681a      	ldr	r2, [r3, #0]
 800032e:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 8000332:	f003 fe3b 	bl	8003fac <vsiprintf>
	HAL_StatusTypeDef result = sendData(&huart1, ERRORSTR, (uint8_t*) buff,
			(int) strlen(buff), 3000);
 8000336:	1d3b      	adds	r3, r7, #4
 8000338:	4618      	mov	r0, r3
 800033a:	f7ff ff49 	bl	80001d0 <strlen>
 800033e:	4601      	mov	r1, r0
	HAL_StatusTypeDef result = sendData(&huart1, ERRORSTR, (uint8_t*) buff,
 8000340:	1d3a      	adds	r2, r7, #4
 8000342:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8000346:	9300      	str	r3, [sp, #0]
 8000348:	460b      	mov	r3, r1
 800034a:	2102      	movs	r1, #2
 800034c:	4807      	ldr	r0, [pc, #28]	; (800036c <HAL_eprintf+0x54>)
 800034e:	f7ff ff97 	bl	8000280 <sendData>
 8000352:	4603      	mov	r3, r0
 8000354:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
	va_end(arg);
	return result;
 8000358:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
}
 800035c:	4618      	mov	r0, r3
 800035e:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8000362:	46bd      	mov	sp, r7
 8000364:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000368:	b004      	add	sp, #16
 800036a:	4770      	bx	lr
 800036c:	200001c0 	.word	0x200001c0

08000370 <receive_uint_32>:

/**
 * @return uint_32 from UART or -1 if occurred and error
 */
int32_t receive_uint_32(UART_HandleTypeDef *huart, uint32_t timeout) {
 8000370:	b580      	push	{r7, lr}
 8000372:	b084      	sub	sp, #16
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
 8000378:	6039      	str	r1, [r7, #0]
	int32_t result = -1;
 800037a:	f04f 33ff 	mov.w	r3, #4294967295
 800037e:	60fb      	str	r3, [r7, #12]
	HAL_UART_Receive(huart, (uint8_t*) (&result), sizeof(int32_t), timeout);
 8000380:	f107 010c 	add.w	r1, r7, #12
 8000384:	683b      	ldr	r3, [r7, #0]
 8000386:	2204      	movs	r2, #4
 8000388:	6878      	ldr	r0, [r7, #4]
 800038a:	f002 fbec 	bl	8002b66 <HAL_UART_Receive>
	return result;
 800038e:	68fb      	ldr	r3, [r7, #12]
}
 8000390:	4618      	mov	r0, r3
 8000392:	3710      	adds	r7, #16
 8000394:	46bd      	mov	sp, r7
 8000396:	bd80      	pop	{r7, pc}

08000398 <receive256bit>:

HAL_StatusTypeDef receive256bit(UART_HandleTypeDef *huart, uint8_t *buff,
		uint32_t timeout) {
 8000398:	b580      	push	{r7, lr}
 800039a:	b084      	sub	sp, #16
 800039c:	af00      	add	r7, sp, #0
 800039e:	60f8      	str	r0, [r7, #12]
 80003a0:	60b9      	str	r1, [r7, #8]
 80003a2:	607a      	str	r2, [r7, #4]
	return HAL_UART_Receive(huart, buff, (uint16_t) BUF_SIZE, timeout);
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80003aa:	68b9      	ldr	r1, [r7, #8]
 80003ac:	68f8      	ldr	r0, [r7, #12]
 80003ae:	f002 fbda 	bl	8002b66 <HAL_UART_Receive>
 80003b2:	4603      	mov	r3, r0
}
 80003b4:	4618      	mov	r0, r3
 80003b6:	3710      	adds	r7, #16
 80003b8:	46bd      	mov	sp, r7
 80003ba:	bd80      	pop	{r7, pc}

080003bc <sendStartCode>:
void sendStartCode(UART_HandleTypeDef *huart) {
 80003bc:	b580      	push	{r7, lr}
 80003be:	b084      	sub	sp, #16
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	6078      	str	r0, [r7, #4]
	uint8_t code = 0xAE;
 80003c4:	23ae      	movs	r3, #174	; 0xae
 80003c6:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(huart, &code, sizeof(uint8_t), 100);
 80003c8:	f107 010f 	add.w	r1, r7, #15
 80003cc:	2364      	movs	r3, #100	; 0x64
 80003ce:	2201      	movs	r2, #1
 80003d0:	6878      	ldr	r0, [r7, #4]
 80003d2:	f002 fb35 	bl	8002a40 <HAL_UART_Transmit>
}
 80003d6:	bf00      	nop
 80003d8:	3710      	adds	r7, #16
 80003da:	46bd      	mov	sp, r7
 80003dc:	bd80      	pop	{r7, pc}

080003de <store256bit>:

/**
 * @note Do not forget unlock memory and erase pages where you want to store data
 */
HAL_StatusTypeDef store256bit(uint8_t *buff, uint32_t address) {
 80003de:	b590      	push	{r4, r7, lr}
 80003e0:	b087      	sub	sp, #28
 80003e2:	af00      	add	r7, sp, #0
 80003e4:	6078      	str	r0, [r7, #4]
 80003e6:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef result = HAL_OK;
 80003e8:	2300      	movs	r3, #0
 80003ea:	75fb      	strb	r3, [r7, #23]
	for (int i = 0; i < BUF_SIZE; i += 4) {
 80003ec:	2300      	movs	r3, #0
 80003ee:	613b      	str	r3, [r7, #16]
 80003f0:	e01c      	b.n	800042c <store256bit+0x4e>
		HAL_StatusTypeDef currResult = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 80003f2:	693a      	ldr	r2, [r7, #16]
 80003f4:	683b      	ldr	r3, [r7, #0]
 80003f6:	18d1      	adds	r1, r2, r3
				address + i, ((uint32_t*) buff)[i / 4]);
 80003f8:	693b      	ldr	r3, [r7, #16]
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	da00      	bge.n	8000400 <store256bit+0x22>
 80003fe:	3303      	adds	r3, #3
 8000400:	109b      	asrs	r3, r3, #2
 8000402:	009b      	lsls	r3, r3, #2
 8000404:	687a      	ldr	r2, [r7, #4]
 8000406:	4413      	add	r3, r2
 8000408:	681b      	ldr	r3, [r3, #0]
		HAL_StatusTypeDef currResult = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 800040a:	f04f 0400 	mov.w	r4, #0
 800040e:	461a      	mov	r2, r3
 8000410:	4623      	mov	r3, r4
 8000412:	2002      	movs	r0, #2
 8000414:	f000 fc86 	bl	8000d24 <HAL_FLASH_Program>
 8000418:	4603      	mov	r3, r0
 800041a:	73fb      	strb	r3, [r7, #15]
		if (currResult != HAL_OK) {
 800041c:	7bfb      	ldrb	r3, [r7, #15]
 800041e:	2b00      	cmp	r3, #0
 8000420:	d001      	beq.n	8000426 <store256bit+0x48>
			result = currResult;
 8000422:	7bfb      	ldrb	r3, [r7, #15]
 8000424:	75fb      	strb	r3, [r7, #23]
	for (int i = 0; i < BUF_SIZE; i += 4) {
 8000426:	693b      	ldr	r3, [r7, #16]
 8000428:	3304      	adds	r3, #4
 800042a:	613b      	str	r3, [r7, #16]
 800042c:	693b      	ldr	r3, [r7, #16]
 800042e:	2bff      	cmp	r3, #255	; 0xff
 8000430:	dddf      	ble.n	80003f2 <store256bit+0x14>
		}
	}
	return result;
 8000432:	7dfb      	ldrb	r3, [r7, #23]
}
 8000434:	4618      	mov	r0, r3
 8000436:	371c      	adds	r7, #28
 8000438:	46bd      	mov	sp, r7
 800043a:	bd90      	pop	{r4, r7, pc}

0800043c <bootloader_jump_to_user_app>:

/**
 * @param address contains address where we store the main program
 */
void bootloader_jump_to_user_app(uint32_t address) {
 800043c:	b580      	push	{r7, lr}
 800043e:	b086      	sub	sp, #24
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]

	uint32_t jumpAddress;

	// Initialize the user application Stack Pointer

	__set_MSP(*(__IO uint32_t*) address);
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800044a:	68fb      	ldr	r3, [r7, #12]
 800044c:	f383 8808 	msr	MSP, r3

	// The stack pointer lives at APPLICATION_ADDRESS

	// The reset vector is at APPLICATION_ADDRESS + 4

	jumpAddress = *(__IO uint32_t*) (address + 4);
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	3304      	adds	r3, #4
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	617b      	str	r3, [r7, #20]

	JumpToApplication = (pFunction) jumpAddress;
 8000458:	697b      	ldr	r3, [r7, #20]
 800045a:	613b      	str	r3, [r7, #16]

	JumpToApplication();
 800045c:	693b      	ldr	r3, [r7, #16]
 800045e:	4798      	blx	r3
}
 8000460:	bf00      	nop
 8000462:	3718      	adds	r7, #24
 8000464:	46bd      	mov	sp, r7
 8000466:	bd80      	pop	{r7, pc}

08000468 <preparePages>:

/**
 * @note Do not forget unlock memory before cleaning any data
 */
HAL_StatusTypeDef preparePages(uint32_t address, uint32_t len) {
 8000468:	b580      	push	{r7, lr}
 800046a:	b088      	sub	sp, #32
 800046c:	af00      	add	r7, sp, #0
 800046e:	6078      	str	r0, [r7, #4]
 8000470:	6039      	str	r1, [r7, #0]
	uint32_t numberOfPages = (len / PAGE_SIZE) + 1;
 8000472:	683b      	ldr	r3, [r7, #0]
 8000474:	0adb      	lsrs	r3, r3, #11
 8000476:	3301      	adds	r3, #1
 8000478:	61fb      	str	r3, [r7, #28]
	FLASH_EraseInitTypeDef eraseConfig = { FLASH_TYPEERASE_PAGES, address,
 800047a:	2300      	movs	r3, #0
 800047c:	613b      	str	r3, [r7, #16]
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	617b      	str	r3, [r7, #20]
 8000482:	69fb      	ldr	r3, [r7, #28]
 8000484:	61bb      	str	r3, [r7, #24]
			numberOfPages };
	uint32_t PageError;
	return HAL_FLASHEx_Erase(&eraseConfig, &PageError);
 8000486:	f107 020c 	add.w	r2, r7, #12
 800048a:	f107 0310 	add.w	r3, r7, #16
 800048e:	4611      	mov	r1, r2
 8000490:	4618      	mov	r0, r3
 8000492:	f000 fd7b 	bl	8000f8c <HAL_FLASHEx_Erase>
 8000496:	4603      	mov	r3, r0
}
 8000498:	4618      	mov	r0, r3
 800049a:	3720      	adds	r7, #32
 800049c:	46bd      	mov	sp, r7
 800049e:	bd80      	pop	{r7, pc}

080004a0 <askForNext128bit>:

void askForNext128bit(UART_HandleTypeDef *huart) {
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b086      	sub	sp, #24
 80004a4:	af02      	add	r7, sp, #8
 80004a6:	6078      	str	r0, [r7, #4]
	uint8_t buff[1];
	sendData(huart, REQUEST, buff, 0, 1000);
 80004a8:	f107 020c 	add.w	r2, r7, #12
 80004ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004b0:	9300      	str	r3, [sp, #0]
 80004b2:	2300      	movs	r3, #0
 80004b4:	2104      	movs	r1, #4
 80004b6:	6878      	ldr	r0, [r7, #4]
 80004b8:	f7ff fee2 	bl	8000280 <sendData>
}
 80004bc:	bf00      	nop
 80004be:	3710      	adds	r7, #16
 80004c0:	46bd      	mov	sp, r7
 80004c2:	bd80      	pop	{r7, pc}

080004c4 <decrypt>:
uint8_t key[33] = "11111111111111111111111111111111";
struct AES_ctx ctx;

void decrypt(uint8_t * buff, size_t length){
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b082      	sub	sp, #8
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
 80004cc:	6039      	str	r1, [r7, #0]
	AES_CBC_decrypt_buffer(&ctx, buff, length);
 80004ce:	683a      	ldr	r2, [r7, #0]
 80004d0:	6879      	ldr	r1, [r7, #4]
 80004d2:	4803      	ldr	r0, [pc, #12]	; (80004e0 <decrypt+0x1c>)
 80004d4:	f003 fce1 	bl	8003e9a <AES_CBC_decrypt_buffer>
}
 80004d8:	bf00      	nop
 80004da:	3708      	adds	r7, #8
 80004dc:	46bd      	mov	sp, r7
 80004de:	bd80      	pop	{r7, pc}
 80004e0:	200000c0 	.word	0x200000c0

080004e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b0c6      	sub	sp, #280	; 0x118
 80004e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	AES_init_ctx_iv(&ctx, key, key);
 80004ea:	4a80      	ldr	r2, [pc, #512]	; (80006ec <main+0x208>)
 80004ec:	497f      	ldr	r1, [pc, #508]	; (80006ec <main+0x208>)
 80004ee:	4880      	ldr	r0, [pc, #512]	; (80006f0 <main+0x20c>)
 80004f0:	f003 f85c 	bl	80035ac <AES_init_ctx_iv>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f4:	f000 faca 	bl	8000a8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004f8:	f000 f91c 	bl	8000734 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004fc:	f000 f99a 	bl	8000834 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000500:	f000 f968 	bl	80007d4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

	uint32_t address = 0x08020000;
 8000504:	4b7b      	ldr	r3, [pc, #492]	; (80006f4 <main+0x210>)
 8000506:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	uint32_t timeout = 500;
 800050a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800050e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	sendStartCode(&huart1);
 8000512:	4879      	ldr	r0, [pc, #484]	; (80006f8 <main+0x214>)
 8000514:	f7ff ff52 	bl	80003bc <sendStartCode>
	int32_t len = receive_uint_32(&huart1, timeout);
 8000518:	f8d7 110c 	ldr.w	r1, [r7, #268]	; 0x10c
 800051c:	4876      	ldr	r0, [pc, #472]	; (80006f8 <main+0x214>)
 800051e:	f7ff ff27 	bl	8000370 <receive_uint_32>
 8000522:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
	int32_t dataCode = receive_uint_32(&huart1, timeout);
 8000526:	f8d7 110c 	ldr.w	r1, [r7, #268]	; 0x10c
 800052a:	4873      	ldr	r0, [pc, #460]	; (80006f8 <main+0x214>)
 800052c:	f7ff ff20 	bl	8000370 <receive_uint_32>
 8000530:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
	HAL_printf("%d - bytes going to be received", len);
 8000534:	f8d7 1108 	ldr.w	r1, [r7, #264]	; 0x108
 8000538:	4870      	ldr	r0, [pc, #448]	; (80006fc <main+0x218>)
 800053a:	f7ff fec1 	bl	80002c0 <HAL_printf>
	HAL_printf("%u - data code was received", dataCode);
 800053e:	f8d7 1104 	ldr.w	r1, [r7, #260]	; 0x104
 8000542:	486f      	ldr	r0, [pc, #444]	; (8000700 <main+0x21c>)
 8000544:	f7ff febc 	bl	80002c0 <HAL_printf>
	if (len == -1) {
 8000548:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800054c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000550:	d106      	bne.n	8000560 <main+0x7c>
		bootloader_jump_to_user_app(address);
 8000552:	f8d7 0114 	ldr.w	r0, [r7, #276]	; 0x114
 8000556:	f7ff ff71 	bl	800043c <bootloader_jump_to_user_app>
		HAL_printf("No data was received, starts the main program");
 800055a:	486a      	ldr	r0, [pc, #424]	; (8000704 <main+0x220>)
 800055c:	f7ff feb0 	bl	80002c0 <HAL_printf>
	}
	if (len % BUF_SIZE != 0) {
 8000560:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8000564:	425a      	negs	r2, r3
 8000566:	f003 030f 	and.w	r3, r3, #15
 800056a:	f002 020f 	and.w	r2, r2, #15
 800056e:	bf58      	it	pl
 8000570:	4253      	negpl	r3, r2
 8000572:	011b      	lsls	r3, r3, #4
 8000574:	2b00      	cmp	r3, #0
 8000576:	d004      	beq.n	8000582 <main+0x9e>
		HAL_eprintf("Length of the file must be divisible by BUF_SIZE");
 8000578:	4863      	ldr	r0, [pc, #396]	; (8000708 <main+0x224>)
 800057a:	f7ff fecd 	bl	8000318 <HAL_eprintf>
		return 2;
 800057e:	2302      	movs	r3, #2
 8000580:	e0af      	b.n	80006e2 <main+0x1fe>
	}

	if (dataCode == PROGRAM) {
 8000582:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8000586:	2b03      	cmp	r3, #3
 8000588:	f040 80a0 	bne.w	80006cc <main+0x1e8>
		HAL_printf("Program is pending");
 800058c:	485f      	ldr	r0, [pc, #380]	; (800070c <main+0x228>)
 800058e:	f7ff fe97 	bl	80002c0 <HAL_printf>
		if (HAL_FLASH_Unlock() == HAL_OK) {
 8000592:	f000 fc37 	bl	8000e04 <HAL_FLASH_Unlock>
 8000596:	4603      	mov	r3, r0
 8000598:	2b00      	cmp	r3, #0
 800059a:	d103      	bne.n	80005a4 <main+0xc0>
			HAL_printf("Unlocking was successful");
 800059c:	485c      	ldr	r0, [pc, #368]	; (8000710 <main+0x22c>)
 800059e:	f7ff fe8f 	bl	80002c0 <HAL_printf>
 80005a2:	e002      	b.n	80005aa <main+0xc6>
		} else {
			HAL_eprintf("Unlocking failed");
 80005a4:	485b      	ldr	r0, [pc, #364]	; (8000714 <main+0x230>)
 80005a6:	f7ff feb7 	bl	8000318 <HAL_eprintf>
		};
		HAL_StatusTypeDef result = preparePages(address, len);
 80005aa:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80005ae:	4619      	mov	r1, r3
 80005b0:	f8d7 0114 	ldr.w	r0, [r7, #276]	; 0x114
 80005b4:	f7ff ff58 	bl	8000468 <preparePages>
 80005b8:	4603      	mov	r3, r0
 80005ba:	f887 3103 	strb.w	r3, [r7, #259]	; 0x103
		if (result != HAL_OK) {
 80005be:	f897 3103 	ldrb.w	r3, [r7, #259]	; 0x103
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d006      	beq.n	80005d4 <main+0xf0>
			HAL_eprintf(
 80005c6:	f8d7 1114 	ldr.w	r1, [r7, #276]	; 0x114
 80005ca:	4853      	ldr	r0, [pc, #332]	; (8000718 <main+0x234>)
 80005cc:	f7ff fea4 	bl	8000318 <HAL_eprintf>
					"An error occurred while erasing pages started with the address",
					address);
			return 2;
 80005d0:	2302      	movs	r3, #2
 80005d2:	e086      	b.n	80006e2 <main+0x1fe>
		}
		if (result == HAL_OK) {
 80005d4:	f897 3103 	ldrb.w	r3, [r7, #259]	; 0x103
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d102      	bne.n	80005e2 <main+0xfe>
			HAL_printf("Pages was erased successfully");
 80005dc:	484f      	ldr	r0, [pc, #316]	; (800071c <main+0x238>)
 80005de:	f7ff fe6f 	bl	80002c0 <HAL_printf>
		}

		for (int32_t i = 0; i < len; i += BUF_SIZE, address += BUF_SIZE) {
 80005e2:	2300      	movs	r3, #0
 80005e4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80005e8:	e068      	b.n	80006bc <main+0x1d8>
			uint8_t buff[BUF_SIZE];
			askForNext128bit(&huart1);
 80005ea:	4843      	ldr	r0, [pc, #268]	; (80006f8 <main+0x214>)
 80005ec:	f7ff ff58 	bl	80004a0 <askForNext128bit>
			HAL_StatusTypeDef result = receive256bit(&huart1, buff,
 80005f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80005f4:	f503 72c8 	add.w	r2, r3, #400	; 0x190
 80005f8:	463b      	mov	r3, r7
 80005fa:	4619      	mov	r1, r3
 80005fc:	483e      	ldr	r0, [pc, #248]	; (80006f8 <main+0x214>)
 80005fe:	f7ff fecb 	bl	8000398 <receive256bit>
 8000602:	4603      	mov	r3, r0
 8000604:	f887 3102 	strb.w	r3, [r7, #258]	; 0x102
					timeout + 400);
			decrypt(buff, BUF_SIZE);
 8000608:	463b      	mov	r3, r7
 800060a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800060e:	4618      	mov	r0, r3
 8000610:	f7ff ff58 	bl	80004c4 <decrypt>
			if (result != HAL_OK) {
 8000614:	f897 3102 	ldrb.w	r3, [r7, #258]	; 0x102
 8000618:	2b00      	cmp	r3, #0
 800061a:	d00c      	beq.n	8000636 <main+0x152>
				HAL_eprintf(
						"An error occurred while transferring data: %d block",
						i / BUF_SIZE);
 800061c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000620:	2b00      	cmp	r3, #0
 8000622:	da00      	bge.n	8000626 <main+0x142>
 8000624:	330f      	adds	r3, #15
 8000626:	111b      	asrs	r3, r3, #4
				HAL_eprintf(
 8000628:	011b      	lsls	r3, r3, #4
 800062a:	4619      	mov	r1, r3
 800062c:	483c      	ldr	r0, [pc, #240]	; (8000720 <main+0x23c>)
 800062e:	f7ff fe73 	bl	8000318 <HAL_eprintf>
				return 2;
 8000632:	2302      	movs	r3, #2
 8000634:	e055      	b.n	80006e2 <main+0x1fe>
			}
			if (result == HAL_OK) {
 8000636:	f897 3102 	ldrb.w	r3, [r7, #258]	; 0x102
 800063a:	2b00      	cmp	r3, #0
 800063c:	d10a      	bne.n	8000654 <main+0x170>
				HAL_printf("%d block was received", i / BUF_SIZE);
 800063e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000642:	2b00      	cmp	r3, #0
 8000644:	da00      	bge.n	8000648 <main+0x164>
 8000646:	330f      	adds	r3, #15
 8000648:	111b      	asrs	r3, r3, #4
 800064a:	011b      	lsls	r3, r3, #4
 800064c:	4619      	mov	r1, r3
 800064e:	4835      	ldr	r0, [pc, #212]	; (8000724 <main+0x240>)
 8000650:	f7ff fe36 	bl	80002c0 <HAL_printf>
//				HAL_printf("message is: %s", buff);
			}

			HAL_StatusTypeDef writeResult = store256bit(buff, address);
 8000654:	463b      	mov	r3, r7
 8000656:	f8d7 1114 	ldr.w	r1, [r7, #276]	; 0x114
 800065a:	4618      	mov	r0, r3
 800065c:	f7ff febf 	bl	80003de <store256bit>
 8000660:	4603      	mov	r3, r0
 8000662:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101
			if (writeResult == HAL_OK) {
 8000666:	f897 3101 	ldrb.w	r3, [r7, #257]	; 0x101
 800066a:	2b00      	cmp	r3, #0
 800066c:	d10d      	bne.n	800068a <main+0x1a6>
				HAL_printf("%d block was received and stored at 0x%x address",
						i / BUF_SIZE, address);
 800066e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000672:	2b00      	cmp	r3, #0
 8000674:	da00      	bge.n	8000678 <main+0x194>
 8000676:	330f      	adds	r3, #15
 8000678:	111b      	asrs	r3, r3, #4
				HAL_printf("%d block was received and stored at 0x%x address",
 800067a:	011b      	lsls	r3, r3, #4
 800067c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8000680:	4619      	mov	r1, r3
 8000682:	4829      	ldr	r0, [pc, #164]	; (8000728 <main+0x244>)
 8000684:	f7ff fe1c 	bl	80002c0 <HAL_printf>
 8000688:	e00c      	b.n	80006a4 <main+0x1c0>
			} else {
				HAL_printf(
						"An error occurred while writing data: %d block in 0x%x address",
						i / BUF_SIZE, address);
 800068a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800068e:	2b00      	cmp	r3, #0
 8000690:	da00      	bge.n	8000694 <main+0x1b0>
 8000692:	330f      	adds	r3, #15
 8000694:	111b      	asrs	r3, r3, #4
				HAL_printf(
 8000696:	011b      	lsls	r3, r3, #4
 8000698:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800069c:	4619      	mov	r1, r3
 800069e:	4823      	ldr	r0, [pc, #140]	; (800072c <main+0x248>)
 80006a0:	f7ff fe0e 	bl	80002c0 <HAL_printf>
		for (int32_t i = 0; i < len; i += BUF_SIZE, address += BUF_SIZE) {
 80006a4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80006a8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80006ac:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80006b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80006b4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80006b8:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80006bc:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80006c0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80006c4:	429a      	cmp	r2, r3
 80006c6:	db90      	blt.n	80005ea <main+0x106>
			}

		}
		HAL_FLASH_Lock();
 80006c8:	f000 fbc2 	bl	8000e50 <HAL_FLASH_Lock>
	}

	HAL_printf(
 80006cc:	4818      	ldr	r0, [pc, #96]	; (8000730 <main+0x24c>)
 80006ce:	f7ff fdf7 	bl	80002c0 <HAL_printf>
			"#####\n#####\n All data was received and successfully stored \n#####\n#####\n");
	address = 0x08020000;
 80006d2:	4b08      	ldr	r3, [pc, #32]	; (80006f4 <main+0x210>)
 80006d4:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	bootloader_jump_to_user_app(address);
 80006d8:	f8d7 0114 	ldr.w	r0, [r7, #276]	; 0x114
 80006dc:	f7ff feae 	bl	800043c <bootloader_jump_to_user_app>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while (1) {
 80006e0:	e7fe      	b.n	80006e0 <main+0x1fc>

    /* USER CODE BEGIN 3 */
	}

  /* USER CODE END 3 */
}
 80006e2:	4618      	mov	r0, r3
 80006e4:	f507 778c 	add.w	r7, r7, #280	; 0x118
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	20000000 	.word	0x20000000
 80006f0:	200000c0 	.word	0x200000c0
 80006f4:	08020000 	.word	0x08020000
 80006f8:	200001c0 	.word	0x200001c0
 80006fc:	08004790 	.word	0x08004790
 8000700:	080047b0 	.word	0x080047b0
 8000704:	080047cc 	.word	0x080047cc
 8000708:	080047fc 	.word	0x080047fc
 800070c:	08004830 	.word	0x08004830
 8000710:	08004844 	.word	0x08004844
 8000714:	08004860 	.word	0x08004860
 8000718:	08004874 	.word	0x08004874
 800071c:	080048b4 	.word	0x080048b4
 8000720:	080048d4 	.word	0x080048d4
 8000724:	08004908 	.word	0x08004908
 8000728:	08004920 	.word	0x08004920
 800072c:	08004954 	.word	0x08004954
 8000730:	08004994 	.word	0x08004994

08000734 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b09e      	sub	sp, #120	; 0x78
 8000738:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800073a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800073e:	2228      	movs	r2, #40	; 0x28
 8000740:	2100      	movs	r1, #0
 8000742:	4618      	mov	r0, r3
 8000744:	f003 fc13 	bl	8003f6e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000748:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800074c:	2200      	movs	r2, #0
 800074e:	601a      	str	r2, [r3, #0]
 8000750:	605a      	str	r2, [r3, #4]
 8000752:	609a      	str	r2, [r3, #8]
 8000754:	60da      	str	r2, [r3, #12]
 8000756:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000758:	463b      	mov	r3, r7
 800075a:	223c      	movs	r2, #60	; 0x3c
 800075c:	2100      	movs	r1, #0
 800075e:	4618      	mov	r0, r3
 8000760:	f003 fc05 	bl	8003f6e <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000764:	2302      	movs	r3, #2
 8000766:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000768:	2301      	movs	r3, #1
 800076a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800076c:	2310      	movs	r3, #16
 800076e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000770:	2300      	movs	r3, #0
 8000772:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000774:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000778:	4618      	mov	r0, r3
 800077a:	f000 fe25 	bl	80013c8 <HAL_RCC_OscConfig>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000784:	f000 f86e 	bl	8000864 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000788:	230f      	movs	r3, #15
 800078a:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800078c:	2300      	movs	r3, #0
 800078e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000790:	2300      	movs	r3, #0
 8000792:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000794:	2300      	movs	r3, #0
 8000796:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000798:	2300      	movs	r3, #0
 800079a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800079c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80007a0:	2100      	movs	r1, #0
 80007a2:	4618      	mov	r0, r3
 80007a4:	f001 fd18 	bl	80021d8 <HAL_RCC_ClockConfig>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80007ae:	f000 f859 	bl	8000864 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80007b2:	2301      	movs	r3, #1
 80007b4:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80007b6:	2300      	movs	r3, #0
 80007b8:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007ba:	463b      	mov	r3, r7
 80007bc:	4618      	mov	r0, r3
 80007be:	f001 ff41 	bl	8002644 <HAL_RCCEx_PeriphCLKConfig>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80007c8:	f000 f84c 	bl	8000864 <Error_Handler>
  }
}
 80007cc:	bf00      	nop
 80007ce:	3778      	adds	r7, #120	; 0x78
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}

080007d4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007d8:	4b14      	ldr	r3, [pc, #80]	; (800082c <MX_USART1_UART_Init+0x58>)
 80007da:	4a15      	ldr	r2, [pc, #84]	; (8000830 <MX_USART1_UART_Init+0x5c>)
 80007dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80007de:	4b13      	ldr	r3, [pc, #76]	; (800082c <MX_USART1_UART_Init+0x58>)
 80007e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007e6:	4b11      	ldr	r3, [pc, #68]	; (800082c <MX_USART1_UART_Init+0x58>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007ec:	4b0f      	ldr	r3, [pc, #60]	; (800082c <MX_USART1_UART_Init+0x58>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007f2:	4b0e      	ldr	r3, [pc, #56]	; (800082c <MX_USART1_UART_Init+0x58>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007f8:	4b0c      	ldr	r3, [pc, #48]	; (800082c <MX_USART1_UART_Init+0x58>)
 80007fa:	220c      	movs	r2, #12
 80007fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007fe:	4b0b      	ldr	r3, [pc, #44]	; (800082c <MX_USART1_UART_Init+0x58>)
 8000800:	2200      	movs	r2, #0
 8000802:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000804:	4b09      	ldr	r3, [pc, #36]	; (800082c <MX_USART1_UART_Init+0x58>)
 8000806:	2200      	movs	r2, #0
 8000808:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800080a:	4b08      	ldr	r3, [pc, #32]	; (800082c <MX_USART1_UART_Init+0x58>)
 800080c:	2200      	movs	r2, #0
 800080e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000810:	4b06      	ldr	r3, [pc, #24]	; (800082c <MX_USART1_UART_Init+0x58>)
 8000812:	2200      	movs	r2, #0
 8000814:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000816:	4805      	ldr	r0, [pc, #20]	; (800082c <MX_USART1_UART_Init+0x58>)
 8000818:	f002 f8c4 	bl	80029a4 <HAL_UART_Init>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000822:	f000 f81f 	bl	8000864 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000826:	bf00      	nop
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	200001c0 	.word	0x200001c0
 8000830:	40013800 	.word	0x40013800

08000834 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000834:	b480      	push	{r7}
 8000836:	b083      	sub	sp, #12
 8000838:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800083a:	4b09      	ldr	r3, [pc, #36]	; (8000860 <MX_GPIO_Init+0x2c>)
 800083c:	695b      	ldr	r3, [r3, #20]
 800083e:	4a08      	ldr	r2, [pc, #32]	; (8000860 <MX_GPIO_Init+0x2c>)
 8000840:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000844:	6153      	str	r3, [r2, #20]
 8000846:	4b06      	ldr	r3, [pc, #24]	; (8000860 <MX_GPIO_Init+0x2c>)
 8000848:	695b      	ldr	r3, [r3, #20]
 800084a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800084e:	607b      	str	r3, [r7, #4]
 8000850:	687b      	ldr	r3, [r7, #4]

}
 8000852:	bf00      	nop
 8000854:	370c      	adds	r7, #12
 8000856:	46bd      	mov	sp, r7
 8000858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085c:	4770      	bx	lr
 800085e:	bf00      	nop
 8000860:	40021000 	.word	0x40021000

08000864 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000868:	bf00      	nop
 800086a:	46bd      	mov	sp, r7
 800086c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000870:	4770      	bx	lr
	...

08000874 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000874:	b480      	push	{r7}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800087a:	4b0f      	ldr	r3, [pc, #60]	; (80008b8 <HAL_MspInit+0x44>)
 800087c:	699b      	ldr	r3, [r3, #24]
 800087e:	4a0e      	ldr	r2, [pc, #56]	; (80008b8 <HAL_MspInit+0x44>)
 8000880:	f043 0301 	orr.w	r3, r3, #1
 8000884:	6193      	str	r3, [r2, #24]
 8000886:	4b0c      	ldr	r3, [pc, #48]	; (80008b8 <HAL_MspInit+0x44>)
 8000888:	699b      	ldr	r3, [r3, #24]
 800088a:	f003 0301 	and.w	r3, r3, #1
 800088e:	607b      	str	r3, [r7, #4]
 8000890:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000892:	4b09      	ldr	r3, [pc, #36]	; (80008b8 <HAL_MspInit+0x44>)
 8000894:	69db      	ldr	r3, [r3, #28]
 8000896:	4a08      	ldr	r2, [pc, #32]	; (80008b8 <HAL_MspInit+0x44>)
 8000898:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800089c:	61d3      	str	r3, [r2, #28]
 800089e:	4b06      	ldr	r3, [pc, #24]	; (80008b8 <HAL_MspInit+0x44>)
 80008a0:	69db      	ldr	r3, [r3, #28]
 80008a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008a6:	603b      	str	r3, [r7, #0]
 80008a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008aa:	bf00      	nop
 80008ac:	370c      	adds	r7, #12
 80008ae:	46bd      	mov	sp, r7
 80008b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b4:	4770      	bx	lr
 80008b6:	bf00      	nop
 80008b8:	40021000 	.word	0x40021000

080008bc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b08a      	sub	sp, #40	; 0x28
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008c4:	f107 0314 	add.w	r3, r7, #20
 80008c8:	2200      	movs	r2, #0
 80008ca:	601a      	str	r2, [r3, #0]
 80008cc:	605a      	str	r2, [r3, #4]
 80008ce:	609a      	str	r2, [r3, #8]
 80008d0:	60da      	str	r2, [r3, #12]
 80008d2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4a18      	ldr	r2, [pc, #96]	; (800093c <HAL_UART_MspInit+0x80>)
 80008da:	4293      	cmp	r3, r2
 80008dc:	d129      	bne.n	8000932 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80008de:	4b18      	ldr	r3, [pc, #96]	; (8000940 <HAL_UART_MspInit+0x84>)
 80008e0:	699b      	ldr	r3, [r3, #24]
 80008e2:	4a17      	ldr	r2, [pc, #92]	; (8000940 <HAL_UART_MspInit+0x84>)
 80008e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008e8:	6193      	str	r3, [r2, #24]
 80008ea:	4b15      	ldr	r3, [pc, #84]	; (8000940 <HAL_UART_MspInit+0x84>)
 80008ec:	699b      	ldr	r3, [r3, #24]
 80008ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008f2:	613b      	str	r3, [r7, #16]
 80008f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008f6:	4b12      	ldr	r3, [pc, #72]	; (8000940 <HAL_UART_MspInit+0x84>)
 80008f8:	695b      	ldr	r3, [r3, #20]
 80008fa:	4a11      	ldr	r2, [pc, #68]	; (8000940 <HAL_UART_MspInit+0x84>)
 80008fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000900:	6153      	str	r3, [r2, #20]
 8000902:	4b0f      	ldr	r3, [pc, #60]	; (8000940 <HAL_UART_MspInit+0x84>)
 8000904:	695b      	ldr	r3, [r3, #20]
 8000906:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800090a:	60fb      	str	r3, [r7, #12]
 800090c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800090e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000912:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000914:	2302      	movs	r3, #2
 8000916:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000918:	2300      	movs	r3, #0
 800091a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800091c:	2303      	movs	r3, #3
 800091e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000920:	2307      	movs	r3, #7
 8000922:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000924:	f107 0314 	add.w	r3, r7, #20
 8000928:	4619      	mov	r1, r3
 800092a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800092e:	f000 fbd1 	bl	80010d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000932:	bf00      	nop
 8000934:	3728      	adds	r7, #40	; 0x28
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	40013800 	.word	0x40013800
 8000940:	40021000 	.word	0x40021000

08000944 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000948:	bf00      	nop
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr

08000952 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000952:	b480      	push	{r7}
 8000954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000956:	e7fe      	b.n	8000956 <HardFault_Handler+0x4>

08000958 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800095c:	e7fe      	b.n	800095c <MemManage_Handler+0x4>

0800095e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800095e:	b480      	push	{r7}
 8000960:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000962:	e7fe      	b.n	8000962 <BusFault_Handler+0x4>

08000964 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000964:	b480      	push	{r7}
 8000966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000968:	e7fe      	b.n	8000968 <UsageFault_Handler+0x4>

0800096a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800096a:	b480      	push	{r7}
 800096c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800096e:	bf00      	nop
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr

08000978 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800097c:	bf00      	nop
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr

08000986 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000986:	b480      	push	{r7}
 8000988:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800098a:	bf00      	nop
 800098c:	46bd      	mov	sp, r7
 800098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000992:	4770      	bx	lr

08000994 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000998:	f000 f8be 	bl	8000b18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800099c:	bf00      	nop
 800099e:	bd80      	pop	{r7, pc}

080009a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b086      	sub	sp, #24
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009a8:	4a14      	ldr	r2, [pc, #80]	; (80009fc <_sbrk+0x5c>)
 80009aa:	4b15      	ldr	r3, [pc, #84]	; (8000a00 <_sbrk+0x60>)
 80009ac:	1ad3      	subs	r3, r2, r3
 80009ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009b4:	4b13      	ldr	r3, [pc, #76]	; (8000a04 <_sbrk+0x64>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d102      	bne.n	80009c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009bc:	4b11      	ldr	r3, [pc, #68]	; (8000a04 <_sbrk+0x64>)
 80009be:	4a12      	ldr	r2, [pc, #72]	; (8000a08 <_sbrk+0x68>)
 80009c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009c2:	4b10      	ldr	r3, [pc, #64]	; (8000a04 <_sbrk+0x64>)
 80009c4:	681a      	ldr	r2, [r3, #0]
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	4413      	add	r3, r2
 80009ca:	693a      	ldr	r2, [r7, #16]
 80009cc:	429a      	cmp	r2, r3
 80009ce:	d207      	bcs.n	80009e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009d0:	f003 fa98 	bl	8003f04 <__errno>
 80009d4:	4602      	mov	r2, r0
 80009d6:	230c      	movs	r3, #12
 80009d8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80009da:	f04f 33ff 	mov.w	r3, #4294967295
 80009de:	e009      	b.n	80009f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009e0:	4b08      	ldr	r3, [pc, #32]	; (8000a04 <_sbrk+0x64>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009e6:	4b07      	ldr	r3, [pc, #28]	; (8000a04 <_sbrk+0x64>)
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	4413      	add	r3, r2
 80009ee:	4a05      	ldr	r2, [pc, #20]	; (8000a04 <_sbrk+0x64>)
 80009f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009f2:	68fb      	ldr	r3, [r7, #12]
}
 80009f4:	4618      	mov	r0, r3
 80009f6:	3718      	adds	r7, #24
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	2000a000 	.word	0x2000a000
 8000a00:	00000400 	.word	0x00000400
 8000a04:	200000b4 	.word	0x200000b4
 8000a08:	20000270 	.word	0x20000270

08000a0c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a10:	4b08      	ldr	r3, [pc, #32]	; (8000a34 <SystemInit+0x28>)
 8000a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a16:	4a07      	ldr	r2, [pc, #28]	; (8000a34 <SystemInit+0x28>)
 8000a18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a20:	4b04      	ldr	r3, [pc, #16]	; (8000a34 <SystemInit+0x28>)
 8000a22:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000a26:	609a      	str	r2, [r3, #8]
#endif
}
 8000a28:	bf00      	nop
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	e000ed00 	.word	0xe000ed00

08000a38 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a70 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000a3c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000a3e:	e003      	b.n	8000a48 <LoopCopyDataInit>

08000a40 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000a40:	4b0c      	ldr	r3, [pc, #48]	; (8000a74 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000a42:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000a44:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000a46:	3104      	adds	r1, #4

08000a48 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000a48:	480b      	ldr	r0, [pc, #44]	; (8000a78 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000a4a:	4b0c      	ldr	r3, [pc, #48]	; (8000a7c <LoopForever+0xe>)
	adds	r2, r0, r1
 8000a4c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000a4e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000a50:	d3f6      	bcc.n	8000a40 <CopyDataInit>
	ldr	r2, =_sbss
 8000a52:	4a0b      	ldr	r2, [pc, #44]	; (8000a80 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000a54:	e002      	b.n	8000a5c <LoopFillZerobss>

08000a56 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000a56:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000a58:	f842 3b04 	str.w	r3, [r2], #4

08000a5c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000a5c:	4b09      	ldr	r3, [pc, #36]	; (8000a84 <LoopForever+0x16>)
	cmp	r2, r3
 8000a5e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000a60:	d3f9      	bcc.n	8000a56 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000a62:	f7ff ffd3 	bl	8000a0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a66:	f003 fa53 	bl	8003f10 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a6a:	f7ff fd3b 	bl	80004e4 <main>

08000a6e <LoopForever>:

LoopForever:
    b LoopForever
 8000a6e:	e7fe      	b.n	8000a6e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a70:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8000a74:	08004c60 	.word	0x08004c60
	ldr	r0, =_sdata
 8000a78:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000a7c:	20000094 	.word	0x20000094
	ldr	r2, =_sbss
 8000a80:	20000098 	.word	0x20000098
	ldr	r3, = _ebss
 8000a84:	2000026c 	.word	0x2000026c

08000a88 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a88:	e7fe      	b.n	8000a88 <ADC1_2_IRQHandler>
	...

08000a8c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a90:	4b08      	ldr	r3, [pc, #32]	; (8000ab4 <HAL_Init+0x28>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a07      	ldr	r2, [pc, #28]	; (8000ab4 <HAL_Init+0x28>)
 8000a96:	f043 0310 	orr.w	r3, r3, #16
 8000a9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a9c:	2003      	movs	r0, #3
 8000a9e:	f000 f90d 	bl	8000cbc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000aa2:	2000      	movs	r0, #0
 8000aa4:	f000 f808 	bl	8000ab8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000aa8:	f7ff fee4 	bl	8000874 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000aac:	2300      	movs	r3, #0
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	40022000 	.word	0x40022000

08000ab8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ac0:	4b12      	ldr	r3, [pc, #72]	; (8000b0c <HAL_InitTick+0x54>)
 8000ac2:	681a      	ldr	r2, [r3, #0]
 8000ac4:	4b12      	ldr	r3, [pc, #72]	; (8000b10 <HAL_InitTick+0x58>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	4619      	mov	r1, r3
 8000aca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ace:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ad2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f000 f917 	bl	8000d0a <HAL_SYSTICK_Config>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	e00e      	b.n	8000b04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	2b0f      	cmp	r3, #15
 8000aea:	d80a      	bhi.n	8000b02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000aec:	2200      	movs	r2, #0
 8000aee:	6879      	ldr	r1, [r7, #4]
 8000af0:	f04f 30ff 	mov.w	r0, #4294967295
 8000af4:	f000 f8ed 	bl	8000cd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000af8:	4a06      	ldr	r2, [pc, #24]	; (8000b14 <HAL_InitTick+0x5c>)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000afe:	2300      	movs	r3, #0
 8000b00:	e000      	b.n	8000b04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b02:	2301      	movs	r3, #1
}
 8000b04:	4618      	mov	r0, r3
 8000b06:	3708      	adds	r7, #8
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	20000024 	.word	0x20000024
 8000b10:	2000002c 	.word	0x2000002c
 8000b14:	20000028 	.word	0x20000028

08000b18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b1c:	4b06      	ldr	r3, [pc, #24]	; (8000b38 <HAL_IncTick+0x20>)
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	461a      	mov	r2, r3
 8000b22:	4b06      	ldr	r3, [pc, #24]	; (8000b3c <HAL_IncTick+0x24>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	4413      	add	r3, r2
 8000b28:	4a04      	ldr	r2, [pc, #16]	; (8000b3c <HAL_IncTick+0x24>)
 8000b2a:	6013      	str	r3, [r2, #0]
}
 8000b2c:	bf00      	nop
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	2000002c 	.word	0x2000002c
 8000b3c:	20000240 	.word	0x20000240

08000b40 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  return uwTick;  
 8000b44:	4b03      	ldr	r3, [pc, #12]	; (8000b54 <HAL_GetTick+0x14>)
 8000b46:	681b      	ldr	r3, [r3, #0]
}
 8000b48:	4618      	mov	r0, r3
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b50:	4770      	bx	lr
 8000b52:	bf00      	nop
 8000b54:	20000240 	.word	0x20000240

08000b58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b085      	sub	sp, #20
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	f003 0307 	and.w	r3, r3, #7
 8000b66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b68:	4b0c      	ldr	r3, [pc, #48]	; (8000b9c <__NVIC_SetPriorityGrouping+0x44>)
 8000b6a:	68db      	ldr	r3, [r3, #12]
 8000b6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b6e:	68ba      	ldr	r2, [r7, #8]
 8000b70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b74:	4013      	ands	r3, r2
 8000b76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b8a:	4a04      	ldr	r2, [pc, #16]	; (8000b9c <__NVIC_SetPriorityGrouping+0x44>)
 8000b8c:	68bb      	ldr	r3, [r7, #8]
 8000b8e:	60d3      	str	r3, [r2, #12]
}
 8000b90:	bf00      	nop
 8000b92:	3714      	adds	r7, #20
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr
 8000b9c:	e000ed00 	.word	0xe000ed00

08000ba0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ba4:	4b04      	ldr	r3, [pc, #16]	; (8000bb8 <__NVIC_GetPriorityGrouping+0x18>)
 8000ba6:	68db      	ldr	r3, [r3, #12]
 8000ba8:	0a1b      	lsrs	r3, r3, #8
 8000baa:	f003 0307 	and.w	r3, r3, #7
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr
 8000bb8:	e000ed00 	.word	0xe000ed00

08000bbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b083      	sub	sp, #12
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	6039      	str	r1, [r7, #0]
 8000bc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	db0a      	blt.n	8000be6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	b2da      	uxtb	r2, r3
 8000bd4:	490c      	ldr	r1, [pc, #48]	; (8000c08 <__NVIC_SetPriority+0x4c>)
 8000bd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bda:	0112      	lsls	r2, r2, #4
 8000bdc:	b2d2      	uxtb	r2, r2
 8000bde:	440b      	add	r3, r1
 8000be0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000be4:	e00a      	b.n	8000bfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	b2da      	uxtb	r2, r3
 8000bea:	4908      	ldr	r1, [pc, #32]	; (8000c0c <__NVIC_SetPriority+0x50>)
 8000bec:	79fb      	ldrb	r3, [r7, #7]
 8000bee:	f003 030f 	and.w	r3, r3, #15
 8000bf2:	3b04      	subs	r3, #4
 8000bf4:	0112      	lsls	r2, r2, #4
 8000bf6:	b2d2      	uxtb	r2, r2
 8000bf8:	440b      	add	r3, r1
 8000bfa:	761a      	strb	r2, [r3, #24]
}
 8000bfc:	bf00      	nop
 8000bfe:	370c      	adds	r7, #12
 8000c00:	46bd      	mov	sp, r7
 8000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c06:	4770      	bx	lr
 8000c08:	e000e100 	.word	0xe000e100
 8000c0c:	e000ed00 	.word	0xe000ed00

08000c10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b089      	sub	sp, #36	; 0x24
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	60f8      	str	r0, [r7, #12]
 8000c18:	60b9      	str	r1, [r7, #8]
 8000c1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	f003 0307 	and.w	r3, r3, #7
 8000c22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c24:	69fb      	ldr	r3, [r7, #28]
 8000c26:	f1c3 0307 	rsb	r3, r3, #7
 8000c2a:	2b04      	cmp	r3, #4
 8000c2c:	bf28      	it	cs
 8000c2e:	2304      	movcs	r3, #4
 8000c30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c32:	69fb      	ldr	r3, [r7, #28]
 8000c34:	3304      	adds	r3, #4
 8000c36:	2b06      	cmp	r3, #6
 8000c38:	d902      	bls.n	8000c40 <NVIC_EncodePriority+0x30>
 8000c3a:	69fb      	ldr	r3, [r7, #28]
 8000c3c:	3b03      	subs	r3, #3
 8000c3e:	e000      	b.n	8000c42 <NVIC_EncodePriority+0x32>
 8000c40:	2300      	movs	r3, #0
 8000c42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c44:	f04f 32ff 	mov.w	r2, #4294967295
 8000c48:	69bb      	ldr	r3, [r7, #24]
 8000c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4e:	43da      	mvns	r2, r3
 8000c50:	68bb      	ldr	r3, [r7, #8]
 8000c52:	401a      	ands	r2, r3
 8000c54:	697b      	ldr	r3, [r7, #20]
 8000c56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c58:	f04f 31ff 	mov.w	r1, #4294967295
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c62:	43d9      	mvns	r1, r3
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c68:	4313      	orrs	r3, r2
         );
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	3724      	adds	r7, #36	; 0x24
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr
	...

08000c78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	3b01      	subs	r3, #1
 8000c84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c88:	d301      	bcc.n	8000c8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	e00f      	b.n	8000cae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c8e:	4a0a      	ldr	r2, [pc, #40]	; (8000cb8 <SysTick_Config+0x40>)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	3b01      	subs	r3, #1
 8000c94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c96:	210f      	movs	r1, #15
 8000c98:	f04f 30ff 	mov.w	r0, #4294967295
 8000c9c:	f7ff ff8e 	bl	8000bbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ca0:	4b05      	ldr	r3, [pc, #20]	; (8000cb8 <SysTick_Config+0x40>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ca6:	4b04      	ldr	r3, [pc, #16]	; (8000cb8 <SysTick_Config+0x40>)
 8000ca8:	2207      	movs	r2, #7
 8000caa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cac:	2300      	movs	r3, #0
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3708      	adds	r7, #8
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	e000e010 	.word	0xe000e010

08000cbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cc4:	6878      	ldr	r0, [r7, #4]
 8000cc6:	f7ff ff47 	bl	8000b58 <__NVIC_SetPriorityGrouping>
}
 8000cca:	bf00      	nop
 8000ccc:	3708      	adds	r7, #8
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}

08000cd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cd2:	b580      	push	{r7, lr}
 8000cd4:	b086      	sub	sp, #24
 8000cd6:	af00      	add	r7, sp, #0
 8000cd8:	4603      	mov	r3, r0
 8000cda:	60b9      	str	r1, [r7, #8]
 8000cdc:	607a      	str	r2, [r7, #4]
 8000cde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ce4:	f7ff ff5c 	bl	8000ba0 <__NVIC_GetPriorityGrouping>
 8000ce8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cea:	687a      	ldr	r2, [r7, #4]
 8000cec:	68b9      	ldr	r1, [r7, #8]
 8000cee:	6978      	ldr	r0, [r7, #20]
 8000cf0:	f7ff ff8e 	bl	8000c10 <NVIC_EncodePriority>
 8000cf4:	4602      	mov	r2, r0
 8000cf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cfa:	4611      	mov	r1, r2
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f7ff ff5d 	bl	8000bbc <__NVIC_SetPriority>
}
 8000d02:	bf00      	nop
 8000d04:	3718      	adds	r7, #24
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}

08000d0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d0a:	b580      	push	{r7, lr}
 8000d0c:	b082      	sub	sp, #8
 8000d0e:	af00      	add	r7, sp, #0
 8000d10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d12:	6878      	ldr	r0, [r7, #4]
 8000d14:	f7ff ffb0 	bl	8000c78 <SysTick_Config>
 8000d18:	4603      	mov	r3, r0
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	3708      	adds	r7, #8
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
	...

08000d24 <HAL_FLASH_Program>:
  * @param  Data          Specifie the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8000d24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d26:	b087      	sub	sp, #28
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	60f8      	str	r0, [r7, #12]
 8000d2c:	60b9      	str	r1, [r7, #8]
 8000d2e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8000d32:	2301      	movs	r3, #1
 8000d34:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0U;
 8000d36:	2300      	movs	r3, #0
 8000d38:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0U;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000d3e:	4b2f      	ldr	r3, [pc, #188]	; (8000dfc <HAL_FLASH_Program+0xd8>)
 8000d40:	7e1b      	ldrb	r3, [r3, #24]
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d101      	bne.n	8000d4a <HAL_FLASH_Program+0x26>
 8000d46:	2302      	movs	r3, #2
 8000d48:	e054      	b.n	8000df4 <HAL_FLASH_Program+0xd0>
 8000d4a:	4b2c      	ldr	r3, [pc, #176]	; (8000dfc <HAL_FLASH_Program+0xd8>)
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	761a      	strb	r2, [r3, #24]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000d50:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000d54:	f000 f8a8 	bl	8000ea8 <FLASH_WaitForLastOperation>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8000d5c:	7dfb      	ldrb	r3, [r7, #23]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d144      	bne.n	8000dec <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	2b01      	cmp	r3, #1
 8000d66:	d102      	bne.n	8000d6e <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	757b      	strb	r3, [r7, #21]
 8000d6c:	e007      	b.n	8000d7e <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	2b02      	cmp	r3, #2
 8000d72:	d102      	bne.n	8000d7a <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8000d74:	2302      	movs	r3, #2
 8000d76:	757b      	strb	r3, [r7, #21]
 8000d78:	e001      	b.n	8000d7e <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8000d7a:	2304      	movs	r3, #4
 8000d7c:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8000d7e:	2300      	movs	r3, #0
 8000d80:	75bb      	strb	r3, [r7, #22]
 8000d82:	e02d      	b.n	8000de0 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8000d84:	7dbb      	ldrb	r3, [r7, #22]
 8000d86:	005a      	lsls	r2, r3, #1
 8000d88:	68bb      	ldr	r3, [r7, #8]
 8000d8a:	eb02 0c03 	add.w	ip, r2, r3
 8000d8e:	7dbb      	ldrb	r3, [r7, #22]
 8000d90:	0119      	lsls	r1, r3, #4
 8000d92:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000d96:	f1c1 0620 	rsb	r6, r1, #32
 8000d9a:	f1a1 0020 	sub.w	r0, r1, #32
 8000d9e:	fa22 f401 	lsr.w	r4, r2, r1
 8000da2:	fa03 f606 	lsl.w	r6, r3, r6
 8000da6:	4334      	orrs	r4, r6
 8000da8:	fa23 f000 	lsr.w	r0, r3, r0
 8000dac:	4304      	orrs	r4, r0
 8000dae:	fa23 f501 	lsr.w	r5, r3, r1
 8000db2:	b2a3      	uxth	r3, r4
 8000db4:	4619      	mov	r1, r3
 8000db6:	4660      	mov	r0, ip
 8000db8:	f000 f85a 	bl	8000e70 <FLASH_Program_HalfWord>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000dbc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000dc0:	f000 f872 	bl	8000ea8 <FLASH_WaitForLastOperation>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8000dc8:	4b0d      	ldr	r3, [pc, #52]	; (8000e00 <HAL_FLASH_Program+0xdc>)
 8000dca:	691b      	ldr	r3, [r3, #16]
 8000dcc:	4a0c      	ldr	r2, [pc, #48]	; (8000e00 <HAL_FLASH_Program+0xdc>)
 8000dce:	f023 0301 	bic.w	r3, r3, #1
 8000dd2:	6113      	str	r3, [r2, #16]
      /* In case of error, stop programming procedure */
      if (status != HAL_OK)
 8000dd4:	7dfb      	ldrb	r3, [r7, #23]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d107      	bne.n	8000dea <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8000dda:	7dbb      	ldrb	r3, [r7, #22]
 8000ddc:	3301      	adds	r3, #1
 8000dde:	75bb      	strb	r3, [r7, #22]
 8000de0:	7dba      	ldrb	r2, [r7, #22]
 8000de2:	7d7b      	ldrb	r3, [r7, #21]
 8000de4:	429a      	cmp	r2, r3
 8000de6:	d3cd      	bcc.n	8000d84 <HAL_FLASH_Program+0x60>
 8000de8:	e000      	b.n	8000dec <HAL_FLASH_Program+0xc8>
      {
        break;
 8000dea:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000dec:	4b03      	ldr	r3, [pc, #12]	; (8000dfc <HAL_FLASH_Program+0xd8>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	761a      	strb	r2, [r3, #24]

  return status;
 8000df2:	7dfb      	ldrb	r3, [r7, #23]
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	371c      	adds	r7, #28
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000dfc:	20000248 	.word	0x20000248
 8000e00:	40022000 	.word	0x40022000

08000e04 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000e0e:	4b0d      	ldr	r3, [pc, #52]	; (8000e44 <HAL_FLASH_Unlock+0x40>)
 8000e10:	691b      	ldr	r3, [r3, #16]
 8000e12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d00d      	beq.n	8000e36 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8000e1a:	4b0a      	ldr	r3, [pc, #40]	; (8000e44 <HAL_FLASH_Unlock+0x40>)
 8000e1c:	4a0a      	ldr	r2, [pc, #40]	; (8000e48 <HAL_FLASH_Unlock+0x44>)
 8000e1e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8000e20:	4b08      	ldr	r3, [pc, #32]	; (8000e44 <HAL_FLASH_Unlock+0x40>)
 8000e22:	4a0a      	ldr	r2, [pc, #40]	; (8000e4c <HAL_FLASH_Unlock+0x48>)
 8000e24:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000e26:	4b07      	ldr	r3, [pc, #28]	; (8000e44 <HAL_FLASH_Unlock+0x40>)
 8000e28:	691b      	ldr	r3, [r3, #16]
 8000e2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8000e32:	2301      	movs	r3, #1
 8000e34:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8000e36:	79fb      	ldrb	r3, [r7, #7]
}
 8000e38:	4618      	mov	r0, r3
 8000e3a:	370c      	adds	r7, #12
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr
 8000e44:	40022000 	.word	0x40022000
 8000e48:	45670123 	.word	0x45670123
 8000e4c:	cdef89ab 	.word	0xcdef89ab

08000e50 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8000e54:	4b05      	ldr	r3, [pc, #20]	; (8000e6c <HAL_FLASH_Lock+0x1c>)
 8000e56:	691b      	ldr	r3, [r3, #16]
 8000e58:	4a04      	ldr	r2, [pc, #16]	; (8000e6c <HAL_FLASH_Lock+0x1c>)
 8000e5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e5e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8000e60:	2300      	movs	r3, #0
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr
 8000e6c:	40022000 	.word	0x40022000

08000e70 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b083      	sub	sp, #12
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
 8000e78:	460b      	mov	r3, r1
 8000e7a:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000e7c:	4b08      	ldr	r3, [pc, #32]	; (8000ea0 <FLASH_Program_HalfWord+0x30>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	61da      	str	r2, [r3, #28]
  
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8000e82:	4b08      	ldr	r3, [pc, #32]	; (8000ea4 <FLASH_Program_HalfWord+0x34>)
 8000e84:	691b      	ldr	r3, [r3, #16]
 8000e86:	4a07      	ldr	r2, [pc, #28]	; (8000ea4 <FLASH_Program_HalfWord+0x34>)
 8000e88:	f043 0301 	orr.w	r3, r3, #1
 8000e8c:	6113      	str	r3, [r2, #16]

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	887a      	ldrh	r2, [r7, #2]
 8000e92:	801a      	strh	r2, [r3, #0]
}
 8000e94:	bf00      	nop
 8000e96:	370c      	adds	r7, #12
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9e:	4770      	bx	lr
 8000ea0:	20000248 	.word	0x20000248
 8000ea4:	40022000 	.word	0x40022000

08000ea8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8000eb0:	f7ff fe46 	bl	8000b40 <HAL_GetTick>
 8000eb4:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000eb6:	e010      	b.n	8000eda <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ebe:	d00c      	beq.n	8000eda <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d007      	beq.n	8000ed6 <FLASH_WaitForLastOperation+0x2e>
 8000ec6:	f7ff fe3b 	bl	8000b40 <HAL_GetTick>
 8000eca:	4602      	mov	r2, r0
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	1ad3      	subs	r3, r2, r3
 8000ed0:	687a      	ldr	r2, [r7, #4]
 8000ed2:	429a      	cmp	r2, r3
 8000ed4:	d201      	bcs.n	8000eda <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8000ed6:	2303      	movs	r3, #3
 8000ed8:	e01f      	b.n	8000f1a <FLASH_WaitForLastOperation+0x72>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000eda:	4b12      	ldr	r3, [pc, #72]	; (8000f24 <FLASH_WaitForLastOperation+0x7c>)
 8000edc:	68db      	ldr	r3, [r3, #12]
 8000ede:	f003 0301 	and.w	r3, r3, #1
 8000ee2:	2b01      	cmp	r3, #1
 8000ee4:	d0e8      	beq.n	8000eb8 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8000ee6:	4b0f      	ldr	r3, [pc, #60]	; (8000f24 <FLASH_WaitForLastOperation+0x7c>)
 8000ee8:	68db      	ldr	r3, [r3, #12]
 8000eea:	f003 0320 	and.w	r3, r3, #32
 8000eee:	2b20      	cmp	r3, #32
 8000ef0:	d102      	bne.n	8000ef8 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8000ef2:	4b0c      	ldr	r3, [pc, #48]	; (8000f24 <FLASH_WaitForLastOperation+0x7c>)
 8000ef4:	2220      	movs	r2, #32
 8000ef6:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000ef8:	4b0a      	ldr	r3, [pc, #40]	; (8000f24 <FLASH_WaitForLastOperation+0x7c>)
 8000efa:	68db      	ldr	r3, [r3, #12]
 8000efc:	f003 0310 	and.w	r3, r3, #16
 8000f00:	2b10      	cmp	r3, #16
 8000f02:	d005      	beq.n	8000f10 <FLASH_WaitForLastOperation+0x68>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000f04:	4b07      	ldr	r3, [pc, #28]	; (8000f24 <FLASH_WaitForLastOperation+0x7c>)
 8000f06:	68db      	ldr	r3, [r3, #12]
 8000f08:	f003 0304 	and.w	r3, r3, #4
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000f0c:	2b04      	cmp	r3, #4
 8000f0e:	d103      	bne.n	8000f18 <FLASH_WaitForLastOperation+0x70>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8000f10:	f000 f80a 	bl	8000f28 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8000f14:	2301      	movs	r3, #1
 8000f16:	e000      	b.n	8000f1a <FLASH_WaitForLastOperation+0x72>
  }

  /* There is no error flag set */
  return HAL_OK;
 8000f18:	2300      	movs	r3, #0
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	3710      	adds	r7, #16
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	40022000 	.word	0x40022000

08000f28 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8000f32:	4b14      	ldr	r3, [pc, #80]	; (8000f84 <FLASH_SetErrorCode+0x5c>)
 8000f34:	68db      	ldr	r3, [r3, #12]
 8000f36:	f003 0310 	and.w	r3, r3, #16
 8000f3a:	2b10      	cmp	r3, #16
 8000f3c:	d109      	bne.n	8000f52 <FLASH_SetErrorCode+0x2a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8000f3e:	4b12      	ldr	r3, [pc, #72]	; (8000f88 <FLASH_SetErrorCode+0x60>)
 8000f40:	69db      	ldr	r3, [r3, #28]
 8000f42:	f043 0302 	orr.w	r3, r3, #2
 8000f46:	4a10      	ldr	r2, [pc, #64]	; (8000f88 <FLASH_SetErrorCode+0x60>)
 8000f48:	61d3      	str	r3, [r2, #28]
    flags |= FLASH_FLAG_WRPERR;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	f043 0310 	orr.w	r3, r3, #16
 8000f50:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000f52:	4b0c      	ldr	r3, [pc, #48]	; (8000f84 <FLASH_SetErrorCode+0x5c>)
 8000f54:	68db      	ldr	r3, [r3, #12]
 8000f56:	f003 0304 	and.w	r3, r3, #4
 8000f5a:	2b04      	cmp	r3, #4
 8000f5c:	d109      	bne.n	8000f72 <FLASH_SetErrorCode+0x4a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8000f5e:	4b0a      	ldr	r3, [pc, #40]	; (8000f88 <FLASH_SetErrorCode+0x60>)
 8000f60:	69db      	ldr	r3, [r3, #28]
 8000f62:	f043 0301 	orr.w	r3, r3, #1
 8000f66:	4a08      	ldr	r2, [pc, #32]	; (8000f88 <FLASH_SetErrorCode+0x60>)
 8000f68:	61d3      	str	r3, [r2, #28]
    flags |= FLASH_FLAG_PGERR;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	f043 0304 	orr.w	r3, r3, #4
 8000f70:	607b      	str	r3, [r7, #4]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8000f72:	4a04      	ldr	r2, [pc, #16]	; (8000f84 <FLASH_SetErrorCode+0x5c>)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	60d3      	str	r3, [r2, #12]
}  
 8000f78:	bf00      	nop
 8000f7a:	370c      	adds	r7, #12
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr
 8000f84:	40022000 	.word	0x40022000
 8000f88:	20000248 	.word	0x20000248

08000f8c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8000f96:	2301      	movs	r3, #1
 8000f98:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000f9e:	4b2e      	ldr	r3, [pc, #184]	; (8001058 <HAL_FLASHEx_Erase+0xcc>)
 8000fa0:	7e1b      	ldrb	r3, [r3, #24]
 8000fa2:	2b01      	cmp	r3, #1
 8000fa4:	d101      	bne.n	8000faa <HAL_FLASHEx_Erase+0x1e>
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	e052      	b.n	8001050 <HAL_FLASHEx_Erase+0xc4>
 8000faa:	4b2b      	ldr	r3, [pc, #172]	; (8001058 <HAL_FLASHEx_Erase+0xcc>)
 8000fac:	2201      	movs	r2, #1
 8000fae:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	2b01      	cmp	r3, #1
 8000fb6:	d115      	bne.n	8000fe4 <HAL_FLASHEx_Erase+0x58>
  {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8000fb8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000fbc:	f7ff ff74 	bl	8000ea8 <FLASH_WaitForLastOperation>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d140      	bne.n	8001048 <HAL_FLASHEx_Erase+0xbc>
      {
        /*Mass erase to be done*/
        FLASH_MassErase();
 8000fc6:	f000 f84b 	bl	8001060 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000fca:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000fce:	f7ff ff6b 	bl	8000ea8 <FLASH_WaitForLastOperation>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8000fd6:	4b21      	ldr	r3, [pc, #132]	; (800105c <HAL_FLASHEx_Erase+0xd0>)
 8000fd8:	691b      	ldr	r3, [r3, #16]
 8000fda:	4a20      	ldr	r2, [pc, #128]	; (800105c <HAL_FLASHEx_Erase+0xd0>)
 8000fdc:	f023 0304 	bic.w	r3, r3, #4
 8000fe0:	6113      	str	r3, [r2, #16]
 8000fe2:	e031      	b.n	8001048 <HAL_FLASHEx_Erase+0xbc>
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
    assert_param(IS_FLASH_NB_PAGES(pEraseInit->PageAddress, pEraseInit->NbPages));
    
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8000fe4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000fe8:	f7ff ff5e 	bl	8000ea8 <FLASH_WaitForLastOperation>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d12a      	bne.n	8001048 <HAL_FLASHEx_Erase+0xbc>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ff8:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	60bb      	str	r3, [r7, #8]
 8001000:	e019      	b.n	8001036 <HAL_FLASHEx_Erase+0xaa>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8001002:	68b8      	ldr	r0, [r7, #8]
 8001004:	f000 f846 	bl	8001094 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001008:	f24c 3050 	movw	r0, #50000	; 0xc350
 800100c:	f7ff ff4c 	bl	8000ea8 <FLASH_WaitForLastOperation>
 8001010:	4603      	mov	r3, r0
 8001012:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8001014:	4b11      	ldr	r3, [pc, #68]	; (800105c <HAL_FLASHEx_Erase+0xd0>)
 8001016:	691b      	ldr	r3, [r3, #16]
 8001018:	4a10      	ldr	r2, [pc, #64]	; (800105c <HAL_FLASHEx_Erase+0xd0>)
 800101a:	f023 0302 	bic.w	r3, r3, #2
 800101e:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8001020:	7bfb      	ldrb	r3, [r7, #15]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d003      	beq.n	800102e <HAL_FLASHEx_Erase+0xa2>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	68ba      	ldr	r2, [r7, #8]
 800102a:	601a      	str	r2, [r3, #0]
            break;
 800102c:	e00c      	b.n	8001048 <HAL_FLASHEx_Erase+0xbc>
            address += FLASH_PAGE_SIZE)
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001034:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	02da      	lsls	r2, r3, #11
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8001042:	68ba      	ldr	r2, [r7, #8]
 8001044:	429a      	cmp	r2, r3
 8001046:	d3dc      	bcc.n	8001002 <HAL_FLASHEx_Erase+0x76>
        }
      }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001048:	4b03      	ldr	r3, [pc, #12]	; (8001058 <HAL_FLASHEx_Erase+0xcc>)
 800104a:	2200      	movs	r2, #0
 800104c:	761a      	strb	r2, [r3, #24]

  return status;
 800104e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001050:	4618      	mov	r0, r3
 8001052:	3710      	adds	r7, #16
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	20000248 	.word	0x20000248
 800105c:	40022000 	.word	0x40022000

08001060 <FLASH_MassErase>:
  * @brief  Full erase of FLASH memory Bank 
  *
  * @retval None
  */
static void FLASH_MassErase(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001064:	4b09      	ldr	r3, [pc, #36]	; (800108c <FLASH_MassErase+0x2c>)
 8001066:	2200      	movs	r2, #0
 8001068:	61da      	str	r2, [r3, #28]

    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800106a:	4b09      	ldr	r3, [pc, #36]	; (8001090 <FLASH_MassErase+0x30>)
 800106c:	691b      	ldr	r3, [r3, #16]
 800106e:	4a08      	ldr	r2, [pc, #32]	; (8001090 <FLASH_MassErase+0x30>)
 8001070:	f043 0304 	orr.w	r3, r3, #4
 8001074:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001076:	4b06      	ldr	r3, [pc, #24]	; (8001090 <FLASH_MassErase+0x30>)
 8001078:	691b      	ldr	r3, [r3, #16]
 800107a:	4a05      	ldr	r2, [pc, #20]	; (8001090 <FLASH_MassErase+0x30>)
 800107c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001080:	6113      	str	r3, [r2, #16]
}
 8001082:	bf00      	nop
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr
 800108c:	20000248 	.word	0x20000248
 8001090:	40022000 	.word	0x40022000

08001094 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800109c:	4b0b      	ldr	r3, [pc, #44]	; (80010cc <FLASH_PageErase+0x38>)
 800109e:	2200      	movs	r2, #0
 80010a0:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80010a2:	4b0b      	ldr	r3, [pc, #44]	; (80010d0 <FLASH_PageErase+0x3c>)
 80010a4:	691b      	ldr	r3, [r3, #16]
 80010a6:	4a0a      	ldr	r2, [pc, #40]	; (80010d0 <FLASH_PageErase+0x3c>)
 80010a8:	f043 0302 	orr.w	r3, r3, #2
 80010ac:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80010ae:	4a08      	ldr	r2, [pc, #32]	; (80010d0 <FLASH_PageErase+0x3c>)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80010b4:	4b06      	ldr	r3, [pc, #24]	; (80010d0 <FLASH_PageErase+0x3c>)
 80010b6:	691b      	ldr	r3, [r3, #16]
 80010b8:	4a05      	ldr	r2, [pc, #20]	; (80010d0 <FLASH_PageErase+0x3c>)
 80010ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010be:	6113      	str	r3, [r2, #16]
}
 80010c0:	bf00      	nop
 80010c2:	370c      	adds	r7, #12
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr
 80010cc:	20000248 	.word	0x20000248
 80010d0:	40022000 	.word	0x40022000

080010d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b087      	sub	sp, #28
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010de:	2300      	movs	r3, #0
 80010e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010e2:	e154      	b.n	800138e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	2101      	movs	r1, #1
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	fa01 f303 	lsl.w	r3, r1, r3
 80010f0:	4013      	ands	r3, r2
 80010f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	f000 8146 	beq.w	8001388 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	2b01      	cmp	r3, #1
 8001102:	d00b      	beq.n	800111c <HAL_GPIO_Init+0x48>
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	2b02      	cmp	r3, #2
 800110a:	d007      	beq.n	800111c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001110:	2b11      	cmp	r3, #17
 8001112:	d003      	beq.n	800111c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	2b12      	cmp	r3, #18
 800111a:	d130      	bne.n	800117e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	689b      	ldr	r3, [r3, #8]
 8001120:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	2203      	movs	r2, #3
 8001128:	fa02 f303 	lsl.w	r3, r2, r3
 800112c:	43db      	mvns	r3, r3
 800112e:	693a      	ldr	r2, [r7, #16]
 8001130:	4013      	ands	r3, r2
 8001132:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	68da      	ldr	r2, [r3, #12]
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	005b      	lsls	r3, r3, #1
 800113c:	fa02 f303 	lsl.w	r3, r2, r3
 8001140:	693a      	ldr	r2, [r7, #16]
 8001142:	4313      	orrs	r3, r2
 8001144:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	693a      	ldr	r2, [r7, #16]
 800114a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001152:	2201      	movs	r2, #1
 8001154:	697b      	ldr	r3, [r7, #20]
 8001156:	fa02 f303 	lsl.w	r3, r2, r3
 800115a:	43db      	mvns	r3, r3
 800115c:	693a      	ldr	r2, [r7, #16]
 800115e:	4013      	ands	r3, r2
 8001160:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	091b      	lsrs	r3, r3, #4
 8001168:	f003 0201 	and.w	r2, r3, #1
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	fa02 f303 	lsl.w	r3, r2, r3
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	4313      	orrs	r3, r2
 8001176:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	693a      	ldr	r2, [r7, #16]
 800117c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	68db      	ldr	r3, [r3, #12]
 8001182:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	2203      	movs	r2, #3
 800118a:	fa02 f303 	lsl.w	r3, r2, r3
 800118e:	43db      	mvns	r3, r3
 8001190:	693a      	ldr	r2, [r7, #16]
 8001192:	4013      	ands	r3, r2
 8001194:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	689a      	ldr	r2, [r3, #8]
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	005b      	lsls	r3, r3, #1
 800119e:	fa02 f303 	lsl.w	r3, r2, r3
 80011a2:	693a      	ldr	r2, [r7, #16]
 80011a4:	4313      	orrs	r3, r2
 80011a6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	693a      	ldr	r2, [r7, #16]
 80011ac:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	2b02      	cmp	r3, #2
 80011b4:	d003      	beq.n	80011be <HAL_GPIO_Init+0xea>
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	2b12      	cmp	r3, #18
 80011bc:	d123      	bne.n	8001206 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	08da      	lsrs	r2, r3, #3
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	3208      	adds	r2, #8
 80011c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	f003 0307 	and.w	r3, r3, #7
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	220f      	movs	r2, #15
 80011d6:	fa02 f303 	lsl.w	r3, r2, r3
 80011da:	43db      	mvns	r3, r3
 80011dc:	693a      	ldr	r2, [r7, #16]
 80011de:	4013      	ands	r3, r2
 80011e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	691a      	ldr	r2, [r3, #16]
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	f003 0307 	and.w	r3, r3, #7
 80011ec:	009b      	lsls	r3, r3, #2
 80011ee:	fa02 f303 	lsl.w	r3, r2, r3
 80011f2:	693a      	ldr	r2, [r7, #16]
 80011f4:	4313      	orrs	r3, r2
 80011f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	08da      	lsrs	r2, r3, #3
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	3208      	adds	r2, #8
 8001200:	6939      	ldr	r1, [r7, #16]
 8001202:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	005b      	lsls	r3, r3, #1
 8001210:	2203      	movs	r2, #3
 8001212:	fa02 f303 	lsl.w	r3, r2, r3
 8001216:	43db      	mvns	r3, r3
 8001218:	693a      	ldr	r2, [r7, #16]
 800121a:	4013      	ands	r3, r2
 800121c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	f003 0203 	and.w	r2, r3, #3
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	005b      	lsls	r3, r3, #1
 800122a:	fa02 f303 	lsl.w	r3, r2, r3
 800122e:	693a      	ldr	r2, [r7, #16]
 8001230:	4313      	orrs	r3, r2
 8001232:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	693a      	ldr	r2, [r7, #16]
 8001238:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001242:	2b00      	cmp	r3, #0
 8001244:	f000 80a0 	beq.w	8001388 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001248:	4b58      	ldr	r3, [pc, #352]	; (80013ac <HAL_GPIO_Init+0x2d8>)
 800124a:	699b      	ldr	r3, [r3, #24]
 800124c:	4a57      	ldr	r2, [pc, #348]	; (80013ac <HAL_GPIO_Init+0x2d8>)
 800124e:	f043 0301 	orr.w	r3, r3, #1
 8001252:	6193      	str	r3, [r2, #24]
 8001254:	4b55      	ldr	r3, [pc, #340]	; (80013ac <HAL_GPIO_Init+0x2d8>)
 8001256:	699b      	ldr	r3, [r3, #24]
 8001258:	f003 0301 	and.w	r3, r3, #1
 800125c:	60bb      	str	r3, [r7, #8]
 800125e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001260:	4a53      	ldr	r2, [pc, #332]	; (80013b0 <HAL_GPIO_Init+0x2dc>)
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	089b      	lsrs	r3, r3, #2
 8001266:	3302      	adds	r3, #2
 8001268:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800126c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800126e:	697b      	ldr	r3, [r7, #20]
 8001270:	f003 0303 	and.w	r3, r3, #3
 8001274:	009b      	lsls	r3, r3, #2
 8001276:	220f      	movs	r2, #15
 8001278:	fa02 f303 	lsl.w	r3, r2, r3
 800127c:	43db      	mvns	r3, r3
 800127e:	693a      	ldr	r2, [r7, #16]
 8001280:	4013      	ands	r3, r2
 8001282:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800128a:	d019      	beq.n	80012c0 <HAL_GPIO_Init+0x1ec>
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	4a49      	ldr	r2, [pc, #292]	; (80013b4 <HAL_GPIO_Init+0x2e0>)
 8001290:	4293      	cmp	r3, r2
 8001292:	d013      	beq.n	80012bc <HAL_GPIO_Init+0x1e8>
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	4a48      	ldr	r2, [pc, #288]	; (80013b8 <HAL_GPIO_Init+0x2e4>)
 8001298:	4293      	cmp	r3, r2
 800129a:	d00d      	beq.n	80012b8 <HAL_GPIO_Init+0x1e4>
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	4a47      	ldr	r2, [pc, #284]	; (80013bc <HAL_GPIO_Init+0x2e8>)
 80012a0:	4293      	cmp	r3, r2
 80012a2:	d007      	beq.n	80012b4 <HAL_GPIO_Init+0x1e0>
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	4a46      	ldr	r2, [pc, #280]	; (80013c0 <HAL_GPIO_Init+0x2ec>)
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d101      	bne.n	80012b0 <HAL_GPIO_Init+0x1dc>
 80012ac:	2304      	movs	r3, #4
 80012ae:	e008      	b.n	80012c2 <HAL_GPIO_Init+0x1ee>
 80012b0:	2305      	movs	r3, #5
 80012b2:	e006      	b.n	80012c2 <HAL_GPIO_Init+0x1ee>
 80012b4:	2303      	movs	r3, #3
 80012b6:	e004      	b.n	80012c2 <HAL_GPIO_Init+0x1ee>
 80012b8:	2302      	movs	r3, #2
 80012ba:	e002      	b.n	80012c2 <HAL_GPIO_Init+0x1ee>
 80012bc:	2301      	movs	r3, #1
 80012be:	e000      	b.n	80012c2 <HAL_GPIO_Init+0x1ee>
 80012c0:	2300      	movs	r3, #0
 80012c2:	697a      	ldr	r2, [r7, #20]
 80012c4:	f002 0203 	and.w	r2, r2, #3
 80012c8:	0092      	lsls	r2, r2, #2
 80012ca:	4093      	lsls	r3, r2
 80012cc:	693a      	ldr	r2, [r7, #16]
 80012ce:	4313      	orrs	r3, r2
 80012d0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80012d2:	4937      	ldr	r1, [pc, #220]	; (80013b0 <HAL_GPIO_Init+0x2dc>)
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	089b      	lsrs	r3, r3, #2
 80012d8:	3302      	adds	r3, #2
 80012da:	693a      	ldr	r2, [r7, #16]
 80012dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012e0:	4b38      	ldr	r3, [pc, #224]	; (80013c4 <HAL_GPIO_Init+0x2f0>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	43db      	mvns	r3, r3
 80012ea:	693a      	ldr	r2, [r7, #16]
 80012ec:	4013      	ands	r3, r2
 80012ee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d003      	beq.n	8001304 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80012fc:	693a      	ldr	r2, [r7, #16]
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	4313      	orrs	r3, r2
 8001302:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001304:	4a2f      	ldr	r2, [pc, #188]	; (80013c4 <HAL_GPIO_Init+0x2f0>)
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800130a:	4b2e      	ldr	r3, [pc, #184]	; (80013c4 <HAL_GPIO_Init+0x2f0>)
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	43db      	mvns	r3, r3
 8001314:	693a      	ldr	r2, [r7, #16]
 8001316:	4013      	ands	r3, r2
 8001318:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001322:	2b00      	cmp	r3, #0
 8001324:	d003      	beq.n	800132e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001326:	693a      	ldr	r2, [r7, #16]
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	4313      	orrs	r3, r2
 800132c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800132e:	4a25      	ldr	r2, [pc, #148]	; (80013c4 <HAL_GPIO_Init+0x2f0>)
 8001330:	693b      	ldr	r3, [r7, #16]
 8001332:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001334:	4b23      	ldr	r3, [pc, #140]	; (80013c4 <HAL_GPIO_Init+0x2f0>)
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	43db      	mvns	r3, r3
 800133e:	693a      	ldr	r2, [r7, #16]
 8001340:	4013      	ands	r3, r2
 8001342:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800134c:	2b00      	cmp	r3, #0
 800134e:	d003      	beq.n	8001358 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001350:	693a      	ldr	r2, [r7, #16]
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	4313      	orrs	r3, r2
 8001356:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001358:	4a1a      	ldr	r2, [pc, #104]	; (80013c4 <HAL_GPIO_Init+0x2f0>)
 800135a:	693b      	ldr	r3, [r7, #16]
 800135c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800135e:	4b19      	ldr	r3, [pc, #100]	; (80013c4 <HAL_GPIO_Init+0x2f0>)
 8001360:	68db      	ldr	r3, [r3, #12]
 8001362:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	43db      	mvns	r3, r3
 8001368:	693a      	ldr	r2, [r7, #16]
 800136a:	4013      	ands	r3, r2
 800136c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001376:	2b00      	cmp	r3, #0
 8001378:	d003      	beq.n	8001382 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	4313      	orrs	r3, r2
 8001380:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001382:	4a10      	ldr	r2, [pc, #64]	; (80013c4 <HAL_GPIO_Init+0x2f0>)
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	3301      	adds	r3, #1
 800138c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	fa22 f303 	lsr.w	r3, r2, r3
 8001398:	2b00      	cmp	r3, #0
 800139a:	f47f aea3 	bne.w	80010e4 <HAL_GPIO_Init+0x10>
  }
}
 800139e:	bf00      	nop
 80013a0:	371c      	adds	r7, #28
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	40021000 	.word	0x40021000
 80013b0:	40010000 	.word	0x40010000
 80013b4:	48000400 	.word	0x48000400
 80013b8:	48000800 	.word	0x48000800
 80013bc:	48000c00 	.word	0x48000c00
 80013c0:	48001000 	.word	0x48001000
 80013c4:	40010400 	.word	0x40010400

080013c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80013ce:	af00      	add	r7, sp, #0
 80013d0:	1d3b      	adds	r3, r7, #4
 80013d2:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013d4:	1d3b      	adds	r3, r7, #4
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d102      	bne.n	80013e2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80013dc:	2301      	movs	r3, #1
 80013de:	f000 bef4 	b.w	80021ca <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013e2:	1d3b      	adds	r3, r7, #4
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f003 0301 	and.w	r3, r3, #1
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	f000 816a 	beq.w	80016c6 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80013f2:	4bb3      	ldr	r3, [pc, #716]	; (80016c0 <HAL_RCC_OscConfig+0x2f8>)
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	f003 030c 	and.w	r3, r3, #12
 80013fa:	2b04      	cmp	r3, #4
 80013fc:	d00c      	beq.n	8001418 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80013fe:	4bb0      	ldr	r3, [pc, #704]	; (80016c0 <HAL_RCC_OscConfig+0x2f8>)
 8001400:	685b      	ldr	r3, [r3, #4]
 8001402:	f003 030c 	and.w	r3, r3, #12
 8001406:	2b08      	cmp	r3, #8
 8001408:	d159      	bne.n	80014be <HAL_RCC_OscConfig+0xf6>
 800140a:	4bad      	ldr	r3, [pc, #692]	; (80016c0 <HAL_RCC_OscConfig+0x2f8>)
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001412:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001416:	d152      	bne.n	80014be <HAL_RCC_OscConfig+0xf6>
 8001418:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800141c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001420:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001424:	fa93 f3a3 	rbit	r3, r3
 8001428:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800142c:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001430:	fab3 f383 	clz	r3, r3
 8001434:	b2db      	uxtb	r3, r3
 8001436:	095b      	lsrs	r3, r3, #5
 8001438:	b2db      	uxtb	r3, r3
 800143a:	f043 0301 	orr.w	r3, r3, #1
 800143e:	b2db      	uxtb	r3, r3
 8001440:	2b01      	cmp	r3, #1
 8001442:	d102      	bne.n	800144a <HAL_RCC_OscConfig+0x82>
 8001444:	4b9e      	ldr	r3, [pc, #632]	; (80016c0 <HAL_RCC_OscConfig+0x2f8>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	e015      	b.n	8001476 <HAL_RCC_OscConfig+0xae>
 800144a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800144e:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001452:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8001456:	fa93 f3a3 	rbit	r3, r3
 800145a:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800145e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001462:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001466:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800146a:	fa93 f3a3 	rbit	r3, r3
 800146e:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8001472:	4b93      	ldr	r3, [pc, #588]	; (80016c0 <HAL_RCC_OscConfig+0x2f8>)
 8001474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001476:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800147a:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800147e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001482:	fa92 f2a2 	rbit	r2, r2
 8001486:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800148a:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800148e:	fab2 f282 	clz	r2, r2
 8001492:	b2d2      	uxtb	r2, r2
 8001494:	f042 0220 	orr.w	r2, r2, #32
 8001498:	b2d2      	uxtb	r2, r2
 800149a:	f002 021f 	and.w	r2, r2, #31
 800149e:	2101      	movs	r1, #1
 80014a0:	fa01 f202 	lsl.w	r2, r1, r2
 80014a4:	4013      	ands	r3, r2
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	f000 810c 	beq.w	80016c4 <HAL_RCC_OscConfig+0x2fc>
 80014ac:	1d3b      	adds	r3, r7, #4
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	f040 8106 	bne.w	80016c4 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80014b8:	2301      	movs	r3, #1
 80014ba:	f000 be86 	b.w	80021ca <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014be:	1d3b      	adds	r3, r7, #4
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014c8:	d106      	bne.n	80014d8 <HAL_RCC_OscConfig+0x110>
 80014ca:	4b7d      	ldr	r3, [pc, #500]	; (80016c0 <HAL_RCC_OscConfig+0x2f8>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4a7c      	ldr	r2, [pc, #496]	; (80016c0 <HAL_RCC_OscConfig+0x2f8>)
 80014d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014d4:	6013      	str	r3, [r2, #0]
 80014d6:	e030      	b.n	800153a <HAL_RCC_OscConfig+0x172>
 80014d8:	1d3b      	adds	r3, r7, #4
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d10c      	bne.n	80014fc <HAL_RCC_OscConfig+0x134>
 80014e2:	4b77      	ldr	r3, [pc, #476]	; (80016c0 <HAL_RCC_OscConfig+0x2f8>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4a76      	ldr	r2, [pc, #472]	; (80016c0 <HAL_RCC_OscConfig+0x2f8>)
 80014e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014ec:	6013      	str	r3, [r2, #0]
 80014ee:	4b74      	ldr	r3, [pc, #464]	; (80016c0 <HAL_RCC_OscConfig+0x2f8>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a73      	ldr	r2, [pc, #460]	; (80016c0 <HAL_RCC_OscConfig+0x2f8>)
 80014f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014f8:	6013      	str	r3, [r2, #0]
 80014fa:	e01e      	b.n	800153a <HAL_RCC_OscConfig+0x172>
 80014fc:	1d3b      	adds	r3, r7, #4
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001506:	d10c      	bne.n	8001522 <HAL_RCC_OscConfig+0x15a>
 8001508:	4b6d      	ldr	r3, [pc, #436]	; (80016c0 <HAL_RCC_OscConfig+0x2f8>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a6c      	ldr	r2, [pc, #432]	; (80016c0 <HAL_RCC_OscConfig+0x2f8>)
 800150e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001512:	6013      	str	r3, [r2, #0]
 8001514:	4b6a      	ldr	r3, [pc, #424]	; (80016c0 <HAL_RCC_OscConfig+0x2f8>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a69      	ldr	r2, [pc, #420]	; (80016c0 <HAL_RCC_OscConfig+0x2f8>)
 800151a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800151e:	6013      	str	r3, [r2, #0]
 8001520:	e00b      	b.n	800153a <HAL_RCC_OscConfig+0x172>
 8001522:	4b67      	ldr	r3, [pc, #412]	; (80016c0 <HAL_RCC_OscConfig+0x2f8>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4a66      	ldr	r2, [pc, #408]	; (80016c0 <HAL_RCC_OscConfig+0x2f8>)
 8001528:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800152c:	6013      	str	r3, [r2, #0]
 800152e:	4b64      	ldr	r3, [pc, #400]	; (80016c0 <HAL_RCC_OscConfig+0x2f8>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4a63      	ldr	r2, [pc, #396]	; (80016c0 <HAL_RCC_OscConfig+0x2f8>)
 8001534:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001538:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800153a:	4b61      	ldr	r3, [pc, #388]	; (80016c0 <HAL_RCC_OscConfig+0x2f8>)
 800153c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800153e:	f023 020f 	bic.w	r2, r3, #15
 8001542:	1d3b      	adds	r3, r7, #4
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	495d      	ldr	r1, [pc, #372]	; (80016c0 <HAL_RCC_OscConfig+0x2f8>)
 800154a:	4313      	orrs	r3, r2
 800154c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800154e:	1d3b      	adds	r3, r7, #4
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d059      	beq.n	800160c <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001558:	f7ff faf2 	bl	8000b40 <HAL_GetTick>
 800155c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001560:	e00a      	b.n	8001578 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001562:	f7ff faed 	bl	8000b40 <HAL_GetTick>
 8001566:	4602      	mov	r2, r0
 8001568:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800156c:	1ad3      	subs	r3, r2, r3
 800156e:	2b64      	cmp	r3, #100	; 0x64
 8001570:	d902      	bls.n	8001578 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8001572:	2303      	movs	r3, #3
 8001574:	f000 be29 	b.w	80021ca <HAL_RCC_OscConfig+0xe02>
 8001578:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800157c:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001580:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001584:	fa93 f3a3 	rbit	r3, r3
 8001588:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800158c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001590:	fab3 f383 	clz	r3, r3
 8001594:	b2db      	uxtb	r3, r3
 8001596:	095b      	lsrs	r3, r3, #5
 8001598:	b2db      	uxtb	r3, r3
 800159a:	f043 0301 	orr.w	r3, r3, #1
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d102      	bne.n	80015aa <HAL_RCC_OscConfig+0x1e2>
 80015a4:	4b46      	ldr	r3, [pc, #280]	; (80016c0 <HAL_RCC_OscConfig+0x2f8>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	e015      	b.n	80015d6 <HAL_RCC_OscConfig+0x20e>
 80015aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015ae:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015b2:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80015b6:	fa93 f3a3 	rbit	r3, r3
 80015ba:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80015be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015c2:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80015c6:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80015ca:	fa93 f3a3 	rbit	r3, r3
 80015ce:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80015d2:	4b3b      	ldr	r3, [pc, #236]	; (80016c0 <HAL_RCC_OscConfig+0x2f8>)
 80015d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015d6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80015da:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80015de:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80015e2:	fa92 f2a2 	rbit	r2, r2
 80015e6:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80015ea:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80015ee:	fab2 f282 	clz	r2, r2
 80015f2:	b2d2      	uxtb	r2, r2
 80015f4:	f042 0220 	orr.w	r2, r2, #32
 80015f8:	b2d2      	uxtb	r2, r2
 80015fa:	f002 021f 	and.w	r2, r2, #31
 80015fe:	2101      	movs	r1, #1
 8001600:	fa01 f202 	lsl.w	r2, r1, r2
 8001604:	4013      	ands	r3, r2
 8001606:	2b00      	cmp	r3, #0
 8001608:	d0ab      	beq.n	8001562 <HAL_RCC_OscConfig+0x19a>
 800160a:	e05c      	b.n	80016c6 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800160c:	f7ff fa98 	bl	8000b40 <HAL_GetTick>
 8001610:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001614:	e00a      	b.n	800162c <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001616:	f7ff fa93 	bl	8000b40 <HAL_GetTick>
 800161a:	4602      	mov	r2, r0
 800161c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	2b64      	cmp	r3, #100	; 0x64
 8001624:	d902      	bls.n	800162c <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8001626:	2303      	movs	r3, #3
 8001628:	f000 bdcf 	b.w	80021ca <HAL_RCC_OscConfig+0xe02>
 800162c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001630:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001634:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001638:	fa93 f3a3 	rbit	r3, r3
 800163c:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8001640:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001644:	fab3 f383 	clz	r3, r3
 8001648:	b2db      	uxtb	r3, r3
 800164a:	095b      	lsrs	r3, r3, #5
 800164c:	b2db      	uxtb	r3, r3
 800164e:	f043 0301 	orr.w	r3, r3, #1
 8001652:	b2db      	uxtb	r3, r3
 8001654:	2b01      	cmp	r3, #1
 8001656:	d102      	bne.n	800165e <HAL_RCC_OscConfig+0x296>
 8001658:	4b19      	ldr	r3, [pc, #100]	; (80016c0 <HAL_RCC_OscConfig+0x2f8>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	e015      	b.n	800168a <HAL_RCC_OscConfig+0x2c2>
 800165e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001662:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001666:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800166a:	fa93 f3a3 	rbit	r3, r3
 800166e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001672:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001676:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800167a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800167e:	fa93 f3a3 	rbit	r3, r3
 8001682:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001686:	4b0e      	ldr	r3, [pc, #56]	; (80016c0 <HAL_RCC_OscConfig+0x2f8>)
 8001688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800168a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800168e:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8001692:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001696:	fa92 f2a2 	rbit	r2, r2
 800169a:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 800169e:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80016a2:	fab2 f282 	clz	r2, r2
 80016a6:	b2d2      	uxtb	r2, r2
 80016a8:	f042 0220 	orr.w	r2, r2, #32
 80016ac:	b2d2      	uxtb	r2, r2
 80016ae:	f002 021f 	and.w	r2, r2, #31
 80016b2:	2101      	movs	r1, #1
 80016b4:	fa01 f202 	lsl.w	r2, r1, r2
 80016b8:	4013      	ands	r3, r2
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d1ab      	bne.n	8001616 <HAL_RCC_OscConfig+0x24e>
 80016be:	e002      	b.n	80016c6 <HAL_RCC_OscConfig+0x2fe>
 80016c0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016c6:	1d3b      	adds	r3, r7, #4
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f003 0302 	and.w	r3, r3, #2
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	f000 816f 	beq.w	80019b4 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80016d6:	4bd0      	ldr	r3, [pc, #832]	; (8001a18 <HAL_RCC_OscConfig+0x650>)
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	f003 030c 	and.w	r3, r3, #12
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d00b      	beq.n	80016fa <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80016e2:	4bcd      	ldr	r3, [pc, #820]	; (8001a18 <HAL_RCC_OscConfig+0x650>)
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	f003 030c 	and.w	r3, r3, #12
 80016ea:	2b08      	cmp	r3, #8
 80016ec:	d16c      	bne.n	80017c8 <HAL_RCC_OscConfig+0x400>
 80016ee:	4bca      	ldr	r3, [pc, #808]	; (8001a18 <HAL_RCC_OscConfig+0x650>)
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d166      	bne.n	80017c8 <HAL_RCC_OscConfig+0x400>
 80016fa:	2302      	movs	r3, #2
 80016fc:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001700:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001704:	fa93 f3a3 	rbit	r3, r3
 8001708:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800170c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001710:	fab3 f383 	clz	r3, r3
 8001714:	b2db      	uxtb	r3, r3
 8001716:	095b      	lsrs	r3, r3, #5
 8001718:	b2db      	uxtb	r3, r3
 800171a:	f043 0301 	orr.w	r3, r3, #1
 800171e:	b2db      	uxtb	r3, r3
 8001720:	2b01      	cmp	r3, #1
 8001722:	d102      	bne.n	800172a <HAL_RCC_OscConfig+0x362>
 8001724:	4bbc      	ldr	r3, [pc, #752]	; (8001a18 <HAL_RCC_OscConfig+0x650>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	e013      	b.n	8001752 <HAL_RCC_OscConfig+0x38a>
 800172a:	2302      	movs	r3, #2
 800172c:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001730:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001734:	fa93 f3a3 	rbit	r3, r3
 8001738:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800173c:	2302      	movs	r3, #2
 800173e:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001742:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001746:	fa93 f3a3 	rbit	r3, r3
 800174a:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800174e:	4bb2      	ldr	r3, [pc, #712]	; (8001a18 <HAL_RCC_OscConfig+0x650>)
 8001750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001752:	2202      	movs	r2, #2
 8001754:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8001758:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800175c:	fa92 f2a2 	rbit	r2, r2
 8001760:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8001764:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001768:	fab2 f282 	clz	r2, r2
 800176c:	b2d2      	uxtb	r2, r2
 800176e:	f042 0220 	orr.w	r2, r2, #32
 8001772:	b2d2      	uxtb	r2, r2
 8001774:	f002 021f 	and.w	r2, r2, #31
 8001778:	2101      	movs	r1, #1
 800177a:	fa01 f202 	lsl.w	r2, r1, r2
 800177e:	4013      	ands	r3, r2
 8001780:	2b00      	cmp	r3, #0
 8001782:	d007      	beq.n	8001794 <HAL_RCC_OscConfig+0x3cc>
 8001784:	1d3b      	adds	r3, r7, #4
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	691b      	ldr	r3, [r3, #16]
 800178a:	2b01      	cmp	r3, #1
 800178c:	d002      	beq.n	8001794 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	f000 bd1b 	b.w	80021ca <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001794:	4ba0      	ldr	r3, [pc, #640]	; (8001a18 <HAL_RCC_OscConfig+0x650>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800179c:	1d3b      	adds	r3, r7, #4
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	695b      	ldr	r3, [r3, #20]
 80017a2:	21f8      	movs	r1, #248	; 0xf8
 80017a4:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017a8:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80017ac:	fa91 f1a1 	rbit	r1, r1
 80017b0:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80017b4:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80017b8:	fab1 f181 	clz	r1, r1
 80017bc:	b2c9      	uxtb	r1, r1
 80017be:	408b      	lsls	r3, r1
 80017c0:	4995      	ldr	r1, [pc, #596]	; (8001a18 <HAL_RCC_OscConfig+0x650>)
 80017c2:	4313      	orrs	r3, r2
 80017c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017c6:	e0f5      	b.n	80019b4 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017c8:	1d3b      	adds	r3, r7, #4
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	691b      	ldr	r3, [r3, #16]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	f000 8085 	beq.w	80018de <HAL_RCC_OscConfig+0x516>
 80017d4:	2301      	movs	r3, #1
 80017d6:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017da:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80017de:	fa93 f3a3 	rbit	r3, r3
 80017e2:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80017e6:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017ea:	fab3 f383 	clz	r3, r3
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80017f4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80017f8:	009b      	lsls	r3, r3, #2
 80017fa:	461a      	mov	r2, r3
 80017fc:	2301      	movs	r3, #1
 80017fe:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001800:	f7ff f99e 	bl	8000b40 <HAL_GetTick>
 8001804:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001808:	e00a      	b.n	8001820 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800180a:	f7ff f999 	bl	8000b40 <HAL_GetTick>
 800180e:	4602      	mov	r2, r0
 8001810:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	2b02      	cmp	r3, #2
 8001818:	d902      	bls.n	8001820 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 800181a:	2303      	movs	r3, #3
 800181c:	f000 bcd5 	b.w	80021ca <HAL_RCC_OscConfig+0xe02>
 8001820:	2302      	movs	r3, #2
 8001822:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001826:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800182a:	fa93 f3a3 	rbit	r3, r3
 800182e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8001832:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001836:	fab3 f383 	clz	r3, r3
 800183a:	b2db      	uxtb	r3, r3
 800183c:	095b      	lsrs	r3, r3, #5
 800183e:	b2db      	uxtb	r3, r3
 8001840:	f043 0301 	orr.w	r3, r3, #1
 8001844:	b2db      	uxtb	r3, r3
 8001846:	2b01      	cmp	r3, #1
 8001848:	d102      	bne.n	8001850 <HAL_RCC_OscConfig+0x488>
 800184a:	4b73      	ldr	r3, [pc, #460]	; (8001a18 <HAL_RCC_OscConfig+0x650>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	e013      	b.n	8001878 <HAL_RCC_OscConfig+0x4b0>
 8001850:	2302      	movs	r3, #2
 8001852:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001856:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800185a:	fa93 f3a3 	rbit	r3, r3
 800185e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001862:	2302      	movs	r3, #2
 8001864:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001868:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800186c:	fa93 f3a3 	rbit	r3, r3
 8001870:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001874:	4b68      	ldr	r3, [pc, #416]	; (8001a18 <HAL_RCC_OscConfig+0x650>)
 8001876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001878:	2202      	movs	r2, #2
 800187a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800187e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001882:	fa92 f2a2 	rbit	r2, r2
 8001886:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800188a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800188e:	fab2 f282 	clz	r2, r2
 8001892:	b2d2      	uxtb	r2, r2
 8001894:	f042 0220 	orr.w	r2, r2, #32
 8001898:	b2d2      	uxtb	r2, r2
 800189a:	f002 021f 	and.w	r2, r2, #31
 800189e:	2101      	movs	r1, #1
 80018a0:	fa01 f202 	lsl.w	r2, r1, r2
 80018a4:	4013      	ands	r3, r2
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d0af      	beq.n	800180a <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018aa:	4b5b      	ldr	r3, [pc, #364]	; (8001a18 <HAL_RCC_OscConfig+0x650>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018b2:	1d3b      	adds	r3, r7, #4
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	695b      	ldr	r3, [r3, #20]
 80018b8:	21f8      	movs	r1, #248	; 0xf8
 80018ba:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018be:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80018c2:	fa91 f1a1 	rbit	r1, r1
 80018c6:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80018ca:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80018ce:	fab1 f181 	clz	r1, r1
 80018d2:	b2c9      	uxtb	r1, r1
 80018d4:	408b      	lsls	r3, r1
 80018d6:	4950      	ldr	r1, [pc, #320]	; (8001a18 <HAL_RCC_OscConfig+0x650>)
 80018d8:	4313      	orrs	r3, r2
 80018da:	600b      	str	r3, [r1, #0]
 80018dc:	e06a      	b.n	80019b4 <HAL_RCC_OscConfig+0x5ec>
 80018de:	2301      	movs	r3, #1
 80018e0:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018e4:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80018e8:	fa93 f3a3 	rbit	r3, r3
 80018ec:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80018f0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018f4:	fab3 f383 	clz	r3, r3
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80018fe:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001902:	009b      	lsls	r3, r3, #2
 8001904:	461a      	mov	r2, r3
 8001906:	2300      	movs	r3, #0
 8001908:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800190a:	f7ff f919 	bl	8000b40 <HAL_GetTick>
 800190e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001912:	e00a      	b.n	800192a <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001914:	f7ff f914 	bl	8000b40 <HAL_GetTick>
 8001918:	4602      	mov	r2, r0
 800191a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	2b02      	cmp	r3, #2
 8001922:	d902      	bls.n	800192a <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8001924:	2303      	movs	r3, #3
 8001926:	f000 bc50 	b.w	80021ca <HAL_RCC_OscConfig+0xe02>
 800192a:	2302      	movs	r3, #2
 800192c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001930:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001934:	fa93 f3a3 	rbit	r3, r3
 8001938:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800193c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001940:	fab3 f383 	clz	r3, r3
 8001944:	b2db      	uxtb	r3, r3
 8001946:	095b      	lsrs	r3, r3, #5
 8001948:	b2db      	uxtb	r3, r3
 800194a:	f043 0301 	orr.w	r3, r3, #1
 800194e:	b2db      	uxtb	r3, r3
 8001950:	2b01      	cmp	r3, #1
 8001952:	d102      	bne.n	800195a <HAL_RCC_OscConfig+0x592>
 8001954:	4b30      	ldr	r3, [pc, #192]	; (8001a18 <HAL_RCC_OscConfig+0x650>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	e013      	b.n	8001982 <HAL_RCC_OscConfig+0x5ba>
 800195a:	2302      	movs	r3, #2
 800195c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001960:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001964:	fa93 f3a3 	rbit	r3, r3
 8001968:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800196c:	2302      	movs	r3, #2
 800196e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001972:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001976:	fa93 f3a3 	rbit	r3, r3
 800197a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800197e:	4b26      	ldr	r3, [pc, #152]	; (8001a18 <HAL_RCC_OscConfig+0x650>)
 8001980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001982:	2202      	movs	r2, #2
 8001984:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001988:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800198c:	fa92 f2a2 	rbit	r2, r2
 8001990:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8001994:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001998:	fab2 f282 	clz	r2, r2
 800199c:	b2d2      	uxtb	r2, r2
 800199e:	f042 0220 	orr.w	r2, r2, #32
 80019a2:	b2d2      	uxtb	r2, r2
 80019a4:	f002 021f 	and.w	r2, r2, #31
 80019a8:	2101      	movs	r1, #1
 80019aa:	fa01 f202 	lsl.w	r2, r1, r2
 80019ae:	4013      	ands	r3, r2
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d1af      	bne.n	8001914 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019b4:	1d3b      	adds	r3, r7, #4
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f003 0308 	and.w	r3, r3, #8
 80019be:	2b00      	cmp	r3, #0
 80019c0:	f000 80da 	beq.w	8001b78 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019c4:	1d3b      	adds	r3, r7, #4
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	699b      	ldr	r3, [r3, #24]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d069      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x6da>
 80019ce:	2301      	movs	r3, #1
 80019d0:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019d4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80019d8:	fa93 f3a3 	rbit	r3, r3
 80019dc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80019e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019e4:	fab3 f383 	clz	r3, r3
 80019e8:	b2db      	uxtb	r3, r3
 80019ea:	461a      	mov	r2, r3
 80019ec:	4b0b      	ldr	r3, [pc, #44]	; (8001a1c <HAL_RCC_OscConfig+0x654>)
 80019ee:	4413      	add	r3, r2
 80019f0:	009b      	lsls	r3, r3, #2
 80019f2:	461a      	mov	r2, r3
 80019f4:	2301      	movs	r3, #1
 80019f6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019f8:	f7ff f8a2 	bl	8000b40 <HAL_GetTick>
 80019fc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a00:	e00e      	b.n	8001a20 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a02:	f7ff f89d 	bl	8000b40 <HAL_GetTick>
 8001a06:	4602      	mov	r2, r0
 8001a08:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	2b02      	cmp	r3, #2
 8001a10:	d906      	bls.n	8001a20 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8001a12:	2303      	movs	r3, #3
 8001a14:	e3d9      	b.n	80021ca <HAL_RCC_OscConfig+0xe02>
 8001a16:	bf00      	nop
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	10908120 	.word	0x10908120
 8001a20:	2302      	movs	r3, #2
 8001a22:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a26:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001a2a:	fa93 f3a3 	rbit	r3, r3
 8001a2e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001a32:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001a36:	2202      	movs	r2, #2
 8001a38:	601a      	str	r2, [r3, #0]
 8001a3a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	fa93 f2a3 	rbit	r2, r3
 8001a44:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001a48:	601a      	str	r2, [r3, #0]
 8001a4a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001a4e:	2202      	movs	r2, #2
 8001a50:	601a      	str	r2, [r3, #0]
 8001a52:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	fa93 f2a3 	rbit	r2, r3
 8001a5c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001a60:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a62:	4ba5      	ldr	r3, [pc, #660]	; (8001cf8 <HAL_RCC_OscConfig+0x930>)
 8001a64:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a66:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001a6a:	2102      	movs	r1, #2
 8001a6c:	6019      	str	r1, [r3, #0]
 8001a6e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	fa93 f1a3 	rbit	r1, r3
 8001a78:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001a7c:	6019      	str	r1, [r3, #0]
  return result;
 8001a7e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	fab3 f383 	clz	r3, r3
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	f003 031f 	and.w	r3, r3, #31
 8001a94:	2101      	movs	r1, #1
 8001a96:	fa01 f303 	lsl.w	r3, r1, r3
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d0b0      	beq.n	8001a02 <HAL_RCC_OscConfig+0x63a>
 8001aa0:	e06a      	b.n	8001b78 <HAL_RCC_OscConfig+0x7b0>
 8001aa2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aaa:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	fa93 f2a3 	rbit	r2, r3
 8001ab4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001ab8:	601a      	str	r2, [r3, #0]
  return result;
 8001aba:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001abe:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ac0:	fab3 f383 	clz	r3, r3
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	461a      	mov	r2, r3
 8001ac8:	4b8c      	ldr	r3, [pc, #560]	; (8001cfc <HAL_RCC_OscConfig+0x934>)
 8001aca:	4413      	add	r3, r2
 8001acc:	009b      	lsls	r3, r3, #2
 8001ace:	461a      	mov	r2, r3
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ad4:	f7ff f834 	bl	8000b40 <HAL_GetTick>
 8001ad8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001adc:	e009      	b.n	8001af2 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ade:	f7ff f82f 	bl	8000b40 <HAL_GetTick>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	2b02      	cmp	r3, #2
 8001aec:	d901      	bls.n	8001af2 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8001aee:	2303      	movs	r3, #3
 8001af0:	e36b      	b.n	80021ca <HAL_RCC_OscConfig+0xe02>
 8001af2:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001af6:	2202      	movs	r2, #2
 8001af8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001afa:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	fa93 f2a3 	rbit	r2, r3
 8001b04:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001b08:	601a      	str	r2, [r3, #0]
 8001b0a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001b0e:	2202      	movs	r2, #2
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	fa93 f2a3 	rbit	r2, r3
 8001b1c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001b20:	601a      	str	r2, [r3, #0]
 8001b22:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001b26:	2202      	movs	r2, #2
 8001b28:	601a      	str	r2, [r3, #0]
 8001b2a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	fa93 f2a3 	rbit	r2, r3
 8001b34:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001b38:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b3a:	4b6f      	ldr	r3, [pc, #444]	; (8001cf8 <HAL_RCC_OscConfig+0x930>)
 8001b3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001b3e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001b42:	2102      	movs	r1, #2
 8001b44:	6019      	str	r1, [r3, #0]
 8001b46:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	fa93 f1a3 	rbit	r1, r3
 8001b50:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001b54:	6019      	str	r1, [r3, #0]
  return result;
 8001b56:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	fab3 f383 	clz	r3, r3
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	f003 031f 	and.w	r3, r3, #31
 8001b6c:	2101      	movs	r1, #1
 8001b6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b72:	4013      	ands	r3, r2
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d1b2      	bne.n	8001ade <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b78:	1d3b      	adds	r3, r7, #4
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 0304 	and.w	r3, r3, #4
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	f000 8158 	beq.w	8001e38 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b8e:	4b5a      	ldr	r3, [pc, #360]	; (8001cf8 <HAL_RCC_OscConfig+0x930>)
 8001b90:	69db      	ldr	r3, [r3, #28]
 8001b92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d112      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b9a:	4b57      	ldr	r3, [pc, #348]	; (8001cf8 <HAL_RCC_OscConfig+0x930>)
 8001b9c:	69db      	ldr	r3, [r3, #28]
 8001b9e:	4a56      	ldr	r2, [pc, #344]	; (8001cf8 <HAL_RCC_OscConfig+0x930>)
 8001ba0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ba4:	61d3      	str	r3, [r2, #28]
 8001ba6:	4b54      	ldr	r3, [pc, #336]	; (8001cf8 <HAL_RCC_OscConfig+0x930>)
 8001ba8:	69db      	ldr	r3, [r3, #28]
 8001baa:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001bae:	f107 0308 	add.w	r3, r7, #8
 8001bb2:	601a      	str	r2, [r3, #0]
 8001bb4:	f107 0308 	add.w	r3, r7, #8
 8001bb8:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bc0:	4b4f      	ldr	r3, [pc, #316]	; (8001d00 <HAL_RCC_OscConfig+0x938>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d11a      	bne.n	8001c02 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bcc:	4b4c      	ldr	r3, [pc, #304]	; (8001d00 <HAL_RCC_OscConfig+0x938>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a4b      	ldr	r2, [pc, #300]	; (8001d00 <HAL_RCC_OscConfig+0x938>)
 8001bd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bd6:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bd8:	f7fe ffb2 	bl	8000b40 <HAL_GetTick>
 8001bdc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001be0:	e009      	b.n	8001bf6 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001be2:	f7fe ffad 	bl	8000b40 <HAL_GetTick>
 8001be6:	4602      	mov	r2, r0
 8001be8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	2b64      	cmp	r3, #100	; 0x64
 8001bf0:	d901      	bls.n	8001bf6 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	e2e9      	b.n	80021ca <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bf6:	4b42      	ldr	r3, [pc, #264]	; (8001d00 <HAL_RCC_OscConfig+0x938>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d0ef      	beq.n	8001be2 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c02:	1d3b      	adds	r3, r7, #4
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	2b01      	cmp	r3, #1
 8001c0a:	d106      	bne.n	8001c1a <HAL_RCC_OscConfig+0x852>
 8001c0c:	4b3a      	ldr	r3, [pc, #232]	; (8001cf8 <HAL_RCC_OscConfig+0x930>)
 8001c0e:	6a1b      	ldr	r3, [r3, #32]
 8001c10:	4a39      	ldr	r2, [pc, #228]	; (8001cf8 <HAL_RCC_OscConfig+0x930>)
 8001c12:	f043 0301 	orr.w	r3, r3, #1
 8001c16:	6213      	str	r3, [r2, #32]
 8001c18:	e02f      	b.n	8001c7a <HAL_RCC_OscConfig+0x8b2>
 8001c1a:	1d3b      	adds	r3, r7, #4
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d10c      	bne.n	8001c3e <HAL_RCC_OscConfig+0x876>
 8001c24:	4b34      	ldr	r3, [pc, #208]	; (8001cf8 <HAL_RCC_OscConfig+0x930>)
 8001c26:	6a1b      	ldr	r3, [r3, #32]
 8001c28:	4a33      	ldr	r2, [pc, #204]	; (8001cf8 <HAL_RCC_OscConfig+0x930>)
 8001c2a:	f023 0301 	bic.w	r3, r3, #1
 8001c2e:	6213      	str	r3, [r2, #32]
 8001c30:	4b31      	ldr	r3, [pc, #196]	; (8001cf8 <HAL_RCC_OscConfig+0x930>)
 8001c32:	6a1b      	ldr	r3, [r3, #32]
 8001c34:	4a30      	ldr	r2, [pc, #192]	; (8001cf8 <HAL_RCC_OscConfig+0x930>)
 8001c36:	f023 0304 	bic.w	r3, r3, #4
 8001c3a:	6213      	str	r3, [r2, #32]
 8001c3c:	e01d      	b.n	8001c7a <HAL_RCC_OscConfig+0x8b2>
 8001c3e:	1d3b      	adds	r3, r7, #4
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	2b05      	cmp	r3, #5
 8001c46:	d10c      	bne.n	8001c62 <HAL_RCC_OscConfig+0x89a>
 8001c48:	4b2b      	ldr	r3, [pc, #172]	; (8001cf8 <HAL_RCC_OscConfig+0x930>)
 8001c4a:	6a1b      	ldr	r3, [r3, #32]
 8001c4c:	4a2a      	ldr	r2, [pc, #168]	; (8001cf8 <HAL_RCC_OscConfig+0x930>)
 8001c4e:	f043 0304 	orr.w	r3, r3, #4
 8001c52:	6213      	str	r3, [r2, #32]
 8001c54:	4b28      	ldr	r3, [pc, #160]	; (8001cf8 <HAL_RCC_OscConfig+0x930>)
 8001c56:	6a1b      	ldr	r3, [r3, #32]
 8001c58:	4a27      	ldr	r2, [pc, #156]	; (8001cf8 <HAL_RCC_OscConfig+0x930>)
 8001c5a:	f043 0301 	orr.w	r3, r3, #1
 8001c5e:	6213      	str	r3, [r2, #32]
 8001c60:	e00b      	b.n	8001c7a <HAL_RCC_OscConfig+0x8b2>
 8001c62:	4b25      	ldr	r3, [pc, #148]	; (8001cf8 <HAL_RCC_OscConfig+0x930>)
 8001c64:	6a1b      	ldr	r3, [r3, #32]
 8001c66:	4a24      	ldr	r2, [pc, #144]	; (8001cf8 <HAL_RCC_OscConfig+0x930>)
 8001c68:	f023 0301 	bic.w	r3, r3, #1
 8001c6c:	6213      	str	r3, [r2, #32]
 8001c6e:	4b22      	ldr	r3, [pc, #136]	; (8001cf8 <HAL_RCC_OscConfig+0x930>)
 8001c70:	6a1b      	ldr	r3, [r3, #32]
 8001c72:	4a21      	ldr	r2, [pc, #132]	; (8001cf8 <HAL_RCC_OscConfig+0x930>)
 8001c74:	f023 0304 	bic.w	r3, r3, #4
 8001c78:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c7a:	1d3b      	adds	r3, r7, #4
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d06b      	beq.n	8001d5c <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c84:	f7fe ff5c 	bl	8000b40 <HAL_GetTick>
 8001c88:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c8c:	e00b      	b.n	8001ca6 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c8e:	f7fe ff57 	bl	8000b40 <HAL_GetTick>
 8001c92:	4602      	mov	r2, r0
 8001c94:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d901      	bls.n	8001ca6 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	e291      	b.n	80021ca <HAL_RCC_OscConfig+0xe02>
 8001ca6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001caa:	2202      	movs	r2, #2
 8001cac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cae:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	fa93 f2a3 	rbit	r2, r3
 8001cb8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001cbc:	601a      	str	r2, [r3, #0]
 8001cbe:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001cc2:	2202      	movs	r2, #2
 8001cc4:	601a      	str	r2, [r3, #0]
 8001cc6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	fa93 f2a3 	rbit	r2, r3
 8001cd0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001cd4:	601a      	str	r2, [r3, #0]
  return result;
 8001cd6:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001cda:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cdc:	fab3 f383 	clz	r3, r3
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	095b      	lsrs	r3, r3, #5
 8001ce4:	b2db      	uxtb	r3, r3
 8001ce6:	f043 0302 	orr.w	r3, r3, #2
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	2b02      	cmp	r3, #2
 8001cee:	d109      	bne.n	8001d04 <HAL_RCC_OscConfig+0x93c>
 8001cf0:	4b01      	ldr	r3, [pc, #4]	; (8001cf8 <HAL_RCC_OscConfig+0x930>)
 8001cf2:	6a1b      	ldr	r3, [r3, #32]
 8001cf4:	e014      	b.n	8001d20 <HAL_RCC_OscConfig+0x958>
 8001cf6:	bf00      	nop
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	10908120 	.word	0x10908120
 8001d00:	40007000 	.word	0x40007000
 8001d04:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001d08:	2202      	movs	r2, #2
 8001d0a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d0c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	fa93 f2a3 	rbit	r2, r3
 8001d16:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	4bbb      	ldr	r3, [pc, #748]	; (800200c <HAL_RCC_OscConfig+0xc44>)
 8001d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d20:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001d24:	2102      	movs	r1, #2
 8001d26:	6011      	str	r1, [r2, #0]
 8001d28:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001d2c:	6812      	ldr	r2, [r2, #0]
 8001d2e:	fa92 f1a2 	rbit	r1, r2
 8001d32:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001d36:	6011      	str	r1, [r2, #0]
  return result;
 8001d38:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001d3c:	6812      	ldr	r2, [r2, #0]
 8001d3e:	fab2 f282 	clz	r2, r2
 8001d42:	b2d2      	uxtb	r2, r2
 8001d44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001d48:	b2d2      	uxtb	r2, r2
 8001d4a:	f002 021f 	and.w	r2, r2, #31
 8001d4e:	2101      	movs	r1, #1
 8001d50:	fa01 f202 	lsl.w	r2, r1, r2
 8001d54:	4013      	ands	r3, r2
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d099      	beq.n	8001c8e <HAL_RCC_OscConfig+0x8c6>
 8001d5a:	e063      	b.n	8001e24 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d5c:	f7fe fef0 	bl	8000b40 <HAL_GetTick>
 8001d60:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d64:	e00b      	b.n	8001d7e <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d66:	f7fe feeb 	bl	8000b40 <HAL_GetTick>
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d901      	bls.n	8001d7e <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e225      	b.n	80021ca <HAL_RCC_OscConfig+0xe02>
 8001d7e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001d82:	2202      	movs	r2, #2
 8001d84:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d86:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	fa93 f2a3 	rbit	r2, r3
 8001d90:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001d94:	601a      	str	r2, [r3, #0]
 8001d96:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001d9a:	2202      	movs	r2, #2
 8001d9c:	601a      	str	r2, [r3, #0]
 8001d9e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	fa93 f2a3 	rbit	r2, r3
 8001da8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001dac:	601a      	str	r2, [r3, #0]
  return result;
 8001dae:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001db2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001db4:	fab3 f383 	clz	r3, r3
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	095b      	lsrs	r3, r3, #5
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	f043 0302 	orr.w	r3, r3, #2
 8001dc2:	b2db      	uxtb	r3, r3
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	d102      	bne.n	8001dce <HAL_RCC_OscConfig+0xa06>
 8001dc8:	4b90      	ldr	r3, [pc, #576]	; (800200c <HAL_RCC_OscConfig+0xc44>)
 8001dca:	6a1b      	ldr	r3, [r3, #32]
 8001dcc:	e00d      	b.n	8001dea <HAL_RCC_OscConfig+0xa22>
 8001dce:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001dd2:	2202      	movs	r2, #2
 8001dd4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	fa93 f2a3 	rbit	r2, r3
 8001de0:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001de4:	601a      	str	r2, [r3, #0]
 8001de6:	4b89      	ldr	r3, [pc, #548]	; (800200c <HAL_RCC_OscConfig+0xc44>)
 8001de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dea:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001dee:	2102      	movs	r1, #2
 8001df0:	6011      	str	r1, [r2, #0]
 8001df2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001df6:	6812      	ldr	r2, [r2, #0]
 8001df8:	fa92 f1a2 	rbit	r1, r2
 8001dfc:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001e00:	6011      	str	r1, [r2, #0]
  return result;
 8001e02:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001e06:	6812      	ldr	r2, [r2, #0]
 8001e08:	fab2 f282 	clz	r2, r2
 8001e0c:	b2d2      	uxtb	r2, r2
 8001e0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001e12:	b2d2      	uxtb	r2, r2
 8001e14:	f002 021f 	and.w	r2, r2, #31
 8001e18:	2101      	movs	r1, #1
 8001e1a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e1e:	4013      	ands	r3, r2
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d1a0      	bne.n	8001d66 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001e24:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001e28:	2b01      	cmp	r3, #1
 8001e2a:	d105      	bne.n	8001e38 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e2c:	4b77      	ldr	r3, [pc, #476]	; (800200c <HAL_RCC_OscConfig+0xc44>)
 8001e2e:	69db      	ldr	r3, [r3, #28]
 8001e30:	4a76      	ldr	r2, [pc, #472]	; (800200c <HAL_RCC_OscConfig+0xc44>)
 8001e32:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e36:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e38:	1d3b      	adds	r3, r7, #4
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	69db      	ldr	r3, [r3, #28]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	f000 81c2 	beq.w	80021c8 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e44:	4b71      	ldr	r3, [pc, #452]	; (800200c <HAL_RCC_OscConfig+0xc44>)
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f003 030c 	and.w	r3, r3, #12
 8001e4c:	2b08      	cmp	r3, #8
 8001e4e:	f000 819c 	beq.w	800218a <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e52:	1d3b      	adds	r3, r7, #4
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	69db      	ldr	r3, [r3, #28]
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	f040 8114 	bne.w	8002086 <HAL_RCC_OscConfig+0xcbe>
 8001e5e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001e62:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001e66:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e68:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	fa93 f2a3 	rbit	r2, r3
 8001e72:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001e76:	601a      	str	r2, [r3, #0]
  return result;
 8001e78:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001e7c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e7e:	fab3 f383 	clz	r3, r3
 8001e82:	b2db      	uxtb	r3, r3
 8001e84:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001e88:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	461a      	mov	r2, r3
 8001e90:	2300      	movs	r3, #0
 8001e92:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e94:	f7fe fe54 	bl	8000b40 <HAL_GetTick>
 8001e98:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e9c:	e009      	b.n	8001eb2 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e9e:	f7fe fe4f 	bl	8000b40 <HAL_GetTick>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d901      	bls.n	8001eb2 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e18b      	b.n	80021ca <HAL_RCC_OscConfig+0xe02>
 8001eb2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001eb6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001eba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ebc:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	fa93 f2a3 	rbit	r2, r3
 8001ec6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001eca:	601a      	str	r2, [r3, #0]
  return result;
 8001ecc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001ed0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ed2:	fab3 f383 	clz	r3, r3
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	095b      	lsrs	r3, r3, #5
 8001eda:	b2db      	uxtb	r3, r3
 8001edc:	f043 0301 	orr.w	r3, r3, #1
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d102      	bne.n	8001eec <HAL_RCC_OscConfig+0xb24>
 8001ee6:	4b49      	ldr	r3, [pc, #292]	; (800200c <HAL_RCC_OscConfig+0xc44>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	e01b      	b.n	8001f24 <HAL_RCC_OscConfig+0xb5c>
 8001eec:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001ef0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ef4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ef6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	fa93 f2a3 	rbit	r2, r3
 8001f00:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001f04:	601a      	str	r2, [r3, #0]
 8001f06:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001f0a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f0e:	601a      	str	r2, [r3, #0]
 8001f10:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	fa93 f2a3 	rbit	r2, r3
 8001f1a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001f1e:	601a      	str	r2, [r3, #0]
 8001f20:	4b3a      	ldr	r3, [pc, #232]	; (800200c <HAL_RCC_OscConfig+0xc44>)
 8001f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f24:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001f28:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001f2c:	6011      	str	r1, [r2, #0]
 8001f2e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001f32:	6812      	ldr	r2, [r2, #0]
 8001f34:	fa92 f1a2 	rbit	r1, r2
 8001f38:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001f3c:	6011      	str	r1, [r2, #0]
  return result;
 8001f3e:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001f42:	6812      	ldr	r2, [r2, #0]
 8001f44:	fab2 f282 	clz	r2, r2
 8001f48:	b2d2      	uxtb	r2, r2
 8001f4a:	f042 0220 	orr.w	r2, r2, #32
 8001f4e:	b2d2      	uxtb	r2, r2
 8001f50:	f002 021f 	and.w	r2, r2, #31
 8001f54:	2101      	movs	r1, #1
 8001f56:	fa01 f202 	lsl.w	r2, r1, r2
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d19e      	bne.n	8001e9e <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f60:	4b2a      	ldr	r3, [pc, #168]	; (800200c <HAL_RCC_OscConfig+0xc44>)
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f68:	1d3b      	adds	r3, r7, #4
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001f6e:	1d3b      	adds	r3, r7, #4
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	6a1b      	ldr	r3, [r3, #32]
 8001f74:	430b      	orrs	r3, r1
 8001f76:	4925      	ldr	r1, [pc, #148]	; (800200c <HAL_RCC_OscConfig+0xc44>)
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	604b      	str	r3, [r1, #4]
 8001f7c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001f80:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001f84:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f86:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	fa93 f2a3 	rbit	r2, r3
 8001f90:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001f94:	601a      	str	r2, [r3, #0]
  return result;
 8001f96:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001f9a:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f9c:	fab3 f383 	clz	r3, r3
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001fa6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001faa:	009b      	lsls	r3, r3, #2
 8001fac:	461a      	mov	r2, r3
 8001fae:	2301      	movs	r3, #1
 8001fb0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb2:	f7fe fdc5 	bl	8000b40 <HAL_GetTick>
 8001fb6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fba:	e009      	b.n	8001fd0 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fbc:	f7fe fdc0 	bl	8000b40 <HAL_GetTick>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001fc6:	1ad3      	subs	r3, r2, r3
 8001fc8:	2b02      	cmp	r3, #2
 8001fca:	d901      	bls.n	8001fd0 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	e0fc      	b.n	80021ca <HAL_RCC_OscConfig+0xe02>
 8001fd0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001fd4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001fd8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fda:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	fa93 f2a3 	rbit	r2, r3
 8001fe4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001fe8:	601a      	str	r2, [r3, #0]
  return result;
 8001fea:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001fee:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ff0:	fab3 f383 	clz	r3, r3
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	095b      	lsrs	r3, r3, #5
 8001ff8:	b2db      	uxtb	r3, r3
 8001ffa:	f043 0301 	orr.w	r3, r3, #1
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	2b01      	cmp	r3, #1
 8002002:	d105      	bne.n	8002010 <HAL_RCC_OscConfig+0xc48>
 8002004:	4b01      	ldr	r3, [pc, #4]	; (800200c <HAL_RCC_OscConfig+0xc44>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	e01e      	b.n	8002048 <HAL_RCC_OscConfig+0xc80>
 800200a:	bf00      	nop
 800200c:	40021000 	.word	0x40021000
 8002010:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002014:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002018:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800201a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	fa93 f2a3 	rbit	r2, r3
 8002024:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002028:	601a      	str	r2, [r3, #0]
 800202a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800202e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002032:	601a      	str	r2, [r3, #0]
 8002034:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	fa93 f2a3 	rbit	r2, r3
 800203e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002042:	601a      	str	r2, [r3, #0]
 8002044:	4b63      	ldr	r3, [pc, #396]	; (80021d4 <HAL_RCC_OscConfig+0xe0c>)
 8002046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002048:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800204c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002050:	6011      	str	r1, [r2, #0]
 8002052:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002056:	6812      	ldr	r2, [r2, #0]
 8002058:	fa92 f1a2 	rbit	r1, r2
 800205c:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002060:	6011      	str	r1, [r2, #0]
  return result;
 8002062:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002066:	6812      	ldr	r2, [r2, #0]
 8002068:	fab2 f282 	clz	r2, r2
 800206c:	b2d2      	uxtb	r2, r2
 800206e:	f042 0220 	orr.w	r2, r2, #32
 8002072:	b2d2      	uxtb	r2, r2
 8002074:	f002 021f 	and.w	r2, r2, #31
 8002078:	2101      	movs	r1, #1
 800207a:	fa01 f202 	lsl.w	r2, r1, r2
 800207e:	4013      	ands	r3, r2
 8002080:	2b00      	cmp	r3, #0
 8002082:	d09b      	beq.n	8001fbc <HAL_RCC_OscConfig+0xbf4>
 8002084:	e0a0      	b.n	80021c8 <HAL_RCC_OscConfig+0xe00>
 8002086:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800208a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800208e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002090:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	fa93 f2a3 	rbit	r2, r3
 800209a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800209e:	601a      	str	r2, [r3, #0]
  return result;
 80020a0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020a4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020a6:	fab3 f383 	clz	r3, r3
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80020b0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	461a      	mov	r2, r3
 80020b8:	2300      	movs	r3, #0
 80020ba:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020bc:	f7fe fd40 	bl	8000b40 <HAL_GetTick>
 80020c0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020c4:	e009      	b.n	80020da <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020c6:	f7fe fd3b 	bl	8000b40 <HAL_GetTick>
 80020ca:	4602      	mov	r2, r0
 80020cc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	2b02      	cmp	r3, #2
 80020d4:	d901      	bls.n	80020da <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e077      	b.n	80021ca <HAL_RCC_OscConfig+0xe02>
 80020da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020de:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020e4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	fa93 f2a3 	rbit	r2, r3
 80020ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020f2:	601a      	str	r2, [r3, #0]
  return result;
 80020f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020f8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020fa:	fab3 f383 	clz	r3, r3
 80020fe:	b2db      	uxtb	r3, r3
 8002100:	095b      	lsrs	r3, r3, #5
 8002102:	b2db      	uxtb	r3, r3
 8002104:	f043 0301 	orr.w	r3, r3, #1
 8002108:	b2db      	uxtb	r3, r3
 800210a:	2b01      	cmp	r3, #1
 800210c:	d102      	bne.n	8002114 <HAL_RCC_OscConfig+0xd4c>
 800210e:	4b31      	ldr	r3, [pc, #196]	; (80021d4 <HAL_RCC_OscConfig+0xe0c>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	e01b      	b.n	800214c <HAL_RCC_OscConfig+0xd84>
 8002114:	f107 0320 	add.w	r3, r7, #32
 8002118:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800211c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800211e:	f107 0320 	add.w	r3, r7, #32
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	fa93 f2a3 	rbit	r2, r3
 8002128:	f107 031c 	add.w	r3, r7, #28
 800212c:	601a      	str	r2, [r3, #0]
 800212e:	f107 0318 	add.w	r3, r7, #24
 8002132:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002136:	601a      	str	r2, [r3, #0]
 8002138:	f107 0318 	add.w	r3, r7, #24
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	fa93 f2a3 	rbit	r2, r3
 8002142:	f107 0314 	add.w	r3, r7, #20
 8002146:	601a      	str	r2, [r3, #0]
 8002148:	4b22      	ldr	r3, [pc, #136]	; (80021d4 <HAL_RCC_OscConfig+0xe0c>)
 800214a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800214c:	f107 0210 	add.w	r2, r7, #16
 8002150:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002154:	6011      	str	r1, [r2, #0]
 8002156:	f107 0210 	add.w	r2, r7, #16
 800215a:	6812      	ldr	r2, [r2, #0]
 800215c:	fa92 f1a2 	rbit	r1, r2
 8002160:	f107 020c 	add.w	r2, r7, #12
 8002164:	6011      	str	r1, [r2, #0]
  return result;
 8002166:	f107 020c 	add.w	r2, r7, #12
 800216a:	6812      	ldr	r2, [r2, #0]
 800216c:	fab2 f282 	clz	r2, r2
 8002170:	b2d2      	uxtb	r2, r2
 8002172:	f042 0220 	orr.w	r2, r2, #32
 8002176:	b2d2      	uxtb	r2, r2
 8002178:	f002 021f 	and.w	r2, r2, #31
 800217c:	2101      	movs	r1, #1
 800217e:	fa01 f202 	lsl.w	r2, r1, r2
 8002182:	4013      	ands	r3, r2
 8002184:	2b00      	cmp	r3, #0
 8002186:	d19e      	bne.n	80020c6 <HAL_RCC_OscConfig+0xcfe>
 8002188:	e01e      	b.n	80021c8 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800218a:	1d3b      	adds	r3, r7, #4
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	69db      	ldr	r3, [r3, #28]
 8002190:	2b01      	cmp	r3, #1
 8002192:	d101      	bne.n	8002198 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8002194:	2301      	movs	r3, #1
 8002196:	e018      	b.n	80021ca <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002198:	4b0e      	ldr	r3, [pc, #56]	; (80021d4 <HAL_RCC_OscConfig+0xe0c>)
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80021a0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80021a4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80021a8:	1d3b      	adds	r3, r7, #4
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	6a1b      	ldr	r3, [r3, #32]
 80021ae:	429a      	cmp	r2, r3
 80021b0:	d108      	bne.n	80021c4 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80021b2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80021b6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80021ba:	1d3b      	adds	r3, r7, #4
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d001      	beq.n	80021c8 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	e000      	b.n	80021ca <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 80021c8:	2300      	movs	r3, #0
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	40021000 	.word	0x40021000

080021d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b09e      	sub	sp, #120	; 0x78
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80021e2:	2300      	movs	r3, #0
 80021e4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d101      	bne.n	80021f0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e162      	b.n	80024b6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80021f0:	4b90      	ldr	r3, [pc, #576]	; (8002434 <HAL_RCC_ClockConfig+0x25c>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 0307 	and.w	r3, r3, #7
 80021f8:	683a      	ldr	r2, [r7, #0]
 80021fa:	429a      	cmp	r2, r3
 80021fc:	d910      	bls.n	8002220 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021fe:	4b8d      	ldr	r3, [pc, #564]	; (8002434 <HAL_RCC_ClockConfig+0x25c>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f023 0207 	bic.w	r2, r3, #7
 8002206:	498b      	ldr	r1, [pc, #556]	; (8002434 <HAL_RCC_ClockConfig+0x25c>)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	4313      	orrs	r3, r2
 800220c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800220e:	4b89      	ldr	r3, [pc, #548]	; (8002434 <HAL_RCC_ClockConfig+0x25c>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 0307 	and.w	r3, r3, #7
 8002216:	683a      	ldr	r2, [r7, #0]
 8002218:	429a      	cmp	r2, r3
 800221a:	d001      	beq.n	8002220 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e14a      	b.n	80024b6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0302 	and.w	r3, r3, #2
 8002228:	2b00      	cmp	r3, #0
 800222a:	d008      	beq.n	800223e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800222c:	4b82      	ldr	r3, [pc, #520]	; (8002438 <HAL_RCC_ClockConfig+0x260>)
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	497f      	ldr	r1, [pc, #508]	; (8002438 <HAL_RCC_ClockConfig+0x260>)
 800223a:	4313      	orrs	r3, r2
 800223c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	2b00      	cmp	r3, #0
 8002248:	f000 80dc 	beq.w	8002404 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	2b01      	cmp	r3, #1
 8002252:	d13c      	bne.n	80022ce <HAL_RCC_ClockConfig+0xf6>
 8002254:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002258:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800225a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800225c:	fa93 f3a3 	rbit	r3, r3
 8002260:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002262:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002264:	fab3 f383 	clz	r3, r3
 8002268:	b2db      	uxtb	r3, r3
 800226a:	095b      	lsrs	r3, r3, #5
 800226c:	b2db      	uxtb	r3, r3
 800226e:	f043 0301 	orr.w	r3, r3, #1
 8002272:	b2db      	uxtb	r3, r3
 8002274:	2b01      	cmp	r3, #1
 8002276:	d102      	bne.n	800227e <HAL_RCC_ClockConfig+0xa6>
 8002278:	4b6f      	ldr	r3, [pc, #444]	; (8002438 <HAL_RCC_ClockConfig+0x260>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	e00f      	b.n	800229e <HAL_RCC_ClockConfig+0xc6>
 800227e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002282:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002284:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002286:	fa93 f3a3 	rbit	r3, r3
 800228a:	667b      	str	r3, [r7, #100]	; 0x64
 800228c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002290:	663b      	str	r3, [r7, #96]	; 0x60
 8002292:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002294:	fa93 f3a3 	rbit	r3, r3
 8002298:	65fb      	str	r3, [r7, #92]	; 0x5c
 800229a:	4b67      	ldr	r3, [pc, #412]	; (8002438 <HAL_RCC_ClockConfig+0x260>)
 800229c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800229e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80022a2:	65ba      	str	r2, [r7, #88]	; 0x58
 80022a4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80022a6:	fa92 f2a2 	rbit	r2, r2
 80022aa:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80022ac:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80022ae:	fab2 f282 	clz	r2, r2
 80022b2:	b2d2      	uxtb	r2, r2
 80022b4:	f042 0220 	orr.w	r2, r2, #32
 80022b8:	b2d2      	uxtb	r2, r2
 80022ba:	f002 021f 	and.w	r2, r2, #31
 80022be:	2101      	movs	r1, #1
 80022c0:	fa01 f202 	lsl.w	r2, r1, r2
 80022c4:	4013      	ands	r3, r2
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d17b      	bne.n	80023c2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e0f3      	b.n	80024b6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	2b02      	cmp	r3, #2
 80022d4:	d13c      	bne.n	8002350 <HAL_RCC_ClockConfig+0x178>
 80022d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022da:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80022de:	fa93 f3a3 	rbit	r3, r3
 80022e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80022e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022e6:	fab3 f383 	clz	r3, r3
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	095b      	lsrs	r3, r3, #5
 80022ee:	b2db      	uxtb	r3, r3
 80022f0:	f043 0301 	orr.w	r3, r3, #1
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d102      	bne.n	8002300 <HAL_RCC_ClockConfig+0x128>
 80022fa:	4b4f      	ldr	r3, [pc, #316]	; (8002438 <HAL_RCC_ClockConfig+0x260>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	e00f      	b.n	8002320 <HAL_RCC_ClockConfig+0x148>
 8002300:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002304:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002306:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002308:	fa93 f3a3 	rbit	r3, r3
 800230c:	647b      	str	r3, [r7, #68]	; 0x44
 800230e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002312:	643b      	str	r3, [r7, #64]	; 0x40
 8002314:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002316:	fa93 f3a3 	rbit	r3, r3
 800231a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800231c:	4b46      	ldr	r3, [pc, #280]	; (8002438 <HAL_RCC_ClockConfig+0x260>)
 800231e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002320:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002324:	63ba      	str	r2, [r7, #56]	; 0x38
 8002326:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002328:	fa92 f2a2 	rbit	r2, r2
 800232c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800232e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002330:	fab2 f282 	clz	r2, r2
 8002334:	b2d2      	uxtb	r2, r2
 8002336:	f042 0220 	orr.w	r2, r2, #32
 800233a:	b2d2      	uxtb	r2, r2
 800233c:	f002 021f 	and.w	r2, r2, #31
 8002340:	2101      	movs	r1, #1
 8002342:	fa01 f202 	lsl.w	r2, r1, r2
 8002346:	4013      	ands	r3, r2
 8002348:	2b00      	cmp	r3, #0
 800234a:	d13a      	bne.n	80023c2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	e0b2      	b.n	80024b6 <HAL_RCC_ClockConfig+0x2de>
 8002350:	2302      	movs	r3, #2
 8002352:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002354:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002356:	fa93 f3a3 	rbit	r3, r3
 800235a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800235c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800235e:	fab3 f383 	clz	r3, r3
 8002362:	b2db      	uxtb	r3, r3
 8002364:	095b      	lsrs	r3, r3, #5
 8002366:	b2db      	uxtb	r3, r3
 8002368:	f043 0301 	orr.w	r3, r3, #1
 800236c:	b2db      	uxtb	r3, r3
 800236e:	2b01      	cmp	r3, #1
 8002370:	d102      	bne.n	8002378 <HAL_RCC_ClockConfig+0x1a0>
 8002372:	4b31      	ldr	r3, [pc, #196]	; (8002438 <HAL_RCC_ClockConfig+0x260>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	e00d      	b.n	8002394 <HAL_RCC_ClockConfig+0x1bc>
 8002378:	2302      	movs	r3, #2
 800237a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800237c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800237e:	fa93 f3a3 	rbit	r3, r3
 8002382:	627b      	str	r3, [r7, #36]	; 0x24
 8002384:	2302      	movs	r3, #2
 8002386:	623b      	str	r3, [r7, #32]
 8002388:	6a3b      	ldr	r3, [r7, #32]
 800238a:	fa93 f3a3 	rbit	r3, r3
 800238e:	61fb      	str	r3, [r7, #28]
 8002390:	4b29      	ldr	r3, [pc, #164]	; (8002438 <HAL_RCC_ClockConfig+0x260>)
 8002392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002394:	2202      	movs	r2, #2
 8002396:	61ba      	str	r2, [r7, #24]
 8002398:	69ba      	ldr	r2, [r7, #24]
 800239a:	fa92 f2a2 	rbit	r2, r2
 800239e:	617a      	str	r2, [r7, #20]
  return result;
 80023a0:	697a      	ldr	r2, [r7, #20]
 80023a2:	fab2 f282 	clz	r2, r2
 80023a6:	b2d2      	uxtb	r2, r2
 80023a8:	f042 0220 	orr.w	r2, r2, #32
 80023ac:	b2d2      	uxtb	r2, r2
 80023ae:	f002 021f 	and.w	r2, r2, #31
 80023b2:	2101      	movs	r1, #1
 80023b4:	fa01 f202 	lsl.w	r2, r1, r2
 80023b8:	4013      	ands	r3, r2
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d101      	bne.n	80023c2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e079      	b.n	80024b6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023c2:	4b1d      	ldr	r3, [pc, #116]	; (8002438 <HAL_RCC_ClockConfig+0x260>)
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	f023 0203 	bic.w	r2, r3, #3
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	491a      	ldr	r1, [pc, #104]	; (8002438 <HAL_RCC_ClockConfig+0x260>)
 80023d0:	4313      	orrs	r3, r2
 80023d2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023d4:	f7fe fbb4 	bl	8000b40 <HAL_GetTick>
 80023d8:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023da:	e00a      	b.n	80023f2 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023dc:	f7fe fbb0 	bl	8000b40 <HAL_GetTick>
 80023e0:	4602      	mov	r2, r0
 80023e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d901      	bls.n	80023f2 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80023ee:	2303      	movs	r3, #3
 80023f0:	e061      	b.n	80024b6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023f2:	4b11      	ldr	r3, [pc, #68]	; (8002438 <HAL_RCC_ClockConfig+0x260>)
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	f003 020c 	and.w	r2, r3, #12
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	429a      	cmp	r2, r3
 8002402:	d1eb      	bne.n	80023dc <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002404:	4b0b      	ldr	r3, [pc, #44]	; (8002434 <HAL_RCC_ClockConfig+0x25c>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 0307 	and.w	r3, r3, #7
 800240c:	683a      	ldr	r2, [r7, #0]
 800240e:	429a      	cmp	r2, r3
 8002410:	d214      	bcs.n	800243c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002412:	4b08      	ldr	r3, [pc, #32]	; (8002434 <HAL_RCC_ClockConfig+0x25c>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f023 0207 	bic.w	r2, r3, #7
 800241a:	4906      	ldr	r1, [pc, #24]	; (8002434 <HAL_RCC_ClockConfig+0x25c>)
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	4313      	orrs	r3, r2
 8002420:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002422:	4b04      	ldr	r3, [pc, #16]	; (8002434 <HAL_RCC_ClockConfig+0x25c>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 0307 	and.w	r3, r3, #7
 800242a:	683a      	ldr	r2, [r7, #0]
 800242c:	429a      	cmp	r2, r3
 800242e:	d005      	beq.n	800243c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e040      	b.n	80024b6 <HAL_RCC_ClockConfig+0x2de>
 8002434:	40022000 	.word	0x40022000
 8002438:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0304 	and.w	r3, r3, #4
 8002444:	2b00      	cmp	r3, #0
 8002446:	d008      	beq.n	800245a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002448:	4b1d      	ldr	r3, [pc, #116]	; (80024c0 <HAL_RCC_ClockConfig+0x2e8>)
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	491a      	ldr	r1, [pc, #104]	; (80024c0 <HAL_RCC_ClockConfig+0x2e8>)
 8002456:	4313      	orrs	r3, r2
 8002458:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 0308 	and.w	r3, r3, #8
 8002462:	2b00      	cmp	r3, #0
 8002464:	d009      	beq.n	800247a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002466:	4b16      	ldr	r3, [pc, #88]	; (80024c0 <HAL_RCC_ClockConfig+0x2e8>)
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	691b      	ldr	r3, [r3, #16]
 8002472:	00db      	lsls	r3, r3, #3
 8002474:	4912      	ldr	r1, [pc, #72]	; (80024c0 <HAL_RCC_ClockConfig+0x2e8>)
 8002476:	4313      	orrs	r3, r2
 8002478:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800247a:	f000 f829 	bl	80024d0 <HAL_RCC_GetSysClockFreq>
 800247e:	4601      	mov	r1, r0
 8002480:	4b0f      	ldr	r3, [pc, #60]	; (80024c0 <HAL_RCC_ClockConfig+0x2e8>)
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002488:	22f0      	movs	r2, #240	; 0xf0
 800248a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800248c:	693a      	ldr	r2, [r7, #16]
 800248e:	fa92 f2a2 	rbit	r2, r2
 8002492:	60fa      	str	r2, [r7, #12]
  return result;
 8002494:	68fa      	ldr	r2, [r7, #12]
 8002496:	fab2 f282 	clz	r2, r2
 800249a:	b2d2      	uxtb	r2, r2
 800249c:	40d3      	lsrs	r3, r2
 800249e:	4a09      	ldr	r2, [pc, #36]	; (80024c4 <HAL_RCC_ClockConfig+0x2ec>)
 80024a0:	5cd3      	ldrb	r3, [r2, r3]
 80024a2:	fa21 f303 	lsr.w	r3, r1, r3
 80024a6:	4a08      	ldr	r2, [pc, #32]	; (80024c8 <HAL_RCC_ClockConfig+0x2f0>)
 80024a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80024aa:	4b08      	ldr	r3, [pc, #32]	; (80024cc <HAL_RCC_ClockConfig+0x2f4>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7fe fb02 	bl	8000ab8 <HAL_InitTick>
  
  return HAL_OK;
 80024b4:	2300      	movs	r3, #0
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3778      	adds	r7, #120	; 0x78
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	40021000 	.word	0x40021000
 80024c4:	080049e0 	.word	0x080049e0
 80024c8:	20000024 	.word	0x20000024
 80024cc:	20000028 	.word	0x20000028

080024d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b08b      	sub	sp, #44	; 0x2c
 80024d4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024d6:	2300      	movs	r3, #0
 80024d8:	61fb      	str	r3, [r7, #28]
 80024da:	2300      	movs	r3, #0
 80024dc:	61bb      	str	r3, [r7, #24]
 80024de:	2300      	movs	r3, #0
 80024e0:	627b      	str	r3, [r7, #36]	; 0x24
 80024e2:	2300      	movs	r3, #0
 80024e4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80024e6:	2300      	movs	r3, #0
 80024e8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80024ea:	4b29      	ldr	r3, [pc, #164]	; (8002590 <HAL_RCC_GetSysClockFreq+0xc0>)
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024f0:	69fb      	ldr	r3, [r7, #28]
 80024f2:	f003 030c 	and.w	r3, r3, #12
 80024f6:	2b04      	cmp	r3, #4
 80024f8:	d002      	beq.n	8002500 <HAL_RCC_GetSysClockFreq+0x30>
 80024fa:	2b08      	cmp	r3, #8
 80024fc:	d003      	beq.n	8002506 <HAL_RCC_GetSysClockFreq+0x36>
 80024fe:	e03c      	b.n	800257a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002500:	4b24      	ldr	r3, [pc, #144]	; (8002594 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002502:	623b      	str	r3, [r7, #32]
      break;
 8002504:	e03c      	b.n	8002580 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800250c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002510:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002512:	68ba      	ldr	r2, [r7, #8]
 8002514:	fa92 f2a2 	rbit	r2, r2
 8002518:	607a      	str	r2, [r7, #4]
  return result;
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	fab2 f282 	clz	r2, r2
 8002520:	b2d2      	uxtb	r2, r2
 8002522:	40d3      	lsrs	r3, r2
 8002524:	4a1c      	ldr	r2, [pc, #112]	; (8002598 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002526:	5cd3      	ldrb	r3, [r2, r3]
 8002528:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800252a:	4b19      	ldr	r3, [pc, #100]	; (8002590 <HAL_RCC_GetSysClockFreq+0xc0>)
 800252c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800252e:	f003 030f 	and.w	r3, r3, #15
 8002532:	220f      	movs	r2, #15
 8002534:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002536:	693a      	ldr	r2, [r7, #16]
 8002538:	fa92 f2a2 	rbit	r2, r2
 800253c:	60fa      	str	r2, [r7, #12]
  return result;
 800253e:	68fa      	ldr	r2, [r7, #12]
 8002540:	fab2 f282 	clz	r2, r2
 8002544:	b2d2      	uxtb	r2, r2
 8002546:	40d3      	lsrs	r3, r2
 8002548:	4a14      	ldr	r2, [pc, #80]	; (800259c <HAL_RCC_GetSysClockFreq+0xcc>)
 800254a:	5cd3      	ldrb	r3, [r2, r3]
 800254c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002554:	2b00      	cmp	r3, #0
 8002556:	d008      	beq.n	800256a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002558:	4a0e      	ldr	r2, [pc, #56]	; (8002594 <HAL_RCC_GetSysClockFreq+0xc4>)
 800255a:	69bb      	ldr	r3, [r7, #24]
 800255c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	fb02 f303 	mul.w	r3, r2, r3
 8002566:	627b      	str	r3, [r7, #36]	; 0x24
 8002568:	e004      	b.n	8002574 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	4a0c      	ldr	r2, [pc, #48]	; (80025a0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800256e:	fb02 f303 	mul.w	r3, r2, r3
 8002572:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002576:	623b      	str	r3, [r7, #32]
      break;
 8002578:	e002      	b.n	8002580 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800257a:	4b06      	ldr	r3, [pc, #24]	; (8002594 <HAL_RCC_GetSysClockFreq+0xc4>)
 800257c:	623b      	str	r3, [r7, #32]
      break;
 800257e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002580:	6a3b      	ldr	r3, [r7, #32]
}
 8002582:	4618      	mov	r0, r3
 8002584:	372c      	adds	r7, #44	; 0x2c
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr
 800258e:	bf00      	nop
 8002590:	40021000 	.word	0x40021000
 8002594:	007a1200 	.word	0x007a1200
 8002598:	080049f8 	.word	0x080049f8
 800259c:	08004a08 	.word	0x08004a08
 80025a0:	003d0900 	.word	0x003d0900

080025a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025a4:	b480      	push	{r7}
 80025a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025a8:	4b03      	ldr	r3, [pc, #12]	; (80025b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80025aa:	681b      	ldr	r3, [r3, #0]
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop
 80025b8:	20000024 	.word	0x20000024

080025bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b082      	sub	sp, #8
 80025c0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80025c2:	f7ff ffef 	bl	80025a4 <HAL_RCC_GetHCLKFreq>
 80025c6:	4601      	mov	r1, r0
 80025c8:	4b0b      	ldr	r3, [pc, #44]	; (80025f8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80025d0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80025d4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d6:	687a      	ldr	r2, [r7, #4]
 80025d8:	fa92 f2a2 	rbit	r2, r2
 80025dc:	603a      	str	r2, [r7, #0]
  return result;
 80025de:	683a      	ldr	r2, [r7, #0]
 80025e0:	fab2 f282 	clz	r2, r2
 80025e4:	b2d2      	uxtb	r2, r2
 80025e6:	40d3      	lsrs	r3, r2
 80025e8:	4a04      	ldr	r2, [pc, #16]	; (80025fc <HAL_RCC_GetPCLK1Freq+0x40>)
 80025ea:	5cd3      	ldrb	r3, [r2, r3]
 80025ec:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80025f0:	4618      	mov	r0, r3
 80025f2:	3708      	adds	r7, #8
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	40021000 	.word	0x40021000
 80025fc:	080049f0 	.word	0x080049f0

08002600 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002606:	f7ff ffcd 	bl	80025a4 <HAL_RCC_GetHCLKFreq>
 800260a:	4601      	mov	r1, r0
 800260c:	4b0b      	ldr	r3, [pc, #44]	; (800263c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002614:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002618:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800261a:	687a      	ldr	r2, [r7, #4]
 800261c:	fa92 f2a2 	rbit	r2, r2
 8002620:	603a      	str	r2, [r7, #0]
  return result;
 8002622:	683a      	ldr	r2, [r7, #0]
 8002624:	fab2 f282 	clz	r2, r2
 8002628:	b2d2      	uxtb	r2, r2
 800262a:	40d3      	lsrs	r3, r2
 800262c:	4a04      	ldr	r2, [pc, #16]	; (8002640 <HAL_RCC_GetPCLK2Freq+0x40>)
 800262e:	5cd3      	ldrb	r3, [r2, r3]
 8002630:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002634:	4618      	mov	r0, r3
 8002636:	3708      	adds	r7, #8
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	40021000 	.word	0x40021000
 8002640:	080049f0 	.word	0x080049f0

08002644 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b092      	sub	sp, #72	; 0x48
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800264c:	2300      	movs	r3, #0
 800264e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002650:	2300      	movs	r3, #0
 8002652:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800265c:	2b00      	cmp	r3, #0
 800265e:	f000 80d7 	beq.w	8002810 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8002662:	2300      	movs	r3, #0
 8002664:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002668:	4b4e      	ldr	r3, [pc, #312]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800266a:	69db      	ldr	r3, [r3, #28]
 800266c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d10e      	bne.n	8002692 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002674:	4b4b      	ldr	r3, [pc, #300]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002676:	69db      	ldr	r3, [r3, #28]
 8002678:	4a4a      	ldr	r2, [pc, #296]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800267a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800267e:	61d3      	str	r3, [r2, #28]
 8002680:	4b48      	ldr	r3, [pc, #288]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002682:	69db      	ldr	r3, [r3, #28]
 8002684:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002688:	60bb      	str	r3, [r7, #8]
 800268a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800268c:	2301      	movs	r3, #1
 800268e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002692:	4b45      	ldr	r3, [pc, #276]	; (80027a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800269a:	2b00      	cmp	r3, #0
 800269c:	d118      	bne.n	80026d0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800269e:	4b42      	ldr	r3, [pc, #264]	; (80027a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a41      	ldr	r2, [pc, #260]	; (80027a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80026a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026a8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026aa:	f7fe fa49 	bl	8000b40 <HAL_GetTick>
 80026ae:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026b0:	e008      	b.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026b2:	f7fe fa45 	bl	8000b40 <HAL_GetTick>
 80026b6:	4602      	mov	r2, r0
 80026b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026ba:	1ad3      	subs	r3, r2, r3
 80026bc:	2b64      	cmp	r3, #100	; 0x64
 80026be:	d901      	bls.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80026c0:	2303      	movs	r3, #3
 80026c2:	e169      	b.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026c4:	4b38      	ldr	r3, [pc, #224]	; (80027a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d0f0      	beq.n	80026b2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80026d0:	4b34      	ldr	r3, [pc, #208]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026d2:	6a1b      	ldr	r3, [r3, #32]
 80026d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026d8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80026da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026dc:	2b00      	cmp	r3, #0
 80026de:	f000 8084 	beq.w	80027ea <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026ea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d07c      	beq.n	80027ea <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80026f0:	4b2c      	ldr	r3, [pc, #176]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026f2:	6a1b      	ldr	r3, [r3, #32]
 80026f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80026fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026fe:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002702:	fa93 f3a3 	rbit	r3, r3
 8002706:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002708:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800270a:	fab3 f383 	clz	r3, r3
 800270e:	b2db      	uxtb	r3, r3
 8002710:	461a      	mov	r2, r3
 8002712:	4b26      	ldr	r3, [pc, #152]	; (80027ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002714:	4413      	add	r3, r2
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	461a      	mov	r2, r3
 800271a:	2301      	movs	r3, #1
 800271c:	6013      	str	r3, [r2, #0]
 800271e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002722:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002726:	fa93 f3a3 	rbit	r3, r3
 800272a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800272c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800272e:	fab3 f383 	clz	r3, r3
 8002732:	b2db      	uxtb	r3, r3
 8002734:	461a      	mov	r2, r3
 8002736:	4b1d      	ldr	r3, [pc, #116]	; (80027ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002738:	4413      	add	r3, r2
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	461a      	mov	r2, r3
 800273e:	2300      	movs	r3, #0
 8002740:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002742:	4a18      	ldr	r2, [pc, #96]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002744:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002746:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002748:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800274a:	f003 0301 	and.w	r3, r3, #1
 800274e:	2b00      	cmp	r3, #0
 8002750:	d04b      	beq.n	80027ea <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002752:	f7fe f9f5 	bl	8000b40 <HAL_GetTick>
 8002756:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002758:	e00a      	b.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800275a:	f7fe f9f1 	bl	8000b40 <HAL_GetTick>
 800275e:	4602      	mov	r2, r0
 8002760:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	f241 3288 	movw	r2, #5000	; 0x1388
 8002768:	4293      	cmp	r3, r2
 800276a:	d901      	bls.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800276c:	2303      	movs	r3, #3
 800276e:	e113      	b.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8002770:	2302      	movs	r3, #2
 8002772:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002774:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002776:	fa93 f3a3 	rbit	r3, r3
 800277a:	627b      	str	r3, [r7, #36]	; 0x24
 800277c:	2302      	movs	r3, #2
 800277e:	623b      	str	r3, [r7, #32]
 8002780:	6a3b      	ldr	r3, [r7, #32]
 8002782:	fa93 f3a3 	rbit	r3, r3
 8002786:	61fb      	str	r3, [r7, #28]
  return result;
 8002788:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800278a:	fab3 f383 	clz	r3, r3
 800278e:	b2db      	uxtb	r3, r3
 8002790:	095b      	lsrs	r3, r3, #5
 8002792:	b2db      	uxtb	r3, r3
 8002794:	f043 0302 	orr.w	r3, r3, #2
 8002798:	b2db      	uxtb	r3, r3
 800279a:	2b02      	cmp	r3, #2
 800279c:	d108      	bne.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800279e:	4b01      	ldr	r3, [pc, #4]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027a0:	6a1b      	ldr	r3, [r3, #32]
 80027a2:	e00d      	b.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80027a4:	40021000 	.word	0x40021000
 80027a8:	40007000 	.word	0x40007000
 80027ac:	10908100 	.word	0x10908100
 80027b0:	2302      	movs	r3, #2
 80027b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b4:	69bb      	ldr	r3, [r7, #24]
 80027b6:	fa93 f3a3 	rbit	r3, r3
 80027ba:	617b      	str	r3, [r7, #20]
 80027bc:	4b78      	ldr	r3, [pc, #480]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80027be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c0:	2202      	movs	r2, #2
 80027c2:	613a      	str	r2, [r7, #16]
 80027c4:	693a      	ldr	r2, [r7, #16]
 80027c6:	fa92 f2a2 	rbit	r2, r2
 80027ca:	60fa      	str	r2, [r7, #12]
  return result;
 80027cc:	68fa      	ldr	r2, [r7, #12]
 80027ce:	fab2 f282 	clz	r2, r2
 80027d2:	b2d2      	uxtb	r2, r2
 80027d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80027d8:	b2d2      	uxtb	r2, r2
 80027da:	f002 021f 	and.w	r2, r2, #31
 80027de:	2101      	movs	r1, #1
 80027e0:	fa01 f202 	lsl.w	r2, r1, r2
 80027e4:	4013      	ands	r3, r2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d0b7      	beq.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80027ea:	4b6d      	ldr	r3, [pc, #436]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80027ec:	6a1b      	ldr	r3, [r3, #32]
 80027ee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	496a      	ldr	r1, [pc, #424]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80027f8:	4313      	orrs	r3, r2
 80027fa:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80027fc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002800:	2b01      	cmp	r3, #1
 8002802:	d105      	bne.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002804:	4b66      	ldr	r3, [pc, #408]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002806:	69db      	ldr	r3, [r3, #28]
 8002808:	4a65      	ldr	r2, [pc, #404]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800280a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800280e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0301 	and.w	r3, r3, #1
 8002818:	2b00      	cmp	r3, #0
 800281a:	d008      	beq.n	800282e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800281c:	4b60      	ldr	r3, [pc, #384]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800281e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002820:	f023 0203 	bic.w	r2, r3, #3
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	495d      	ldr	r1, [pc, #372]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800282a:	4313      	orrs	r3, r2
 800282c:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 0302 	and.w	r3, r3, #2
 8002836:	2b00      	cmp	r3, #0
 8002838:	d008      	beq.n	800284c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800283a:	4b59      	ldr	r3, [pc, #356]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800283c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	68db      	ldr	r3, [r3, #12]
 8002846:	4956      	ldr	r1, [pc, #344]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002848:	4313      	orrs	r3, r2
 800284a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 0304 	and.w	r3, r3, #4
 8002854:	2b00      	cmp	r3, #0
 8002856:	d008      	beq.n	800286a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002858:	4b51      	ldr	r3, [pc, #324]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800285a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800285c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	691b      	ldr	r3, [r3, #16]
 8002864:	494e      	ldr	r1, [pc, #312]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002866:	4313      	orrs	r3, r2
 8002868:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 0320 	and.w	r3, r3, #32
 8002872:	2b00      	cmp	r3, #0
 8002874:	d008      	beq.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002876:	4b4a      	ldr	r3, [pc, #296]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287a:	f023 0210 	bic.w	r2, r3, #16
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	69db      	ldr	r3, [r3, #28]
 8002882:	4947      	ldr	r1, [pc, #284]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002884:	4313      	orrs	r3, r2
 8002886:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002890:	2b00      	cmp	r3, #0
 8002892:	d008      	beq.n	80028a6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002894:	4b42      	ldr	r3, [pc, #264]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028a0:	493f      	ldr	r1, [pc, #252]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80028a2:	4313      	orrs	r3, r2
 80028a4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d008      	beq.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80028b2:	4b3b      	ldr	r3, [pc, #236]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b6:	f023 0220 	bic.w	r2, r3, #32
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6a1b      	ldr	r3, [r3, #32]
 80028be:	4938      	ldr	r1, [pc, #224]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80028c0:	4313      	orrs	r3, r2
 80028c2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f003 0308 	and.w	r3, r3, #8
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d008      	beq.n	80028e2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80028d0:	4b33      	ldr	r3, [pc, #204]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80028d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	695b      	ldr	r3, [r3, #20]
 80028dc:	4930      	ldr	r1, [pc, #192]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80028de:	4313      	orrs	r3, r2
 80028e0:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 0310 	and.w	r3, r3, #16
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d008      	beq.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80028ee:	4b2c      	ldr	r3, [pc, #176]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80028f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	699b      	ldr	r3, [r3, #24]
 80028fa:	4929      	ldr	r1, [pc, #164]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80028fc:	4313      	orrs	r3, r2
 80028fe:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002908:	2b00      	cmp	r3, #0
 800290a:	d008      	beq.n	800291e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800290c:	4b24      	ldr	r3, [pc, #144]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002918:	4921      	ldr	r1, [pc, #132]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800291a:	4313      	orrs	r3, r2
 800291c:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002926:	2b00      	cmp	r3, #0
 8002928:	d008      	beq.n	800293c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800292a:	4b1d      	ldr	r3, [pc, #116]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800292c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800292e:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002936:	491a      	ldr	r1, [pc, #104]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002938:	4313      	orrs	r3, r2
 800293a:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002944:	2b00      	cmp	r3, #0
 8002946:	d008      	beq.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002948:	4b15      	ldr	r3, [pc, #84]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800294a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800294c:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002954:	4912      	ldr	r1, [pc, #72]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002956:	4313      	orrs	r3, r2
 8002958:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d008      	beq.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002966:	4b0e      	ldr	r3, [pc, #56]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002972:	490b      	ldr	r1, [pc, #44]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002974:	4313      	orrs	r3, r2
 8002976:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d008      	beq.n	8002996 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002984:	4b06      	ldr	r3, [pc, #24]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002988:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002990:	4903      	ldr	r1, [pc, #12]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002992:	4313      	orrs	r3, r2
 8002994:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002996:	2300      	movs	r3, #0
}
 8002998:	4618      	mov	r0, r3
 800299a:	3748      	adds	r7, #72	; 0x48
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	40021000 	.word	0x40021000

080029a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b082      	sub	sp, #8
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d101      	bne.n	80029b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e040      	b.n	8002a38 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d106      	bne.n	80029cc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	f7fd ff78 	bl	80008bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2224      	movs	r2, #36	; 0x24
 80029d0:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f022 0201 	bic.w	r2, r2, #1
 80029e0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f000 f97a 	bl	8002cdc <UART_SetConfig>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d101      	bne.n	80029f2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e022      	b.n	8002a38 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d002      	beq.n	8002a00 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f000 fb88 	bl	8003110 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	685a      	ldr	r2, [r3, #4]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002a0e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	689a      	ldr	r2, [r3, #8]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002a1e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f042 0201 	orr.w	r2, r2, #1
 8002a2e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	f000 fc0f 	bl	8003254 <UART_CheckIdleState>
 8002a36:	4603      	mov	r3, r0
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3708      	adds	r7, #8
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}

08002a40 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b08a      	sub	sp, #40	; 0x28
 8002a44:	af02      	add	r7, sp, #8
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	60b9      	str	r1, [r7, #8]
 8002a4a:	603b      	str	r3, [r7, #0]
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a54:	2b20      	cmp	r3, #32
 8002a56:	f040 8081 	bne.w	8002b5c <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d002      	beq.n	8002a66 <HAL_UART_Transmit+0x26>
 8002a60:	88fb      	ldrh	r3, [r7, #6]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d101      	bne.n	8002a6a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e079      	b.n	8002b5e <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002a70:	2b01      	cmp	r3, #1
 8002a72:	d101      	bne.n	8002a78 <HAL_UART_Transmit+0x38>
 8002a74:	2302      	movs	r3, #2
 8002a76:	e072      	b.n	8002b5e <HAL_UART_Transmit+0x11e>
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2200      	movs	r2, #0
 8002a84:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2221      	movs	r2, #33	; 0x21
 8002a8a:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002a8c:	f7fe f858 	bl	8000b40 <HAL_GetTick>
 8002a90:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	88fa      	ldrh	r2, [r7, #6]
 8002a96:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	88fa      	ldrh	r2, [r7, #6]
 8002a9e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002aaa:	d108      	bne.n	8002abe <HAL_UART_Transmit+0x7e>
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	691b      	ldr	r3, [r3, #16]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d104      	bne.n	8002abe <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	61bb      	str	r3, [r7, #24]
 8002abc:	e003      	b.n	8002ac6 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002ac6:	e02d      	b.n	8002b24 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	9300      	str	r3, [sp, #0]
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	2180      	movs	r1, #128	; 0x80
 8002ad2:	68f8      	ldr	r0, [r7, #12]
 8002ad4:	f000 fc03 	bl	80032de <UART_WaitOnFlagUntilTimeout>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d001      	beq.n	8002ae2 <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e03d      	b.n	8002b5e <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d10b      	bne.n	8002b00 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ae8:	69bb      	ldr	r3, [r7, #24]
 8002aea:	881a      	ldrh	r2, [r3, #0]
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002af4:	b292      	uxth	r2, r2
 8002af6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002af8:	69bb      	ldr	r3, [r7, #24]
 8002afa:	3302      	adds	r3, #2
 8002afc:	61bb      	str	r3, [r7, #24]
 8002afe:	e008      	b.n	8002b12 <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b00:	69fb      	ldr	r3, [r7, #28]
 8002b02:	781a      	ldrb	r2, [r3, #0]
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	b292      	uxth	r2, r2
 8002b0a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	3301      	adds	r3, #1
 8002b10:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002b18:	b29b      	uxth	r3, r3
 8002b1a:	3b01      	subs	r3, #1
 8002b1c:	b29a      	uxth	r2, r3
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d1cb      	bne.n	8002ac8 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	9300      	str	r3, [sp, #0]
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	2200      	movs	r2, #0
 8002b38:	2140      	movs	r1, #64	; 0x40
 8002b3a:	68f8      	ldr	r0, [r7, #12]
 8002b3c:	f000 fbcf 	bl	80032de <UART_WaitOnFlagUntilTimeout>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d001      	beq.n	8002b4a <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8002b46:	2303      	movs	r3, #3
 8002b48:	e009      	b.n	8002b5e <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2220      	movs	r2, #32
 8002b4e:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2200      	movs	r2, #0
 8002b54:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	e000      	b.n	8002b5e <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8002b5c:	2302      	movs	r3, #2
  }
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3720      	adds	r7, #32
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}

08002b66 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b66:	b580      	push	{r7, lr}
 8002b68:	b08a      	sub	sp, #40	; 0x28
 8002b6a:	af02      	add	r7, sp, #8
 8002b6c:	60f8      	str	r0, [r7, #12]
 8002b6e:	60b9      	str	r1, [r7, #8]
 8002b70:	603b      	str	r3, [r7, #0]
 8002b72:	4613      	mov	r3, r2
 8002b74:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b7a:	2b20      	cmp	r3, #32
 8002b7c:	f040 80a8 	bne.w	8002cd0 <HAL_UART_Receive+0x16a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d002      	beq.n	8002b8c <HAL_UART_Receive+0x26>
 8002b86:	88fb      	ldrh	r3, [r7, #6]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d101      	bne.n	8002b90 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e0a0      	b.n	8002cd2 <HAL_UART_Receive+0x16c>
    }

    __HAL_LOCK(huart);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002b96:	2b01      	cmp	r3, #1
 8002b98:	d101      	bne.n	8002b9e <HAL_UART_Receive+0x38>
 8002b9a:	2302      	movs	r3, #2
 8002b9c:	e099      	b.n	8002cd2 <HAL_UART_Receive+0x16c>
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2222      	movs	r2, #34	; 0x22
 8002bb0:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002bb2:	f7fd ffc5 	bl	8000b40 <HAL_GetTick>
 8002bb6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	88fa      	ldrh	r2, [r7, #6]
 8002bbc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	88fa      	ldrh	r2, [r7, #6]
 8002bc4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bd0:	d10e      	bne.n	8002bf0 <HAL_UART_Receive+0x8a>
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	691b      	ldr	r3, [r3, #16]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d105      	bne.n	8002be6 <HAL_UART_Receive+0x80>
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002be0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002be4:	e01a      	b.n	8002c1c <HAL_UART_Receive+0xb6>
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	22ff      	movs	r2, #255	; 0xff
 8002bea:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002bee:	e015      	b.n	8002c1c <HAL_UART_Receive+0xb6>
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d10d      	bne.n	8002c14 <HAL_UART_Receive+0xae>
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	691b      	ldr	r3, [r3, #16]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d104      	bne.n	8002c0a <HAL_UART_Receive+0xa4>
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	22ff      	movs	r2, #255	; 0xff
 8002c04:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002c08:	e008      	b.n	8002c1c <HAL_UART_Receive+0xb6>
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	227f      	movs	r2, #127	; 0x7f
 8002c0e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002c12:	e003      	b.n	8002c1c <HAL_UART_Receive+0xb6>
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2200      	movs	r2, #0
 8002c18:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8002c22:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c2c:	d108      	bne.n	8002c40 <HAL_UART_Receive+0xda>
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	691b      	ldr	r3, [r3, #16]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d104      	bne.n	8002c40 <HAL_UART_Receive+0xda>
    {
      pdata8bits  = NULL;
 8002c36:	2300      	movs	r3, #0
 8002c38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	61bb      	str	r3, [r7, #24]
 8002c3e:	e003      	b.n	8002c48 <HAL_UART_Receive+0xe2>
    }
    else
    {
      pdata8bits  = pData;
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c44:	2300      	movs	r3, #0
 8002c46:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002c48:	e033      	b.n	8002cb2 <HAL_UART_Receive+0x14c>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	9300      	str	r3, [sp, #0]
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	2200      	movs	r2, #0
 8002c52:	2120      	movs	r1, #32
 8002c54:	68f8      	ldr	r0, [r7, #12]
 8002c56:	f000 fb42 	bl	80032de <UART_WaitOnFlagUntilTimeout>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d001      	beq.n	8002c64 <HAL_UART_Receive+0xfe>
      {
        return HAL_TIMEOUT;
 8002c60:	2303      	movs	r3, #3
 8002c62:	e036      	b.n	8002cd2 <HAL_UART_Receive+0x16c>
      }
      if (pdata8bits == NULL)
 8002c64:	69fb      	ldr	r3, [r7, #28]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d10c      	bne.n	8002c84 <HAL_UART_Receive+0x11e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002c70:	b29a      	uxth	r2, r3
 8002c72:	8a7b      	ldrh	r3, [r7, #18]
 8002c74:	4013      	ands	r3, r2
 8002c76:	b29a      	uxth	r2, r3
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002c7c:	69bb      	ldr	r3, [r7, #24]
 8002c7e:	3302      	adds	r3, #2
 8002c80:	61bb      	str	r3, [r7, #24]
 8002c82:	e00d      	b.n	8002ca0 <HAL_UART_Receive+0x13a>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002c8a:	b29b      	uxth	r3, r3
 8002c8c:	b2da      	uxtb	r2, r3
 8002c8e:	8a7b      	ldrh	r3, [r7, #18]
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	4013      	ands	r3, r2
 8002c94:	b2da      	uxtb	r2, r3
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	3301      	adds	r3, #1
 8002c9e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	3b01      	subs	r3, #1
 8002caa:	b29a      	uxth	r2, r3
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002cb8:	b29b      	uxth	r3, r3
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d1c5      	bne.n	8002c4a <HAL_UART_Receive+0xe4>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2220      	movs	r2, #32
 8002cc2:	679a      	str	r2, [r3, #120]	; 0x78

    __HAL_UNLOCK(huart);
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	e000      	b.n	8002cd2 <HAL_UART_Receive+0x16c>
  }
  else
  {
    return HAL_BUSY;
 8002cd0:	2302      	movs	r3, #2
  }
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3720      	adds	r7, #32
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
	...

08002cdc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b088      	sub	sp, #32
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	689a      	ldr	r2, [r3, #8]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	691b      	ldr	r3, [r3, #16]
 8002cf4:	431a      	orrs	r2, r3
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	695b      	ldr	r3, [r3, #20]
 8002cfa:	431a      	orrs	r2, r3
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	69db      	ldr	r3, [r3, #28]
 8002d00:	4313      	orrs	r3, r2
 8002d02:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002d0e:	f023 030c 	bic.w	r3, r3, #12
 8002d12:	687a      	ldr	r2, [r7, #4]
 8002d14:	6812      	ldr	r2, [r2, #0]
 8002d16:	6939      	ldr	r1, [r7, #16]
 8002d18:	430b      	orrs	r3, r1
 8002d1a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	68da      	ldr	r2, [r3, #12]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	430a      	orrs	r2, r1
 8002d30:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	699b      	ldr	r3, [r3, #24]
 8002d36:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6a1b      	ldr	r3, [r3, #32]
 8002d3c:	693a      	ldr	r2, [r7, #16]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	693a      	ldr	r2, [r7, #16]
 8002d52:	430a      	orrs	r2, r1
 8002d54:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4aa9      	ldr	r2, [pc, #676]	; (8003000 <UART_SetConfig+0x324>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d121      	bne.n	8002da4 <UART_SetConfig+0xc8>
 8002d60:	4ba8      	ldr	r3, [pc, #672]	; (8003004 <UART_SetConfig+0x328>)
 8002d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d64:	f003 0303 	and.w	r3, r3, #3
 8002d68:	2b03      	cmp	r3, #3
 8002d6a:	d817      	bhi.n	8002d9c <UART_SetConfig+0xc0>
 8002d6c:	a201      	add	r2, pc, #4	; (adr r2, 8002d74 <UART_SetConfig+0x98>)
 8002d6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d72:	bf00      	nop
 8002d74:	08002d85 	.word	0x08002d85
 8002d78:	08002d91 	.word	0x08002d91
 8002d7c:	08002d97 	.word	0x08002d97
 8002d80:	08002d8b 	.word	0x08002d8b
 8002d84:	2301      	movs	r3, #1
 8002d86:	77fb      	strb	r3, [r7, #31]
 8002d88:	e0b2      	b.n	8002ef0 <UART_SetConfig+0x214>
 8002d8a:	2302      	movs	r3, #2
 8002d8c:	77fb      	strb	r3, [r7, #31]
 8002d8e:	e0af      	b.n	8002ef0 <UART_SetConfig+0x214>
 8002d90:	2304      	movs	r3, #4
 8002d92:	77fb      	strb	r3, [r7, #31]
 8002d94:	e0ac      	b.n	8002ef0 <UART_SetConfig+0x214>
 8002d96:	2308      	movs	r3, #8
 8002d98:	77fb      	strb	r3, [r7, #31]
 8002d9a:	e0a9      	b.n	8002ef0 <UART_SetConfig+0x214>
 8002d9c:	2310      	movs	r3, #16
 8002d9e:	77fb      	strb	r3, [r7, #31]
 8002da0:	bf00      	nop
 8002da2:	e0a5      	b.n	8002ef0 <UART_SetConfig+0x214>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a97      	ldr	r2, [pc, #604]	; (8003008 <UART_SetConfig+0x32c>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d123      	bne.n	8002df6 <UART_SetConfig+0x11a>
 8002dae:	4b95      	ldr	r3, [pc, #596]	; (8003004 <UART_SetConfig+0x328>)
 8002db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002db6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dba:	d012      	beq.n	8002de2 <UART_SetConfig+0x106>
 8002dbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dc0:	d802      	bhi.n	8002dc8 <UART_SetConfig+0xec>
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d007      	beq.n	8002dd6 <UART_SetConfig+0xfa>
 8002dc6:	e012      	b.n	8002dee <UART_SetConfig+0x112>
 8002dc8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002dcc:	d00c      	beq.n	8002de8 <UART_SetConfig+0x10c>
 8002dce:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002dd2:	d003      	beq.n	8002ddc <UART_SetConfig+0x100>
 8002dd4:	e00b      	b.n	8002dee <UART_SetConfig+0x112>
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	77fb      	strb	r3, [r7, #31]
 8002dda:	e089      	b.n	8002ef0 <UART_SetConfig+0x214>
 8002ddc:	2302      	movs	r3, #2
 8002dde:	77fb      	strb	r3, [r7, #31]
 8002de0:	e086      	b.n	8002ef0 <UART_SetConfig+0x214>
 8002de2:	2304      	movs	r3, #4
 8002de4:	77fb      	strb	r3, [r7, #31]
 8002de6:	e083      	b.n	8002ef0 <UART_SetConfig+0x214>
 8002de8:	2308      	movs	r3, #8
 8002dea:	77fb      	strb	r3, [r7, #31]
 8002dec:	e080      	b.n	8002ef0 <UART_SetConfig+0x214>
 8002dee:	2310      	movs	r3, #16
 8002df0:	77fb      	strb	r3, [r7, #31]
 8002df2:	bf00      	nop
 8002df4:	e07c      	b.n	8002ef0 <UART_SetConfig+0x214>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a84      	ldr	r2, [pc, #528]	; (800300c <UART_SetConfig+0x330>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d123      	bne.n	8002e48 <UART_SetConfig+0x16c>
 8002e00:	4b80      	ldr	r3, [pc, #512]	; (8003004 <UART_SetConfig+0x328>)
 8002e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e04:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002e08:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002e0c:	d012      	beq.n	8002e34 <UART_SetConfig+0x158>
 8002e0e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002e12:	d802      	bhi.n	8002e1a <UART_SetConfig+0x13e>
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d007      	beq.n	8002e28 <UART_SetConfig+0x14c>
 8002e18:	e012      	b.n	8002e40 <UART_SetConfig+0x164>
 8002e1a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002e1e:	d00c      	beq.n	8002e3a <UART_SetConfig+0x15e>
 8002e20:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002e24:	d003      	beq.n	8002e2e <UART_SetConfig+0x152>
 8002e26:	e00b      	b.n	8002e40 <UART_SetConfig+0x164>
 8002e28:	2300      	movs	r3, #0
 8002e2a:	77fb      	strb	r3, [r7, #31]
 8002e2c:	e060      	b.n	8002ef0 <UART_SetConfig+0x214>
 8002e2e:	2302      	movs	r3, #2
 8002e30:	77fb      	strb	r3, [r7, #31]
 8002e32:	e05d      	b.n	8002ef0 <UART_SetConfig+0x214>
 8002e34:	2304      	movs	r3, #4
 8002e36:	77fb      	strb	r3, [r7, #31]
 8002e38:	e05a      	b.n	8002ef0 <UART_SetConfig+0x214>
 8002e3a:	2308      	movs	r3, #8
 8002e3c:	77fb      	strb	r3, [r7, #31]
 8002e3e:	e057      	b.n	8002ef0 <UART_SetConfig+0x214>
 8002e40:	2310      	movs	r3, #16
 8002e42:	77fb      	strb	r3, [r7, #31]
 8002e44:	bf00      	nop
 8002e46:	e053      	b.n	8002ef0 <UART_SetConfig+0x214>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a70      	ldr	r2, [pc, #448]	; (8003010 <UART_SetConfig+0x334>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d123      	bne.n	8002e9a <UART_SetConfig+0x1be>
 8002e52:	4b6c      	ldr	r3, [pc, #432]	; (8003004 <UART_SetConfig+0x328>)
 8002e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e56:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002e5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002e5e:	d012      	beq.n	8002e86 <UART_SetConfig+0x1aa>
 8002e60:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002e64:	d802      	bhi.n	8002e6c <UART_SetConfig+0x190>
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d007      	beq.n	8002e7a <UART_SetConfig+0x19e>
 8002e6a:	e012      	b.n	8002e92 <UART_SetConfig+0x1b6>
 8002e6c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002e70:	d00c      	beq.n	8002e8c <UART_SetConfig+0x1b0>
 8002e72:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002e76:	d003      	beq.n	8002e80 <UART_SetConfig+0x1a4>
 8002e78:	e00b      	b.n	8002e92 <UART_SetConfig+0x1b6>
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	77fb      	strb	r3, [r7, #31]
 8002e7e:	e037      	b.n	8002ef0 <UART_SetConfig+0x214>
 8002e80:	2302      	movs	r3, #2
 8002e82:	77fb      	strb	r3, [r7, #31]
 8002e84:	e034      	b.n	8002ef0 <UART_SetConfig+0x214>
 8002e86:	2304      	movs	r3, #4
 8002e88:	77fb      	strb	r3, [r7, #31]
 8002e8a:	e031      	b.n	8002ef0 <UART_SetConfig+0x214>
 8002e8c:	2308      	movs	r3, #8
 8002e8e:	77fb      	strb	r3, [r7, #31]
 8002e90:	e02e      	b.n	8002ef0 <UART_SetConfig+0x214>
 8002e92:	2310      	movs	r3, #16
 8002e94:	77fb      	strb	r3, [r7, #31]
 8002e96:	bf00      	nop
 8002e98:	e02a      	b.n	8002ef0 <UART_SetConfig+0x214>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a5d      	ldr	r2, [pc, #372]	; (8003014 <UART_SetConfig+0x338>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d123      	bne.n	8002eec <UART_SetConfig+0x210>
 8002ea4:	4b57      	ldr	r3, [pc, #348]	; (8003004 <UART_SetConfig+0x328>)
 8002ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea8:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8002eac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002eb0:	d012      	beq.n	8002ed8 <UART_SetConfig+0x1fc>
 8002eb2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002eb6:	d802      	bhi.n	8002ebe <UART_SetConfig+0x1e2>
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d007      	beq.n	8002ecc <UART_SetConfig+0x1f0>
 8002ebc:	e012      	b.n	8002ee4 <UART_SetConfig+0x208>
 8002ebe:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002ec2:	d00c      	beq.n	8002ede <UART_SetConfig+0x202>
 8002ec4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002ec8:	d003      	beq.n	8002ed2 <UART_SetConfig+0x1f6>
 8002eca:	e00b      	b.n	8002ee4 <UART_SetConfig+0x208>
 8002ecc:	2300      	movs	r3, #0
 8002ece:	77fb      	strb	r3, [r7, #31]
 8002ed0:	e00e      	b.n	8002ef0 <UART_SetConfig+0x214>
 8002ed2:	2302      	movs	r3, #2
 8002ed4:	77fb      	strb	r3, [r7, #31]
 8002ed6:	e00b      	b.n	8002ef0 <UART_SetConfig+0x214>
 8002ed8:	2304      	movs	r3, #4
 8002eda:	77fb      	strb	r3, [r7, #31]
 8002edc:	e008      	b.n	8002ef0 <UART_SetConfig+0x214>
 8002ede:	2308      	movs	r3, #8
 8002ee0:	77fb      	strb	r3, [r7, #31]
 8002ee2:	e005      	b.n	8002ef0 <UART_SetConfig+0x214>
 8002ee4:	2310      	movs	r3, #16
 8002ee6:	77fb      	strb	r3, [r7, #31]
 8002ee8:	bf00      	nop
 8002eea:	e001      	b.n	8002ef0 <UART_SetConfig+0x214>
 8002eec:	2310      	movs	r3, #16
 8002eee:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	69db      	ldr	r3, [r3, #28]
 8002ef4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ef8:	f040 808e 	bne.w	8003018 <UART_SetConfig+0x33c>
  {
    switch (clocksource)
 8002efc:	7ffb      	ldrb	r3, [r7, #31]
 8002efe:	2b08      	cmp	r3, #8
 8002f00:	d85e      	bhi.n	8002fc0 <UART_SetConfig+0x2e4>
 8002f02:	a201      	add	r2, pc, #4	; (adr r2, 8002f08 <UART_SetConfig+0x22c>)
 8002f04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f08:	08002f2d 	.word	0x08002f2d
 8002f0c:	08002f4d 	.word	0x08002f4d
 8002f10:	08002f6d 	.word	0x08002f6d
 8002f14:	08002fc1 	.word	0x08002fc1
 8002f18:	08002f89 	.word	0x08002f89
 8002f1c:	08002fc1 	.word	0x08002fc1
 8002f20:	08002fc1 	.word	0x08002fc1
 8002f24:	08002fc1 	.word	0x08002fc1
 8002f28:	08002fa9 	.word	0x08002fa9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f2c:	f7ff fb46 	bl	80025bc <HAL_RCC_GetPCLK1Freq>
 8002f30:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	005a      	lsls	r2, r3, #1
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	085b      	lsrs	r3, r3, #1
 8002f3c:	441a      	add	r2, r3
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f46:	b29b      	uxth	r3, r3
 8002f48:	61bb      	str	r3, [r7, #24]
        break;
 8002f4a:	e03c      	b.n	8002fc6 <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002f4c:	f7ff fb58 	bl	8002600 <HAL_RCC_GetPCLK2Freq>
 8002f50:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	005a      	lsls	r2, r3, #1
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	085b      	lsrs	r3, r3, #1
 8002f5c:	441a      	add	r2, r3
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f66:	b29b      	uxth	r3, r3
 8002f68:	61bb      	str	r3, [r7, #24]
        break;
 8002f6a:	e02c      	b.n	8002fc6 <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	085b      	lsrs	r3, r3, #1
 8002f72:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002f76:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002f7a:	687a      	ldr	r2, [r7, #4]
 8002f7c:	6852      	ldr	r2, [r2, #4]
 8002f7e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	61bb      	str	r3, [r7, #24]
        break;
 8002f86:	e01e      	b.n	8002fc6 <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f88:	f7ff faa2 	bl	80024d0 <HAL_RCC_GetSysClockFreq>
 8002f8c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	005a      	lsls	r2, r3, #1
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	085b      	lsrs	r3, r3, #1
 8002f98:	441a      	add	r2, r3
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	61bb      	str	r3, [r7, #24]
        break;
 8002fa6:	e00e      	b.n	8002fc6 <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	085b      	lsrs	r3, r3, #1
 8002fae:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fba:	b29b      	uxth	r3, r3
 8002fbc:	61bb      	str	r3, [r7, #24]
        break;
 8002fbe:	e002      	b.n	8002fc6 <UART_SetConfig+0x2ea>
      default:
        ret = HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	75fb      	strb	r3, [r7, #23]
        break;
 8002fc4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	2b0f      	cmp	r3, #15
 8002fca:	d916      	bls.n	8002ffa <UART_SetConfig+0x31e>
 8002fcc:	69bb      	ldr	r3, [r7, #24]
 8002fce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fd2:	d212      	bcs.n	8002ffa <UART_SetConfig+0x31e>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002fd4:	69bb      	ldr	r3, [r7, #24]
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	f023 030f 	bic.w	r3, r3, #15
 8002fdc:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	085b      	lsrs	r3, r3, #1
 8002fe2:	b29b      	uxth	r3, r3
 8002fe4:	f003 0307 	and.w	r3, r3, #7
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	897b      	ldrh	r3, [r7, #10]
 8002fec:	4313      	orrs	r3, r2
 8002fee:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	897a      	ldrh	r2, [r7, #10]
 8002ff6:	60da      	str	r2, [r3, #12]
 8002ff8:	e07e      	b.n	80030f8 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	75fb      	strb	r3, [r7, #23]
 8002ffe:	e07b      	b.n	80030f8 <UART_SetConfig+0x41c>
 8003000:	40013800 	.word	0x40013800
 8003004:	40021000 	.word	0x40021000
 8003008:	40004400 	.word	0x40004400
 800300c:	40004800 	.word	0x40004800
 8003010:	40004c00 	.word	0x40004c00
 8003014:	40005000 	.word	0x40005000
    }
  }
  else
  {
    switch (clocksource)
 8003018:	7ffb      	ldrb	r3, [r7, #31]
 800301a:	2b08      	cmp	r3, #8
 800301c:	d85b      	bhi.n	80030d6 <UART_SetConfig+0x3fa>
 800301e:	a201      	add	r2, pc, #4	; (adr r2, 8003024 <UART_SetConfig+0x348>)
 8003020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003024:	08003049 	.word	0x08003049
 8003028:	08003067 	.word	0x08003067
 800302c:	08003085 	.word	0x08003085
 8003030:	080030d7 	.word	0x080030d7
 8003034:	080030a1 	.word	0x080030a1
 8003038:	080030d7 	.word	0x080030d7
 800303c:	080030d7 	.word	0x080030d7
 8003040:	080030d7 	.word	0x080030d7
 8003044:	080030bf 	.word	0x080030bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003048:	f7ff fab8 	bl	80025bc <HAL_RCC_GetPCLK1Freq>
 800304c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	085a      	lsrs	r2, r3, #1
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	441a      	add	r2, r3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003060:	b29b      	uxth	r3, r3
 8003062:	61bb      	str	r3, [r7, #24]
        break;
 8003064:	e03a      	b.n	80030dc <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003066:	f7ff facb 	bl	8002600 <HAL_RCC_GetPCLK2Freq>
 800306a:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	085a      	lsrs	r2, r3, #1
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	441a      	add	r2, r3
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	fbb2 f3f3 	udiv	r3, r2, r3
 800307e:	b29b      	uxth	r3, r3
 8003080:	61bb      	str	r3, [r7, #24]
        break;
 8003082:	e02b      	b.n	80030dc <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	085b      	lsrs	r3, r3, #1
 800308a:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 800308e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	6852      	ldr	r2, [r2, #4]
 8003096:	fbb3 f3f2 	udiv	r3, r3, r2
 800309a:	b29b      	uxth	r3, r3
 800309c:	61bb      	str	r3, [r7, #24]
        break;
 800309e:	e01d      	b.n	80030dc <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80030a0:	f7ff fa16 	bl	80024d0 <HAL_RCC_GetSysClockFreq>
 80030a4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	085a      	lsrs	r2, r3, #1
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	441a      	add	r2, r3
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80030b8:	b29b      	uxth	r3, r3
 80030ba:	61bb      	str	r3, [r7, #24]
        break;
 80030bc:	e00e      	b.n	80030dc <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	085b      	lsrs	r3, r3, #1
 80030c4:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80030d0:	b29b      	uxth	r3, r3
 80030d2:	61bb      	str	r3, [r7, #24]
        break;
 80030d4:	e002      	b.n	80030dc <UART_SetConfig+0x400>
      default:
        ret = HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	75fb      	strb	r3, [r7, #23]
        break;
 80030da:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80030dc:	69bb      	ldr	r3, [r7, #24]
 80030de:	2b0f      	cmp	r3, #15
 80030e0:	d908      	bls.n	80030f4 <UART_SetConfig+0x418>
 80030e2:	69bb      	ldr	r3, [r7, #24]
 80030e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030e8:	d204      	bcs.n	80030f4 <UART_SetConfig+0x418>
    {
      huart->Instance->BRR = usartdiv;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	69ba      	ldr	r2, [r7, #24]
 80030f0:	60da      	str	r2, [r3, #12]
 80030f2:	e001      	b.n	80030f8 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2200      	movs	r2, #0
 8003102:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003104:	7dfb      	ldrb	r3, [r7, #23]
}
 8003106:	4618      	mov	r0, r3
 8003108:	3720      	adds	r7, #32
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop

08003110 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003110:	b480      	push	{r7}
 8003112:	b083      	sub	sp, #12
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800311c:	f003 0301 	and.w	r3, r3, #1
 8003120:	2b00      	cmp	r3, #0
 8003122:	d00a      	beq.n	800313a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	430a      	orrs	r2, r1
 8003138:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800313e:	f003 0302 	and.w	r3, r3, #2
 8003142:	2b00      	cmp	r3, #0
 8003144:	d00a      	beq.n	800315c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	430a      	orrs	r2, r1
 800315a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003160:	f003 0304 	and.w	r3, r3, #4
 8003164:	2b00      	cmp	r3, #0
 8003166:	d00a      	beq.n	800317e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	430a      	orrs	r2, r1
 800317c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003182:	f003 0308 	and.w	r3, r3, #8
 8003186:	2b00      	cmp	r3, #0
 8003188:	d00a      	beq.n	80031a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	430a      	orrs	r2, r1
 800319e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a4:	f003 0310 	and.w	r3, r3, #16
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d00a      	beq.n	80031c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	430a      	orrs	r2, r1
 80031c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c6:	f003 0320 	and.w	r3, r3, #32
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d00a      	beq.n	80031e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	430a      	orrs	r2, r1
 80031e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d01a      	beq.n	8003226 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	430a      	orrs	r2, r1
 8003204:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800320e:	d10a      	bne.n	8003226 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	430a      	orrs	r2, r1
 8003224:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800322a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800322e:	2b00      	cmp	r3, #0
 8003230:	d00a      	beq.n	8003248 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	430a      	orrs	r2, r1
 8003246:	605a      	str	r2, [r3, #4]
  }
}
 8003248:	bf00      	nop
 800324a:	370c      	adds	r7, #12
 800324c:	46bd      	mov	sp, r7
 800324e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003252:	4770      	bx	lr

08003254 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b086      	sub	sp, #24
 8003258:	af02      	add	r7, sp, #8
 800325a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2200      	movs	r2, #0
 8003260:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003262:	f7fd fc6d 	bl	8000b40 <HAL_GetTick>
 8003266:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0308 	and.w	r3, r3, #8
 8003272:	2b08      	cmp	r3, #8
 8003274:	d10e      	bne.n	8003294 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003276:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800327a:	9300      	str	r3, [sp, #0]
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	2200      	movs	r2, #0
 8003280:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f000 f82a 	bl	80032de <UART_WaitOnFlagUntilTimeout>
 800328a:	4603      	mov	r3, r0
 800328c:	2b00      	cmp	r3, #0
 800328e:	d001      	beq.n	8003294 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003290:	2303      	movs	r3, #3
 8003292:	e020      	b.n	80032d6 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 0304 	and.w	r3, r3, #4
 800329e:	2b04      	cmp	r3, #4
 80032a0:	d10e      	bne.n	80032c0 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80032a2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80032a6:	9300      	str	r3, [sp, #0]
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80032b0:	6878      	ldr	r0, [r7, #4]
 80032b2:	f000 f814 	bl	80032de <UART_WaitOnFlagUntilTimeout>
 80032b6:	4603      	mov	r3, r0
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d001      	beq.n	80032c0 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80032bc:	2303      	movs	r3, #3
 80032be:	e00a      	b.n	80032d6 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2220      	movs	r2, #32
 80032c4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2220      	movs	r2, #32
 80032ca:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3710      	adds	r7, #16
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}

080032de <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80032de:	b580      	push	{r7, lr}
 80032e0:	b084      	sub	sp, #16
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	60f8      	str	r0, [r7, #12]
 80032e6:	60b9      	str	r1, [r7, #8]
 80032e8:	603b      	str	r3, [r7, #0]
 80032ea:	4613      	mov	r3, r2
 80032ec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032ee:	e05d      	b.n	80033ac <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032f0:	69bb      	ldr	r3, [r7, #24]
 80032f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032f6:	d059      	beq.n	80033ac <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032f8:	f7fd fc22 	bl	8000b40 <HAL_GetTick>
 80032fc:	4602      	mov	r2, r0
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	69ba      	ldr	r2, [r7, #24]
 8003304:	429a      	cmp	r2, r3
 8003306:	d302      	bcc.n	800330e <UART_WaitOnFlagUntilTimeout+0x30>
 8003308:	69bb      	ldr	r3, [r7, #24]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d11b      	bne.n	8003346 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800331c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	689a      	ldr	r2, [r3, #8]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f022 0201 	bic.w	r2, r2, #1
 800332c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2220      	movs	r2, #32
 8003332:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2220      	movs	r2, #32
 8003338:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003342:	2303      	movs	r3, #3
 8003344:	e042      	b.n	80033cc <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f003 0304 	and.w	r3, r3, #4
 8003350:	2b00      	cmp	r3, #0
 8003352:	d02b      	beq.n	80033ac <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	69db      	ldr	r3, [r3, #28]
 800335a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800335e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003362:	d123      	bne.n	80033ac <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800336c:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800337c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	689a      	ldr	r2, [r3, #8]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f022 0201 	bic.w	r2, r2, #1
 800338c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2220      	movs	r2, #32
 8003392:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2220      	movs	r2, #32
 8003398:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2220      	movs	r2, #32
 800339e:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2200      	movs	r2, #0
 80033a4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80033a8:	2303      	movs	r3, #3
 80033aa:	e00f      	b.n	80033cc <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	69da      	ldr	r2, [r3, #28]
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	4013      	ands	r3, r2
 80033b6:	68ba      	ldr	r2, [r7, #8]
 80033b8:	429a      	cmp	r2, r3
 80033ba:	bf0c      	ite	eq
 80033bc:	2301      	moveq	r3, #1
 80033be:	2300      	movne	r3, #0
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	461a      	mov	r2, r3
 80033c4:	79fb      	ldrb	r3, [r7, #7]
 80033c6:	429a      	cmp	r2, r3
 80033c8:	d092      	beq.n	80032f0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033ca:	2300      	movs	r3, #0
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	3710      	adds	r7, #16
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}

080033d4 <KeyExpansion>:
*/
#define getSBoxValue(num) (sbox[(num)])

// This function produces Nb(Nr+1) round keys. The round keys are used in each round to decrypt the states. 
static void KeyExpansion(uint8_t* RoundKey, const uint8_t* Key)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b089      	sub	sp, #36	; 0x24
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
 80033dc:	6039      	str	r1, [r7, #0]
  unsigned i, j, k;
  uint8_t tempa[4]; // Used for the column/row operations
  
  // The first round key is the key itself.
  for (i = 0; i < Nk; ++i)
 80033de:	2300      	movs	r3, #0
 80033e0:	61fb      	str	r3, [r7, #28]
 80033e2:	e030      	b.n	8003446 <KeyExpansion+0x72>
  {
    RoundKey[(i * 4) + 0] = Key[(i * 4) + 0];
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	683a      	ldr	r2, [r7, #0]
 80033ea:	441a      	add	r2, r3
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	6879      	ldr	r1, [r7, #4]
 80033f2:	440b      	add	r3, r1
 80033f4:	7812      	ldrb	r2, [r2, #0]
 80033f6:	701a      	strb	r2, [r3, #0]
    RoundKey[(i * 4) + 1] = Key[(i * 4) + 1];
 80033f8:	69fb      	ldr	r3, [r7, #28]
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	3301      	adds	r3, #1
 80033fe:	683a      	ldr	r2, [r7, #0]
 8003400:	441a      	add	r2, r3
 8003402:	69fb      	ldr	r3, [r7, #28]
 8003404:	009b      	lsls	r3, r3, #2
 8003406:	3301      	adds	r3, #1
 8003408:	6879      	ldr	r1, [r7, #4]
 800340a:	440b      	add	r3, r1
 800340c:	7812      	ldrb	r2, [r2, #0]
 800340e:	701a      	strb	r2, [r3, #0]
    RoundKey[(i * 4) + 2] = Key[(i * 4) + 2];
 8003410:	69fb      	ldr	r3, [r7, #28]
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	3302      	adds	r3, #2
 8003416:	683a      	ldr	r2, [r7, #0]
 8003418:	441a      	add	r2, r3
 800341a:	69fb      	ldr	r3, [r7, #28]
 800341c:	009b      	lsls	r3, r3, #2
 800341e:	3302      	adds	r3, #2
 8003420:	6879      	ldr	r1, [r7, #4]
 8003422:	440b      	add	r3, r1
 8003424:	7812      	ldrb	r2, [r2, #0]
 8003426:	701a      	strb	r2, [r3, #0]
    RoundKey[(i * 4) + 3] = Key[(i * 4) + 3];
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	3303      	adds	r3, #3
 800342e:	683a      	ldr	r2, [r7, #0]
 8003430:	441a      	add	r2, r3
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	3303      	adds	r3, #3
 8003438:	6879      	ldr	r1, [r7, #4]
 800343a:	440b      	add	r3, r1
 800343c:	7812      	ldrb	r2, [r2, #0]
 800343e:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < Nk; ++i)
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	3301      	adds	r3, #1
 8003444:	61fb      	str	r3, [r7, #28]
 8003446:	69fb      	ldr	r3, [r7, #28]
 8003448:	2b07      	cmp	r3, #7
 800344a:	d9cb      	bls.n	80033e4 <KeyExpansion+0x10>
  }

  // All other round keys are found from the previous round keys.
  for (i = Nk; i < Nb * (Nr + 1); ++i)
 800344c:	2308      	movs	r3, #8
 800344e:	61fb      	str	r3, [r7, #28]
 8003450:	e09e      	b.n	8003590 <KeyExpansion+0x1bc>
  {
    {
      k = (i - 1) * 4;
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003458:	3b01      	subs	r3, #1
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	61bb      	str	r3, [r7, #24]
      tempa[0]=RoundKey[k + 0];
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	69bb      	ldr	r3, [r7, #24]
 8003462:	4413      	add	r3, r2
 8003464:	781b      	ldrb	r3, [r3, #0]
 8003466:	733b      	strb	r3, [r7, #12]
      tempa[1]=RoundKey[k + 1];
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	3301      	adds	r3, #1
 800346c:	687a      	ldr	r2, [r7, #4]
 800346e:	4413      	add	r3, r2
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	737b      	strb	r3, [r7, #13]
      tempa[2]=RoundKey[k + 2];
 8003474:	69bb      	ldr	r3, [r7, #24]
 8003476:	3302      	adds	r3, #2
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	4413      	add	r3, r2
 800347c:	781b      	ldrb	r3, [r3, #0]
 800347e:	73bb      	strb	r3, [r7, #14]
      tempa[3]=RoundKey[k + 3];
 8003480:	69bb      	ldr	r3, [r7, #24]
 8003482:	3303      	adds	r3, #3
 8003484:	687a      	ldr	r2, [r7, #4]
 8003486:	4413      	add	r3, r2
 8003488:	781b      	ldrb	r3, [r3, #0]
 800348a:	73fb      	strb	r3, [r7, #15]

    }

    if (i % Nk == 0)
 800348c:	69fb      	ldr	r3, [r7, #28]
 800348e:	f003 0307 	and.w	r3, r3, #7
 8003492:	2b00      	cmp	r3, #0
 8003494:	d125      	bne.n	80034e2 <KeyExpansion+0x10e>
      // This function shifts the 4 bytes in a word to the left once.
      // [a0,a1,a2,a3] becomes [a1,a2,a3,a0]

      // Function RotWord()
      {
        const uint8_t u8tmp = tempa[0];
 8003496:	7b3b      	ldrb	r3, [r7, #12]
 8003498:	75fb      	strb	r3, [r7, #23]
        tempa[0] = tempa[1];
 800349a:	7b7b      	ldrb	r3, [r7, #13]
 800349c:	733b      	strb	r3, [r7, #12]
        tempa[1] = tempa[2];
 800349e:	7bbb      	ldrb	r3, [r7, #14]
 80034a0:	737b      	strb	r3, [r7, #13]
        tempa[2] = tempa[3];
 80034a2:	7bfb      	ldrb	r3, [r7, #15]
 80034a4:	73bb      	strb	r3, [r7, #14]
        tempa[3] = u8tmp;
 80034a6:	7dfb      	ldrb	r3, [r7, #23]
 80034a8:	73fb      	strb	r3, [r7, #15]
      // SubWord() is a function that takes a four-byte input word and 
      // applies the S-box to each of the four bytes to produce an output word.

      // Function Subword()
      {
        tempa[0] = getSBoxValue(tempa[0]);
 80034aa:	7b3b      	ldrb	r3, [r7, #12]
 80034ac:	461a      	mov	r2, r3
 80034ae:	4b3d      	ldr	r3, [pc, #244]	; (80035a4 <KeyExpansion+0x1d0>)
 80034b0:	5c9b      	ldrb	r3, [r3, r2]
 80034b2:	733b      	strb	r3, [r7, #12]
        tempa[1] = getSBoxValue(tempa[1]);
 80034b4:	7b7b      	ldrb	r3, [r7, #13]
 80034b6:	461a      	mov	r2, r3
 80034b8:	4b3a      	ldr	r3, [pc, #232]	; (80035a4 <KeyExpansion+0x1d0>)
 80034ba:	5c9b      	ldrb	r3, [r3, r2]
 80034bc:	737b      	strb	r3, [r7, #13]
        tempa[2] = getSBoxValue(tempa[2]);
 80034be:	7bbb      	ldrb	r3, [r7, #14]
 80034c0:	461a      	mov	r2, r3
 80034c2:	4b38      	ldr	r3, [pc, #224]	; (80035a4 <KeyExpansion+0x1d0>)
 80034c4:	5c9b      	ldrb	r3, [r3, r2]
 80034c6:	73bb      	strb	r3, [r7, #14]
        tempa[3] = getSBoxValue(tempa[3]);
 80034c8:	7bfb      	ldrb	r3, [r7, #15]
 80034ca:	461a      	mov	r2, r3
 80034cc:	4b35      	ldr	r3, [pc, #212]	; (80035a4 <KeyExpansion+0x1d0>)
 80034ce:	5c9b      	ldrb	r3, [r3, r2]
 80034d0:	73fb      	strb	r3, [r7, #15]
      }

      tempa[0] = tempa[0] ^ Rcon[i/Nk];
 80034d2:	7b3a      	ldrb	r2, [r7, #12]
 80034d4:	69fb      	ldr	r3, [r7, #28]
 80034d6:	08db      	lsrs	r3, r3, #3
 80034d8:	4933      	ldr	r1, [pc, #204]	; (80035a8 <KeyExpansion+0x1d4>)
 80034da:	5ccb      	ldrb	r3, [r1, r3]
 80034dc:	4053      	eors	r3, r2
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	733b      	strb	r3, [r7, #12]
    }
#if defined(AES256) && (AES256 == 1)
    if (i % Nk == 4)
 80034e2:	69fb      	ldr	r3, [r7, #28]
 80034e4:	f003 0307 	and.w	r3, r3, #7
 80034e8:	2b04      	cmp	r3, #4
 80034ea:	d113      	bne.n	8003514 <KeyExpansion+0x140>
    {
      // Function Subword()
      {
        tempa[0] = getSBoxValue(tempa[0]);
 80034ec:	7b3b      	ldrb	r3, [r7, #12]
 80034ee:	461a      	mov	r2, r3
 80034f0:	4b2c      	ldr	r3, [pc, #176]	; (80035a4 <KeyExpansion+0x1d0>)
 80034f2:	5c9b      	ldrb	r3, [r3, r2]
 80034f4:	733b      	strb	r3, [r7, #12]
        tempa[1] = getSBoxValue(tempa[1]);
 80034f6:	7b7b      	ldrb	r3, [r7, #13]
 80034f8:	461a      	mov	r2, r3
 80034fa:	4b2a      	ldr	r3, [pc, #168]	; (80035a4 <KeyExpansion+0x1d0>)
 80034fc:	5c9b      	ldrb	r3, [r3, r2]
 80034fe:	737b      	strb	r3, [r7, #13]
        tempa[2] = getSBoxValue(tempa[2]);
 8003500:	7bbb      	ldrb	r3, [r7, #14]
 8003502:	461a      	mov	r2, r3
 8003504:	4b27      	ldr	r3, [pc, #156]	; (80035a4 <KeyExpansion+0x1d0>)
 8003506:	5c9b      	ldrb	r3, [r3, r2]
 8003508:	73bb      	strb	r3, [r7, #14]
        tempa[3] = getSBoxValue(tempa[3]);
 800350a:	7bfb      	ldrb	r3, [r7, #15]
 800350c:	461a      	mov	r2, r3
 800350e:	4b25      	ldr	r3, [pc, #148]	; (80035a4 <KeyExpansion+0x1d0>)
 8003510:	5c9b      	ldrb	r3, [r3, r2]
 8003512:	73fb      	strb	r3, [r7, #15]
      }
    }
#endif
    j = i * 4; k=(i - Nk) * 4;
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	009b      	lsls	r3, r3, #2
 8003518:	613b      	str	r3, [r7, #16]
 800351a:	69fb      	ldr	r3, [r7, #28]
 800351c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003520:	3b08      	subs	r3, #8
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	61bb      	str	r3, [r7, #24]
    RoundKey[j + 0] = RoundKey[k + 0] ^ tempa[0];
 8003526:	687a      	ldr	r2, [r7, #4]
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	4413      	add	r3, r2
 800352c:	7819      	ldrb	r1, [r3, #0]
 800352e:	7b3a      	ldrb	r2, [r7, #12]
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	4403      	add	r3, r0
 8003536:	404a      	eors	r2, r1
 8003538:	b2d2      	uxtb	r2, r2
 800353a:	701a      	strb	r2, [r3, #0]
    RoundKey[j + 1] = RoundKey[k + 1] ^ tempa[1];
 800353c:	69bb      	ldr	r3, [r7, #24]
 800353e:	3301      	adds	r3, #1
 8003540:	687a      	ldr	r2, [r7, #4]
 8003542:	4413      	add	r3, r2
 8003544:	7819      	ldrb	r1, [r3, #0]
 8003546:	7b7a      	ldrb	r2, [r7, #13]
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	3301      	adds	r3, #1
 800354c:	6878      	ldr	r0, [r7, #4]
 800354e:	4403      	add	r3, r0
 8003550:	404a      	eors	r2, r1
 8003552:	b2d2      	uxtb	r2, r2
 8003554:	701a      	strb	r2, [r3, #0]
    RoundKey[j + 2] = RoundKey[k + 2] ^ tempa[2];
 8003556:	69bb      	ldr	r3, [r7, #24]
 8003558:	3302      	adds	r3, #2
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	4413      	add	r3, r2
 800355e:	7819      	ldrb	r1, [r3, #0]
 8003560:	7bba      	ldrb	r2, [r7, #14]
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	3302      	adds	r3, #2
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	4403      	add	r3, r0
 800356a:	404a      	eors	r2, r1
 800356c:	b2d2      	uxtb	r2, r2
 800356e:	701a      	strb	r2, [r3, #0]
    RoundKey[j + 3] = RoundKey[k + 3] ^ tempa[3];
 8003570:	69bb      	ldr	r3, [r7, #24]
 8003572:	3303      	adds	r3, #3
 8003574:	687a      	ldr	r2, [r7, #4]
 8003576:	4413      	add	r3, r2
 8003578:	7819      	ldrb	r1, [r3, #0]
 800357a:	7bfa      	ldrb	r2, [r7, #15]
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	3303      	adds	r3, #3
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	4403      	add	r3, r0
 8003584:	404a      	eors	r2, r1
 8003586:	b2d2      	uxtb	r2, r2
 8003588:	701a      	strb	r2, [r3, #0]
  for (i = Nk; i < Nb * (Nr + 1); ++i)
 800358a:	69fb      	ldr	r3, [r7, #28]
 800358c:	3301      	adds	r3, #1
 800358e:	61fb      	str	r3, [r7, #28]
 8003590:	69fb      	ldr	r3, [r7, #28]
 8003592:	2b3b      	cmp	r3, #59	; 0x3b
 8003594:	f67f af5d 	bls.w	8003452 <KeyExpansion+0x7e>
  }
}
 8003598:	bf00      	nop
 800359a:	3724      	adds	r7, #36	; 0x24
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr
 80035a4:	08004a18 	.word	0x08004a18
 80035a8:	08004c18 	.word	0x08004c18

080035ac <AES_init_ctx_iv>:
{
  KeyExpansion(ctx->RoundKey, key);
}
#if (defined(CBC) && (CBC == 1)) || (defined(CTR) && (CTR == 1))
void AES_init_ctx_iv(struct AES_ctx* ctx, const uint8_t* key, const uint8_t* iv)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b084      	sub	sp, #16
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	60f8      	str	r0, [r7, #12]
 80035b4:	60b9      	str	r1, [r7, #8]
 80035b6:	607a      	str	r2, [r7, #4]
  KeyExpansion(ctx->RoundKey, key);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	68b9      	ldr	r1, [r7, #8]
 80035bc:	4618      	mov	r0, r3
 80035be:	f7ff ff09 	bl	80033d4 <KeyExpansion>
  memcpy (ctx->Iv, iv, AES_BLOCKLEN);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	33f0      	adds	r3, #240	; 0xf0
 80035c6:	2210      	movs	r2, #16
 80035c8:	6879      	ldr	r1, [r7, #4]
 80035ca:	4618      	mov	r0, r3
 80035cc:	f000 fcc4 	bl	8003f58 <memcpy>
}
 80035d0:	bf00      	nop
 80035d2:	3710      	adds	r7, #16
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}

080035d8 <AddRoundKey>:
#endif

// This function adds the round key to state.
// The round key is added to the state by an XOR function.
static void AddRoundKey(uint8_t round, state_t* state, const uint8_t* RoundKey)
{
 80035d8:	b480      	push	{r7}
 80035da:	b087      	sub	sp, #28
 80035dc:	af00      	add	r7, sp, #0
 80035de:	4603      	mov	r3, r0
 80035e0:	60b9      	str	r1, [r7, #8]
 80035e2:	607a      	str	r2, [r7, #4]
 80035e4:	73fb      	strb	r3, [r7, #15]
  uint8_t i,j;
  for (i = 0; i < 4; ++i)
 80035e6:	2300      	movs	r3, #0
 80035e8:	75fb      	strb	r3, [r7, #23]
 80035ea:	e027      	b.n	800363c <AddRoundKey+0x64>
  {
    for (j = 0; j < 4; ++j)
 80035ec:	2300      	movs	r3, #0
 80035ee:	75bb      	strb	r3, [r7, #22]
 80035f0:	e01e      	b.n	8003630 <AddRoundKey+0x58>
    {
      (*state)[i][j] ^= RoundKey[(round * Nb * 4) + (i * Nb) + j];
 80035f2:	7dfa      	ldrb	r2, [r7, #23]
 80035f4:	7dbb      	ldrb	r3, [r7, #22]
 80035f6:	68b9      	ldr	r1, [r7, #8]
 80035f8:	0092      	lsls	r2, r2, #2
 80035fa:	440a      	add	r2, r1
 80035fc:	4413      	add	r3, r2
 80035fe:	7818      	ldrb	r0, [r3, #0]
 8003600:	7bfb      	ldrb	r3, [r7, #15]
 8003602:	009a      	lsls	r2, r3, #2
 8003604:	7dfb      	ldrb	r3, [r7, #23]
 8003606:	4413      	add	r3, r2
 8003608:	009a      	lsls	r2, r3, #2
 800360a:	7dbb      	ldrb	r3, [r7, #22]
 800360c:	4413      	add	r3, r2
 800360e:	461a      	mov	r2, r3
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	4413      	add	r3, r2
 8003614:	7819      	ldrb	r1, [r3, #0]
 8003616:	7dfa      	ldrb	r2, [r7, #23]
 8003618:	7dbb      	ldrb	r3, [r7, #22]
 800361a:	4041      	eors	r1, r0
 800361c:	b2c8      	uxtb	r0, r1
 800361e:	68b9      	ldr	r1, [r7, #8]
 8003620:	0092      	lsls	r2, r2, #2
 8003622:	440a      	add	r2, r1
 8003624:	4413      	add	r3, r2
 8003626:	4602      	mov	r2, r0
 8003628:	701a      	strb	r2, [r3, #0]
    for (j = 0; j < 4; ++j)
 800362a:	7dbb      	ldrb	r3, [r7, #22]
 800362c:	3301      	adds	r3, #1
 800362e:	75bb      	strb	r3, [r7, #22]
 8003630:	7dbb      	ldrb	r3, [r7, #22]
 8003632:	2b03      	cmp	r3, #3
 8003634:	d9dd      	bls.n	80035f2 <AddRoundKey+0x1a>
  for (i = 0; i < 4; ++i)
 8003636:	7dfb      	ldrb	r3, [r7, #23]
 8003638:	3301      	adds	r3, #1
 800363a:	75fb      	strb	r3, [r7, #23]
 800363c:	7dfb      	ldrb	r3, [r7, #23]
 800363e:	2b03      	cmp	r3, #3
 8003640:	d9d4      	bls.n	80035ec <AddRoundKey+0x14>
    }
  }
}
 8003642:	bf00      	nop
 8003644:	371c      	adds	r7, #28
 8003646:	46bd      	mov	sp, r7
 8003648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364c:	4770      	bx	lr

0800364e <xtime>:
  (*state)[2][3] = (*state)[1][3];
  (*state)[1][3] = temp;
}

static uint8_t xtime(uint8_t x)
{
 800364e:	b480      	push	{r7}
 8003650:	b083      	sub	sp, #12
 8003652:	af00      	add	r7, sp, #0
 8003654:	4603      	mov	r3, r0
 8003656:	71fb      	strb	r3, [r7, #7]
  return ((x<<1) ^ (((x>>7) & 1) * 0x1b));
 8003658:	79fb      	ldrb	r3, [r7, #7]
 800365a:	005b      	lsls	r3, r3, #1
 800365c:	b25a      	sxtb	r2, r3
 800365e:	79fb      	ldrb	r3, [r7, #7]
 8003660:	09db      	lsrs	r3, r3, #7
 8003662:	b2db      	uxtb	r3, r3
 8003664:	4619      	mov	r1, r3
 8003666:	0049      	lsls	r1, r1, #1
 8003668:	440b      	add	r3, r1
 800366a:	4619      	mov	r1, r3
 800366c:	00c8      	lsls	r0, r1, #3
 800366e:	4619      	mov	r1, r3
 8003670:	4603      	mov	r3, r0
 8003672:	440b      	add	r3, r1
 8003674:	b2db      	uxtb	r3, r3
 8003676:	b25b      	sxtb	r3, r3
 8003678:	4053      	eors	r3, r2
 800367a:	b25b      	sxtb	r3, r3
 800367c:	b2db      	uxtb	r3, r3
}
 800367e:	4618      	mov	r0, r3
 8003680:	370c      	adds	r7, #12
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr

0800368a <InvMixColumns>:

// MixColumns function mixes the columns of the state matrix.
// The method used to multiply may be difficult to understand for the inexperienced.
// Please use the references to gain more information.
static void InvMixColumns(state_t* state)
{
 800368a:	b5b0      	push	{r4, r5, r7, lr}
 800368c:	b084      	sub	sp, #16
 800368e:	af00      	add	r7, sp, #0
 8003690:	6078      	str	r0, [r7, #4]
  int i;
  uint8_t a, b, c, d;
  for (i = 0; i < 4; ++i)
 8003692:	2300      	movs	r3, #0
 8003694:	60fb      	str	r3, [r7, #12]
 8003696:	e33b      	b.n	8003d10 <InvMixColumns+0x686>
  { 
    a = (*state)[i][0];
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	68fa      	ldr	r2, [r7, #12]
 800369c:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 80036a0:	72fb      	strb	r3, [r7, #11]
    b = (*state)[i][1];
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	4413      	add	r3, r2
 80036aa:	785b      	ldrb	r3, [r3, #1]
 80036ac:	72bb      	strb	r3, [r7, #10]
    c = (*state)[i][2];
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	4413      	add	r3, r2
 80036b6:	789b      	ldrb	r3, [r3, #2]
 80036b8:	727b      	strb	r3, [r7, #9]
    d = (*state)[i][3];
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	009b      	lsls	r3, r3, #2
 80036c0:	4413      	add	r3, r2
 80036c2:	78db      	ldrb	r3, [r3, #3]
 80036c4:	723b      	strb	r3, [r7, #8]

    (*state)[i][0] = Multiply(a, 0x0e) ^ Multiply(b, 0x0b) ^ Multiply(c, 0x0d) ^ Multiply(d, 0x09);
 80036c6:	7afb      	ldrb	r3, [r7, #11]
 80036c8:	4618      	mov	r0, r3
 80036ca:	f7ff ffc0 	bl	800364e <xtime>
 80036ce:	4603      	mov	r3, r0
 80036d0:	4618      	mov	r0, r3
 80036d2:	f7ff ffbc 	bl	800364e <xtime>
 80036d6:	4603      	mov	r3, r0
 80036d8:	4618      	mov	r0, r3
 80036da:	f7ff ffb8 	bl	800364e <xtime>
 80036de:	4603      	mov	r3, r0
 80036e0:	4618      	mov	r0, r3
 80036e2:	f7ff ffb4 	bl	800364e <xtime>
 80036e6:	7abb      	ldrb	r3, [r7, #10]
 80036e8:	4618      	mov	r0, r3
 80036ea:	f7ff ffb0 	bl	800364e <xtime>
 80036ee:	4603      	mov	r3, r0
 80036f0:	4618      	mov	r0, r3
 80036f2:	f7ff ffac 	bl	800364e <xtime>
 80036f6:	7abb      	ldrb	r3, [r7, #10]
 80036f8:	4618      	mov	r0, r3
 80036fa:	f7ff ffa8 	bl	800364e <xtime>
 80036fe:	4603      	mov	r3, r0
 8003700:	4618      	mov	r0, r3
 8003702:	f7ff ffa4 	bl	800364e <xtime>
 8003706:	4603      	mov	r3, r0
 8003708:	4618      	mov	r0, r3
 800370a:	f7ff ffa0 	bl	800364e <xtime>
 800370e:	4603      	mov	r3, r0
 8003710:	4618      	mov	r0, r3
 8003712:	f7ff ff9c 	bl	800364e <xtime>
 8003716:	7a7b      	ldrb	r3, [r7, #9]
 8003718:	4618      	mov	r0, r3
 800371a:	f7ff ff98 	bl	800364e <xtime>
 800371e:	7a7b      	ldrb	r3, [r7, #9]
 8003720:	4618      	mov	r0, r3
 8003722:	f7ff ff94 	bl	800364e <xtime>
 8003726:	4603      	mov	r3, r0
 8003728:	4618      	mov	r0, r3
 800372a:	f7ff ff90 	bl	800364e <xtime>
 800372e:	4603      	mov	r3, r0
 8003730:	4618      	mov	r0, r3
 8003732:	f7ff ff8c 	bl	800364e <xtime>
 8003736:	4603      	mov	r3, r0
 8003738:	4618      	mov	r0, r3
 800373a:	f7ff ff88 	bl	800364e <xtime>
 800373e:	7a3b      	ldrb	r3, [r7, #8]
 8003740:	4618      	mov	r0, r3
 8003742:	f7ff ff84 	bl	800364e <xtime>
 8003746:	7a3b      	ldrb	r3, [r7, #8]
 8003748:	4618      	mov	r0, r3
 800374a:	f7ff ff80 	bl	800364e <xtime>
 800374e:	4603      	mov	r3, r0
 8003750:	4618      	mov	r0, r3
 8003752:	f7ff ff7c 	bl	800364e <xtime>
 8003756:	7a3b      	ldrb	r3, [r7, #8]
 8003758:	4618      	mov	r0, r3
 800375a:	f7ff ff78 	bl	800364e <xtime>
 800375e:	4603      	mov	r3, r0
 8003760:	4618      	mov	r0, r3
 8003762:	f7ff ff74 	bl	800364e <xtime>
 8003766:	4603      	mov	r3, r0
 8003768:	4618      	mov	r0, r3
 800376a:	f7ff ff70 	bl	800364e <xtime>
 800376e:	4603      	mov	r3, r0
 8003770:	4618      	mov	r0, r3
 8003772:	f7ff ff6c 	bl	800364e <xtime>
 8003776:	7afb      	ldrb	r3, [r7, #11]
 8003778:	4618      	mov	r0, r3
 800377a:	f7ff ff68 	bl	800364e <xtime>
 800377e:	4603      	mov	r3, r0
 8003780:	461c      	mov	r4, r3
 8003782:	7afb      	ldrb	r3, [r7, #11]
 8003784:	4618      	mov	r0, r3
 8003786:	f7ff ff62 	bl	800364e <xtime>
 800378a:	4603      	mov	r3, r0
 800378c:	4618      	mov	r0, r3
 800378e:	f7ff ff5e 	bl	800364e <xtime>
 8003792:	4603      	mov	r3, r0
 8003794:	4063      	eors	r3, r4
 8003796:	b2dc      	uxtb	r4, r3
 8003798:	7afb      	ldrb	r3, [r7, #11]
 800379a:	4618      	mov	r0, r3
 800379c:	f7ff ff57 	bl	800364e <xtime>
 80037a0:	4603      	mov	r3, r0
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7ff ff53 	bl	800364e <xtime>
 80037a8:	4603      	mov	r3, r0
 80037aa:	4618      	mov	r0, r3
 80037ac:	f7ff ff4f 	bl	800364e <xtime>
 80037b0:	4603      	mov	r3, r0
 80037b2:	4063      	eors	r3, r4
 80037b4:	b2dc      	uxtb	r4, r3
 80037b6:	7abb      	ldrb	r3, [r7, #10]
 80037b8:	4618      	mov	r0, r3
 80037ba:	f7ff ff48 	bl	800364e <xtime>
 80037be:	4603      	mov	r3, r0
 80037c0:	461a      	mov	r2, r3
 80037c2:	7abb      	ldrb	r3, [r7, #10]
 80037c4:	4053      	eors	r3, r2
 80037c6:	b2dd      	uxtb	r5, r3
 80037c8:	7abb      	ldrb	r3, [r7, #10]
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7ff ff3f 	bl	800364e <xtime>
 80037d0:	4603      	mov	r3, r0
 80037d2:	4618      	mov	r0, r3
 80037d4:	f7ff ff3b 	bl	800364e <xtime>
 80037d8:	4603      	mov	r3, r0
 80037da:	4618      	mov	r0, r3
 80037dc:	f7ff ff37 	bl	800364e <xtime>
 80037e0:	4603      	mov	r3, r0
 80037e2:	406b      	eors	r3, r5
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	4063      	eors	r3, r4
 80037e8:	b2dc      	uxtb	r4, r3
 80037ea:	7a7b      	ldrb	r3, [r7, #9]
 80037ec:	4618      	mov	r0, r3
 80037ee:	f7ff ff2e 	bl	800364e <xtime>
 80037f2:	4603      	mov	r3, r0
 80037f4:	4618      	mov	r0, r3
 80037f6:	f7ff ff2a 	bl	800364e <xtime>
 80037fa:	4603      	mov	r3, r0
 80037fc:	461a      	mov	r2, r3
 80037fe:	7a7b      	ldrb	r3, [r7, #9]
 8003800:	4053      	eors	r3, r2
 8003802:	b2dd      	uxtb	r5, r3
 8003804:	7a7b      	ldrb	r3, [r7, #9]
 8003806:	4618      	mov	r0, r3
 8003808:	f7ff ff21 	bl	800364e <xtime>
 800380c:	4603      	mov	r3, r0
 800380e:	4618      	mov	r0, r3
 8003810:	f7ff ff1d 	bl	800364e <xtime>
 8003814:	4603      	mov	r3, r0
 8003816:	4618      	mov	r0, r3
 8003818:	f7ff ff19 	bl	800364e <xtime>
 800381c:	4603      	mov	r3, r0
 800381e:	406b      	eors	r3, r5
 8003820:	b2db      	uxtb	r3, r3
 8003822:	4063      	eors	r3, r4
 8003824:	b2dc      	uxtb	r4, r3
 8003826:	7a3b      	ldrb	r3, [r7, #8]
 8003828:	4618      	mov	r0, r3
 800382a:	f7ff ff10 	bl	800364e <xtime>
 800382e:	4603      	mov	r3, r0
 8003830:	4618      	mov	r0, r3
 8003832:	f7ff ff0c 	bl	800364e <xtime>
 8003836:	4603      	mov	r3, r0
 8003838:	4618      	mov	r0, r3
 800383a:	f7ff ff08 	bl	800364e <xtime>
 800383e:	4603      	mov	r3, r0
 8003840:	461a      	mov	r2, r3
 8003842:	7a3b      	ldrb	r3, [r7, #8]
 8003844:	4053      	eors	r3, r2
 8003846:	b2db      	uxtb	r3, r3
 8003848:	4063      	eors	r3, r4
 800384a:	b2d9      	uxtb	r1, r3
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	68fa      	ldr	r2, [r7, #12]
 8003850:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
    (*state)[i][1] = Multiply(a, 0x09) ^ Multiply(b, 0x0e) ^ Multiply(c, 0x0b) ^ Multiply(d, 0x0d);
 8003854:	7afb      	ldrb	r3, [r7, #11]
 8003856:	4618      	mov	r0, r3
 8003858:	f7ff fef9 	bl	800364e <xtime>
 800385c:	7afb      	ldrb	r3, [r7, #11]
 800385e:	4618      	mov	r0, r3
 8003860:	f7ff fef5 	bl	800364e <xtime>
 8003864:	4603      	mov	r3, r0
 8003866:	4618      	mov	r0, r3
 8003868:	f7ff fef1 	bl	800364e <xtime>
 800386c:	7afb      	ldrb	r3, [r7, #11]
 800386e:	4618      	mov	r0, r3
 8003870:	f7ff feed 	bl	800364e <xtime>
 8003874:	4603      	mov	r3, r0
 8003876:	4618      	mov	r0, r3
 8003878:	f7ff fee9 	bl	800364e <xtime>
 800387c:	4603      	mov	r3, r0
 800387e:	4618      	mov	r0, r3
 8003880:	f7ff fee5 	bl	800364e <xtime>
 8003884:	4603      	mov	r3, r0
 8003886:	4618      	mov	r0, r3
 8003888:	f7ff fee1 	bl	800364e <xtime>
 800388c:	7abb      	ldrb	r3, [r7, #10]
 800388e:	4618      	mov	r0, r3
 8003890:	f7ff fedd 	bl	800364e <xtime>
 8003894:	4603      	mov	r3, r0
 8003896:	4618      	mov	r0, r3
 8003898:	f7ff fed9 	bl	800364e <xtime>
 800389c:	4603      	mov	r3, r0
 800389e:	4618      	mov	r0, r3
 80038a0:	f7ff fed5 	bl	800364e <xtime>
 80038a4:	4603      	mov	r3, r0
 80038a6:	4618      	mov	r0, r3
 80038a8:	f7ff fed1 	bl	800364e <xtime>
 80038ac:	7a7b      	ldrb	r3, [r7, #9]
 80038ae:	4618      	mov	r0, r3
 80038b0:	f7ff fecd 	bl	800364e <xtime>
 80038b4:	4603      	mov	r3, r0
 80038b6:	4618      	mov	r0, r3
 80038b8:	f7ff fec9 	bl	800364e <xtime>
 80038bc:	7a7b      	ldrb	r3, [r7, #9]
 80038be:	4618      	mov	r0, r3
 80038c0:	f7ff fec5 	bl	800364e <xtime>
 80038c4:	4603      	mov	r3, r0
 80038c6:	4618      	mov	r0, r3
 80038c8:	f7ff fec1 	bl	800364e <xtime>
 80038cc:	4603      	mov	r3, r0
 80038ce:	4618      	mov	r0, r3
 80038d0:	f7ff febd 	bl	800364e <xtime>
 80038d4:	4603      	mov	r3, r0
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7ff feb9 	bl	800364e <xtime>
 80038dc:	7a3b      	ldrb	r3, [r7, #8]
 80038de:	4618      	mov	r0, r3
 80038e0:	f7ff feb5 	bl	800364e <xtime>
 80038e4:	7a3b      	ldrb	r3, [r7, #8]
 80038e6:	4618      	mov	r0, r3
 80038e8:	f7ff feb1 	bl	800364e <xtime>
 80038ec:	4603      	mov	r3, r0
 80038ee:	4618      	mov	r0, r3
 80038f0:	f7ff fead 	bl	800364e <xtime>
 80038f4:	4603      	mov	r3, r0
 80038f6:	4618      	mov	r0, r3
 80038f8:	f7ff fea9 	bl	800364e <xtime>
 80038fc:	4603      	mov	r3, r0
 80038fe:	4618      	mov	r0, r3
 8003900:	f7ff fea5 	bl	800364e <xtime>
 8003904:	7afb      	ldrb	r3, [r7, #11]
 8003906:	4618      	mov	r0, r3
 8003908:	f7ff fea1 	bl	800364e <xtime>
 800390c:	4603      	mov	r3, r0
 800390e:	4618      	mov	r0, r3
 8003910:	f7ff fe9d 	bl	800364e <xtime>
 8003914:	4603      	mov	r3, r0
 8003916:	4618      	mov	r0, r3
 8003918:	f7ff fe99 	bl	800364e <xtime>
 800391c:	4603      	mov	r3, r0
 800391e:	461a      	mov	r2, r3
 8003920:	7afb      	ldrb	r3, [r7, #11]
 8003922:	4053      	eors	r3, r2
 8003924:	b2dc      	uxtb	r4, r3
 8003926:	7abb      	ldrb	r3, [r7, #10]
 8003928:	4618      	mov	r0, r3
 800392a:	f7ff fe90 	bl	800364e <xtime>
 800392e:	4603      	mov	r3, r0
 8003930:	461d      	mov	r5, r3
 8003932:	7abb      	ldrb	r3, [r7, #10]
 8003934:	4618      	mov	r0, r3
 8003936:	f7ff fe8a 	bl	800364e <xtime>
 800393a:	4603      	mov	r3, r0
 800393c:	4618      	mov	r0, r3
 800393e:	f7ff fe86 	bl	800364e <xtime>
 8003942:	4603      	mov	r3, r0
 8003944:	406b      	eors	r3, r5
 8003946:	b2dd      	uxtb	r5, r3
 8003948:	7abb      	ldrb	r3, [r7, #10]
 800394a:	4618      	mov	r0, r3
 800394c:	f7ff fe7f 	bl	800364e <xtime>
 8003950:	4603      	mov	r3, r0
 8003952:	4618      	mov	r0, r3
 8003954:	f7ff fe7b 	bl	800364e <xtime>
 8003958:	4603      	mov	r3, r0
 800395a:	4618      	mov	r0, r3
 800395c:	f7ff fe77 	bl	800364e <xtime>
 8003960:	4603      	mov	r3, r0
 8003962:	406b      	eors	r3, r5
 8003964:	b2db      	uxtb	r3, r3
 8003966:	4063      	eors	r3, r4
 8003968:	b2dc      	uxtb	r4, r3
 800396a:	7a7b      	ldrb	r3, [r7, #9]
 800396c:	4618      	mov	r0, r3
 800396e:	f7ff fe6e 	bl	800364e <xtime>
 8003972:	4603      	mov	r3, r0
 8003974:	461a      	mov	r2, r3
 8003976:	7a7b      	ldrb	r3, [r7, #9]
 8003978:	4053      	eors	r3, r2
 800397a:	b2dd      	uxtb	r5, r3
 800397c:	7a7b      	ldrb	r3, [r7, #9]
 800397e:	4618      	mov	r0, r3
 8003980:	f7ff fe65 	bl	800364e <xtime>
 8003984:	4603      	mov	r3, r0
 8003986:	4618      	mov	r0, r3
 8003988:	f7ff fe61 	bl	800364e <xtime>
 800398c:	4603      	mov	r3, r0
 800398e:	4618      	mov	r0, r3
 8003990:	f7ff fe5d 	bl	800364e <xtime>
 8003994:	4603      	mov	r3, r0
 8003996:	406b      	eors	r3, r5
 8003998:	b2db      	uxtb	r3, r3
 800399a:	4063      	eors	r3, r4
 800399c:	b2dc      	uxtb	r4, r3
 800399e:	7a3b      	ldrb	r3, [r7, #8]
 80039a0:	4618      	mov	r0, r3
 80039a2:	f7ff fe54 	bl	800364e <xtime>
 80039a6:	4603      	mov	r3, r0
 80039a8:	4618      	mov	r0, r3
 80039aa:	f7ff fe50 	bl	800364e <xtime>
 80039ae:	4603      	mov	r3, r0
 80039b0:	461a      	mov	r2, r3
 80039b2:	7a3b      	ldrb	r3, [r7, #8]
 80039b4:	4053      	eors	r3, r2
 80039b6:	b2dd      	uxtb	r5, r3
 80039b8:	7a3b      	ldrb	r3, [r7, #8]
 80039ba:	4618      	mov	r0, r3
 80039bc:	f7ff fe47 	bl	800364e <xtime>
 80039c0:	4603      	mov	r3, r0
 80039c2:	4618      	mov	r0, r3
 80039c4:	f7ff fe43 	bl	800364e <xtime>
 80039c8:	4603      	mov	r3, r0
 80039ca:	4618      	mov	r0, r3
 80039cc:	f7ff fe3f 	bl	800364e <xtime>
 80039d0:	4603      	mov	r3, r0
 80039d2:	406b      	eors	r3, r5
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	4063      	eors	r3, r4
 80039d8:	b2d9      	uxtb	r1, r3
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	4413      	add	r3, r2
 80039e2:	460a      	mov	r2, r1
 80039e4:	705a      	strb	r2, [r3, #1]
    (*state)[i][2] = Multiply(a, 0x0d) ^ Multiply(b, 0x09) ^ Multiply(c, 0x0e) ^ Multiply(d, 0x0b);
 80039e6:	7afb      	ldrb	r3, [r7, #11]
 80039e8:	4618      	mov	r0, r3
 80039ea:	f7ff fe30 	bl	800364e <xtime>
 80039ee:	7afb      	ldrb	r3, [r7, #11]
 80039f0:	4618      	mov	r0, r3
 80039f2:	f7ff fe2c 	bl	800364e <xtime>
 80039f6:	4603      	mov	r3, r0
 80039f8:	4618      	mov	r0, r3
 80039fa:	f7ff fe28 	bl	800364e <xtime>
 80039fe:	4603      	mov	r3, r0
 8003a00:	4618      	mov	r0, r3
 8003a02:	f7ff fe24 	bl	800364e <xtime>
 8003a06:	4603      	mov	r3, r0
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f7ff fe20 	bl	800364e <xtime>
 8003a0e:	7abb      	ldrb	r3, [r7, #10]
 8003a10:	4618      	mov	r0, r3
 8003a12:	f7ff fe1c 	bl	800364e <xtime>
 8003a16:	7abb      	ldrb	r3, [r7, #10]
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f7ff fe18 	bl	800364e <xtime>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	4618      	mov	r0, r3
 8003a22:	f7ff fe14 	bl	800364e <xtime>
 8003a26:	7abb      	ldrb	r3, [r7, #10]
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f7ff fe10 	bl	800364e <xtime>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7ff fe0c 	bl	800364e <xtime>
 8003a36:	4603      	mov	r3, r0
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f7ff fe08 	bl	800364e <xtime>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	4618      	mov	r0, r3
 8003a42:	f7ff fe04 	bl	800364e <xtime>
 8003a46:	7a7b      	ldrb	r3, [r7, #9]
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f7ff fe00 	bl	800364e <xtime>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	4618      	mov	r0, r3
 8003a52:	f7ff fdfc 	bl	800364e <xtime>
 8003a56:	4603      	mov	r3, r0
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f7ff fdf8 	bl	800364e <xtime>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	4618      	mov	r0, r3
 8003a62:	f7ff fdf4 	bl	800364e <xtime>
 8003a66:	7a3b      	ldrb	r3, [r7, #8]
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f7ff fdf0 	bl	800364e <xtime>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	4618      	mov	r0, r3
 8003a72:	f7ff fdec 	bl	800364e <xtime>
 8003a76:	7a3b      	ldrb	r3, [r7, #8]
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f7ff fde8 	bl	800364e <xtime>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	4618      	mov	r0, r3
 8003a82:	f7ff fde4 	bl	800364e <xtime>
 8003a86:	4603      	mov	r3, r0
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f7ff fde0 	bl	800364e <xtime>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	4618      	mov	r0, r3
 8003a92:	f7ff fddc 	bl	800364e <xtime>
 8003a96:	7afb      	ldrb	r3, [r7, #11]
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f7ff fdd8 	bl	800364e <xtime>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f7ff fdd4 	bl	800364e <xtime>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	461a      	mov	r2, r3
 8003aaa:	7afb      	ldrb	r3, [r7, #11]
 8003aac:	4053      	eors	r3, r2
 8003aae:	b2dc      	uxtb	r4, r3
 8003ab0:	7afb      	ldrb	r3, [r7, #11]
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f7ff fdcb 	bl	800364e <xtime>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	4618      	mov	r0, r3
 8003abc:	f7ff fdc7 	bl	800364e <xtime>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f7ff fdc3 	bl	800364e <xtime>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	4063      	eors	r3, r4
 8003acc:	b2dc      	uxtb	r4, r3
 8003ace:	7abb      	ldrb	r3, [r7, #10]
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f7ff fdbc 	bl	800364e <xtime>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f7ff fdb8 	bl	800364e <xtime>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f7ff fdb4 	bl	800364e <xtime>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	461a      	mov	r2, r3
 8003aea:	7abb      	ldrb	r3, [r7, #10]
 8003aec:	4053      	eors	r3, r2
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	4063      	eors	r3, r4
 8003af2:	b2dc      	uxtb	r4, r3
 8003af4:	7a7b      	ldrb	r3, [r7, #9]
 8003af6:	4618      	mov	r0, r3
 8003af8:	f7ff fda9 	bl	800364e <xtime>
 8003afc:	4603      	mov	r3, r0
 8003afe:	461d      	mov	r5, r3
 8003b00:	7a7b      	ldrb	r3, [r7, #9]
 8003b02:	4618      	mov	r0, r3
 8003b04:	f7ff fda3 	bl	800364e <xtime>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f7ff fd9f 	bl	800364e <xtime>
 8003b10:	4603      	mov	r3, r0
 8003b12:	406b      	eors	r3, r5
 8003b14:	b2dd      	uxtb	r5, r3
 8003b16:	7a7b      	ldrb	r3, [r7, #9]
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f7ff fd98 	bl	800364e <xtime>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	4618      	mov	r0, r3
 8003b22:	f7ff fd94 	bl	800364e <xtime>
 8003b26:	4603      	mov	r3, r0
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f7ff fd90 	bl	800364e <xtime>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	406b      	eors	r3, r5
 8003b32:	b2db      	uxtb	r3, r3
 8003b34:	4063      	eors	r3, r4
 8003b36:	b2dc      	uxtb	r4, r3
 8003b38:	7a3b      	ldrb	r3, [r7, #8]
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f7ff fd87 	bl	800364e <xtime>
 8003b40:	4603      	mov	r3, r0
 8003b42:	461a      	mov	r2, r3
 8003b44:	7a3b      	ldrb	r3, [r7, #8]
 8003b46:	4053      	eors	r3, r2
 8003b48:	b2dd      	uxtb	r5, r3
 8003b4a:	7a3b      	ldrb	r3, [r7, #8]
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f7ff fd7e 	bl	800364e <xtime>
 8003b52:	4603      	mov	r3, r0
 8003b54:	4618      	mov	r0, r3
 8003b56:	f7ff fd7a 	bl	800364e <xtime>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f7ff fd76 	bl	800364e <xtime>
 8003b62:	4603      	mov	r3, r0
 8003b64:	406b      	eors	r3, r5
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	4063      	eors	r3, r4
 8003b6a:	b2d9      	uxtb	r1, r3
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	009b      	lsls	r3, r3, #2
 8003b72:	4413      	add	r3, r2
 8003b74:	460a      	mov	r2, r1
 8003b76:	709a      	strb	r2, [r3, #2]
    (*state)[i][3] = Multiply(a, 0x0b) ^ Multiply(b, 0x0d) ^ Multiply(c, 0x09) ^ Multiply(d, 0x0e);
 8003b78:	7afb      	ldrb	r3, [r7, #11]
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f7ff fd67 	bl	800364e <xtime>
 8003b80:	4603      	mov	r3, r0
 8003b82:	4618      	mov	r0, r3
 8003b84:	f7ff fd63 	bl	800364e <xtime>
 8003b88:	7afb      	ldrb	r3, [r7, #11]
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f7ff fd5f 	bl	800364e <xtime>
 8003b90:	4603      	mov	r3, r0
 8003b92:	4618      	mov	r0, r3
 8003b94:	f7ff fd5b 	bl	800364e <xtime>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f7ff fd57 	bl	800364e <xtime>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f7ff fd53 	bl	800364e <xtime>
 8003ba8:	7abb      	ldrb	r3, [r7, #10]
 8003baa:	4618      	mov	r0, r3
 8003bac:	f7ff fd4f 	bl	800364e <xtime>
 8003bb0:	7abb      	ldrb	r3, [r7, #10]
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f7ff fd4b 	bl	800364e <xtime>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f7ff fd47 	bl	800364e <xtime>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f7ff fd43 	bl	800364e <xtime>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f7ff fd3f 	bl	800364e <xtime>
 8003bd0:	7a7b      	ldrb	r3, [r7, #9]
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f7ff fd3b 	bl	800364e <xtime>
 8003bd8:	7a7b      	ldrb	r3, [r7, #9]
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f7ff fd37 	bl	800364e <xtime>
 8003be0:	4603      	mov	r3, r0
 8003be2:	4618      	mov	r0, r3
 8003be4:	f7ff fd33 	bl	800364e <xtime>
 8003be8:	7a7b      	ldrb	r3, [r7, #9]
 8003bea:	4618      	mov	r0, r3
 8003bec:	f7ff fd2f 	bl	800364e <xtime>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f7ff fd2b 	bl	800364e <xtime>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f7ff fd27 	bl	800364e <xtime>
 8003c00:	4603      	mov	r3, r0
 8003c02:	4618      	mov	r0, r3
 8003c04:	f7ff fd23 	bl	800364e <xtime>
 8003c08:	7a3b      	ldrb	r3, [r7, #8]
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f7ff fd1f 	bl	800364e <xtime>
 8003c10:	4603      	mov	r3, r0
 8003c12:	4618      	mov	r0, r3
 8003c14:	f7ff fd1b 	bl	800364e <xtime>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f7ff fd17 	bl	800364e <xtime>
 8003c20:	4603      	mov	r3, r0
 8003c22:	4618      	mov	r0, r3
 8003c24:	f7ff fd13 	bl	800364e <xtime>
 8003c28:	7afb      	ldrb	r3, [r7, #11]
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7ff fd0f 	bl	800364e <xtime>
 8003c30:	4603      	mov	r3, r0
 8003c32:	461a      	mov	r2, r3
 8003c34:	7afb      	ldrb	r3, [r7, #11]
 8003c36:	4053      	eors	r3, r2
 8003c38:	b2dc      	uxtb	r4, r3
 8003c3a:	7afb      	ldrb	r3, [r7, #11]
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f7ff fd06 	bl	800364e <xtime>
 8003c42:	4603      	mov	r3, r0
 8003c44:	4618      	mov	r0, r3
 8003c46:	f7ff fd02 	bl	800364e <xtime>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f7ff fcfe 	bl	800364e <xtime>
 8003c52:	4603      	mov	r3, r0
 8003c54:	4063      	eors	r3, r4
 8003c56:	b2dc      	uxtb	r4, r3
 8003c58:	7abb      	ldrb	r3, [r7, #10]
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f7ff fcf7 	bl	800364e <xtime>
 8003c60:	4603      	mov	r3, r0
 8003c62:	4618      	mov	r0, r3
 8003c64:	f7ff fcf3 	bl	800364e <xtime>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	461a      	mov	r2, r3
 8003c6c:	7abb      	ldrb	r3, [r7, #10]
 8003c6e:	4053      	eors	r3, r2
 8003c70:	b2dd      	uxtb	r5, r3
 8003c72:	7abb      	ldrb	r3, [r7, #10]
 8003c74:	4618      	mov	r0, r3
 8003c76:	f7ff fcea 	bl	800364e <xtime>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f7ff fce6 	bl	800364e <xtime>
 8003c82:	4603      	mov	r3, r0
 8003c84:	4618      	mov	r0, r3
 8003c86:	f7ff fce2 	bl	800364e <xtime>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	406b      	eors	r3, r5
 8003c8e:	b2db      	uxtb	r3, r3
 8003c90:	4063      	eors	r3, r4
 8003c92:	b2dc      	uxtb	r4, r3
 8003c94:	7a7b      	ldrb	r3, [r7, #9]
 8003c96:	4618      	mov	r0, r3
 8003c98:	f7ff fcd9 	bl	800364e <xtime>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f7ff fcd5 	bl	800364e <xtime>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f7ff fcd1 	bl	800364e <xtime>
 8003cac:	4603      	mov	r3, r0
 8003cae:	461a      	mov	r2, r3
 8003cb0:	7a7b      	ldrb	r3, [r7, #9]
 8003cb2:	4053      	eors	r3, r2
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	4063      	eors	r3, r4
 8003cb8:	b2dc      	uxtb	r4, r3
 8003cba:	7a3b      	ldrb	r3, [r7, #8]
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	f7ff fcc6 	bl	800364e <xtime>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	461d      	mov	r5, r3
 8003cc6:	7a3b      	ldrb	r3, [r7, #8]
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f7ff fcc0 	bl	800364e <xtime>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f7ff fcbc 	bl	800364e <xtime>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	406b      	eors	r3, r5
 8003cda:	b2dd      	uxtb	r5, r3
 8003cdc:	7a3b      	ldrb	r3, [r7, #8]
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f7ff fcb5 	bl	800364e <xtime>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f7ff fcb1 	bl	800364e <xtime>
 8003cec:	4603      	mov	r3, r0
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f7ff fcad 	bl	800364e <xtime>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	406b      	eors	r3, r5
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	4063      	eors	r3, r4
 8003cfc:	b2d9      	uxtb	r1, r3
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	009b      	lsls	r3, r3, #2
 8003d04:	4413      	add	r3, r2
 8003d06:	460a      	mov	r2, r1
 8003d08:	70da      	strb	r2, [r3, #3]
  for (i = 0; i < 4; ++i)
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	3301      	adds	r3, #1
 8003d0e:	60fb      	str	r3, [r7, #12]
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2b03      	cmp	r3, #3
 8003d14:	f77f acc0 	ble.w	8003698 <InvMixColumns+0xe>
  }
}
 8003d18:	bf00      	nop
 8003d1a:	3710      	adds	r7, #16
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bdb0      	pop	{r4, r5, r7, pc}

08003d20 <InvSubBytes>:


// The SubBytes Function Substitutes the values in the
// state matrix with values in an S-box.
static void InvSubBytes(state_t* state)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b085      	sub	sp, #20
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  uint8_t i, j;
  for (i = 0; i < 4; ++i)
 8003d28:	2300      	movs	r3, #0
 8003d2a:	73fb      	strb	r3, [r7, #15]
 8003d2c:	e01d      	b.n	8003d6a <InvSubBytes+0x4a>
  {
    for (j = 0; j < 4; ++j)
 8003d2e:	2300      	movs	r3, #0
 8003d30:	73bb      	strb	r3, [r7, #14]
 8003d32:	e014      	b.n	8003d5e <InvSubBytes+0x3e>
    {
      (*state)[j][i] = getSBoxInvert((*state)[j][i]);
 8003d34:	7bba      	ldrb	r2, [r7, #14]
 8003d36:	7bfb      	ldrb	r3, [r7, #15]
 8003d38:	6879      	ldr	r1, [r7, #4]
 8003d3a:	0092      	lsls	r2, r2, #2
 8003d3c:	440a      	add	r2, r1
 8003d3e:	4413      	add	r3, r2
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	4618      	mov	r0, r3
 8003d44:	7bba      	ldrb	r2, [r7, #14]
 8003d46:	7bfb      	ldrb	r3, [r7, #15]
 8003d48:	490c      	ldr	r1, [pc, #48]	; (8003d7c <InvSubBytes+0x5c>)
 8003d4a:	5c08      	ldrb	r0, [r1, r0]
 8003d4c:	6879      	ldr	r1, [r7, #4]
 8003d4e:	0092      	lsls	r2, r2, #2
 8003d50:	440a      	add	r2, r1
 8003d52:	4413      	add	r3, r2
 8003d54:	4602      	mov	r2, r0
 8003d56:	701a      	strb	r2, [r3, #0]
    for (j = 0; j < 4; ++j)
 8003d58:	7bbb      	ldrb	r3, [r7, #14]
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	73bb      	strb	r3, [r7, #14]
 8003d5e:	7bbb      	ldrb	r3, [r7, #14]
 8003d60:	2b03      	cmp	r3, #3
 8003d62:	d9e7      	bls.n	8003d34 <InvSubBytes+0x14>
  for (i = 0; i < 4; ++i)
 8003d64:	7bfb      	ldrb	r3, [r7, #15]
 8003d66:	3301      	adds	r3, #1
 8003d68:	73fb      	strb	r3, [r7, #15]
 8003d6a:	7bfb      	ldrb	r3, [r7, #15]
 8003d6c:	2b03      	cmp	r3, #3
 8003d6e:	d9de      	bls.n	8003d2e <InvSubBytes+0xe>
    }
  }
}
 8003d70:	bf00      	nop
 8003d72:	3714      	adds	r7, #20
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr
 8003d7c:	08004b18 	.word	0x08004b18

08003d80 <InvShiftRows>:

static void InvShiftRows(state_t* state)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b085      	sub	sp, #20
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  uint8_t temp;

  // Rotate first row 1 columns to right  
  temp = (*state)[3][1];
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	7b5b      	ldrb	r3, [r3, #13]
 8003d8c:	73fb      	strb	r3, [r7, #15]
  (*state)[3][1] = (*state)[2][1];
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	7a5a      	ldrb	r2, [r3, #9]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	735a      	strb	r2, [r3, #13]
  (*state)[2][1] = (*state)[1][1];
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	795a      	ldrb	r2, [r3, #5]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	725a      	strb	r2, [r3, #9]
  (*state)[1][1] = (*state)[0][1];
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	785a      	ldrb	r2, [r3, #1]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	715a      	strb	r2, [r3, #5]
  (*state)[0][1] = temp;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	7bfa      	ldrb	r2, [r7, #15]
 8003daa:	705a      	strb	r2, [r3, #1]

  // Rotate second row 2 columns to right 
  temp = (*state)[0][2];
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	789b      	ldrb	r3, [r3, #2]
 8003db0:	73fb      	strb	r3, [r7, #15]
  (*state)[0][2] = (*state)[2][2];
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	7a9a      	ldrb	r2, [r3, #10]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	709a      	strb	r2, [r3, #2]
  (*state)[2][2] = temp;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	7bfa      	ldrb	r2, [r7, #15]
 8003dbe:	729a      	strb	r2, [r3, #10]

  temp = (*state)[1][2];
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	799b      	ldrb	r3, [r3, #6]
 8003dc4:	73fb      	strb	r3, [r7, #15]
  (*state)[1][2] = (*state)[3][2];
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	7b9a      	ldrb	r2, [r3, #14]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	719a      	strb	r2, [r3, #6]
  (*state)[3][2] = temp;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	7bfa      	ldrb	r2, [r7, #15]
 8003dd2:	739a      	strb	r2, [r3, #14]

  // Rotate third row 3 columns to right
  temp = (*state)[0][3];
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	78db      	ldrb	r3, [r3, #3]
 8003dd8:	73fb      	strb	r3, [r7, #15]
  (*state)[0][3] = (*state)[1][3];
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	79da      	ldrb	r2, [r3, #7]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	70da      	strb	r2, [r3, #3]
  (*state)[1][3] = (*state)[2][3];
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	7ada      	ldrb	r2, [r3, #11]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	71da      	strb	r2, [r3, #7]
  (*state)[2][3] = (*state)[3][3];
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	7bda      	ldrb	r2, [r3, #15]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	72da      	strb	r2, [r3, #11]
  (*state)[3][3] = temp;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	7bfa      	ldrb	r2, [r7, #15]
 8003df6:	73da      	strb	r2, [r3, #15]
}
 8003df8:	bf00      	nop
 8003dfa:	3714      	adds	r7, #20
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr

08003e04 <InvCipher>:
  AddRoundKey(Nr, state, RoundKey);
}

#if (defined(CBC) && CBC == 1) || (defined(ECB) && ECB == 1)
static void InvCipher(state_t* state, const uint8_t* RoundKey)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b084      	sub	sp, #16
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
 8003e0c:	6039      	str	r1, [r7, #0]
  uint8_t round = 0;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	73fb      	strb	r3, [r7, #15]

  // Add the First round key to the state before starting the rounds.
  AddRoundKey(Nr, state, RoundKey);
 8003e12:	683a      	ldr	r2, [r7, #0]
 8003e14:	6879      	ldr	r1, [r7, #4]
 8003e16:	200e      	movs	r0, #14
 8003e18:	f7ff fbde 	bl	80035d8 <AddRoundKey>

  // There will be Nr rounds.
  // The first Nr-1 rounds are identical.
  // These Nr rounds are executed in the loop below.
  // Last one without InvMixColumn()
  for (round = (Nr - 1); ; --round)
 8003e1c:	230d      	movs	r3, #13
 8003e1e:	73fb      	strb	r3, [r7, #15]
  {
    InvShiftRows(state);
 8003e20:	6878      	ldr	r0, [r7, #4]
 8003e22:	f7ff ffad 	bl	8003d80 <InvShiftRows>
    InvSubBytes(state);
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f7ff ff7a 	bl	8003d20 <InvSubBytes>
    AddRoundKey(round, state, RoundKey);
 8003e2c:	7bfb      	ldrb	r3, [r7, #15]
 8003e2e:	683a      	ldr	r2, [r7, #0]
 8003e30:	6879      	ldr	r1, [r7, #4]
 8003e32:	4618      	mov	r0, r3
 8003e34:	f7ff fbd0 	bl	80035d8 <AddRoundKey>
    if (round == 0) {
 8003e38:	7bfb      	ldrb	r3, [r7, #15]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d006      	beq.n	8003e4c <InvCipher+0x48>
      break;
    }
    InvMixColumns(state);
 8003e3e:	6878      	ldr	r0, [r7, #4]
 8003e40:	f7ff fc23 	bl	800368a <InvMixColumns>
  for (round = (Nr - 1); ; --round)
 8003e44:	7bfb      	ldrb	r3, [r7, #15]
 8003e46:	3b01      	subs	r3, #1
 8003e48:	73fb      	strb	r3, [r7, #15]
    InvShiftRows(state);
 8003e4a:	e7e9      	b.n	8003e20 <InvCipher+0x1c>
      break;
 8003e4c:	bf00      	nop
  }

}
 8003e4e:	bf00      	nop
 8003e50:	3710      	adds	r7, #16
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}

08003e56 <XorWithIv>:

#if defined(CBC) && (CBC == 1)


static void XorWithIv(uint8_t* buf, const uint8_t* Iv)
{
 8003e56:	b480      	push	{r7}
 8003e58:	b085      	sub	sp, #20
 8003e5a:	af00      	add	r7, sp, #0
 8003e5c:	6078      	str	r0, [r7, #4]
 8003e5e:	6039      	str	r1, [r7, #0]
  uint8_t i;
  for (i = 0; i < AES_BLOCKLEN; ++i) // The block in AES is always 128bit no matter the key size
 8003e60:	2300      	movs	r3, #0
 8003e62:	73fb      	strb	r3, [r7, #15]
 8003e64:	e010      	b.n	8003e88 <XorWithIv+0x32>
  {
    buf[i] ^= Iv[i];
 8003e66:	7bfb      	ldrb	r3, [r7, #15]
 8003e68:	687a      	ldr	r2, [r7, #4]
 8003e6a:	4413      	add	r3, r2
 8003e6c:	7819      	ldrb	r1, [r3, #0]
 8003e6e:	7bfb      	ldrb	r3, [r7, #15]
 8003e70:	683a      	ldr	r2, [r7, #0]
 8003e72:	4413      	add	r3, r2
 8003e74:	781a      	ldrb	r2, [r3, #0]
 8003e76:	7bfb      	ldrb	r3, [r7, #15]
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	4403      	add	r3, r0
 8003e7c:	404a      	eors	r2, r1
 8003e7e:	b2d2      	uxtb	r2, r2
 8003e80:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < AES_BLOCKLEN; ++i) // The block in AES is always 128bit no matter the key size
 8003e82:	7bfb      	ldrb	r3, [r7, #15]
 8003e84:	3301      	adds	r3, #1
 8003e86:	73fb      	strb	r3, [r7, #15]
 8003e88:	7bfb      	ldrb	r3, [r7, #15]
 8003e8a:	2b0f      	cmp	r3, #15
 8003e8c:	d9eb      	bls.n	8003e66 <XorWithIv+0x10>
  }
}
 8003e8e:	bf00      	nop
 8003e90:	3714      	adds	r7, #20
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr

08003e9a <AES_CBC_decrypt_buffer>:
  /* store Iv in ctx for next call */
  memcpy(ctx->Iv, Iv, AES_BLOCKLEN);
}

void AES_CBC_decrypt_buffer(struct AES_ctx* ctx, uint8_t* buf, size_t length)
{
 8003e9a:	b5b0      	push	{r4, r5, r7, lr}
 8003e9c:	b08a      	sub	sp, #40	; 0x28
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	60f8      	str	r0, [r7, #12]
 8003ea2:	60b9      	str	r1, [r7, #8]
 8003ea4:	607a      	str	r2, [r7, #4]
  size_t i;
  uint8_t storeNextIv[AES_BLOCKLEN];
  for (i = 0; i < length; i += AES_BLOCKLEN)
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	627b      	str	r3, [r7, #36]	; 0x24
 8003eaa:	e022      	b.n	8003ef2 <AES_CBC_decrypt_buffer+0x58>
  {
    memcpy(storeNextIv, buf, AES_BLOCKLEN);
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	f107 0414 	add.w	r4, r7, #20
 8003eb2:	6818      	ldr	r0, [r3, #0]
 8003eb4:	6859      	ldr	r1, [r3, #4]
 8003eb6:	689a      	ldr	r2, [r3, #8]
 8003eb8:	68db      	ldr	r3, [r3, #12]
 8003eba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    InvCipher((state_t*)buf, ctx->RoundKey);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	68b8      	ldr	r0, [r7, #8]
 8003ec2:	f7ff ff9f 	bl	8003e04 <InvCipher>
    XorWithIv(buf, ctx->Iv);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	33f0      	adds	r3, #240	; 0xf0
 8003eca:	4619      	mov	r1, r3
 8003ecc:	68b8      	ldr	r0, [r7, #8]
 8003ece:	f7ff ffc2 	bl	8003e56 <XorWithIv>
    memcpy(ctx->Iv, storeNextIv, AES_BLOCKLEN);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	33f0      	adds	r3, #240	; 0xf0
 8003ed6:	461d      	mov	r5, r3
 8003ed8:	f107 0414 	add.w	r4, r7, #20
 8003edc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ede:	6028      	str	r0, [r5, #0]
 8003ee0:	6069      	str	r1, [r5, #4]
 8003ee2:	60aa      	str	r2, [r5, #8]
 8003ee4:	60eb      	str	r3, [r5, #12]
    buf += AES_BLOCKLEN;
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	3310      	adds	r3, #16
 8003eea:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < length; i += AES_BLOCKLEN)
 8003eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eee:	3310      	adds	r3, #16
 8003ef0:	627b      	str	r3, [r7, #36]	; 0x24
 8003ef2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d3d8      	bcc.n	8003eac <AES_CBC_decrypt_buffer+0x12>
  }

}
 8003efa:	bf00      	nop
 8003efc:	3728      	adds	r7, #40	; 0x28
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bdb0      	pop	{r4, r5, r7, pc}
	...

08003f04 <__errno>:
 8003f04:	4b01      	ldr	r3, [pc, #4]	; (8003f0c <__errno+0x8>)
 8003f06:	6818      	ldr	r0, [r3, #0]
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop
 8003f0c:	20000030 	.word	0x20000030

08003f10 <__libc_init_array>:
 8003f10:	b570      	push	{r4, r5, r6, lr}
 8003f12:	4e0d      	ldr	r6, [pc, #52]	; (8003f48 <__libc_init_array+0x38>)
 8003f14:	4c0d      	ldr	r4, [pc, #52]	; (8003f4c <__libc_init_array+0x3c>)
 8003f16:	1ba4      	subs	r4, r4, r6
 8003f18:	10a4      	asrs	r4, r4, #2
 8003f1a:	2500      	movs	r5, #0
 8003f1c:	42a5      	cmp	r5, r4
 8003f1e:	d109      	bne.n	8003f34 <__libc_init_array+0x24>
 8003f20:	4e0b      	ldr	r6, [pc, #44]	; (8003f50 <__libc_init_array+0x40>)
 8003f22:	4c0c      	ldr	r4, [pc, #48]	; (8003f54 <__libc_init_array+0x44>)
 8003f24:	f000 fc28 	bl	8004778 <_init>
 8003f28:	1ba4      	subs	r4, r4, r6
 8003f2a:	10a4      	asrs	r4, r4, #2
 8003f2c:	2500      	movs	r5, #0
 8003f2e:	42a5      	cmp	r5, r4
 8003f30:	d105      	bne.n	8003f3e <__libc_init_array+0x2e>
 8003f32:	bd70      	pop	{r4, r5, r6, pc}
 8003f34:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003f38:	4798      	blx	r3
 8003f3a:	3501      	adds	r5, #1
 8003f3c:	e7ee      	b.n	8003f1c <__libc_init_array+0xc>
 8003f3e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003f42:	4798      	blx	r3
 8003f44:	3501      	adds	r5, #1
 8003f46:	e7f2      	b.n	8003f2e <__libc_init_array+0x1e>
 8003f48:	08004c58 	.word	0x08004c58
 8003f4c:	08004c58 	.word	0x08004c58
 8003f50:	08004c58 	.word	0x08004c58
 8003f54:	08004c5c 	.word	0x08004c5c

08003f58 <memcpy>:
 8003f58:	b510      	push	{r4, lr}
 8003f5a:	1e43      	subs	r3, r0, #1
 8003f5c:	440a      	add	r2, r1
 8003f5e:	4291      	cmp	r1, r2
 8003f60:	d100      	bne.n	8003f64 <memcpy+0xc>
 8003f62:	bd10      	pop	{r4, pc}
 8003f64:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003f68:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003f6c:	e7f7      	b.n	8003f5e <memcpy+0x6>

08003f6e <memset>:
 8003f6e:	4402      	add	r2, r0
 8003f70:	4603      	mov	r3, r0
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d100      	bne.n	8003f78 <memset+0xa>
 8003f76:	4770      	bx	lr
 8003f78:	f803 1b01 	strb.w	r1, [r3], #1
 8003f7c:	e7f9      	b.n	8003f72 <memset+0x4>
	...

08003f80 <_vsiprintf_r>:
 8003f80:	b500      	push	{lr}
 8003f82:	b09b      	sub	sp, #108	; 0x6c
 8003f84:	9100      	str	r1, [sp, #0]
 8003f86:	9104      	str	r1, [sp, #16]
 8003f88:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003f8c:	9105      	str	r1, [sp, #20]
 8003f8e:	9102      	str	r1, [sp, #8]
 8003f90:	4905      	ldr	r1, [pc, #20]	; (8003fa8 <_vsiprintf_r+0x28>)
 8003f92:	9103      	str	r1, [sp, #12]
 8003f94:	4669      	mov	r1, sp
 8003f96:	f000 f86d 	bl	8004074 <_svfiprintf_r>
 8003f9a:	9b00      	ldr	r3, [sp, #0]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	701a      	strb	r2, [r3, #0]
 8003fa0:	b01b      	add	sp, #108	; 0x6c
 8003fa2:	f85d fb04 	ldr.w	pc, [sp], #4
 8003fa6:	bf00      	nop
 8003fa8:	ffff0208 	.word	0xffff0208

08003fac <vsiprintf>:
 8003fac:	4613      	mov	r3, r2
 8003fae:	460a      	mov	r2, r1
 8003fb0:	4601      	mov	r1, r0
 8003fb2:	4802      	ldr	r0, [pc, #8]	; (8003fbc <vsiprintf+0x10>)
 8003fb4:	6800      	ldr	r0, [r0, #0]
 8003fb6:	f7ff bfe3 	b.w	8003f80 <_vsiprintf_r>
 8003fba:	bf00      	nop
 8003fbc:	20000030 	.word	0x20000030

08003fc0 <__ssputs_r>:
 8003fc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fc4:	688e      	ldr	r6, [r1, #8]
 8003fc6:	429e      	cmp	r6, r3
 8003fc8:	4682      	mov	sl, r0
 8003fca:	460c      	mov	r4, r1
 8003fcc:	4690      	mov	r8, r2
 8003fce:	4699      	mov	r9, r3
 8003fd0:	d837      	bhi.n	8004042 <__ssputs_r+0x82>
 8003fd2:	898a      	ldrh	r2, [r1, #12]
 8003fd4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003fd8:	d031      	beq.n	800403e <__ssputs_r+0x7e>
 8003fda:	6825      	ldr	r5, [r4, #0]
 8003fdc:	6909      	ldr	r1, [r1, #16]
 8003fde:	1a6f      	subs	r7, r5, r1
 8003fe0:	6965      	ldr	r5, [r4, #20]
 8003fe2:	2302      	movs	r3, #2
 8003fe4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003fe8:	fb95 f5f3 	sdiv	r5, r5, r3
 8003fec:	f109 0301 	add.w	r3, r9, #1
 8003ff0:	443b      	add	r3, r7
 8003ff2:	429d      	cmp	r5, r3
 8003ff4:	bf38      	it	cc
 8003ff6:	461d      	movcc	r5, r3
 8003ff8:	0553      	lsls	r3, r2, #21
 8003ffa:	d530      	bpl.n	800405e <__ssputs_r+0x9e>
 8003ffc:	4629      	mov	r1, r5
 8003ffe:	f000 fb21 	bl	8004644 <_malloc_r>
 8004002:	4606      	mov	r6, r0
 8004004:	b950      	cbnz	r0, 800401c <__ssputs_r+0x5c>
 8004006:	230c      	movs	r3, #12
 8004008:	f8ca 3000 	str.w	r3, [sl]
 800400c:	89a3      	ldrh	r3, [r4, #12]
 800400e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004012:	81a3      	strh	r3, [r4, #12]
 8004014:	f04f 30ff 	mov.w	r0, #4294967295
 8004018:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800401c:	463a      	mov	r2, r7
 800401e:	6921      	ldr	r1, [r4, #16]
 8004020:	f7ff ff9a 	bl	8003f58 <memcpy>
 8004024:	89a3      	ldrh	r3, [r4, #12]
 8004026:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800402a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800402e:	81a3      	strh	r3, [r4, #12]
 8004030:	6126      	str	r6, [r4, #16]
 8004032:	6165      	str	r5, [r4, #20]
 8004034:	443e      	add	r6, r7
 8004036:	1bed      	subs	r5, r5, r7
 8004038:	6026      	str	r6, [r4, #0]
 800403a:	60a5      	str	r5, [r4, #8]
 800403c:	464e      	mov	r6, r9
 800403e:	454e      	cmp	r6, r9
 8004040:	d900      	bls.n	8004044 <__ssputs_r+0x84>
 8004042:	464e      	mov	r6, r9
 8004044:	4632      	mov	r2, r6
 8004046:	4641      	mov	r1, r8
 8004048:	6820      	ldr	r0, [r4, #0]
 800404a:	f000 fa93 	bl	8004574 <memmove>
 800404e:	68a3      	ldr	r3, [r4, #8]
 8004050:	1b9b      	subs	r3, r3, r6
 8004052:	60a3      	str	r3, [r4, #8]
 8004054:	6823      	ldr	r3, [r4, #0]
 8004056:	441e      	add	r6, r3
 8004058:	6026      	str	r6, [r4, #0]
 800405a:	2000      	movs	r0, #0
 800405c:	e7dc      	b.n	8004018 <__ssputs_r+0x58>
 800405e:	462a      	mov	r2, r5
 8004060:	f000 fb4a 	bl	80046f8 <_realloc_r>
 8004064:	4606      	mov	r6, r0
 8004066:	2800      	cmp	r0, #0
 8004068:	d1e2      	bne.n	8004030 <__ssputs_r+0x70>
 800406a:	6921      	ldr	r1, [r4, #16]
 800406c:	4650      	mov	r0, sl
 800406e:	f000 fa9b 	bl	80045a8 <_free_r>
 8004072:	e7c8      	b.n	8004006 <__ssputs_r+0x46>

08004074 <_svfiprintf_r>:
 8004074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004078:	461d      	mov	r5, r3
 800407a:	898b      	ldrh	r3, [r1, #12]
 800407c:	061f      	lsls	r7, r3, #24
 800407e:	b09d      	sub	sp, #116	; 0x74
 8004080:	4680      	mov	r8, r0
 8004082:	460c      	mov	r4, r1
 8004084:	4616      	mov	r6, r2
 8004086:	d50f      	bpl.n	80040a8 <_svfiprintf_r+0x34>
 8004088:	690b      	ldr	r3, [r1, #16]
 800408a:	b96b      	cbnz	r3, 80040a8 <_svfiprintf_r+0x34>
 800408c:	2140      	movs	r1, #64	; 0x40
 800408e:	f000 fad9 	bl	8004644 <_malloc_r>
 8004092:	6020      	str	r0, [r4, #0]
 8004094:	6120      	str	r0, [r4, #16]
 8004096:	b928      	cbnz	r0, 80040a4 <_svfiprintf_r+0x30>
 8004098:	230c      	movs	r3, #12
 800409a:	f8c8 3000 	str.w	r3, [r8]
 800409e:	f04f 30ff 	mov.w	r0, #4294967295
 80040a2:	e0c8      	b.n	8004236 <_svfiprintf_r+0x1c2>
 80040a4:	2340      	movs	r3, #64	; 0x40
 80040a6:	6163      	str	r3, [r4, #20]
 80040a8:	2300      	movs	r3, #0
 80040aa:	9309      	str	r3, [sp, #36]	; 0x24
 80040ac:	2320      	movs	r3, #32
 80040ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80040b2:	2330      	movs	r3, #48	; 0x30
 80040b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80040b8:	9503      	str	r5, [sp, #12]
 80040ba:	f04f 0b01 	mov.w	fp, #1
 80040be:	4637      	mov	r7, r6
 80040c0:	463d      	mov	r5, r7
 80040c2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80040c6:	b10b      	cbz	r3, 80040cc <_svfiprintf_r+0x58>
 80040c8:	2b25      	cmp	r3, #37	; 0x25
 80040ca:	d13e      	bne.n	800414a <_svfiprintf_r+0xd6>
 80040cc:	ebb7 0a06 	subs.w	sl, r7, r6
 80040d0:	d00b      	beq.n	80040ea <_svfiprintf_r+0x76>
 80040d2:	4653      	mov	r3, sl
 80040d4:	4632      	mov	r2, r6
 80040d6:	4621      	mov	r1, r4
 80040d8:	4640      	mov	r0, r8
 80040da:	f7ff ff71 	bl	8003fc0 <__ssputs_r>
 80040de:	3001      	adds	r0, #1
 80040e0:	f000 80a4 	beq.w	800422c <_svfiprintf_r+0x1b8>
 80040e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040e6:	4453      	add	r3, sl
 80040e8:	9309      	str	r3, [sp, #36]	; 0x24
 80040ea:	783b      	ldrb	r3, [r7, #0]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	f000 809d 	beq.w	800422c <_svfiprintf_r+0x1b8>
 80040f2:	2300      	movs	r3, #0
 80040f4:	f04f 32ff 	mov.w	r2, #4294967295
 80040f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80040fc:	9304      	str	r3, [sp, #16]
 80040fe:	9307      	str	r3, [sp, #28]
 8004100:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004104:	931a      	str	r3, [sp, #104]	; 0x68
 8004106:	462f      	mov	r7, r5
 8004108:	2205      	movs	r2, #5
 800410a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800410e:	4850      	ldr	r0, [pc, #320]	; (8004250 <_svfiprintf_r+0x1dc>)
 8004110:	f7fc f866 	bl	80001e0 <memchr>
 8004114:	9b04      	ldr	r3, [sp, #16]
 8004116:	b9d0      	cbnz	r0, 800414e <_svfiprintf_r+0xda>
 8004118:	06d9      	lsls	r1, r3, #27
 800411a:	bf44      	itt	mi
 800411c:	2220      	movmi	r2, #32
 800411e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004122:	071a      	lsls	r2, r3, #28
 8004124:	bf44      	itt	mi
 8004126:	222b      	movmi	r2, #43	; 0x2b
 8004128:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800412c:	782a      	ldrb	r2, [r5, #0]
 800412e:	2a2a      	cmp	r2, #42	; 0x2a
 8004130:	d015      	beq.n	800415e <_svfiprintf_r+0xea>
 8004132:	9a07      	ldr	r2, [sp, #28]
 8004134:	462f      	mov	r7, r5
 8004136:	2000      	movs	r0, #0
 8004138:	250a      	movs	r5, #10
 800413a:	4639      	mov	r1, r7
 800413c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004140:	3b30      	subs	r3, #48	; 0x30
 8004142:	2b09      	cmp	r3, #9
 8004144:	d94d      	bls.n	80041e2 <_svfiprintf_r+0x16e>
 8004146:	b1b8      	cbz	r0, 8004178 <_svfiprintf_r+0x104>
 8004148:	e00f      	b.n	800416a <_svfiprintf_r+0xf6>
 800414a:	462f      	mov	r7, r5
 800414c:	e7b8      	b.n	80040c0 <_svfiprintf_r+0x4c>
 800414e:	4a40      	ldr	r2, [pc, #256]	; (8004250 <_svfiprintf_r+0x1dc>)
 8004150:	1a80      	subs	r0, r0, r2
 8004152:	fa0b f000 	lsl.w	r0, fp, r0
 8004156:	4318      	orrs	r0, r3
 8004158:	9004      	str	r0, [sp, #16]
 800415a:	463d      	mov	r5, r7
 800415c:	e7d3      	b.n	8004106 <_svfiprintf_r+0x92>
 800415e:	9a03      	ldr	r2, [sp, #12]
 8004160:	1d11      	adds	r1, r2, #4
 8004162:	6812      	ldr	r2, [r2, #0]
 8004164:	9103      	str	r1, [sp, #12]
 8004166:	2a00      	cmp	r2, #0
 8004168:	db01      	blt.n	800416e <_svfiprintf_r+0xfa>
 800416a:	9207      	str	r2, [sp, #28]
 800416c:	e004      	b.n	8004178 <_svfiprintf_r+0x104>
 800416e:	4252      	negs	r2, r2
 8004170:	f043 0302 	orr.w	r3, r3, #2
 8004174:	9207      	str	r2, [sp, #28]
 8004176:	9304      	str	r3, [sp, #16]
 8004178:	783b      	ldrb	r3, [r7, #0]
 800417a:	2b2e      	cmp	r3, #46	; 0x2e
 800417c:	d10c      	bne.n	8004198 <_svfiprintf_r+0x124>
 800417e:	787b      	ldrb	r3, [r7, #1]
 8004180:	2b2a      	cmp	r3, #42	; 0x2a
 8004182:	d133      	bne.n	80041ec <_svfiprintf_r+0x178>
 8004184:	9b03      	ldr	r3, [sp, #12]
 8004186:	1d1a      	adds	r2, r3, #4
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	9203      	str	r2, [sp, #12]
 800418c:	2b00      	cmp	r3, #0
 800418e:	bfb8      	it	lt
 8004190:	f04f 33ff 	movlt.w	r3, #4294967295
 8004194:	3702      	adds	r7, #2
 8004196:	9305      	str	r3, [sp, #20]
 8004198:	4d2e      	ldr	r5, [pc, #184]	; (8004254 <_svfiprintf_r+0x1e0>)
 800419a:	7839      	ldrb	r1, [r7, #0]
 800419c:	2203      	movs	r2, #3
 800419e:	4628      	mov	r0, r5
 80041a0:	f7fc f81e 	bl	80001e0 <memchr>
 80041a4:	b138      	cbz	r0, 80041b6 <_svfiprintf_r+0x142>
 80041a6:	2340      	movs	r3, #64	; 0x40
 80041a8:	1b40      	subs	r0, r0, r5
 80041aa:	fa03 f000 	lsl.w	r0, r3, r0
 80041ae:	9b04      	ldr	r3, [sp, #16]
 80041b0:	4303      	orrs	r3, r0
 80041b2:	3701      	adds	r7, #1
 80041b4:	9304      	str	r3, [sp, #16]
 80041b6:	7839      	ldrb	r1, [r7, #0]
 80041b8:	4827      	ldr	r0, [pc, #156]	; (8004258 <_svfiprintf_r+0x1e4>)
 80041ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80041be:	2206      	movs	r2, #6
 80041c0:	1c7e      	adds	r6, r7, #1
 80041c2:	f7fc f80d 	bl	80001e0 <memchr>
 80041c6:	2800      	cmp	r0, #0
 80041c8:	d038      	beq.n	800423c <_svfiprintf_r+0x1c8>
 80041ca:	4b24      	ldr	r3, [pc, #144]	; (800425c <_svfiprintf_r+0x1e8>)
 80041cc:	bb13      	cbnz	r3, 8004214 <_svfiprintf_r+0x1a0>
 80041ce:	9b03      	ldr	r3, [sp, #12]
 80041d0:	3307      	adds	r3, #7
 80041d2:	f023 0307 	bic.w	r3, r3, #7
 80041d6:	3308      	adds	r3, #8
 80041d8:	9303      	str	r3, [sp, #12]
 80041da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041dc:	444b      	add	r3, r9
 80041de:	9309      	str	r3, [sp, #36]	; 0x24
 80041e0:	e76d      	b.n	80040be <_svfiprintf_r+0x4a>
 80041e2:	fb05 3202 	mla	r2, r5, r2, r3
 80041e6:	2001      	movs	r0, #1
 80041e8:	460f      	mov	r7, r1
 80041ea:	e7a6      	b.n	800413a <_svfiprintf_r+0xc6>
 80041ec:	2300      	movs	r3, #0
 80041ee:	3701      	adds	r7, #1
 80041f0:	9305      	str	r3, [sp, #20]
 80041f2:	4619      	mov	r1, r3
 80041f4:	250a      	movs	r5, #10
 80041f6:	4638      	mov	r0, r7
 80041f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80041fc:	3a30      	subs	r2, #48	; 0x30
 80041fe:	2a09      	cmp	r2, #9
 8004200:	d903      	bls.n	800420a <_svfiprintf_r+0x196>
 8004202:	2b00      	cmp	r3, #0
 8004204:	d0c8      	beq.n	8004198 <_svfiprintf_r+0x124>
 8004206:	9105      	str	r1, [sp, #20]
 8004208:	e7c6      	b.n	8004198 <_svfiprintf_r+0x124>
 800420a:	fb05 2101 	mla	r1, r5, r1, r2
 800420e:	2301      	movs	r3, #1
 8004210:	4607      	mov	r7, r0
 8004212:	e7f0      	b.n	80041f6 <_svfiprintf_r+0x182>
 8004214:	ab03      	add	r3, sp, #12
 8004216:	9300      	str	r3, [sp, #0]
 8004218:	4622      	mov	r2, r4
 800421a:	4b11      	ldr	r3, [pc, #68]	; (8004260 <_svfiprintf_r+0x1ec>)
 800421c:	a904      	add	r1, sp, #16
 800421e:	4640      	mov	r0, r8
 8004220:	f3af 8000 	nop.w
 8004224:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004228:	4681      	mov	r9, r0
 800422a:	d1d6      	bne.n	80041da <_svfiprintf_r+0x166>
 800422c:	89a3      	ldrh	r3, [r4, #12]
 800422e:	065b      	lsls	r3, r3, #25
 8004230:	f53f af35 	bmi.w	800409e <_svfiprintf_r+0x2a>
 8004234:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004236:	b01d      	add	sp, #116	; 0x74
 8004238:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800423c:	ab03      	add	r3, sp, #12
 800423e:	9300      	str	r3, [sp, #0]
 8004240:	4622      	mov	r2, r4
 8004242:	4b07      	ldr	r3, [pc, #28]	; (8004260 <_svfiprintf_r+0x1ec>)
 8004244:	a904      	add	r1, sp, #16
 8004246:	4640      	mov	r0, r8
 8004248:	f000 f882 	bl	8004350 <_printf_i>
 800424c:	e7ea      	b.n	8004224 <_svfiprintf_r+0x1b0>
 800424e:	bf00      	nop
 8004250:	08004c23 	.word	0x08004c23
 8004254:	08004c29 	.word	0x08004c29
 8004258:	08004c2d 	.word	0x08004c2d
 800425c:	00000000 	.word	0x00000000
 8004260:	08003fc1 	.word	0x08003fc1

08004264 <_printf_common>:
 8004264:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004268:	4691      	mov	r9, r2
 800426a:	461f      	mov	r7, r3
 800426c:	688a      	ldr	r2, [r1, #8]
 800426e:	690b      	ldr	r3, [r1, #16]
 8004270:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004274:	4293      	cmp	r3, r2
 8004276:	bfb8      	it	lt
 8004278:	4613      	movlt	r3, r2
 800427a:	f8c9 3000 	str.w	r3, [r9]
 800427e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004282:	4606      	mov	r6, r0
 8004284:	460c      	mov	r4, r1
 8004286:	b112      	cbz	r2, 800428e <_printf_common+0x2a>
 8004288:	3301      	adds	r3, #1
 800428a:	f8c9 3000 	str.w	r3, [r9]
 800428e:	6823      	ldr	r3, [r4, #0]
 8004290:	0699      	lsls	r1, r3, #26
 8004292:	bf42      	ittt	mi
 8004294:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004298:	3302      	addmi	r3, #2
 800429a:	f8c9 3000 	strmi.w	r3, [r9]
 800429e:	6825      	ldr	r5, [r4, #0]
 80042a0:	f015 0506 	ands.w	r5, r5, #6
 80042a4:	d107      	bne.n	80042b6 <_printf_common+0x52>
 80042a6:	f104 0a19 	add.w	sl, r4, #25
 80042aa:	68e3      	ldr	r3, [r4, #12]
 80042ac:	f8d9 2000 	ldr.w	r2, [r9]
 80042b0:	1a9b      	subs	r3, r3, r2
 80042b2:	42ab      	cmp	r3, r5
 80042b4:	dc28      	bgt.n	8004308 <_printf_common+0xa4>
 80042b6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80042ba:	6822      	ldr	r2, [r4, #0]
 80042bc:	3300      	adds	r3, #0
 80042be:	bf18      	it	ne
 80042c0:	2301      	movne	r3, #1
 80042c2:	0692      	lsls	r2, r2, #26
 80042c4:	d42d      	bmi.n	8004322 <_printf_common+0xbe>
 80042c6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80042ca:	4639      	mov	r1, r7
 80042cc:	4630      	mov	r0, r6
 80042ce:	47c0      	blx	r8
 80042d0:	3001      	adds	r0, #1
 80042d2:	d020      	beq.n	8004316 <_printf_common+0xb2>
 80042d4:	6823      	ldr	r3, [r4, #0]
 80042d6:	68e5      	ldr	r5, [r4, #12]
 80042d8:	f8d9 2000 	ldr.w	r2, [r9]
 80042dc:	f003 0306 	and.w	r3, r3, #6
 80042e0:	2b04      	cmp	r3, #4
 80042e2:	bf08      	it	eq
 80042e4:	1aad      	subeq	r5, r5, r2
 80042e6:	68a3      	ldr	r3, [r4, #8]
 80042e8:	6922      	ldr	r2, [r4, #16]
 80042ea:	bf0c      	ite	eq
 80042ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80042f0:	2500      	movne	r5, #0
 80042f2:	4293      	cmp	r3, r2
 80042f4:	bfc4      	itt	gt
 80042f6:	1a9b      	subgt	r3, r3, r2
 80042f8:	18ed      	addgt	r5, r5, r3
 80042fa:	f04f 0900 	mov.w	r9, #0
 80042fe:	341a      	adds	r4, #26
 8004300:	454d      	cmp	r5, r9
 8004302:	d11a      	bne.n	800433a <_printf_common+0xd6>
 8004304:	2000      	movs	r0, #0
 8004306:	e008      	b.n	800431a <_printf_common+0xb6>
 8004308:	2301      	movs	r3, #1
 800430a:	4652      	mov	r2, sl
 800430c:	4639      	mov	r1, r7
 800430e:	4630      	mov	r0, r6
 8004310:	47c0      	blx	r8
 8004312:	3001      	adds	r0, #1
 8004314:	d103      	bne.n	800431e <_printf_common+0xba>
 8004316:	f04f 30ff 	mov.w	r0, #4294967295
 800431a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800431e:	3501      	adds	r5, #1
 8004320:	e7c3      	b.n	80042aa <_printf_common+0x46>
 8004322:	18e1      	adds	r1, r4, r3
 8004324:	1c5a      	adds	r2, r3, #1
 8004326:	2030      	movs	r0, #48	; 0x30
 8004328:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800432c:	4422      	add	r2, r4
 800432e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004332:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004336:	3302      	adds	r3, #2
 8004338:	e7c5      	b.n	80042c6 <_printf_common+0x62>
 800433a:	2301      	movs	r3, #1
 800433c:	4622      	mov	r2, r4
 800433e:	4639      	mov	r1, r7
 8004340:	4630      	mov	r0, r6
 8004342:	47c0      	blx	r8
 8004344:	3001      	adds	r0, #1
 8004346:	d0e6      	beq.n	8004316 <_printf_common+0xb2>
 8004348:	f109 0901 	add.w	r9, r9, #1
 800434c:	e7d8      	b.n	8004300 <_printf_common+0x9c>
	...

08004350 <_printf_i>:
 8004350:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004354:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004358:	460c      	mov	r4, r1
 800435a:	7e09      	ldrb	r1, [r1, #24]
 800435c:	b085      	sub	sp, #20
 800435e:	296e      	cmp	r1, #110	; 0x6e
 8004360:	4617      	mov	r7, r2
 8004362:	4606      	mov	r6, r0
 8004364:	4698      	mov	r8, r3
 8004366:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004368:	f000 80b3 	beq.w	80044d2 <_printf_i+0x182>
 800436c:	d822      	bhi.n	80043b4 <_printf_i+0x64>
 800436e:	2963      	cmp	r1, #99	; 0x63
 8004370:	d036      	beq.n	80043e0 <_printf_i+0x90>
 8004372:	d80a      	bhi.n	800438a <_printf_i+0x3a>
 8004374:	2900      	cmp	r1, #0
 8004376:	f000 80b9 	beq.w	80044ec <_printf_i+0x19c>
 800437a:	2958      	cmp	r1, #88	; 0x58
 800437c:	f000 8083 	beq.w	8004486 <_printf_i+0x136>
 8004380:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004384:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004388:	e032      	b.n	80043f0 <_printf_i+0xa0>
 800438a:	2964      	cmp	r1, #100	; 0x64
 800438c:	d001      	beq.n	8004392 <_printf_i+0x42>
 800438e:	2969      	cmp	r1, #105	; 0x69
 8004390:	d1f6      	bne.n	8004380 <_printf_i+0x30>
 8004392:	6820      	ldr	r0, [r4, #0]
 8004394:	6813      	ldr	r3, [r2, #0]
 8004396:	0605      	lsls	r5, r0, #24
 8004398:	f103 0104 	add.w	r1, r3, #4
 800439c:	d52a      	bpl.n	80043f4 <_printf_i+0xa4>
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	6011      	str	r1, [r2, #0]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	da03      	bge.n	80043ae <_printf_i+0x5e>
 80043a6:	222d      	movs	r2, #45	; 0x2d
 80043a8:	425b      	negs	r3, r3
 80043aa:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80043ae:	486f      	ldr	r0, [pc, #444]	; (800456c <_printf_i+0x21c>)
 80043b0:	220a      	movs	r2, #10
 80043b2:	e039      	b.n	8004428 <_printf_i+0xd8>
 80043b4:	2973      	cmp	r1, #115	; 0x73
 80043b6:	f000 809d 	beq.w	80044f4 <_printf_i+0x1a4>
 80043ba:	d808      	bhi.n	80043ce <_printf_i+0x7e>
 80043bc:	296f      	cmp	r1, #111	; 0x6f
 80043be:	d020      	beq.n	8004402 <_printf_i+0xb2>
 80043c0:	2970      	cmp	r1, #112	; 0x70
 80043c2:	d1dd      	bne.n	8004380 <_printf_i+0x30>
 80043c4:	6823      	ldr	r3, [r4, #0]
 80043c6:	f043 0320 	orr.w	r3, r3, #32
 80043ca:	6023      	str	r3, [r4, #0]
 80043cc:	e003      	b.n	80043d6 <_printf_i+0x86>
 80043ce:	2975      	cmp	r1, #117	; 0x75
 80043d0:	d017      	beq.n	8004402 <_printf_i+0xb2>
 80043d2:	2978      	cmp	r1, #120	; 0x78
 80043d4:	d1d4      	bne.n	8004380 <_printf_i+0x30>
 80043d6:	2378      	movs	r3, #120	; 0x78
 80043d8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80043dc:	4864      	ldr	r0, [pc, #400]	; (8004570 <_printf_i+0x220>)
 80043de:	e055      	b.n	800448c <_printf_i+0x13c>
 80043e0:	6813      	ldr	r3, [r2, #0]
 80043e2:	1d19      	adds	r1, r3, #4
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	6011      	str	r1, [r2, #0]
 80043e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80043ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80043f0:	2301      	movs	r3, #1
 80043f2:	e08c      	b.n	800450e <_printf_i+0x1be>
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	6011      	str	r1, [r2, #0]
 80043f8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80043fc:	bf18      	it	ne
 80043fe:	b21b      	sxthne	r3, r3
 8004400:	e7cf      	b.n	80043a2 <_printf_i+0x52>
 8004402:	6813      	ldr	r3, [r2, #0]
 8004404:	6825      	ldr	r5, [r4, #0]
 8004406:	1d18      	adds	r0, r3, #4
 8004408:	6010      	str	r0, [r2, #0]
 800440a:	0628      	lsls	r0, r5, #24
 800440c:	d501      	bpl.n	8004412 <_printf_i+0xc2>
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	e002      	b.n	8004418 <_printf_i+0xc8>
 8004412:	0668      	lsls	r0, r5, #25
 8004414:	d5fb      	bpl.n	800440e <_printf_i+0xbe>
 8004416:	881b      	ldrh	r3, [r3, #0]
 8004418:	4854      	ldr	r0, [pc, #336]	; (800456c <_printf_i+0x21c>)
 800441a:	296f      	cmp	r1, #111	; 0x6f
 800441c:	bf14      	ite	ne
 800441e:	220a      	movne	r2, #10
 8004420:	2208      	moveq	r2, #8
 8004422:	2100      	movs	r1, #0
 8004424:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004428:	6865      	ldr	r5, [r4, #4]
 800442a:	60a5      	str	r5, [r4, #8]
 800442c:	2d00      	cmp	r5, #0
 800442e:	f2c0 8095 	blt.w	800455c <_printf_i+0x20c>
 8004432:	6821      	ldr	r1, [r4, #0]
 8004434:	f021 0104 	bic.w	r1, r1, #4
 8004438:	6021      	str	r1, [r4, #0]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d13d      	bne.n	80044ba <_printf_i+0x16a>
 800443e:	2d00      	cmp	r5, #0
 8004440:	f040 808e 	bne.w	8004560 <_printf_i+0x210>
 8004444:	4665      	mov	r5, ip
 8004446:	2a08      	cmp	r2, #8
 8004448:	d10b      	bne.n	8004462 <_printf_i+0x112>
 800444a:	6823      	ldr	r3, [r4, #0]
 800444c:	07db      	lsls	r3, r3, #31
 800444e:	d508      	bpl.n	8004462 <_printf_i+0x112>
 8004450:	6923      	ldr	r3, [r4, #16]
 8004452:	6862      	ldr	r2, [r4, #4]
 8004454:	429a      	cmp	r2, r3
 8004456:	bfde      	ittt	le
 8004458:	2330      	movle	r3, #48	; 0x30
 800445a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800445e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004462:	ebac 0305 	sub.w	r3, ip, r5
 8004466:	6123      	str	r3, [r4, #16]
 8004468:	f8cd 8000 	str.w	r8, [sp]
 800446c:	463b      	mov	r3, r7
 800446e:	aa03      	add	r2, sp, #12
 8004470:	4621      	mov	r1, r4
 8004472:	4630      	mov	r0, r6
 8004474:	f7ff fef6 	bl	8004264 <_printf_common>
 8004478:	3001      	adds	r0, #1
 800447a:	d14d      	bne.n	8004518 <_printf_i+0x1c8>
 800447c:	f04f 30ff 	mov.w	r0, #4294967295
 8004480:	b005      	add	sp, #20
 8004482:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004486:	4839      	ldr	r0, [pc, #228]	; (800456c <_printf_i+0x21c>)
 8004488:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800448c:	6813      	ldr	r3, [r2, #0]
 800448e:	6821      	ldr	r1, [r4, #0]
 8004490:	1d1d      	adds	r5, r3, #4
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	6015      	str	r5, [r2, #0]
 8004496:	060a      	lsls	r2, r1, #24
 8004498:	d50b      	bpl.n	80044b2 <_printf_i+0x162>
 800449a:	07ca      	lsls	r2, r1, #31
 800449c:	bf44      	itt	mi
 800449e:	f041 0120 	orrmi.w	r1, r1, #32
 80044a2:	6021      	strmi	r1, [r4, #0]
 80044a4:	b91b      	cbnz	r3, 80044ae <_printf_i+0x15e>
 80044a6:	6822      	ldr	r2, [r4, #0]
 80044a8:	f022 0220 	bic.w	r2, r2, #32
 80044ac:	6022      	str	r2, [r4, #0]
 80044ae:	2210      	movs	r2, #16
 80044b0:	e7b7      	b.n	8004422 <_printf_i+0xd2>
 80044b2:	064d      	lsls	r5, r1, #25
 80044b4:	bf48      	it	mi
 80044b6:	b29b      	uxthmi	r3, r3
 80044b8:	e7ef      	b.n	800449a <_printf_i+0x14a>
 80044ba:	4665      	mov	r5, ip
 80044bc:	fbb3 f1f2 	udiv	r1, r3, r2
 80044c0:	fb02 3311 	mls	r3, r2, r1, r3
 80044c4:	5cc3      	ldrb	r3, [r0, r3]
 80044c6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80044ca:	460b      	mov	r3, r1
 80044cc:	2900      	cmp	r1, #0
 80044ce:	d1f5      	bne.n	80044bc <_printf_i+0x16c>
 80044d0:	e7b9      	b.n	8004446 <_printf_i+0xf6>
 80044d2:	6813      	ldr	r3, [r2, #0]
 80044d4:	6825      	ldr	r5, [r4, #0]
 80044d6:	6961      	ldr	r1, [r4, #20]
 80044d8:	1d18      	adds	r0, r3, #4
 80044da:	6010      	str	r0, [r2, #0]
 80044dc:	0628      	lsls	r0, r5, #24
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	d501      	bpl.n	80044e6 <_printf_i+0x196>
 80044e2:	6019      	str	r1, [r3, #0]
 80044e4:	e002      	b.n	80044ec <_printf_i+0x19c>
 80044e6:	066a      	lsls	r2, r5, #25
 80044e8:	d5fb      	bpl.n	80044e2 <_printf_i+0x192>
 80044ea:	8019      	strh	r1, [r3, #0]
 80044ec:	2300      	movs	r3, #0
 80044ee:	6123      	str	r3, [r4, #16]
 80044f0:	4665      	mov	r5, ip
 80044f2:	e7b9      	b.n	8004468 <_printf_i+0x118>
 80044f4:	6813      	ldr	r3, [r2, #0]
 80044f6:	1d19      	adds	r1, r3, #4
 80044f8:	6011      	str	r1, [r2, #0]
 80044fa:	681d      	ldr	r5, [r3, #0]
 80044fc:	6862      	ldr	r2, [r4, #4]
 80044fe:	2100      	movs	r1, #0
 8004500:	4628      	mov	r0, r5
 8004502:	f7fb fe6d 	bl	80001e0 <memchr>
 8004506:	b108      	cbz	r0, 800450c <_printf_i+0x1bc>
 8004508:	1b40      	subs	r0, r0, r5
 800450a:	6060      	str	r0, [r4, #4]
 800450c:	6863      	ldr	r3, [r4, #4]
 800450e:	6123      	str	r3, [r4, #16]
 8004510:	2300      	movs	r3, #0
 8004512:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004516:	e7a7      	b.n	8004468 <_printf_i+0x118>
 8004518:	6923      	ldr	r3, [r4, #16]
 800451a:	462a      	mov	r2, r5
 800451c:	4639      	mov	r1, r7
 800451e:	4630      	mov	r0, r6
 8004520:	47c0      	blx	r8
 8004522:	3001      	adds	r0, #1
 8004524:	d0aa      	beq.n	800447c <_printf_i+0x12c>
 8004526:	6823      	ldr	r3, [r4, #0]
 8004528:	079b      	lsls	r3, r3, #30
 800452a:	d413      	bmi.n	8004554 <_printf_i+0x204>
 800452c:	68e0      	ldr	r0, [r4, #12]
 800452e:	9b03      	ldr	r3, [sp, #12]
 8004530:	4298      	cmp	r0, r3
 8004532:	bfb8      	it	lt
 8004534:	4618      	movlt	r0, r3
 8004536:	e7a3      	b.n	8004480 <_printf_i+0x130>
 8004538:	2301      	movs	r3, #1
 800453a:	464a      	mov	r2, r9
 800453c:	4639      	mov	r1, r7
 800453e:	4630      	mov	r0, r6
 8004540:	47c0      	blx	r8
 8004542:	3001      	adds	r0, #1
 8004544:	d09a      	beq.n	800447c <_printf_i+0x12c>
 8004546:	3501      	adds	r5, #1
 8004548:	68e3      	ldr	r3, [r4, #12]
 800454a:	9a03      	ldr	r2, [sp, #12]
 800454c:	1a9b      	subs	r3, r3, r2
 800454e:	42ab      	cmp	r3, r5
 8004550:	dcf2      	bgt.n	8004538 <_printf_i+0x1e8>
 8004552:	e7eb      	b.n	800452c <_printf_i+0x1dc>
 8004554:	2500      	movs	r5, #0
 8004556:	f104 0919 	add.w	r9, r4, #25
 800455a:	e7f5      	b.n	8004548 <_printf_i+0x1f8>
 800455c:	2b00      	cmp	r3, #0
 800455e:	d1ac      	bne.n	80044ba <_printf_i+0x16a>
 8004560:	7803      	ldrb	r3, [r0, #0]
 8004562:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004566:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800456a:	e76c      	b.n	8004446 <_printf_i+0xf6>
 800456c:	08004c34 	.word	0x08004c34
 8004570:	08004c45 	.word	0x08004c45

08004574 <memmove>:
 8004574:	4288      	cmp	r0, r1
 8004576:	b510      	push	{r4, lr}
 8004578:	eb01 0302 	add.w	r3, r1, r2
 800457c:	d807      	bhi.n	800458e <memmove+0x1a>
 800457e:	1e42      	subs	r2, r0, #1
 8004580:	4299      	cmp	r1, r3
 8004582:	d00a      	beq.n	800459a <memmove+0x26>
 8004584:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004588:	f802 4f01 	strb.w	r4, [r2, #1]!
 800458c:	e7f8      	b.n	8004580 <memmove+0xc>
 800458e:	4283      	cmp	r3, r0
 8004590:	d9f5      	bls.n	800457e <memmove+0xa>
 8004592:	1881      	adds	r1, r0, r2
 8004594:	1ad2      	subs	r2, r2, r3
 8004596:	42d3      	cmn	r3, r2
 8004598:	d100      	bne.n	800459c <memmove+0x28>
 800459a:	bd10      	pop	{r4, pc}
 800459c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80045a0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80045a4:	e7f7      	b.n	8004596 <memmove+0x22>
	...

080045a8 <_free_r>:
 80045a8:	b538      	push	{r3, r4, r5, lr}
 80045aa:	4605      	mov	r5, r0
 80045ac:	2900      	cmp	r1, #0
 80045ae:	d045      	beq.n	800463c <_free_r+0x94>
 80045b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045b4:	1f0c      	subs	r4, r1, #4
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	bfb8      	it	lt
 80045ba:	18e4      	addlt	r4, r4, r3
 80045bc:	f000 f8d2 	bl	8004764 <__malloc_lock>
 80045c0:	4a1f      	ldr	r2, [pc, #124]	; (8004640 <_free_r+0x98>)
 80045c2:	6813      	ldr	r3, [r2, #0]
 80045c4:	4610      	mov	r0, r2
 80045c6:	b933      	cbnz	r3, 80045d6 <_free_r+0x2e>
 80045c8:	6063      	str	r3, [r4, #4]
 80045ca:	6014      	str	r4, [r2, #0]
 80045cc:	4628      	mov	r0, r5
 80045ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80045d2:	f000 b8c8 	b.w	8004766 <__malloc_unlock>
 80045d6:	42a3      	cmp	r3, r4
 80045d8:	d90c      	bls.n	80045f4 <_free_r+0x4c>
 80045da:	6821      	ldr	r1, [r4, #0]
 80045dc:	1862      	adds	r2, r4, r1
 80045de:	4293      	cmp	r3, r2
 80045e0:	bf04      	itt	eq
 80045e2:	681a      	ldreq	r2, [r3, #0]
 80045e4:	685b      	ldreq	r3, [r3, #4]
 80045e6:	6063      	str	r3, [r4, #4]
 80045e8:	bf04      	itt	eq
 80045ea:	1852      	addeq	r2, r2, r1
 80045ec:	6022      	streq	r2, [r4, #0]
 80045ee:	6004      	str	r4, [r0, #0]
 80045f0:	e7ec      	b.n	80045cc <_free_r+0x24>
 80045f2:	4613      	mov	r3, r2
 80045f4:	685a      	ldr	r2, [r3, #4]
 80045f6:	b10a      	cbz	r2, 80045fc <_free_r+0x54>
 80045f8:	42a2      	cmp	r2, r4
 80045fa:	d9fa      	bls.n	80045f2 <_free_r+0x4a>
 80045fc:	6819      	ldr	r1, [r3, #0]
 80045fe:	1858      	adds	r0, r3, r1
 8004600:	42a0      	cmp	r0, r4
 8004602:	d10b      	bne.n	800461c <_free_r+0x74>
 8004604:	6820      	ldr	r0, [r4, #0]
 8004606:	4401      	add	r1, r0
 8004608:	1858      	adds	r0, r3, r1
 800460a:	4282      	cmp	r2, r0
 800460c:	6019      	str	r1, [r3, #0]
 800460e:	d1dd      	bne.n	80045cc <_free_r+0x24>
 8004610:	6810      	ldr	r0, [r2, #0]
 8004612:	6852      	ldr	r2, [r2, #4]
 8004614:	605a      	str	r2, [r3, #4]
 8004616:	4401      	add	r1, r0
 8004618:	6019      	str	r1, [r3, #0]
 800461a:	e7d7      	b.n	80045cc <_free_r+0x24>
 800461c:	d902      	bls.n	8004624 <_free_r+0x7c>
 800461e:	230c      	movs	r3, #12
 8004620:	602b      	str	r3, [r5, #0]
 8004622:	e7d3      	b.n	80045cc <_free_r+0x24>
 8004624:	6820      	ldr	r0, [r4, #0]
 8004626:	1821      	adds	r1, r4, r0
 8004628:	428a      	cmp	r2, r1
 800462a:	bf04      	itt	eq
 800462c:	6811      	ldreq	r1, [r2, #0]
 800462e:	6852      	ldreq	r2, [r2, #4]
 8004630:	6062      	str	r2, [r4, #4]
 8004632:	bf04      	itt	eq
 8004634:	1809      	addeq	r1, r1, r0
 8004636:	6021      	streq	r1, [r4, #0]
 8004638:	605c      	str	r4, [r3, #4]
 800463a:	e7c7      	b.n	80045cc <_free_r+0x24>
 800463c:	bd38      	pop	{r3, r4, r5, pc}
 800463e:	bf00      	nop
 8004640:	200000b8 	.word	0x200000b8

08004644 <_malloc_r>:
 8004644:	b570      	push	{r4, r5, r6, lr}
 8004646:	1ccd      	adds	r5, r1, #3
 8004648:	f025 0503 	bic.w	r5, r5, #3
 800464c:	3508      	adds	r5, #8
 800464e:	2d0c      	cmp	r5, #12
 8004650:	bf38      	it	cc
 8004652:	250c      	movcc	r5, #12
 8004654:	2d00      	cmp	r5, #0
 8004656:	4606      	mov	r6, r0
 8004658:	db01      	blt.n	800465e <_malloc_r+0x1a>
 800465a:	42a9      	cmp	r1, r5
 800465c:	d903      	bls.n	8004666 <_malloc_r+0x22>
 800465e:	230c      	movs	r3, #12
 8004660:	6033      	str	r3, [r6, #0]
 8004662:	2000      	movs	r0, #0
 8004664:	bd70      	pop	{r4, r5, r6, pc}
 8004666:	f000 f87d 	bl	8004764 <__malloc_lock>
 800466a:	4a21      	ldr	r2, [pc, #132]	; (80046f0 <_malloc_r+0xac>)
 800466c:	6814      	ldr	r4, [r2, #0]
 800466e:	4621      	mov	r1, r4
 8004670:	b991      	cbnz	r1, 8004698 <_malloc_r+0x54>
 8004672:	4c20      	ldr	r4, [pc, #128]	; (80046f4 <_malloc_r+0xb0>)
 8004674:	6823      	ldr	r3, [r4, #0]
 8004676:	b91b      	cbnz	r3, 8004680 <_malloc_r+0x3c>
 8004678:	4630      	mov	r0, r6
 800467a:	f000 f863 	bl	8004744 <_sbrk_r>
 800467e:	6020      	str	r0, [r4, #0]
 8004680:	4629      	mov	r1, r5
 8004682:	4630      	mov	r0, r6
 8004684:	f000 f85e 	bl	8004744 <_sbrk_r>
 8004688:	1c43      	adds	r3, r0, #1
 800468a:	d124      	bne.n	80046d6 <_malloc_r+0x92>
 800468c:	230c      	movs	r3, #12
 800468e:	6033      	str	r3, [r6, #0]
 8004690:	4630      	mov	r0, r6
 8004692:	f000 f868 	bl	8004766 <__malloc_unlock>
 8004696:	e7e4      	b.n	8004662 <_malloc_r+0x1e>
 8004698:	680b      	ldr	r3, [r1, #0]
 800469a:	1b5b      	subs	r3, r3, r5
 800469c:	d418      	bmi.n	80046d0 <_malloc_r+0x8c>
 800469e:	2b0b      	cmp	r3, #11
 80046a0:	d90f      	bls.n	80046c2 <_malloc_r+0x7e>
 80046a2:	600b      	str	r3, [r1, #0]
 80046a4:	50cd      	str	r5, [r1, r3]
 80046a6:	18cc      	adds	r4, r1, r3
 80046a8:	4630      	mov	r0, r6
 80046aa:	f000 f85c 	bl	8004766 <__malloc_unlock>
 80046ae:	f104 000b 	add.w	r0, r4, #11
 80046b2:	1d23      	adds	r3, r4, #4
 80046b4:	f020 0007 	bic.w	r0, r0, #7
 80046b8:	1ac3      	subs	r3, r0, r3
 80046ba:	d0d3      	beq.n	8004664 <_malloc_r+0x20>
 80046bc:	425a      	negs	r2, r3
 80046be:	50e2      	str	r2, [r4, r3]
 80046c0:	e7d0      	b.n	8004664 <_malloc_r+0x20>
 80046c2:	428c      	cmp	r4, r1
 80046c4:	684b      	ldr	r3, [r1, #4]
 80046c6:	bf16      	itet	ne
 80046c8:	6063      	strne	r3, [r4, #4]
 80046ca:	6013      	streq	r3, [r2, #0]
 80046cc:	460c      	movne	r4, r1
 80046ce:	e7eb      	b.n	80046a8 <_malloc_r+0x64>
 80046d0:	460c      	mov	r4, r1
 80046d2:	6849      	ldr	r1, [r1, #4]
 80046d4:	e7cc      	b.n	8004670 <_malloc_r+0x2c>
 80046d6:	1cc4      	adds	r4, r0, #3
 80046d8:	f024 0403 	bic.w	r4, r4, #3
 80046dc:	42a0      	cmp	r0, r4
 80046de:	d005      	beq.n	80046ec <_malloc_r+0xa8>
 80046e0:	1a21      	subs	r1, r4, r0
 80046e2:	4630      	mov	r0, r6
 80046e4:	f000 f82e 	bl	8004744 <_sbrk_r>
 80046e8:	3001      	adds	r0, #1
 80046ea:	d0cf      	beq.n	800468c <_malloc_r+0x48>
 80046ec:	6025      	str	r5, [r4, #0]
 80046ee:	e7db      	b.n	80046a8 <_malloc_r+0x64>
 80046f0:	200000b8 	.word	0x200000b8
 80046f4:	200000bc 	.word	0x200000bc

080046f8 <_realloc_r>:
 80046f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046fa:	4607      	mov	r7, r0
 80046fc:	4614      	mov	r4, r2
 80046fe:	460e      	mov	r6, r1
 8004700:	b921      	cbnz	r1, 800470c <_realloc_r+0x14>
 8004702:	4611      	mov	r1, r2
 8004704:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004708:	f7ff bf9c 	b.w	8004644 <_malloc_r>
 800470c:	b922      	cbnz	r2, 8004718 <_realloc_r+0x20>
 800470e:	f7ff ff4b 	bl	80045a8 <_free_r>
 8004712:	4625      	mov	r5, r4
 8004714:	4628      	mov	r0, r5
 8004716:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004718:	f000 f826 	bl	8004768 <_malloc_usable_size_r>
 800471c:	42a0      	cmp	r0, r4
 800471e:	d20f      	bcs.n	8004740 <_realloc_r+0x48>
 8004720:	4621      	mov	r1, r4
 8004722:	4638      	mov	r0, r7
 8004724:	f7ff ff8e 	bl	8004644 <_malloc_r>
 8004728:	4605      	mov	r5, r0
 800472a:	2800      	cmp	r0, #0
 800472c:	d0f2      	beq.n	8004714 <_realloc_r+0x1c>
 800472e:	4631      	mov	r1, r6
 8004730:	4622      	mov	r2, r4
 8004732:	f7ff fc11 	bl	8003f58 <memcpy>
 8004736:	4631      	mov	r1, r6
 8004738:	4638      	mov	r0, r7
 800473a:	f7ff ff35 	bl	80045a8 <_free_r>
 800473e:	e7e9      	b.n	8004714 <_realloc_r+0x1c>
 8004740:	4635      	mov	r5, r6
 8004742:	e7e7      	b.n	8004714 <_realloc_r+0x1c>

08004744 <_sbrk_r>:
 8004744:	b538      	push	{r3, r4, r5, lr}
 8004746:	4c06      	ldr	r4, [pc, #24]	; (8004760 <_sbrk_r+0x1c>)
 8004748:	2300      	movs	r3, #0
 800474a:	4605      	mov	r5, r0
 800474c:	4608      	mov	r0, r1
 800474e:	6023      	str	r3, [r4, #0]
 8004750:	f7fc f926 	bl	80009a0 <_sbrk>
 8004754:	1c43      	adds	r3, r0, #1
 8004756:	d102      	bne.n	800475e <_sbrk_r+0x1a>
 8004758:	6823      	ldr	r3, [r4, #0]
 800475a:	b103      	cbz	r3, 800475e <_sbrk_r+0x1a>
 800475c:	602b      	str	r3, [r5, #0]
 800475e:	bd38      	pop	{r3, r4, r5, pc}
 8004760:	20000268 	.word	0x20000268

08004764 <__malloc_lock>:
 8004764:	4770      	bx	lr

08004766 <__malloc_unlock>:
 8004766:	4770      	bx	lr

08004768 <_malloc_usable_size_r>:
 8004768:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800476c:	1f18      	subs	r0, r3, #4
 800476e:	2b00      	cmp	r3, #0
 8004770:	bfbc      	itt	lt
 8004772:	580b      	ldrlt	r3, [r1, r0]
 8004774:	18c0      	addlt	r0, r0, r3
 8004776:	4770      	bx	lr

08004778 <_init>:
 8004778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800477a:	bf00      	nop
 800477c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800477e:	bc08      	pop	{r3}
 8004780:	469e      	mov	lr, r3
 8004782:	4770      	bx	lr

08004784 <_fini>:
 8004784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004786:	bf00      	nop
 8004788:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800478a:	bc08      	pop	{r3}
 800478c:	469e      	mov	lr, r3
 800478e:	4770      	bx	lr
