# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../scalp_zynqps/ipshared/ec67/hdl" --include "../../../../../scalp_zynqps/ipshared/6b2b/hdl" --include "../../../../../scalp_zynqps/ipshared/c2c6" --include "../../../../../scalp_zynqps/bd/vga_hdmi_clk_rst_system_inst_0/ipshared/c2c6" --include "../../../../scalp_user_design.ip_user_files/ipstatic" --include "D:/Vivado/2023.2/data/xilinx_vip/include" \
"../../../../scalp_user_design.ip_user_files/bd/vga_hdmi_clk_rst_system_inst_0/ip/vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0/vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0_clk_wiz.v" \
"../../../../scalp_user_design.ip_user_files/bd/vga_hdmi_clk_rst_system_inst_0/ip/vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0/vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0.v" \
"../../../../scalp_user_design.gen/sources_1/ip/video_mem_1/sim/video_mem.v" \
"../../../../scalp_user_design.gen/sources_1/ip/pll_mandel_1/pll_mandel_clk_wiz.v" \
"../../../../scalp_user_design.gen/sources_1/ip/pll_mandel_1/pll_mandel.v" \
"../../../../scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_gnd_constant_0/sim/scalp_zynqps_gnd_constant_0.v" \
"../../../../scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/sim/scalp_zynqps_processing_system7_0_0.v" \
"../../../../scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_xbar_0/sim/scalp_zynqps_xbar_0.v" \
"../../../../scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_auto_pc_0/sim/scalp_zynqps_auto_pc_0.v" \
"../../../../scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_xlconcat_0_0/sim/scalp_zynqps_xlconcat_0_0.v" \
"../../../../scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_sys_clock_0/scalp_zynqps_sys_clock_0_clk_wiz.v" \
"../../../../scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_sys_clock_0/scalp_zynqps_sys_clock_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
