#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Sep  7 18:57:14 2020
# Process ID: 14732
# Current directory: D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1
# Command line: vivado.exe -log mb_design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_design_wrapper.tcl
# Log file: D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/mb_design_wrapper.vds
# Journal file: D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mb_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/ip_repo/censor_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/ip_repo/censor_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/ip_repo/censor_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 268.879 ; gain = 20.609
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.cache/ip 
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 304.887 ; gain = 36.008
Command: synth_design -top mb_design_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 412.570 ; gain = 102.707
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_design_wrapper' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/hdl/mb_design_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-6157] synthesizing module 'mb_design' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:819]
INFO: [Synth 8-6157] synthesizing module 'mb_design_axi_uart16550_0_0' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_axi_uart16550_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_axi_uart16550_0_0' (2#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_axi_uart16550_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uart16550_0' of module 'mb_design_axi_uart16550_0_0' requires 35 connections, but only 34 given [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:1099]
INFO: [Synth 8-6157] synthesizing module 'mb_design_censor_ip_0_0' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_censor_ip_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_censor_ip_0_0' (3#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_censor_ip_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_design_clk_wiz_1_0' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_clk_wiz_1_0' (4#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_design_axi_gpio_0_1' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_axi_gpio_0_1' (5#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_design_axi_gpio_0_2' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_axi_gpio_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_axi_gpio_0_2' (6#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_axi_gpio_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_design_axi_gpio_2_0' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_axi_gpio_2_0' (7#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_design_axi_gpio_0_0' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_axi_gpio_0_0' (8#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_design_mdm_1_1' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_mdm_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_mdm_1_1' (9#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_mdm_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_design_microblaze_0_1' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_microblaze_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_microblaze_0_1' (10#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_microblaze_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'mb_design_microblaze_0_1' requires 52 connections, but only 51 given [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:1267]
INFO: [Synth 8-6157] synthesizing module 'mb_design_microblaze_0_axi_periph_0' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:1492]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_7XQVZK' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_7XQVZK' (11#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1KGGRVS' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:158]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1KGGRVS' (12#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:158]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_SWOCXT' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:290]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_SWOCXT' (13#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:290]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1H7VOBD' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:422]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1H7VOBD' (14#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:422]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1W8QG7M' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:554]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1W8QG7M' (15#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:554]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_9GBDFU' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:686]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_9GBDFU' (16#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:686]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_10TEBL8' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:2704]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_10TEBL8' (17#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:2704]
INFO: [Synth 8-6157] synthesizing module 'mb_design_xbar_0' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_xbar_0' (18#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (18) of module 'mb_design_xbar_0' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:2431]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (18) of module 'mb_design_xbar_0' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:2435]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_microblaze_0_axi_periph_0' (19#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:1492]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_UIMIJC' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:2470]
INFO: [Synth 8-6157] synthesizing module 'mb_design_dlmb_bram_if_cntlr_1' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_dlmb_bram_if_cntlr_1' (20#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_design_dlmb_v10_1' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_dlmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_dlmb_v10_1' (21#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_dlmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'mb_design_dlmb_v10_1' requires 25 connections, but only 24 given [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:2616]
INFO: [Synth 8-6157] synthesizing module 'mb_design_ilmb_bram_if_cntlr_1' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_ilmb_bram_if_cntlr_1' (22#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_design_ilmb_v10_1' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_ilmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_ilmb_v10_1' (23#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_ilmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'mb_design_ilmb_v10_1' requires 25 connections, but only 24 given [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:2662]
INFO: [Synth 8-6157] synthesizing module 'mb_design_lmb_bram_1' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_lmb_bram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_lmb_bram_1' (24#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_lmb_bram_1_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'mb_design_lmb_bram_1' requires 16 connections, but only 14 given [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:2687]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_UIMIJC' (25#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:2470]
INFO: [Synth 8-6157] synthesizing module 'mb_design_rst_clk_wiz_1_100M_0' [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_rst_clk_wiz_1_100M_0' (26#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/.Xil/Vivado-14732-Dell-Piotrek/realtime/mb_design_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'mb_design_rst_clk_wiz_1_100M_0' requires 10 connections, but only 8 given [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:1481]
INFO: [Synth 8-6155] done synthesizing module 'mb_design' (27#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/synth/mb_design.v:819]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_wrapper' (28#1) [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/hdl/mb_design_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_10TEBL8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_10TEBL8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_10TEBL8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_10TEBL8 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_9GBDFU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_9GBDFU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_9GBDFU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_9GBDFU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1W8QG7M has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1W8QG7M has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1W8QG7M has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1W8QG7M has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1H7VOBD has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1H7VOBD has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1H7VOBD has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1H7VOBD has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_SWOCXT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_SWOCXT has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_SWOCXT has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_SWOCXT has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1KGGRVS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1KGGRVS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1KGGRVS has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1KGGRVS has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_7XQVZK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_7XQVZK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_7XQVZK has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_7XQVZK has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 470.230 ; gain = 160.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 470.230 ; gain = 160.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 470.230 ; gain = 160.367
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0_in_context.xdc] for cell 'mb_design_i/clk_wiz_1'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0_in_context.xdc] for cell 'mb_design_i/clk_wiz_1'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_rst_clk_wiz_1_100M_0/mb_design_rst_clk_wiz_1_100M_0/mb_design_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_design_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_rst_clk_wiz_1_100M_0/mb_design_rst_clk_wiz_1_100M_0/mb_design_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_design_i/rst_clk_wiz_1_100M'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_xbar_0/mb_design_xbar_0/mb_design_xbar_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_xbar_0/mb_design_xbar_0/mb_design_xbar_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_0/mb_design_axi_gpio_0_0/mb_design_axi_gpio_0_0_in_context.xdc] for cell 'mb_design_i/gpio_out_ready_0'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_0/mb_design_axi_gpio_0_0/mb_design_axi_gpio_0_0_in_context.xdc] for cell 'mb_design_i/gpio_out_ready_0'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_1/mb_design_axi_gpio_0_1/mb_design_axi_gpio_0_0_in_context.xdc] for cell 'mb_design_i/gpio_char_in_0'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_1/mb_design_axi_gpio_0_1/mb_design_axi_gpio_0_0_in_context.xdc] for cell 'mb_design_i/gpio_char_in_0'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_2/mb_design_axi_gpio_0_2/mb_design_axi_gpio_0_0_in_context.xdc] for cell 'mb_design_i/gpio_char_out_0'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_2/mb_design_axi_gpio_0_2/mb_design_axi_gpio_0_0_in_context.xdc] for cell 'mb_design_i/gpio_char_out_0'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_2_0/mb_design_axi_gpio_2_0/mb_design_axi_gpio_0_0_in_context.xdc] for cell 'mb_design_i/gpio_in_ready_0'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_2_0/mb_design_axi_gpio_2_0/mb_design_axi_gpio_0_0_in_context.xdc] for cell 'mb_design_i/gpio_in_ready_0'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_1/mb_design_microblaze_0_1/mb_design_microblaze_0_0_in_context.xdc] for cell 'mb_design_i/microblaze_0'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_1/mb_design_microblaze_0_1/mb_design_microblaze_0_0_in_context.xdc] for cell 'mb_design_i/microblaze_0'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_dlmb_v10_1/mb_design_dlmb_v10_1/mb_design_dlmb_v10_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_dlmb_v10_1/mb_design_dlmb_v10_1/mb_design_dlmb_v10_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_ilmb_v10_1/mb_design_ilmb_v10_1/mb_design_dlmb_v10_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_ilmb_v10_1/mb_design_ilmb_v10_1/mb_design_dlmb_v10_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_dlmb_bram_if_cntlr_1/mb_design_dlmb_bram_if_cntlr_1/mb_design_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'mb_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_dlmb_bram_if_cntlr_1/mb_design_dlmb_bram_if_cntlr_1/mb_design_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'mb_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_ilmb_bram_if_cntlr_1/mb_design_ilmb_bram_if_cntlr_1/mb_design_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'mb_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_ilmb_bram_if_cntlr_1/mb_design_ilmb_bram_if_cntlr_1/mb_design_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'mb_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_lmb_bram_1/mb_design_lmb_bram_1/mb_design_lmb_bram_1_in_context.xdc] for cell 'mb_design_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_lmb_bram_1/mb_design_lmb_bram_1/mb_design_lmb_bram_1_in_context.xdc] for cell 'mb_design_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_mdm_1_1/mb_design_mdm_1_1/mb_design_mdm_1_0_in_context.xdc] for cell 'mb_design_i/mdm_1'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_mdm_1_1/mb_design_mdm_1_1/mb_design_mdm_1_0_in_context.xdc] for cell 'mb_design_i/mdm_1'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_uart16550_0_0/mb_design_axi_uart16550_0_0/mb_design_axi_uart16550_0_0_in_context.xdc] for cell 'mb_design_i/axi_uart16550_0'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_uart16550_0_0/mb_design_axi_uart16550_0_0/mb_design_axi_uart16550_0_0_in_context.xdc] for cell 'mb_design_i/axi_uart16550_0'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_censor_ip_0_0/mb_design_censor_ip_0_0/mb_design_censor_ip_0_0_in_context.xdc] for cell 'mb_design_i/censor_ip_0'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_censor_ip_0_0/mb_design_censor_ip_0_0/mb_design_censor_ip_0_0_in_context.xdc] for cell 'mb_design_i/censor_ip_0'
Parsing XDC File [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/constrs_1/new/gpio_constraints.xdc]
Finished Parsing XDC File [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/constrs_1/new/gpio_constraints.xdc]
Parsing XDC File [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 764.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 66 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 764.398 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 764.398 ; gain = 0.004
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_design_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 765.902 ; gain = 456.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 765.902 ; gain = 456.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for diff_clock_rtl_0_clk_n. (constraint file  {d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for diff_clock_rtl_0_clk_n. (constraint file  {d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0_in_context.xdc}, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for diff_clock_rtl_0_clk_p. (constraint file  {d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0_in_context.xdc}, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for diff_clock_rtl_0_clk_p. (constraint file  {d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0_in_context.xdc}, line 6).
Applied set_property DONT_TOUCH = true for mb_design_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/gpio_out_ready_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/gpio_char_in_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/gpio_char_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/gpio_in_ready_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/axi_uart16550_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/censor_ip_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 765.902 ; gain = 456.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 765.902 ; gain = 456.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 765.902 ; gain = 456.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_design_i/clk_wiz_1/clk_out1' to pin 'mb_design_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mb_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mb_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_design_i/mdm_1/Dbg_Clk_0' to pin 'mb_design_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_design_i/mdm_1/Dbg_Update_0' to pin 'mb_design_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:56 . Memory (MB): peak = 785.480 ; gain = 475.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:56 . Memory (MB): peak = 785.777 ; gain = 475.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 796.250 ; gain = 486.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:01:00 . Memory (MB): peak = 796.250 ; gain = 486.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:01:00 . Memory (MB): peak = 796.250 ; gain = 486.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 796.250 ; gain = 486.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 796.250 ; gain = 486.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 796.250 ; gain = 486.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 796.250 ; gain = 486.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |mb_design_xbar_0               |         1|
|2     |mb_design_axi_uart16550_0_0    |         1|
|3     |mb_design_censor_ip_0_0        |         1|
|4     |mb_design_clk_wiz_1_0          |         1|
|5     |mb_design_axi_gpio_0_1         |         1|
|6     |mb_design_axi_gpio_0_2         |         1|
|7     |mb_design_axi_gpio_2_0         |         1|
|8     |mb_design_axi_gpio_0_0         |         1|
|9     |mb_design_mdm_1_1              |         1|
|10    |mb_design_microblaze_0_1       |         1|
|11    |mb_design_rst_clk_wiz_1_100M_0 |         1|
|12    |mb_design_dlmb_bram_if_cntlr_1 |         1|
|13    |mb_design_dlmb_v10_1           |         1|
|14    |mb_design_ilmb_bram_if_cntlr_1 |         1|
|15    |mb_design_ilmb_v10_1           |         1|
|16    |mb_design_lmb_bram_1           |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |mb_design_axi_gpio_0_0         |     1|
|2     |mb_design_axi_gpio_0_1         |     1|
|3     |mb_design_axi_gpio_0_2         |     1|
|4     |mb_design_axi_gpio_2_0         |     1|
|5     |mb_design_axi_uart16550_0_0    |     1|
|6     |mb_design_censor_ip_0_0        |     1|
|7     |mb_design_clk_wiz_1_0          |     1|
|8     |mb_design_dlmb_bram_if_cntlr_1 |     1|
|9     |mb_design_dlmb_v10_1           |     1|
|10    |mb_design_ilmb_bram_if_cntlr_1 |     1|
|11    |mb_design_ilmb_v10_1           |     1|
|12    |mb_design_lmb_bram_1           |     1|
|13    |mb_design_mdm_1_1              |     1|
|14    |mb_design_microblaze_0_1       |     1|
|15    |mb_design_rst_clk_wiz_1_100M_0 |     1|
|16    |mb_design_xbar_0               |     1|
|17    |IBUF                           |     7|
|18    |IOBUF                          |    66|
|19    |OBUF                           |     9|
+------+-------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  1915|
|2     |  mb_design_i                 |mb_design                            |  1833|
|3     |    microblaze_0_axi_periph   |mb_design_microblaze_0_axi_periph_0  |   707|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_UIMIJC |   496|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 796.250 ; gain = 486.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 796.250 ; gain = 190.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 796.250 ; gain = 486.387
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 809.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 66 instances

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 809.609 ; gain = 504.723
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 809.609 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.runs/synth_1/mb_design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_design_wrapper_utilization_synth.rpt -pb mb_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep  7 18:58:55 2020...
