INFO: [VRFC 10-163] Analyzing VHDL file "D:/ee102_lab4/final/final.srcs/sim_1/new/testBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_tb'
