Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 27 11:11:52 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1861 |          556 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             440 |          119 |
| Yes          | No                    | No                     |             837 |          230 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              45 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                                 Enable Signal                                                                 |                                                                                                          Set/Reset Signal                                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state97                                                                                                        |                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  ap_clk      |                                                                                                                                               | bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U3/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1__1_n_0 |                1 |              4 |         4.00 |
|  ap_clk      |                                                                                                                                               | bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U3/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/O[2]                                                                      |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state97                                                                                                        | bd_0_i/hls_inst/inst/select_ln1312_reg_920[7]                                                                                                                                                                                      |                4 |              6 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state7                                                                                                         | bd_0_i/hls_inst/inst/val_reg_780[15]                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state77                                                                                                        |                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ap_clk      |                                                                                                                                               | bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U3/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                   |                4 |              8 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_fu_417_ap_start                                                                                                      |                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ap_clk      |                                                                                                                                               | bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U4/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                  |                4 |             11 |         2.75 |
|  ap_clk      |                                                                                                                                               | bd_0_i/hls_inst/inst/uitodp_64s_64_6_no_dsp_1_U5/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/dist_over_up_0                                                                                    |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_fu_389_ap_start                                                                                                      |                                                                                                                                                                                                                                    |                6 |             24 |         4.00 |
|  ap_clk      |                                                                                                                                               | bd_0_i/hls_inst/inst/sitofp_32s_32_6_no_dsp_1_U2/fn1_ap_sitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                   |                8 |             25 |         3.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state70                                                                                                        |                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_fu_389_ap_start                                                                                                      | bd_0_i/hls_inst/inst/and_ln16_reg_801[31]_i_1_n_0                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_32ns_32s_8_36_seq_1_U9/fn1_udiv_32ns_32s_8_36_seq_1_div_U/fn1_udiv_32ns_32s_8_36_seq_1_div_u_0/r_stage_reg[32]_0[0] |                                                                                                                                                                                                                                    |               10 |             40 |         4.00 |
|  ap_clk      |                                                                                                                                               | bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U3/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                                 |               14 |             51 |         3.64 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state76                                                                                                        |                                                                                                                                                                                                                                    |               13 |             51 |         3.92 |
|  ap_clk      |                                                                                                                                               | bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U4/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                  |                9 |             51 |         5.67 |
|  ap_clk      |                                                                                                                                               | bd_0_i/hls_inst/inst/uitodp_64s_64_6_no_dsp_1_U5/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                   |               14 |             52 |         3.71 |
|  ap_clk      |                                                                                                                                               | bd_0_i/hls_inst/inst/sitodp_64ns_64_6_no_dsp_1_U6/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                  |               14 |             52 |         3.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_32ns_32s_8_36_seq_1_U9/fn1_udiv_32ns_32s_8_36_seq_1_div_U/start0_reg_0                                              |                                                                                                                                                                                                                                    |               14 |             58 |         4.14 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state82                                                                                                        |                                                                                                                                                                                                                                    |               19 |             63 |         3.32 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_163[63]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                    |               20 |             64 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state96                                                                                                        |                                                                                                                                                                                                                                    |               28 |             64 |         2.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state89                                                                                                        |                                                                                                                                                                                                                                    |               14 |             64 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_seq_1_U7/fn1_udiv_64ns_64ns_64_68_seq_1_div_U/fn1_udiv_64ns_64ns_64_68_seq_1_div_u_0/E[0]           |                                                                                                                                                                                                                                    |               17 |             64 |         3.76 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state7                                                                                                         |                                                                                                                                                                                                                                    |               21 |             73 |         3.48 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state75                                                                                                        |                                                                                                                                                                                                                                    |               18 |             95 |         5.28 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_seq_1_U7/fn1_udiv_64ns_64ns_64_68_seq_1_div_U/start0                                                |                                                                                                                                                                                                                                    |               35 |            128 |         3.66 |
|  ap_clk      |                                                                                                                                               | ap_rst                                                                                                                                                                                                                             |               45 |            166 |         3.69 |
|  ap_clk      |                                                                                                                                               |                                                                                                                                                                                                                                    |              556 |           1899 |         3.42 |
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


