/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * File:        allformats_c.i
 * Purpose:     Independent format descriptions.
 */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CAM_BIST_CONFIG_64_FORMATfmt */ 
        /* format            CAM_BIST_CONFIG_64_FORMATfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CAM_BIST_CONFIG_64_FORMATfmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CAPWAP_RADIOMAC_HDRfmt */ 
        /* format            CAPWAP_RADIOMAC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_RADIOMAC_HDRfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_CAPWAP_RADIOMAC_HDR_BCM53400_A0fmt */ 
        /* format            CAPWAP_RADIOMAC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_RADIOMAC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_CAPWAP_RADIOMAC_HDR_BCM53540_A0fmt */ 
        /* format            CAPWAP_RADIOMAC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_RADIOMAC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_CAPWAP_RADIOMAC_HDR_BCM53570_A0fmt */ 
        /* format            CAPWAP_RADIOMAC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_RADIOMAC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_CAPWAP_RADIOMAC_HDR_BCM53570_B0fmt */ 
        /* format            CAPWAP_RADIOMAC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_RADIOMAC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_CAPWAP_RADIOMAC_HDR_BCM56160_A0fmt */ 
        /* format            CAPWAP_RADIOMAC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_RADIOMAC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CAPWAP_RADIOMAC_HDR_BCM56260_A0fmt */ 
        /* format            CAPWAP_RADIOMAC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_RADIOMAC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CAPWAP_RADIOMAC_HDR_BCM56260_B0fmt */ 
        /* format            CAPWAP_RADIOMAC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_RADIOMAC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CAPWAP_RADIOMAC_HDR_BCM56270_A0fmt */ 
        /* format            CAPWAP_RADIOMAC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_RADIOMAC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CAPWAP_RADIOMAC_HDR_BCM56370_A0fmt */ 
        /* format            CAPWAP_RADIOMAC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_RADIOMAC_HDR_BCM56870_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_CAPWAP_RADIOMAC_HDR_BCM56560_A0fmt */ 
        /* format            CAPWAP_RADIOMAC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_RADIOMAC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_CAPWAP_RADIOMAC_HDR_BCM56560_B0fmt */ 
        /* format            CAPWAP_RADIOMAC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_RADIOMAC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_CAPWAP_RADIOMAC_HDR_BCM56670_A0fmt */ 
        /* format            CAPWAP_RADIOMAC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_RADIOMAC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_CAPWAP_RADIOMAC_HDR_BCM56670_B0fmt */ 
        /* format            CAPWAP_RADIOMAC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_RADIOMAC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CAPWAP_RADIOMAC_HDR_BCM56770_A0fmt */ 
        /* format            CAPWAP_RADIOMAC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_RADIOMAC_HDR_BCM56870_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CAPWAP_RADIOMAC_HDR_BCM56870_A0fmt */ 
        /* format            CAPWAP_RADIOMAC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_RADIOMAC_HDR_BCM56870_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CAPWAP_RADIOMAC_HDR_BCM56960_A0fmt */ 
        /* format            CAPWAP_RADIOMAC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_RADIOMAC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CAPWAP_RADIOMAC_HDR_BCM56965_A0fmt */ 
        /* format            CAPWAP_RADIOMAC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_RADIOMAC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CAPWAP_RADIOMAC_HDR_BCM56970_A0fmt */ 
        /* format            CAPWAP_RADIOMAC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_RADIOMAC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_CAPWAP_RADIOMAC_HDR_BCM56980_A0fmt */ 
        /* format            CAPWAP_RADIOMAC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_RADIOMAC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_CAPWAP_RADIOMAC_HDR_BCM56980_B0fmt */ 
        /* format            CAPWAP_RADIOMAC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_RADIOMAC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CAPWAP_SHIM_BASE_HDRfmt */ 
        /* format            CAPWAP_SHIM_BASE_HDRfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CAPWAP_SHIM_BASE_HDRfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_CAPWAP_SHIM_BASE_HDR_BCM53400_A0fmt */ 
        /* format            CAPWAP_SHIM_BASE_HDRfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CAPWAP_SHIM_BASE_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_CAPWAP_SHIM_BASE_HDR_BCM53540_A0fmt */ 
        /* format            CAPWAP_SHIM_BASE_HDRfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CAPWAP_SHIM_BASE_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_CAPWAP_SHIM_BASE_HDR_BCM53570_A0fmt */ 
        /* format            CAPWAP_SHIM_BASE_HDRfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CAPWAP_SHIM_BASE_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_CAPWAP_SHIM_BASE_HDR_BCM53570_B0fmt */ 
        /* format            CAPWAP_SHIM_BASE_HDRfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CAPWAP_SHIM_BASE_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_CAPWAP_SHIM_BASE_HDR_BCM56160_A0fmt */ 
        /* format            CAPWAP_SHIM_BASE_HDRfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CAPWAP_SHIM_BASE_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CAPWAP_SHIM_BASE_HDR_BCM56260_A0fmt */ 
        /* format            CAPWAP_SHIM_BASE_HDRfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CAPWAP_SHIM_BASE_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CAPWAP_SHIM_BASE_HDR_BCM56260_B0fmt */ 
        /* format            CAPWAP_SHIM_BASE_HDRfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CAPWAP_SHIM_BASE_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CAPWAP_SHIM_BASE_HDR_BCM56270_A0fmt */ 
        /* format            CAPWAP_SHIM_BASE_HDRfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CAPWAP_SHIM_BASE_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CAPWAP_SHIM_BASE_HDR_BCM56370_A0fmt */ 
        /* format            CAPWAP_SHIM_BASE_HDRfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CAPWAP_SHIM_BASE_HDR_BCM56870_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_CAPWAP_SHIM_BASE_HDR_BCM56560_A0fmt */ 
        /* format            CAPWAP_SHIM_BASE_HDRfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CAPWAP_SHIM_BASE_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_CAPWAP_SHIM_BASE_HDR_BCM56560_B0fmt */ 
        /* format            CAPWAP_SHIM_BASE_HDRfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CAPWAP_SHIM_BASE_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_CAPWAP_SHIM_BASE_HDR_BCM56670_A0fmt */ 
        /* format            CAPWAP_SHIM_BASE_HDRfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CAPWAP_SHIM_BASE_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_CAPWAP_SHIM_BASE_HDR_BCM56670_B0fmt */ 
        /* format            CAPWAP_SHIM_BASE_HDRfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CAPWAP_SHIM_BASE_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CAPWAP_SHIM_BASE_HDR_BCM56770_A0fmt */ 
        /* format            CAPWAP_SHIM_BASE_HDRfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CAPWAP_SHIM_BASE_HDR_BCM56870_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CAPWAP_SHIM_BASE_HDR_BCM56870_A0fmt */ 
        /* format            CAPWAP_SHIM_BASE_HDRfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CAPWAP_SHIM_BASE_HDR_BCM56870_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CAPWAP_SHIM_BASE_HDR_BCM56960_A0fmt */ 
        /* format            CAPWAP_SHIM_BASE_HDRfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CAPWAP_SHIM_BASE_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CAPWAP_SHIM_BASE_HDR_BCM56965_A0fmt */ 
        /* format            CAPWAP_SHIM_BASE_HDRfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CAPWAP_SHIM_BASE_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CAPWAP_SHIM_BASE_HDR_BCM56970_A0fmt */ 
        /* format            CAPWAP_SHIM_BASE_HDRfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CAPWAP_SHIM_BASE_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_CAPWAP_SHIM_BASE_HDR_BCM56980_A0fmt */ 
        /* format            CAPWAP_SHIM_BASE_HDRfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CAPWAP_SHIM_BASE_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_CAPWAP_SHIM_BASE_HDR_BCM56980_B0fmt */ 
        /* format            CAPWAP_SHIM_BASE_HDRfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CAPWAP_SHIM_BASE_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CAPWAP_WIRELESS_SPECIFIC_HDRfmt */ 
        /* format            CAPWAP_WIRELESS_SPECIFIC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_WIRELESS_SPECIFIC_HDRfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM53400_A0fmt */ 
        /* format            CAPWAP_WIRELESS_SPECIFIC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM53540_A0fmt */ 
        /* format            CAPWAP_WIRELESS_SPECIFIC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM53570_A0fmt */ 
        /* format            CAPWAP_WIRELESS_SPECIFIC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM53570_B0fmt */ 
        /* format            CAPWAP_WIRELESS_SPECIFIC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM56160_A0fmt */ 
        /* format            CAPWAP_WIRELESS_SPECIFIC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM56260_A0fmt */ 
        /* format            CAPWAP_WIRELESS_SPECIFIC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM56260_B0fmt */ 
        /* format            CAPWAP_WIRELESS_SPECIFIC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM56270_A0fmt */ 
        /* format            CAPWAP_WIRELESS_SPECIFIC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM56370_A0fmt */ 
        /* format            CAPWAP_WIRELESS_SPECIFIC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM56870_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM56560_A0fmt */ 
        /* format            CAPWAP_WIRELESS_SPECIFIC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM56560_B0fmt */ 
        /* format            CAPWAP_WIRELESS_SPECIFIC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM56670_A0fmt */ 
        /* format            CAPWAP_WIRELESS_SPECIFIC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM56670_B0fmt */ 
        /* format            CAPWAP_WIRELESS_SPECIFIC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM56770_A0fmt */ 
        /* format            CAPWAP_WIRELESS_SPECIFIC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM56870_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM56870_A0fmt */ 
        /* format            CAPWAP_WIRELESS_SPECIFIC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM56870_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM56960_A0fmt */ 
        /* format            CAPWAP_WIRELESS_SPECIFIC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM56965_A0fmt */ 
        /* format            CAPWAP_WIRELESS_SPECIFIC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM56970_A0fmt */ 
        /* format            CAPWAP_WIRELESS_SPECIFIC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM56980_A0fmt */ 
        /* format            CAPWAP_WIRELESS_SPECIFIC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM56980_B0fmt */ 
        /* format            CAPWAP_WIRELESS_SPECIFIC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CAPWAP_WIRELESS_SPECIFIC_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CBP2M_COSQfmt */ 
        /* format            CBP2M_COSQfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CBP2M_COSQfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CBP2M_COSQ_CPU_PORTfmt */ 
        /* format            CBP2M_COSQ_CPU_PORTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CBP2M_COSQ_CPU_PORTfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CBP2M_COSQ_CPU_PORT_BCM88732_A0fmt */ 
        /* format            CBP2M_COSQ_CPU_PORTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CBP2M_COSQfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CBP2M_EPORTS_S0fmt */ 
        /* format            CBP2M_EPORTS_S0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CBP2M_EPORTS_S0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CBP2M_EPORTS_S0_BCM88732_A0fmt */ 
        /* format            CBP2M_EPORTS_S0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CBP2M_EPORTS_S0_BCM88732_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CBP2M_MEMfmt */ 
        /* format            CBP2M_MEMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CBP2M_MEMfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CBP2M_MEM_BCM88732_A0fmt */ 
        /* format            CBP2M_MEMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CBP2M_MEM_BCM88732_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CBP2M_PORTSfmt */ 
        /* format            CBP2M_PORTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CBP2M_PORTSfmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CBP2M_PORTS_BCM88732_A0fmt */ 
        /* format            CBP2M_PORTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CBP2M_MEM_BCM88732_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CBP2M_PORTS_REL_S1fmt */ 
        /* format            CBP2M_PORTS_REL_S1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CBP2M_PORTS_REL_S1fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CBP2M_PORTS_S0fmt */ 
        /* format            CBP2M_PORTS_S0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CBP2M_PORTS_S0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CBP2M_PORTS_S1fmt */ 
        /* format            CBP2M_PORTS_S1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CBP2M_PORTS_S1fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CBP2M_PORTS_S0_BCM88732_A0fmt */ 
        /* format            CBP2M_PORTS_S0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CBP2M_MEM_BCM88732_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CBP2M_Qfmt */ 
        /* format            CBP2M_Qfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CBP2M_Qfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CBP2M_Q_CPU_PORTfmt */ 
        /* format            CBP2M_Q_CPU_PORTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CBP2M_Q_CPU_PORTfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CBP2M_Q_CPU_PORT_BCM88732_A0fmt */ 
        /* format            CBP2M_Q_CPU_PORTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CBP2M_Qfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CBP2M_SAVED_SOP_INFO_S0fmt */ 
        /* format            CBP2M_SAVED_SOP_INFO_S0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CBP2M_SAVED_SOP_INFO_S0fmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CBP2M_SAVED_SOP_INFO_S1fmt */ 
        /* format            CBP2M_SAVED_SOP_INFO_S1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CBP2M_SAVED_SOP_INFO_S1fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CBP2M_SAVED_SOP_INFO_S0_BCM88732_A0fmt */ 
        /* format            CBP2M_SAVED_SOP_INFO_S0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CBP2M_SAVED_SOP_INFO_S0_BCM88732_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CCBEfmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 32,
        /* *fields     */ soc_CCBEfmt_fields,
        /* bits        */ 163,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CCBE_BCM56260_A0fmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 46,
        /* *fields     */ soc_CCBE_BCM56260_A0fmt_fields,
        /* bits        */ 353,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CCBE_BCM56260_B0fmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 46,
        /* *fields     */ soc_CCBE_BCM56260_A0fmt_fields,
        /* bits        */ 353,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CCBE_BCM56270_A0fmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 48,
        /* *fields     */ soc_CCBE_BCM56270_A0fmt_fields,
        /* bits        */ 353,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CCBE_BCM56340_A0fmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 50,
        /* *fields     */ soc_CCBE_BCM56340_A0fmt_fields,
        /* bits        */ 309,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CCBE_BCM56370_A0fmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_CCBE_BCM56370_A0fmt_fields,
        /* bits        */ 101,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_CCBE_BCM56440_A0fmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_CCBE_BCM56440_A0fmt_fields,
        /* bits        */ 109,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_CCBE_BCM56440_B0fmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_CCBE_BCM56440_A0fmt_fields,
        /* bits        */ 109,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CCBE_BCM56450_A0fmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 47,
        /* *fields     */ soc_CCBE_BCM56450_A0fmt_fields,
        /* bits        */ 353,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CCBE_BCM56450_B0fmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 47,
        /* *fields     */ soc_CCBE_BCM56450_A0fmt_fields,
        /* bits        */ 353,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CCBE_BCM56450_B1fmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 47,
        /* *fields     */ soc_CCBE_BCM56450_A0fmt_fields,
        /* bits        */ 353,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_CCBE_BCM56560_A0fmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_CCBE_BCM56560_A0fmt_fields,
        /* bits        */ 200,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_CCBE_BCM56560_B0fmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_CCBE_BCM56560_A0fmt_fields,
        /* bits        */ 200,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CCBE_BCM56640_A0fmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 49,
        /* *fields     */ soc_CCBE_BCM56640_A0fmt_fields,
        /* bits        */ 309,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_CCBE_BCM56670_A0fmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 35,
        /* *fields     */ soc_CCBE_BCM56670_A0fmt_fields,
        /* bits        */ 200,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_CCBE_BCM56670_B0fmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 35,
        /* *fields     */ soc_CCBE_BCM56670_A0fmt_fields,
        /* bits        */ 200,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CCBE_BCM56770_A0fmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_CCBE_BCM56870_A0fmt_fields,
        /* bits        */ 105,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CCBE_BCM56840_B0fmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 32,
        /* *fields     */ soc_CCBE_BCM56840_B0fmt_fields,
        /* bits        */ 163,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CCBE_BCM56850_A0fmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 38,
        /* *fields     */ soc_CCBE_BCM56850_A0fmt_fields,
        /* bits        */ 181,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CCBE_BCM56860_A0fmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 41,
        /* *fields     */ soc_CCBE_BCM56860_A0fmt_fields,
        /* bits        */ 187,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CCBE_BCM56870_A0fmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_CCBE_BCM56870_A0fmt_fields,
        /* bits        */ 105,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CCBE_BCM56960_A0fmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_CCBE_BCM56960_A0fmt_fields,
        /* bits        */ 101,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CCBE_BCM56965_A0fmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_CCBE_BCM56960_A0fmt_fields,
        /* bits        */ 101,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CCBE_BCM56970_A0fmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 24,
        /* *fields     */ soc_CCBE_BCM56970_A0fmt_fields,
        /* bits        */ 107,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_CCBE_BCM56980_A0fmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_CCBE_BCM56980_A0fmt_fields,
        /* bits        */ 93,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_CCBE_BCM56980_B0fmt */ 
        /* format            CCBEfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_CCBE_BCM56980_A0fmt_fields,
        /* bits        */ 93,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CCBIfmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 31,
        /* *fields     */ soc_CCBIfmt_fields,
        /* bits        */ 296,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CCBI_Afmt */ 
        /* format            CCBI_Afmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CCBI_Afmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CCBI_A_BCM56370_A0fmt */ 
        /* format            CCBI_Afmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CCBI_A_BCM56370_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CCBI_A_BCM56770_A0fmt */ 
        /* format            CCBI_Afmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CCBI_A_BCM56870_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CCBI_A_BCM56870_A0fmt */ 
        /* format            CCBI_Afmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CCBI_A_BCM56870_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_CCBI_A_BCM56980_A0fmt */ 
        /* format            CCBI_Afmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CCBI_A_BCM56980_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_CCBI_A_BCM56980_B0fmt */ 
        /* format            CCBI_Afmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CCBI_A_BCM56980_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CCBI_Bfmt */ 
        /* format            CCBI_Bfmt */
        /* nFields     */ 29,
        /* *fields     */ soc_CCBI_Bfmt_fields,
        /* bits        */ 412,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CCBI_BCM56260_A0fmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 43,
        /* *fields     */ soc_CCBI_BCM56260_A0fmt_fields,
        /* bits        */ 412,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CCBI_BCM56260_B0fmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 43,
        /* *fields     */ soc_CCBI_BCM56260_A0fmt_fields,
        /* bits        */ 412,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CCBI_BCM56270_A0fmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 43,
        /* *fields     */ soc_CCBI_BCM56270_A0fmt_fields,
        /* bits        */ 259,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CCBI_BCM56340_A0fmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 46,
        /* *fields     */ soc_CCBI_BCM56340_A0fmt_fields,
        /* bits        */ 310,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CCBI_BCM56370_A0fmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 43,
        /* *fields     */ soc_CCBI_BCM56370_A0fmt_fields,
        /* bits        */ 463,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_CCBI_BCM56440_A0fmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_CCBI_BCM56440_A0fmt_fields,
        /* bits        */ 223,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_CCBI_BCM56440_B0fmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_CCBI_BCM56440_A0fmt_fields,
        /* bits        */ 223,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CCBI_BCM56450_A0fmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 41,
        /* *fields     */ soc_CCBI_BCM56450_A0fmt_fields,
        /* bits        */ 563,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CCBI_BCM56450_B0fmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 41,
        /* *fields     */ soc_CCBI_BCM56450_A0fmt_fields,
        /* bits        */ 563,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CCBI_BCM56450_B1fmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 41,
        /* *fields     */ soc_CCBI_BCM56450_A0fmt_fields,
        /* bits        */ 563,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_CCBI_BCM56560_A0fmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 45,
        /* *fields     */ soc_CCBI_BCM56560_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_CCBI_BCM56560_B0fmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 45,
        /* *fields     */ soc_CCBI_BCM56560_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CCBI_BCM56640_A0fmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 45,
        /* *fields     */ soc_CCBI_BCM56640_A0fmt_fields,
        /* bits        */ 310,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_CCBI_BCM56670_A0fmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 46,
        /* *fields     */ soc_CCBI_BCM56670_A0fmt_fields,
        /* bits        */ 380,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_CCBI_BCM56670_B0fmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 46,
        /* *fields     */ soc_CCBI_BCM56670_A0fmt_fields,
        /* bits        */ 380,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CCBI_BCM56770_A0fmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 41,
        /* *fields     */ soc_CCBI_BCM56870_A0fmt_fields,
        /* bits        */ 464,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CCBI_BCM56840_B0fmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 31,
        /* *fields     */ soc_CCBIfmt_fields,
        /* bits        */ 296,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CCBI_BCM56850_A0fmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 41,
        /* *fields     */ soc_CCBI_BCM56850_A0fmt_fields,
        /* bits        */ 488,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CCBI_BCM56860_A0fmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 44,
        /* *fields     */ soc_CCBI_BCM56860_A0fmt_fields,
        /* bits        */ 506,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CCBI_BCM56870_A0fmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 41,
        /* *fields     */ soc_CCBI_BCM56870_A0fmt_fields,
        /* bits        */ 464,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CCBI_BCM56960_A0fmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 35,
        /* *fields     */ soc_CCBI_BCM56960_A0fmt_fields,
        /* bits        */ 423,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CCBI_BCM56965_A0fmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 35,
        /* *fields     */ soc_CCBI_BCM56960_A0fmt_fields,
        /* bits        */ 423,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CCBI_BCM56970_A0fmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 39,
        /* *fields     */ soc_CCBI_BCM56970_A0fmt_fields,
        /* bits        */ 463,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_CCBI_BCM56980_A0fmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_CCBI_BCM56980_A0fmt_fields,
        /* bits        */ 446,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_CCBI_BCM56980_B0fmt */ 
        /* format            CCBIfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_CCBI_BCM56980_A0fmt_fields,
        /* bits        */ 446,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CCBI_B_BCM56370_A0fmt */ 
        /* format            CCBI_Bfmt */
        /* nFields     */ 35,
        /* *fields     */ soc_CCBI_B_BCM56370_A0fmt_fields,
        /* bits        */ 442,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CCBI_B_BCM56770_A0fmt */ 
        /* format            CCBI_Bfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_CCBI_B_BCM56870_A0fmt_fields,
        /* bits        */ 442,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CCBI_B_BCM56870_A0fmt */ 
        /* format            CCBI_Bfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_CCBI_B_BCM56870_A0fmt_fields,
        /* bits        */ 442,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CCBI_B_BCM56970_A0fmt */ 
        /* format            CCBI_Bfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_CCBI_B_BCM56970_A0fmt_fields,
        /* bits        */ 452,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_CCBI_B_BCM56980_A0fmt */ 
        /* format            CCBI_Bfmt */
        /* nFields     */ 29,
        /* *fields     */ soc_CCBI_B_BCM56980_A0fmt_fields,
        /* bits        */ 435,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_CCBI_B_BCM56980_B0fmt */ 
        /* format            CCBI_Bfmt */
        /* nFields     */ 29,
        /* *fields     */ soc_CCBI_B_BCM56980_A0fmt_fields,
        /* bits        */ 435,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CCBI_Cfmt */ 
        /* format            CCBI_Cfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CCBI_Cfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CCBI_C_BCM56370_A0fmt */ 
        /* format            CCBI_Cfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CCBI_C_BCM56870_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CCBI_C_BCM56770_A0fmt */ 
        /* format            CCBI_Cfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CCBI_C_BCM56870_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CCBI_C_BCM56870_A0fmt */ 
        /* format            CCBI_Cfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CCBI_C_BCM56870_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_CCBI_C_BCM56980_A0fmt */ 
        /* format            CCBI_Cfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CCBI_C_BCM56980_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_CCBI_C_BCM56980_B0fmt */ 
        /* format            CCBI_Cfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CCBI_C_BCM56980_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CCP_RESEQfmt */ 
        /* format            CCP_RESEQfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CCP_RESEQfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_CCP_S_RFfmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RFfmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56142_A0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56142_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56260_A0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56260_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56260_B0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56260_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56270_A0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56260_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56334_A0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56334_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56334_B0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56334_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56340_A0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56440_A0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56634_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56440_B0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56634_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56450_A0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56450_B0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56450_B1fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56524_A0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56634_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56524_B0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56634_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56624_A0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56624_B0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56634_A0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56634_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56634_B0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56634_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56640_A0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56680_A0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56680_B0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56685_A0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56634_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56685_B0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56634_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56725_A0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56820_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56820_A0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56820_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56840_A0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56634_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CCP_S_RF_BCM56840_B0fmt */ 
        /* format            CCP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_S_RF_BCM56634_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CCP_TO_ENQ_INFO_BUSfmt */ 
        /* format            CCP_TO_ENQ_INFO_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_TO_ENQ_INFO_BUSfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CCP_TO_ENQ_INFO_BUS_BCM56370_A0fmt */ 
        /* format            CCP_TO_ENQ_INFO_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_TO_ENQ_INFO_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_CCP_TO_ENQ_INFO_BUS_BCM56560_A0fmt */ 
        /* format            CCP_TO_ENQ_INFO_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_TO_ENQ_INFO_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_CCP_TO_ENQ_INFO_BUS_BCM56560_B0fmt */ 
        /* format            CCP_TO_ENQ_INFO_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_TO_ENQ_INFO_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_CCP_TO_ENQ_INFO_BUS_BCM56670_A0fmt */ 
        /* format            CCP_TO_ENQ_INFO_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_TO_ENQ_INFO_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_CCP_TO_ENQ_INFO_BUS_BCM56670_B0fmt */ 
        /* format            CCP_TO_ENQ_INFO_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_TO_ENQ_INFO_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CCP_TO_ENQ_INFO_BUS_BCM56770_A0fmt */ 
        /* format            CCP_TO_ENQ_INFO_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_TO_ENQ_INFO_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CCP_TO_ENQ_INFO_BUS_BCM56870_A0fmt */ 
        /* format            CCP_TO_ENQ_INFO_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_TO_ENQ_INFO_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CCP_TO_ENQ_INFO_BUS_BCM56960_A0fmt */ 
        /* format            CCP_TO_ENQ_INFO_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_TO_ENQ_INFO_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CCP_TO_ENQ_INFO_BUS_BCM56965_A0fmt */ 
        /* format            CCP_TO_ENQ_INFO_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_TO_ENQ_INFO_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CCP_TO_ENQ_INFO_BUS_BCM56970_A0fmt */ 
        /* format            CCP_TO_ENQ_INFO_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CCP_TO_ENQ_INFO_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_CCP_TO_RQE_INFOfmt */ 
        /* format            CCP_TO_RQE_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CCP_TO_RQE_INFOfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CCP_TO_RQE_INFO_BCM56260_A0fmt */ 
        /* format            CCP_TO_RQE_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_CCP_TO_RQE_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CCP_TO_RQE_INFO_BCM56260_B0fmt */ 
        /* format            CCP_TO_RQE_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_CCP_TO_RQE_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CCP_TO_RQE_INFO_BCM56270_A0fmt */ 
        /* format            CCP_TO_RQE_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_CCP_TO_RQE_INFO_BCM56270_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CCP_TO_RQE_INFO_BCM56450_A0fmt */ 
        /* format            CCP_TO_RQE_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_CCP_TO_RQE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CCP_TO_RQE_INFO_BCM56450_B0fmt */ 
        /* format            CCP_TO_RQE_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_CCP_TO_RQE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CCP_TO_RQE_INFO_BCM56450_B1fmt */ 
        /* format            CCP_TO_RQE_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_CCP_TO_RQE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THD0_INFO_BUSfmt */ 
        /* format            CCP_TO_THD0_INFO_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CCP_TO_THD0_INFO_BUSfmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THD1_INFO_BUSfmt */ 
        /* format            CCP_TO_THD1_INFO_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CCP_TO_THD_INFO_BUSfmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THD1_INFO_BUS_BCM56725_A0fmt */ 
        /* format            CCP_TO_THD1_INFO_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CCP_TO_THD_INFO_BUSfmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDI_INFO_BUSfmt */ 
        /* format            CCP_TO_THDI_INFO_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CCP_TO_THDI_INFO_BUSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDI_INFO_BUS_BCM56370_A0fmt */ 
        /* format            CCP_TO_THDI_INFO_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CCP_TO_THDI_INFO_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDI_INFO_BUS_BCM56560_A0fmt */ 
        /* format            CCP_TO_THDI_INFO_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CCP_TO_THDI_INFO_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_CCP_TO_THDI_INFO_BUS_BCM56560_B0fmt */ 
        /* format            CCP_TO_THDI_INFO_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CCP_TO_THDI_INFO_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDI_INFO_BUS_BCM56670_A0fmt */ 
        /* format            CCP_TO_THDI_INFO_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CCP_TO_THDI_INFO_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_CCP_TO_THDI_INFO_BUS_BCM56670_B0fmt */ 
        /* format            CCP_TO_THDI_INFO_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CCP_TO_THDI_INFO_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDI_INFO_BUS_BCM56770_A0fmt */ 
        /* format            CCP_TO_THDI_INFO_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CCP_TO_THDI_INFO_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDI_INFO_BUS_BCM56850_A0fmt */ 
        /* format            CCP_TO_THDI_INFO_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CCP_TO_THDI_INFO_BUS_BCM56850_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDI_INFO_BUS_BCM56860_A0fmt */ 
        /* format            CCP_TO_THDI_INFO_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CCP_TO_THDI_INFO_BUS_BCM56850_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDI_INFO_BUS_BCM56870_A0fmt */ 
        /* format            CCP_TO_THDI_INFO_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CCP_TO_THDI_INFO_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDI_INFO_BUS_BCM56960_A0fmt */ 
        /* format            CCP_TO_THDI_INFO_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CCP_TO_THDI_INFO_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDI_INFO_BUS_BCM56965_A0fmt */ 
        /* format            CCP_TO_THDI_INFO_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CCP_TO_THDI_INFO_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDI_INFO_BUS_BCM56970_A0fmt */ 
        /* format            CCP_TO_THDI_INFO_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CCP_TO_THDI_INFO_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDMfmt */ 
        /* format            CCP_TO_THDMfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CCP_TO_THDMfmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDM_BCM56370_A0fmt */ 
        /* format            CCP_TO_THDMfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CCP_TO_THDM_BCM56370_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDM_BCM56560_A0fmt */ 
        /* format            CCP_TO_THDMfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CCP_TO_THDM_BCM56560_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_CCP_TO_THDM_BCM56560_B0fmt */ 
        /* format            CCP_TO_THDMfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CCP_TO_THDM_BCM56560_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDM_BCM56670_A0fmt */ 
        /* format            CCP_TO_THDMfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CCP_TO_THDM_BCM56670_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_CCP_TO_THDM_BCM56670_B0fmt */ 
        /* format            CCP_TO_THDMfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CCP_TO_THDM_BCM56670_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDM_BCM56770_A0fmt */ 
        /* format            CCP_TO_THDMfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CCP_TO_THDM_BCM56870_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDM_BCM56870_A0fmt */ 
        /* format            CCP_TO_THDMfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CCP_TO_THDM_BCM56870_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDM_BCM56960_A0fmt */ 
        /* format            CCP_TO_THDMfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CCP_TO_THDM_BCM56960_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDM_BCM56965_A0fmt */ 
        /* format            CCP_TO_THDMfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CCP_TO_THDM_BCM56960_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDM_BCM56970_A0fmt */ 
        /* format            CCP_TO_THDMfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CCP_TO_THDM_BCM56960_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDO_INFO_BUSfmt */ 
        /* format            CCP_TO_THDO_INFO_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CCP_TO_THDO_INFO_BUSfmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDO_INFO_BUS_BCM56370_A0fmt */ 
        /* format            CCP_TO_THDO_INFO_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CCP_TO_THDO_INFO_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDO_INFO_BUS_BCM56560_A0fmt */ 
        /* format            CCP_TO_THDO_INFO_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CCP_TO_THDO_INFO_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_CCP_TO_THDO_INFO_BUS_BCM56560_B0fmt */ 
        /* format            CCP_TO_THDO_INFO_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CCP_TO_THDO_INFO_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDO_INFO_BUS_BCM56670_A0fmt */ 
        /* format            CCP_TO_THDO_INFO_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CCP_TO_THDO_INFO_BUS_BCM56670_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_CCP_TO_THDO_INFO_BUS_BCM56670_B0fmt */ 
        /* format            CCP_TO_THDO_INFO_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CCP_TO_THDO_INFO_BUS_BCM56670_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDO_INFO_BUS_BCM56770_A0fmt */ 
        /* format            CCP_TO_THDO_INFO_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CCP_TO_THDO_INFO_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDO_INFO_BUS_BCM56850_A0fmt */ 
        /* format            CCP_TO_THDO_INFO_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CCP_TO_THDO_INFO_BUS_BCM56850_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDO_INFO_BUS_BCM56860_A0fmt */ 
        /* format            CCP_TO_THDO_INFO_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CCP_TO_THDO_INFO_BUS_BCM56850_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDO_INFO_BUS_BCM56870_A0fmt */ 
        /* format            CCP_TO_THDO_INFO_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CCP_TO_THDO_INFO_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDO_INFO_BUS_BCM56960_A0fmt */ 
        /* format            CCP_TO_THDO_INFO_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CCP_TO_THDO_INFO_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDO_INFO_BUS_BCM56965_A0fmt */ 
        /* format            CCP_TO_THDO_INFO_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CCP_TO_THDO_INFO_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THDO_INFO_BUS_BCM56970_A0fmt */ 
        /* format            CCP_TO_THDO_INFO_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CCP_TO_THDO_INFO_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THD_INFO_BUSfmt */ 
        /* format            CCP_TO_THD_INFO_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CCP_TO_THD_INFO_BUSfmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THD_INFO_BUS_BCM56260_A0fmt */ 
        /* format            CCP_TO_THD_INFO_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_CCP_TO_THD_INFO_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CCP_TO_THD_INFO_BUS_BCM56260_B0fmt */ 
        /* format            CCP_TO_THD_INFO_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_CCP_TO_THD_INFO_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THD_INFO_BUS_BCM56270_A0fmt */ 
        /* format            CCP_TO_THD_INFO_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_CCP_TO_THD_INFO_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THD_INFO_BUS_BCM56334_A0fmt */ 
        /* format            CCP_TO_THD_INFO_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_CCP_TO_THD_INFO_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_CCP_TO_THD_INFO_BUS_BCM56334_B0fmt */ 
        /* format            CCP_TO_THD_INFO_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_CCP_TO_THD_INFO_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THD_INFO_BUS_BCM56440_A0fmt */ 
        /* format            CCP_TO_THD_INFO_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_CCP_TO_THD_INFO_BUS_BCM56840_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_CCP_TO_THD_INFO_BUS_BCM56440_B0fmt */ 
        /* format            CCP_TO_THD_INFO_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_CCP_TO_THD_INFO_BUS_BCM56840_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THD_INFO_BUS_BCM56450_A0fmt */ 
        /* format            CCP_TO_THD_INFO_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_CCP_TO_THD_INFO_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CCP_TO_THD_INFO_BUS_BCM56450_B0fmt */ 
        /* format            CCP_TO_THD_INFO_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_CCP_TO_THD_INFO_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CCP_TO_THD_INFO_BUS_BCM56450_B1fmt */ 
        /* format            CCP_TO_THD_INFO_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_CCP_TO_THD_INFO_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THD_INFO_BUS_BCM56524_A0fmt */ 
        /* format            CCP_TO_THD_INFO_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_CCP_TO_THD_INFO_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_CCP_TO_THD_INFO_BUS_BCM56524_B0fmt */ 
        /* format            CCP_TO_THD_INFO_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_CCP_TO_THD_INFO_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THD_INFO_BUS_BCM56624_A0fmt */ 
        /* format            CCP_TO_THD_INFO_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_CCP_TO_THD_INFO_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_CCP_TO_THD_INFO_BUS_BCM56624_B0fmt */ 
        /* format            CCP_TO_THD_INFO_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_CCP_TO_THD_INFO_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THD_INFO_BUS_BCM56634_A0fmt */ 
        /* format            CCP_TO_THD_INFO_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_CCP_TO_THD_INFO_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_CCP_TO_THD_INFO_BUS_BCM56634_B0fmt */ 
        /* format            CCP_TO_THD_INFO_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_CCP_TO_THD_INFO_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THD_INFO_BUS_BCM56680_A0fmt */ 
        /* format            CCP_TO_THD_INFO_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_CCP_TO_THD_INFO_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_CCP_TO_THD_INFO_BUS_BCM56680_B0fmt */ 
        /* format            CCP_TO_THD_INFO_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_CCP_TO_THD_INFO_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THD_INFO_BUS_BCM56685_A0fmt */ 
        /* format            CCP_TO_THD_INFO_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_CCP_TO_THD_INFO_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_CCP_TO_THD_INFO_BUS_BCM56685_B0fmt */ 
        /* format            CCP_TO_THD_INFO_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_CCP_TO_THD_INFO_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CCP_TO_THD_INFO_BUS_BCM56840_A0fmt */ 
        /* format            CCP_TO_THD_INFO_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_CCP_TO_THD_INFO_BUS_BCM56840_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CCP_TO_THD_INFO_BUS_BCM56840_B0fmt */ 
        /* format            CCP_TO_THD_INFO_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_CCP_TO_THD_INFO_BUS_BCM56840_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CCP_UPDATE_META_DATAfmt */ 
        /* format            CCP_UPDATE_META_DATAfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CCP_UPDATE_META_DATAfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CCP_UPDATE_META_DATA_BCM56370_A0fmt */ 
        /* format            CCP_UPDATE_META_DATAfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CCP_UPDATE_META_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_CCP_UPDATE_META_DATA_BCM56560_A0fmt */ 
        /* format            CCP_UPDATE_META_DATAfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CCP_UPDATE_META_DATA_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_CCP_UPDATE_META_DATA_BCM56560_B0fmt */ 
        /* format            CCP_UPDATE_META_DATAfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CCP_UPDATE_META_DATA_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_CCP_UPDATE_META_DATA_BCM56670_A0fmt */ 
        /* format            CCP_UPDATE_META_DATAfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CCP_UPDATE_META_DATA_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_CCP_UPDATE_META_DATA_BCM56670_B0fmt */ 
        /* format            CCP_UPDATE_META_DATAfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CCP_UPDATE_META_DATA_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CCP_UPDATE_META_DATA_BCM56770_A0fmt */ 
        /* format            CCP_UPDATE_META_DATAfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CCP_UPDATE_META_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CCP_UPDATE_META_DATA_BCM56870_A0fmt */ 
        /* format            CCP_UPDATE_META_DATAfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CCP_UPDATE_META_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CCP_UPDATE_META_DATA_BCM56960_A0fmt */ 
        /* format            CCP_UPDATE_META_DATAfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CCP_UPDATE_META_DATA_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CCP_UPDATE_META_DATA_BCM56965_A0fmt */ 
        /* format            CCP_UPDATE_META_DATAfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CCP_UPDATE_META_DATA_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CCP_UPDATE_META_DATA_BCM56970_A0fmt */ 
        /* format            CCP_UPDATE_META_DATAfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CCP_UPDATE_META_DATA_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RFfmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RFfmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56260_A0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56260_B0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56270_A0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56334_A0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56334_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56334_B0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56334_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56340_A0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56440_A0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56440_B0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56450_A0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56450_B0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56450_B1fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56524_A0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56524_B0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56560_A0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56560_B0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56624_A0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56624_B0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56634_A0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56634_B0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56640_A0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56670_A0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56670_B0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56680_A0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56680_B0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56685_A0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56685_B0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56725_A0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56820_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56820_A0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56820_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56840_A0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56840_B0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56850_A0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56860_A0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56960_A0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56965_A0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM56970_A0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CELLCHK_S_RF_BCM88732_A0fmt */ 
        /* format            CELLCHK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLCHK_S_RF_BCM88732_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RFfmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RFfmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56142_A0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56142_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56260_A0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56260_B0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56270_A0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56334_A0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56334_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56334_B0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56334_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56340_A0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56440_A0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56440_B0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56450_A0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56450_B0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56450_B1fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56524_A0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56524_B0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56560_A0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56560_B0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56624_A0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56624_B0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56634_A0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56634_B0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56640_A0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56670_A0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56670_B0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56680_A0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56680_B0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56685_A0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56685_B0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56725_A0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56820_A0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56840_A0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56840_B0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56850_A0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56860_A0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56960_A0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56965_A0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM56970_A0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CELLDATA_S_RF_BCM88732_A0fmt */ 
        /* format            CELLDATA_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM88732_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_CELLHDR_S_RFfmt */ 
        /* format            CELLHDR_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLHDR_S_RFfmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_CELLHDR_S_RF_BCM56142_A0fmt */ 
        /* format            CELLHDR_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56142_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_CELLHDR_S_RF_BCM56334_A0fmt */ 
        /* format            CELLHDR_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLHDR_S_RF_BCM56334_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_CELLHDR_S_RF_BCM56334_B0fmt */ 
        /* format            CELLHDR_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLHDR_S_RF_BCM56334_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_CELLHDR_S_RF_BCM56524_A0fmt */ 
        /* format            CELLHDR_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLHDR_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_CELLHDR_S_RF_BCM56524_B0fmt */ 
        /* format            CELLHDR_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLHDR_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_CELLHDR_S_RF_BCM56624_A0fmt */ 
        /* format            CELLHDR_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLHDR_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_CELLHDR_S_RF_BCM56624_B0fmt */ 
        /* format            CELLHDR_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLHDR_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_CELLHDR_S_RF_BCM56634_A0fmt */ 
        /* format            CELLHDR_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLHDR_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_CELLHDR_S_RF_BCM56634_B0fmt */ 
        /* format            CELLHDR_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLHDR_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_CELLHDR_S_RF_BCM56680_A0fmt */ 
        /* format            CELLHDR_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLHDR_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_CELLHDR_S_RF_BCM56680_B0fmt */ 
        /* format            CELLHDR_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLHDR_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_CELLHDR_S_RF_BCM56685_A0fmt */ 
        /* format            CELLHDR_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLHDR_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_CELLHDR_S_RF_BCM56685_B0fmt */ 
        /* format            CELLHDR_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLHDR_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_CELLHDR_S_RF_BCM56725_A0fmt */ 
        /* format            CELLHDR_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLHDR_S_RF_BCM56820_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CELLHDR_S_RF_BCM56820_A0fmt */ 
        /* format            CELLHDR_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLHDR_S_RF_BCM56820_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RFfmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RFfmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56260_A0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56260_B0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56270_A0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56334_A0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56334_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56334_B0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56334_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56340_A0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56440_A0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56440_B0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56450_A0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56450_B0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56450_B1fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56524_A0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56524_B0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56560_A0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56560_B0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56624_A0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56624_B0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56634_A0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56634_B0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56640_A0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56670_A0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56670_B0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56680_A0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56680_B0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56685_A0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56685_B0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56725_A0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56820_A0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56840_A0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56840_B0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56850_A0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56860_A0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56960_A0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56965_A0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM56970_A0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CELLLINK_S_RF_BCM88732_A0fmt */ 
        /* format            CELLLINK_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLLINK_S_RF_BCM56334_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CEV_CHAIN_IDfmt */ 
        /* format            CEV_CHAIN_IDfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_CEV_CHAIN_IDfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CEV_CHAIN_ID_BCM56370_A0fmt */ 
        /* format            CEV_CHAIN_IDfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_CEV_CHAIN_ID_BCM56870_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CEV_CHAIN_ID_BCM56770_A0fmt */ 
        /* format            CEV_CHAIN_IDfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_CEV_CHAIN_ID_BCM56870_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CEV_CHAIN_ID_BCM56870_A0fmt */ 
        /* format            CEV_CHAIN_IDfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_CEV_CHAIN_ID_BCM56870_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_CFAP_S_RFfmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RFfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56142_A0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CELLDATA_S_RF_BCM56142_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56260_A0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56260_B0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56270_A0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56334_A0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56820_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56334_B0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56820_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56340_A0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56440_A0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56440_B0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56450_A0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56450_B0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56450_B1fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56524_A0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56524_B0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56560_A0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56560_B0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56624_A0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56624_B0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56634_A0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56634_B0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56640_A0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56670_A0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56670_B0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56680_A0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56680_B0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56685_A0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56685_B0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56725_A0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56820_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56820_A0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56820_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56840_A0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56840_B0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56850_A0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56860_A0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56640_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56960_A0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56965_A0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM56970_A0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CFAP_S_RF_BCM88732_A0fmt */ 
        /* format            CFAP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFAP_S_RF_BCM88732_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CFG_EOP_BUFFERfmt */ 
        /* format            CFG_EOP_BUFFERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CFG_EOP_BUFFERfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CFG_EOP_BUFFER_BCM56370_A0fmt */ 
        /* format            CFG_EOP_BUFFERfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CFG_EOP_BUFFER_BCM56370_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_CFG_TO_CTR_REG_INFOfmt */ 
        /* format            CFG_TO_CTR_REG_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_CTR_REG_INFOfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CFG_TO_CTR_REG_INFO_BCM56260_A0fmt */ 
        /* format            CFG_TO_CTR_REG_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_CTR_REG_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CFG_TO_CTR_REG_INFO_BCM56260_B0fmt */ 
        /* format            CFG_TO_CTR_REG_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_CTR_REG_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CFG_TO_CTR_REG_INFO_BCM56270_A0fmt */ 
        /* format            CFG_TO_CTR_REG_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_CTR_REG_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CFG_TO_CTR_REG_INFO_BCM56450_A0fmt */ 
        /* format            CFG_TO_CTR_REG_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_CTR_REG_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CFG_TO_CTR_REG_INFO_BCM56450_B0fmt */ 
        /* format            CFG_TO_CTR_REG_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_CTR_REG_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CFG_TO_CTR_REG_INFO_BCM56450_B1fmt */ 
        /* format            CFG_TO_CTR_REG_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_CTR_REG_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_CFG_TO_ENQ_REG_INFOfmt */ 
        /* format            CFG_TO_ENQ_REG_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_ENQ_REG_INFOfmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CFG_TO_ENQ_REG_INFO_BCM56260_A0fmt */ 
        /* format            CFG_TO_ENQ_REG_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_ENQ_REG_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CFG_TO_ENQ_REG_INFO_BCM56260_B0fmt */ 
        /* format            CFG_TO_ENQ_REG_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_ENQ_REG_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CFG_TO_ENQ_REG_INFO_BCM56270_A0fmt */ 
        /* format            CFG_TO_ENQ_REG_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_ENQ_REG_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CFG_TO_ENQ_REG_INFO_BCM56450_A0fmt */ 
        /* format            CFG_TO_ENQ_REG_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_ENQ_REG_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CFG_TO_ENQ_REG_INFO_BCM56450_B0fmt */ 
        /* format            CFG_TO_ENQ_REG_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_ENQ_REG_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CFG_TO_ENQ_REG_INFO_BCM56450_B1fmt */ 
        /* format            CFG_TO_ENQ_REG_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_ENQ_REG_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTPfmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 39,
        /* *fields     */ soc_CHIP_CONFIG_OTPfmt_fields,
        /* bits        */ 126,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM53314_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 32,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM53314_A0fmt_fields,
        /* bits        */ 126,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM53324_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 32,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM53314_A0fmt_fields,
        /* bits        */ 126,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM53400_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 68,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM53400_A0fmt_fields,
        /* bits        */ 512,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM53540_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 77,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM53540_A0fmt_fields,
        /* bits        */ 512,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM53570_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 91,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM53570_A0fmt_fields,
        /* bits        */ 512,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM53570_B0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 92,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM53570_B0fmt_fields,
        /* bits        */ 512,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56142_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56142_A0fmt_fields,
        /* bits        */ 254,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56150_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 74,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56150_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56160_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 89,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56160_A0fmt_fields,
        /* bits        */ 512,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56260_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 73,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56260_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56260_B0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 73,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56260_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56270_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 72,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56270_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56334_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56334_A0fmt_fields,
        /* bits        */ 254,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56334_B0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56334_A0fmt_fields,
        /* bits        */ 254,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56340_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 65,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56340_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56370_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 84,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56370_A0fmt_fields,
        /* bits        */ 896,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56440_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 53,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56440_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56440_B0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 53,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56440_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56450_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 74,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56450_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56450_B0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 76,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56450_B0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56450_B1fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 76,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56450_B0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56524_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 61,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56634_A0fmt_fields,
        /* bits        */ 254,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56524_B0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 67,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56634_B0fmt_fields,
        /* bits        */ 254,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56560_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 101,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56560_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56560_B0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 101,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56560_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56624_B0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 40,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56624_B0fmt_fields,
        /* bits        */ 126,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56634_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 61,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56634_A0fmt_fields,
        /* bits        */ 254,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56634_B0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 67,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56634_B0fmt_fields,
        /* bits        */ 254,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56640_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 94,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56640_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56670_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 64,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56670_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56670_B0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 64,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56670_B0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56685_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 61,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56634_A0fmt_fields,
        /* bits        */ 254,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56685_B0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 67,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56634_B0fmt_fields,
        /* bits        */ 254,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56725_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56820_A0fmt_fields,
        /* bits        */ 126,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56770_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 95,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56770_A0fmt_fields,
        /* bits        */ 896,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56820_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56820_A0fmt_fields,
        /* bits        */ 126,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56840_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 48,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56840_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56840_B0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 49,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56840_B0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56850_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 82,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56850_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56860_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 96,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56860_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56870_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 95,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56870_A0fmt_fields,
        /* bits        */ 896,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56960_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 72,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56960_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56965_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 72,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56965_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56970_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 77,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56970_A0fmt_fields,
        /* bits        */ 896,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56980_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 64,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56980_A0fmt_fields,
        /* bits        */ 896,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM56980_B0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 64,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM56980_A0fmt_fields,
        /* bits        */ 896,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CHIP_CONFIG_OTP_BCM88732_A0fmt */ 
        /* format            CHIP_CONFIG_OTPfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_CHIP_CONFIG_OTP_BCM88732_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CHIP_FUNCTIONAL_INTRfmt */ 
        /* format            CHIP_FUNCTIONAL_INTRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CHIP_FUNCTIONAL_INTRfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_CHIP_FUNCTIONAL_INTR_BCM56725_A0fmt */ 
        /* format            CHIP_FUNCTIONAL_INTRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CHIP_FUNCTIONAL_INTRfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CHIP_FUNCTIONAL_INTR_BCM88732_A0fmt */ 
        /* format            CHIP_FUNCTIONAL_INTRfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CHIP_FUNCTIONAL_INTR_BCM88732_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_CHIP_LP_INTRfmt */ 
        /* format            CHIP_LP_INTRfmt */
        /* nFields     */ 113,
        /* *fields     */ soc_CHIP_LP_INTRfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CHIP_PARITY_INTRfmt */ 
        /* format            CHIP_PARITY_INTRfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_CHIP_PARITY_INTRfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_CHIP_PARITY_INTR_BCM56725_A0fmt */ 
        /* format            CHIP_PARITY_INTRfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_CHIP_PARITY_INTRfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CHIP_PARITY_INTR_BCM88732_A0fmt */ 
        /* format            CHIP_PARITY_INTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_CHIP_PARITY_INTR_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMICD_TO_GIC_INTERUPTSfmt */ 
        /* format            CMICD_TO_GIC_INTERUPTSfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_CMICD_TO_GIC_INTERUPTSfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_CMICD_TO_GIC_INTERUPTS_BCM53400_A0fmt */ 
        /* format            CMICD_TO_GIC_INTERUPTSfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_CMICD_TO_GIC_INTERUPTS_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_CMICD_TO_GIC_INTERUPTS_BCM53540_A0fmt */ 
        /* format            CMICD_TO_GIC_INTERUPTSfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_CMICD_TO_GIC_INTERUPTS_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_CMICD_TO_GIC_INTERUPTS_BCM53570_A0fmt */ 
        /* format            CMICD_TO_GIC_INTERUPTSfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_CMICD_TO_GIC_INTERUPTS_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_CMICD_TO_GIC_INTERUPTS_BCM53570_B0fmt */ 
        /* format            CMICD_TO_GIC_INTERUPTSfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_CMICD_TO_GIC_INTERUPTS_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_CMICD_TO_GIC_INTERUPTS_BCM56160_A0fmt */ 
        /* format            CMICD_TO_GIC_INTERUPTSfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_CMICD_TO_GIC_INTERUPTS_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMICD_TO_GIC_INTERUPTS_BCM56260_A0fmt */ 
        /* format            CMICD_TO_GIC_INTERUPTSfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_CMICD_TO_GIC_INTERUPTS_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMICD_TO_GIC_INTERUPTS_BCM56260_B0fmt */ 
        /* format            CMICD_TO_GIC_INTERUPTSfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_CMICD_TO_GIC_INTERUPTS_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMICD_TO_GIC_INTERUPTS_BCM56270_A0fmt */ 
        /* format            CMICD_TO_GIC_INTERUPTSfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_CMICD_TO_GIC_INTERUPTS_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_CMICD_TO_GIC_INTERUPTS_BCM56560_A0fmt */ 
        /* format            CMICD_TO_GIC_INTERUPTSfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_CMICD_TO_GIC_INTERUPTS_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_CMICD_TO_GIC_INTERUPTS_BCM56560_B0fmt */ 
        /* format            CMICD_TO_GIC_INTERUPTSfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_CMICD_TO_GIC_INTERUPTS_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_CMICD_TO_GIC_INTERUPTS_BCM56670_A0fmt */ 
        /* format            CMICD_TO_GIC_INTERUPTSfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_CMICD_TO_GIC_INTERUPTS_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_CMICD_TO_GIC_INTERUPTS_BCM56670_B0fmt */ 
        /* format            CMICD_TO_GIC_INTERUPTSfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_CMICD_TO_GIC_INTERUPTS_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMICD_TO_GIC_INTERUPTS_BCM56960_A0fmt */ 
        /* format            CMICD_TO_GIC_INTERUPTSfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_CMICD_TO_GIC_INTERUPTS_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMICD_TO_GIC_INTERUPTS_BCM56965_A0fmt */ 
        /* format            CMICD_TO_GIC_INTERUPTSfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_CMICD_TO_GIC_INTERUPTS_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMICD_TO_GIC_INTERUPTS_BCM56970_A0fmt */ 
        /* format            CMICD_TO_GIC_INTERUPTSfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_CMICD_TO_GIC_INTERUPTS_BCM53400_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT3fmt */ 
        /* format            CMIC_CMC_IRQ_STAT3fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT3fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT4fmt */ 
        /* format            CMIC_CMC_IRQ_STAT4fmt */
        /* nFields     */ 32,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT4fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT5fmt */ 
        /* format            CMIC_CMC_IRQ_STAT5fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT5fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT6fmt */ 
        /* format            CMIC_CMC_IRQ_STAT6fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT6fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT3_BCM56370_A0fmt */ 
        /* format            CMIC_CMC_IRQ_STAT3fmt */
        /* nFields     */ 22,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT3_BCM56370_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT3_BCM56560_A0fmt */ 
        /* format            CMIC_CMC_IRQ_STAT3fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT3_BCM56560_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT3_BCM56560_B0fmt */ 
        /* format            CMIC_CMC_IRQ_STAT3fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT3_BCM56560_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT3_BCM56670_A0fmt */ 
        /* format            CMIC_CMC_IRQ_STAT3fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT3_BCM56670_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT3_BCM56670_B0fmt */ 
        /* format            CMIC_CMC_IRQ_STAT3fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT3_BCM56670_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT3_BCM56770_A0fmt */ 
        /* format            CMIC_CMC_IRQ_STAT3fmt */
        /* nFields     */ 21,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT3_BCM56770_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT3_BCM56870_A0fmt */ 
        /* format            CMIC_CMC_IRQ_STAT3fmt */
        /* nFields     */ 25,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT3_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT3_BCM56970_A0fmt */ 
        /* format            CMIC_CMC_IRQ_STAT3fmt */
        /* nFields     */ 31,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT3_BCM56970_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT4_BCM56370_A0fmt */ 
        /* format            CMIC_CMC_IRQ_STAT4fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT4_BCM56370_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT4_BCM56560_A0fmt */ 
        /* format            CMIC_CMC_IRQ_STAT4fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT4_BCM56560_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT4_BCM56560_B0fmt */ 
        /* format            CMIC_CMC_IRQ_STAT4fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT4_BCM56560_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT4_BCM56670_A0fmt */ 
        /* format            CMIC_CMC_IRQ_STAT4fmt */
        /* nFields     */ 24,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT4_BCM56670_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT4_BCM56670_B0fmt */ 
        /* format            CMIC_CMC_IRQ_STAT4fmt */
        /* nFields     */ 24,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT4_BCM56670_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT4_BCM56770_A0fmt */ 
        /* format            CMIC_CMC_IRQ_STAT4fmt */
        /* nFields     */ 22,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT4_BCM56770_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT5_BCM56370_A0fmt */ 
        /* format            CMIC_CMC_IRQ_STAT5fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT6fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT5_BCM56560_A0fmt */ 
        /* format            CMIC_CMC_IRQ_STAT5fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT6fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT5_BCM56560_B0fmt */ 
        /* format            CMIC_CMC_IRQ_STAT5fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT6fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT5_BCM56670_A0fmt */ 
        /* format            CMIC_CMC_IRQ_STAT5fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT6fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT5_BCM56670_B0fmt */ 
        /* format            CMIC_CMC_IRQ_STAT5fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT6fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT5_BCM56770_A0fmt */ 
        /* format            CMIC_CMC_IRQ_STAT5fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT6fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT5_BCM56970_A0fmt */ 
        /* format            CMIC_CMC_IRQ_STAT5fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT5_BCM56970_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_CMC_IRQ_STAT6_BCM56970_A0fmt */ 
        /* format            CMIC_CMC_IRQ_STAT6fmt */
        /* nFields     */ 32,
        /* *fields     */ soc_CMIC_CMC_IRQ_STAT6_BCM56970_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56260_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56260_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56260_B0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56260_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56270_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56260_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56340_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56370_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56450_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56450_B0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56450_B1fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56640_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56770_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56840_B0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56840_B0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56850_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56850_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56860_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56850_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56870_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56960_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56965_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56970_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM88732_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56260_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56260_B0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56270_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56340_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56370_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56450_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56450_B0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56450_B1fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56640_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56770_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56850_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56860_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56870_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56960_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56965_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56970_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM88732_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56260_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56260_B0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56270_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56340_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56370_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56450_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56450_B0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56450_B1fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56640_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56770_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56840_B0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56850_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56860_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56870_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56965_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56970_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM88732_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56260_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56260_B0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56270_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56340_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56370_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56450_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56450_B0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56450_B1fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56640_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56770_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56840_B0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56850_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56860_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56870_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56960_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56965_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56970_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM88732_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56260_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56260_B0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56270_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56340_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56370_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56450_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56450_B0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56450_B1fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56640_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56770_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56840_B0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56850_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56860_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56870_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56960_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56965_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56970_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM88732_A0fmt */ 
        /* format            CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56260_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56260_B0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56270_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56340_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56370_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56450_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56450_B0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56450_B1fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56640_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56770_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56850_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56860_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56870_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56960_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56965_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56970_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM88732_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56260_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56260_B0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56270_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56340_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56370_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56450_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56450_B0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56450_B1fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56640_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56770_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56850_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56860_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56870_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56960_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56965_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56970_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM88732_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1fmt */
        /* nFields     */ 19,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56260_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56260_B0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56270_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56340_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56370_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56450_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56450_B0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56450_B1fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56640_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56770_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56850_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56860_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56870_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56965_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56970_A0fmt */ 
        /* format            CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2fmt */ 
        /* format            CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3fmt */ 
        /* format            CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2_BCM56370_A0fmt */ 
        /* format            CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2_BCM56770_A0fmt */ 
        /* format            CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2_BCM56850_A0fmt */ 
        /* format            CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2_BCM56850_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2_BCM56860_A0fmt */ 
        /* format            CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2_BCM56850_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2_BCM56870_A0fmt */ 
        /* format            CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt */ 
        /* format            CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2_BCM56965_A0fmt */ 
        /* format            CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2_BCM56970_A0fmt */ 
        /* format            CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3_BCM56370_A0fmt */ 
        /* format            CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3_BCM56770_A0fmt */ 
        /* format            CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3_BCM56850_A0fmt */ 
        /* format            CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3_BCM56850_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3_BCM56860_A0fmt */ 
        /* format            CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3_BCM56850_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3_BCM56870_A0fmt */ 
        /* format            CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3_BCM56960_A0fmt */ 
        /* format            CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3_BCM56965_A0fmt */ 
        /* format            CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3_BCM56970_A0fmt */ 
        /* format            CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_CMIC_FASTRD_TO_RQE_INFOfmt */ 
        /* format            CMIC_FASTRD_TO_RQE_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_FASTRD_TO_RQE_INFOfmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_FASTRD_TO_RQE_INFO_BCM56260_A0fmt */ 
        /* format            CMIC_FASTRD_TO_RQE_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_FASTRD_TO_RQE_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_FASTRD_TO_RQE_INFO_BCM56260_B0fmt */ 
        /* format            CMIC_FASTRD_TO_RQE_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_FASTRD_TO_RQE_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_FASTRD_TO_RQE_INFO_BCM56270_A0fmt */ 
        /* format            CMIC_FASTRD_TO_RQE_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_FASTRD_TO_RQE_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_FASTRD_TO_RQE_INFO_BCM56450_A0fmt */ 
        /* format            CMIC_FASTRD_TO_RQE_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_FASTRD_TO_RQE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_FASTRD_TO_RQE_INFO_BCM56450_B0fmt */ 
        /* format            CMIC_FASTRD_TO_RQE_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_FASTRD_TO_RQE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_FASTRD_TO_RQE_INFO_BCM56450_B1fmt */ 
        /* format            CMIC_FASTRD_TO_RQE_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_FASTRD_TO_RQE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_CMIC_FUNC_INTR_STATUSfmt */ 
        /* format            CMIC_FUNC_INTR_STATUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_FUNC_INTR_STATUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_CMIC_FUNC_INTR_STATUS_BCM53400_A0fmt */ 
        /* format            CMIC_FUNC_INTR_STATUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_FUNC_INTR_STATUS_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_CMIC_FUNC_INTR_STATUS_BCM53540_A0fmt */ 
        /* format            CMIC_FUNC_INTR_STATUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_FUNC_INTR_STATUS_BCM56160_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_CMIC_FUNC_INTR_STATUS_BCM53570_A0fmt */ 
        /* format            CMIC_FUNC_INTR_STATUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CMIC_FUNC_INTR_STATUS_BCM53570_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_CMIC_FUNC_INTR_STATUS_BCM53570_B0fmt */ 
        /* format            CMIC_FUNC_INTR_STATUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_FUNC_INTR_STATUS_BCM53570_B0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_CMIC_FUNC_INTR_STATUS_BCM56142_A0fmt */ 
        /* format            CMIC_FUNC_INTR_STATUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_FUNC_INTR_STATUS_BCM56334_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_CMIC_FUNC_INTR_STATUS_BCM56150_A0fmt */ 
        /* format            CMIC_FUNC_INTR_STATUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_FUNC_INTR_STATUS_BCM56450_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_CMIC_FUNC_INTR_STATUS_BCM56160_A0fmt */ 
        /* format            CMIC_FUNC_INTR_STATUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_FUNC_INTR_STATUS_BCM56160_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_CMIC_FUNC_INTR_STATUS_BCM56334_A0fmt */ 
        /* format            CMIC_FUNC_INTR_STATUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_FUNC_INTR_STATUS_BCM56334_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_CMIC_FUNC_INTR_STATUS_BCM56334_B0fmt */ 
        /* format            CMIC_FUNC_INTR_STATUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_FUNC_INTR_STATUS_BCM56334_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_FUNC_INTR_STATUS_BCM56340_A0fmt */ 
        /* format            CMIC_FUNC_INTR_STATUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_FUNC_INTR_STATUS_BCM56340_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_CMIC_FUNC_INTR_STATUS_BCM56440_A0fmt */ 
        /* format            CMIC_FUNC_INTR_STATUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_FUNC_INTR_STATUS_BCM56440_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_CMIC_FUNC_INTR_STATUS_BCM56440_B0fmt */ 
        /* format            CMIC_FUNC_INTR_STATUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_FUNC_INTR_STATUS_BCM56440_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_FUNC_INTR_STATUS_BCM56450_A0fmt */ 
        /* format            CMIC_FUNC_INTR_STATUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_FUNC_INTR_STATUS_BCM56450_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_FUNC_INTR_STATUS_BCM56450_B0fmt */ 
        /* format            CMIC_FUNC_INTR_STATUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_FUNC_INTR_STATUS_BCM56450_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_FUNC_INTR_STATUS_BCM56450_B1fmt */ 
        /* format            CMIC_FUNC_INTR_STATUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_FUNC_INTR_STATUS_BCM56450_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_CMIC_FUNC_INTR_STATUS_BCM56524_A0fmt */ 
        /* format            CMIC_FUNC_INTR_STATUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_FUNC_INTR_STATUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_CMIC_FUNC_INTR_STATUS_BCM56524_B0fmt */ 
        /* format            CMIC_FUNC_INTR_STATUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_FUNC_INTR_STATUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_CMIC_FUNC_INTR_STATUS_BCM56634_A0fmt */ 
        /* format            CMIC_FUNC_INTR_STATUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_FUNC_INTR_STATUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_FUNC_INTR_STATUS_BCM56640_A0fmt */ 
        /* format            CMIC_FUNC_INTR_STATUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_FUNC_INTR_STATUS_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_FUNC_INTR_STATUS_BCM56840_A0fmt */ 
        /* format            CMIC_FUNC_INTR_STATUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_CMIC_FUNC_INTR_STATUS_BCM56840_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_FUNC_INTR_STATUS_BCM56840_B0fmt */ 
        /* format            CMIC_FUNC_INTR_STATUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_CMIC_FUNC_INTR_STATUS_BCM56840_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_FUNC_INTR_STATUS_BCM56850_A0fmt */ 
        /* format            CMIC_FUNC_INTR_STATUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CMIC_FUNC_INTR_STATUS_BCM56850_A0fmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_FUNC_INTR_STATUS_BCM56860_A0fmt */ 
        /* format            CMIC_FUNC_INTR_STATUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_FUNC_INTR_STATUS_BCM56860_A0fmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_CMIC_INTERUPTSfmt */ 
        /* format            CMIC_INTERUPTSfmt */
        /* nFields     */ 106,
        /* *fields     */ soc_CMIC_INTERUPTSfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_INTR_STATUSfmt */ 
        /* format            CMIC_INTR_STATUSfmt */
        /* nFields     */ 24,
        /* *fields     */ soc_CMIC_INTR_STATUSfmt_fields,
        /* bits        */ 90,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_INTR_STATUS_BCM56270_A0fmt */ 
        /* format            CMIC_INTR_STATUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_CMIC_INTR_STATUS_BCM56270_A0fmt_fields,
        /* bits        */ 90,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CMIC_IRQ_STAT_1fmt */ 
        /* format            CMIC_IRQ_STAT_1fmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CMIC_IRQ_STAT_1fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_CONTROLfmt */ 
        /* format            CMIC_MISC_CONTROLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_MISC_CONTROLfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_CONTROL_BCM56260_A0fmt */ 
        /* format            CMIC_MISC_CONTROLfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_CMIC_MISC_CONTROL_BCM56260_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_MISC_CONTROL_BCM56260_B0fmt */ 
        /* format            CMIC_MISC_CONTROLfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_CMIC_MISC_CONTROL_BCM56260_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_CONTROL_BCM56270_A0fmt */ 
        /* format            CMIC_MISC_CONTROLfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_CMIC_MISC_CONTROL_BCM56260_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_CONTROL_BCM56340_A0fmt */ 
        /* format            CMIC_MISC_CONTROLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_MISC_CONTROL_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_CONTROL_BCM56450_A0fmt */ 
        /* format            CMIC_MISC_CONTROLfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_CMIC_MISC_CONTROL_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_MISC_CONTROL_BCM56450_B0fmt */ 
        /* format            CMIC_MISC_CONTROLfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_CMIC_MISC_CONTROL_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_MISC_CONTROL_BCM56450_B1fmt */ 
        /* format            CMIC_MISC_CONTROLfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_CMIC_MISC_CONTROL_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_CONTROL_BCM56640_A0fmt */ 
        /* format            CMIC_MISC_CONTROLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_MISC_CONTROL_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_CONTROL_BCM56725_A0fmt */ 
        /* format            CMIC_MISC_CONTROLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_MISC_CONTROLfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_CONTROL_BCM56840_A0fmt */ 
        /* format            CMIC_MISC_CONTROLfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_CMIC_MISC_CONTROL_BCM56840_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_MISC_CONTROL_BCM56840_B0fmt */ 
        /* format            CMIC_MISC_CONTROLfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_CMIC_MISC_CONTROL_BCM56840_B0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_CONTROL_BCM88732_A0fmt */ 
        /* format            CMIC_MISC_CONTROLfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_CMIC_MISC_CONTROL_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_STATUSfmt */ 
        /* format            CMIC_MISC_STATUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_CMIC_MISC_STATUSfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_STATUS_BCM56260_A0fmt */ 
        /* format            CMIC_MISC_STATUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_CMIC_MISC_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_MISC_STATUS_BCM56260_B0fmt */ 
        /* format            CMIC_MISC_STATUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_CMIC_MISC_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_STATUS_BCM56270_A0fmt */ 
        /* format            CMIC_MISC_STATUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_CMIC_MISC_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_STATUS_BCM56340_A0fmt */ 
        /* format            CMIC_MISC_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_MISC_STATUS_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_STATUS_BCM56370_A0fmt */ 
        /* format            CMIC_MISC_STATUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_CMIC_MISC_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_STATUS_BCM56450_A0fmt */ 
        /* format            CMIC_MISC_STATUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_CMIC_MISC_STATUS_BCM56850_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_MISC_STATUS_BCM56450_B0fmt */ 
        /* format            CMIC_MISC_STATUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_CMIC_MISC_STATUS_BCM56850_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_MISC_STATUS_BCM56450_B1fmt */ 
        /* format            CMIC_MISC_STATUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_CMIC_MISC_STATUS_BCM56850_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_STATUS_BCM56640_A0fmt */ 
        /* format            CMIC_MISC_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_MISC_STATUS_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_STATUS_BCM56725_A0fmt */ 
        /* format            CMIC_MISC_STATUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_CMIC_MISC_STATUSfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_STATUS_BCM56770_A0fmt */ 
        /* format            CMIC_MISC_STATUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_CMIC_MISC_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_STATUS_BCM56840_A0fmt */ 
        /* format            CMIC_MISC_STATUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_CMIC_MISC_STATUS_BCM56840_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_MISC_STATUS_BCM56840_B0fmt */ 
        /* format            CMIC_MISC_STATUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_CMIC_MISC_STATUS_BCM56840_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_STATUS_BCM56850_A0fmt */ 
        /* format            CMIC_MISC_STATUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_CMIC_MISC_STATUS_BCM56850_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_STATUS_BCM56860_A0fmt */ 
        /* format            CMIC_MISC_STATUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_CMIC_MISC_STATUS_BCM56850_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_STATUS_BCM56870_A0fmt */ 
        /* format            CMIC_MISC_STATUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_CMIC_MISC_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_STATUS_BCM56960_A0fmt */ 
        /* format            CMIC_MISC_STATUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_CMIC_MISC_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_STATUS_BCM56965_A0fmt */ 
        /* format            CMIC_MISC_STATUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_CMIC_MISC_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_STATUS_BCM56970_A0fmt */ 
        /* format            CMIC_MISC_STATUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_CMIC_MISC_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CMIC_MISC_STATUS_BCM88732_A0fmt */ 
        /* format            CMIC_MISC_STATUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_CMIC_MISC_STATUS_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUSfmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUSfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM53400_A0fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM53540_A0fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM53540_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM53570_A0fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM53570_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM53570_B0fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM53570_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM56142_A0fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM56334_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM56150_A0fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM56150_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM56160_A0fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM56160_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM56334_A0fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM56334_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM56334_B0fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM56334_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM56340_A0fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM56340_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM56440_A0fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM56440_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM56440_B0fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM56440_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM56450_A0fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 24,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM56450_B0fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 24,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM56450_B1fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 24,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM56524_A0fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM56634_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM56524_B0fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM56634_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM56634_A0fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM56634_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM56634_B0fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM56634_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM56640_A0fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM56640_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM56685_A0fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM56634_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM56685_B0fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM56634_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM56840_A0fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM56840_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM56840_B0fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM56840_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM56850_A0fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM56850_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_PARITY_INTR_STATUS_BCM56860_A0fmt */ 
        /* format            CMIC_PARITY_INTR_STATUSfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_CMIC_PARITY_INTR_STATUS_BCM56850_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REGfmt */ 
        /* format            CMIC_SOFT_RESET_REGfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CMIC_SOFT_RESET_REGfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_2fmt */ 
        /* format            CMIC_SOFT_RESET_REG_2fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_2fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_2_BCM56260_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REG_2fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_2_BCM56260_B0fmt */ 
        /* format            CMIC_SOFT_RESET_REG_2fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_2_BCM56270_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REG_2fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_2_BCM56340_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REG_2fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_2_BCM56370_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REG_2fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_2_BCM56450_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REG_2fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_2_BCM56450_B0fmt */ 
        /* format            CMIC_SOFT_RESET_REG_2fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_2_BCM56450_B1fmt */ 
        /* format            CMIC_SOFT_RESET_REG_2fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_2_BCM56640_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REG_2fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_2_BCM56770_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REG_2fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_2_BCM56840_B0fmt */ 
        /* format            CMIC_SOFT_RESET_REG_2fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_2fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_2_BCM56850_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REG_2fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_2_BCM56860_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REG_2fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_2_BCM56870_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REG_2fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_2_BCM56960_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REG_2fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_2_BCM56965_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REG_2fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_2_BCM56970_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REG_2fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_2_BCM88732_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REG_2fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_2_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_BCM56260_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REGfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_BCM56260_B0fmt */ 
        /* format            CMIC_SOFT_RESET_REGfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_BCM56270_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REGfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_BCM56340_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REGfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_BCM56370_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REGfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_BCM56450_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REGfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_BCM56450_B0fmt */ 
        /* format            CMIC_SOFT_RESET_REGfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_BCM56450_B1fmt */ 
        /* format            CMIC_SOFT_RESET_REGfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_BCM56640_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REGfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_BCM56770_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REGfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_BCM56840_B0fmt */ 
        /* format            CMIC_SOFT_RESET_REGfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CMIC_SOFT_RESET_REGfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_BCM56850_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REGfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_BCM56860_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REGfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_BCM56870_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REGfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_BCM56960_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REGfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_BCM56965_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REGfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_BCM56970_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REGfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CMIC_SOFT_RESET_REG_BCM88732_A0fmt */ 
        /* format            CMIC_SOFT_RESET_REGfmt */
        /* nFields     */ 29,
        /* *fields     */ soc_CMIC_SOFT_RESET_REG_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_THERMAL_MON_CTRLfmt */ 
        /* format            CMIC_THERMAL_MON_CTRLfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_THERMAL_MON_CTRLfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_THERMAL_MON_CTRL_BCM56260_A0fmt */ 
        /* format            CMIC_THERMAL_MON_CTRLfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_THERMAL_MON_CTRL_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_THERMAL_MON_CTRL_BCM56260_B0fmt */ 
        /* format            CMIC_THERMAL_MON_CTRLfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_THERMAL_MON_CTRL_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_THERMAL_MON_CTRL_BCM56270_A0fmt */ 
        /* format            CMIC_THERMAL_MON_CTRLfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_THERMAL_MON_CTRL_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_THERMAL_MON_CTRL_BCM56340_A0fmt */ 
        /* format            CMIC_THERMAL_MON_CTRLfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_THERMAL_MON_CTRL_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_THERMAL_MON_CTRL_BCM56370_A0fmt */ 
        /* format            CMIC_THERMAL_MON_CTRLfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_THERMAL_MON_CTRL_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_THERMAL_MON_CTRL_BCM56450_A0fmt */ 
        /* format            CMIC_THERMAL_MON_CTRLfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_THERMAL_MON_CTRL_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_THERMAL_MON_CTRL_BCM56450_B0fmt */ 
        /* format            CMIC_THERMAL_MON_CTRLfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_THERMAL_MON_CTRL_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_THERMAL_MON_CTRL_BCM56450_B1fmt */ 
        /* format            CMIC_THERMAL_MON_CTRLfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_THERMAL_MON_CTRL_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_THERMAL_MON_CTRL_BCM56640_A0fmt */ 
        /* format            CMIC_THERMAL_MON_CTRLfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_THERMAL_MON_CTRL_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_THERMAL_MON_CTRL_BCM56770_A0fmt */ 
        /* format            CMIC_THERMAL_MON_CTRLfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_THERMAL_MON_CTRL_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_THERMAL_MON_CTRL_BCM56840_B0fmt */ 
        /* format            CMIC_THERMAL_MON_CTRLfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_THERMAL_MON_CTRLfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_THERMAL_MON_CTRL_BCM56850_A0fmt */ 
        /* format            CMIC_THERMAL_MON_CTRLfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_THERMAL_MON_CTRL_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_THERMAL_MON_CTRL_BCM56860_A0fmt */ 
        /* format            CMIC_THERMAL_MON_CTRLfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_THERMAL_MON_CTRL_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_THERMAL_MON_CTRL_BCM56870_A0fmt */ 
        /* format            CMIC_THERMAL_MON_CTRLfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_THERMAL_MON_CTRL_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_THERMAL_MON_CTRL_BCM56960_A0fmt */ 
        /* format            CMIC_THERMAL_MON_CTRLfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_THERMAL_MON_CTRL_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_THERMAL_MON_CTRL_BCM56965_A0fmt */ 
        /* format            CMIC_THERMAL_MON_CTRLfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_THERMAL_MON_CTRL_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_THERMAL_MON_CTRL_BCM56970_A0fmt */ 
        /* format            CMIC_THERMAL_MON_CTRLfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_THERMAL_MON_CTRL_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_1fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_2fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_3fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_4fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56260_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56260_B0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56270_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56340_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56370_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56450_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56450_B0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56450_B1fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56770_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56840_B0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56850_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56860_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56870_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56965_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56970_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM88732_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_1fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM56260_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM56260_B0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM56270_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM56340_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM56370_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM56450_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM56450_B0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM56450_B1fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM56770_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM56840_B0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM56850_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM56860_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM56870_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM56965_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM56970_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM88732_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_2fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_3_BCM56260_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_3_BCM56260_B0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_3_BCM56270_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_3_BCM56340_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_3_BCM56370_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_3_BCM56450_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_3_BCM56450_B0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_3_BCM56450_B1fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_3_BCM56770_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_3_BCM56840_B0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_3_BCM56850_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_3_BCM56860_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_3_BCM56870_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_3_BCM56965_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_3_BCM56970_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_3_BCM88732_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_4_BCM56260_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_4_BCM56260_B0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_4_BCM56270_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_4_BCM56340_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_4_BCM56370_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_4_BCM56450_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_4_BCM56450_B0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_4_BCM56450_B1fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_4_BCM56770_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_4_BCM56840_B0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_4_BCM56850_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_4_BCM56860_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_4_BCM56870_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_4_BCM56965_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_4_BCM56970_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS0_PLL_CONTROL_4_BCM88732_A0fmt */ 
        /* format            CMIC_XGXS0_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_1fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_2fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_3fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_4fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56260_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56260_B0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56270_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56340_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56370_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56450_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56450_B0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56450_B1fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56640_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56770_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56840_B0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56850_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56860_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56870_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56960_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56965_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56970_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM88732_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_1fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56260_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56260_B0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56270_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56340_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56370_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56450_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56450_B0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56450_B1fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56640_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56770_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56840_B0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56850_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56860_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56870_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56960_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56965_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56970_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM88732_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_2fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM56260_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM56260_B0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM56270_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM56340_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM56370_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM56450_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM56450_B0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM56450_B1fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM56640_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM56770_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM56840_B0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM56850_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM56860_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM56870_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM56960_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM56965_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM56970_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM88732_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM56260_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM56260_B0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM56270_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM56340_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM56370_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM56450_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM56450_B0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM56450_B1fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM56640_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM56770_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM56840_B0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM56850_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM56860_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM56870_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM56960_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM56965_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM56970_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM88732_A0fmt */ 
        /* format            CMIC_XGXS1_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_1fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_2fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_3fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_4fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM56260_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM56260_B0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM56270_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM56340_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM56370_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM56450_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM56450_B0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM56450_B1fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM56640_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM56770_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM56840_B0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM56850_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM56860_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM56870_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM56960_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM56965_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM56970_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM88732_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_1fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM56260_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM56260_B0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM56270_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM56340_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM56370_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM56450_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM56450_B0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM56450_B1fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM56640_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM56770_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM56840_B0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM56850_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM56860_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM56870_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM56960_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM56965_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM56970_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM88732_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_2fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM56260_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM56260_B0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM56270_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM56340_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM56370_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM56450_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM56450_B0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM56450_B1fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM56640_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM56770_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM56840_B0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM56850_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM56860_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM56870_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM56960_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM56965_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM56970_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM88732_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM56260_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM56260_B0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM56270_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM56340_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM56370_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM56450_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM56450_B0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM56450_B1fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM56640_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM56770_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM56840_B0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM56850_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM56860_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM56870_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM56960_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM56965_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM56970_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM88732_A0fmt */ 
        /* format            CMIC_XGXS2_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_1fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_2fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_3fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_4fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_1_BCM56260_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_1_BCM56260_B0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_1_BCM56270_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_1_BCM56340_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_1_BCM56370_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_1_BCM56450_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_1_BCM56450_B0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_1_BCM56450_B1fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_1_BCM56640_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_1_BCM56770_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_1_BCM56840_B0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_1_BCM56850_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_1_BCM56860_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_1_BCM56870_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_1_BCM56960_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_1_BCM56965_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_1_BCM56970_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_2_BCM56260_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_2_BCM56260_B0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_2_BCM56270_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_2_BCM56340_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_2_BCM56370_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_2_BCM56450_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_2_BCM56450_B0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_2_BCM56450_B1fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_2_BCM56640_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_2_BCM56770_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_2_BCM56840_B0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_2_BCM56850_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_2_BCM56860_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_2_BCM56870_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_2_BCM56960_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_2_BCM56965_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_2_BCM56970_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_3_BCM56260_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_3_BCM56260_B0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_3_BCM56270_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_3_BCM56340_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_3_BCM56370_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_3_BCM56450_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_3_BCM56450_B0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_3_BCM56450_B1fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_3_BCM56640_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_3_BCM56770_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_3_BCM56840_B0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_3_BCM56850_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_3_BCM56860_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_3_BCM56870_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_3_BCM56960_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_3_BCM56965_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_3_BCM56970_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_4_BCM56260_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_4_BCM56260_B0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_4_BCM56270_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_4_BCM56340_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_4_BCM56370_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_4_BCM56450_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_4_BCM56450_B0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_4_BCM56450_B1fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_4_BCM56640_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_4_BCM56770_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_4_BCM56840_B0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_4_BCM56850_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_4_BCM56860_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_4_BCM56870_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_4_BCM56960_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_4_BCM56965_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CMIC_XGXS3_PLL_CONTROL_4_BCM56970_A0fmt */ 
        /* format            CMIC_XGXS3_PLL_CONTROL_4fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CML_OFFSETfmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSETfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM53400_A0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM53540_A0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM53570_A0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM53570_B0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56142_A0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSETfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56150_A0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM56640_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56160_A0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56260_A0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56260_B0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56270_A0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56334_B0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSETfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56340_A0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM56640_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56370_A0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56450_A0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM56640_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56450_B0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM56640_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56450_B1fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM56640_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56524_A0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSETfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56560_A0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56560_B0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56640_A0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM56640_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56670_A0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56670_B0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56770_A0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56850_A0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM56640_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56860_A0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM56640_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56870_A0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56960_A0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56965_A0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56970_A0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56980_A0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM56980_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_CML_OFFSET_BCM56980_B0fmt */ 
        /* format            CML_OFFSETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CML_OFFSET_BCM56980_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CNTAG_ACTION_SETfmt */ 
        /* format            CNTAG_ACTION_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CNTAG_ACTION_SETfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CNTAG_HDRfmt */ 
        /* format            CNTAG_HDRfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CNTAG_HDRfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_COMMON_HEADER_TYPESfmt */ 
        /* format            COMMON_HEADER_TYPESfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_COMMON_HEADER_TYPESfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_COMMON_HEADER_TYPES_BCM56370_A0fmt */ 
        /* format            COMMON_HEADER_TYPESfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_COMMON_HEADER_TYPES_BCM56960_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_COMMON_HEADER_TYPES_BCM56560_A0fmt */ 
        /* format            COMMON_HEADER_TYPESfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_COMMON_HEADER_TYPES_BCM56560_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_COMMON_HEADER_TYPES_BCM56560_B0fmt */ 
        /* format            COMMON_HEADER_TYPESfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_COMMON_HEADER_TYPES_BCM56560_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_COMMON_HEADER_TYPES_BCM56670_A0fmt */ 
        /* format            COMMON_HEADER_TYPESfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_COMMON_HEADER_TYPES_BCM56560_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_COMMON_HEADER_TYPES_BCM56670_B0fmt */ 
        /* format            COMMON_HEADER_TYPESfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_COMMON_HEADER_TYPES_BCM56560_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_COMMON_HEADER_TYPES_BCM56770_A0fmt */ 
        /* format            COMMON_HEADER_TYPESfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_COMMON_HEADER_TYPES_BCM56960_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_COMMON_HEADER_TYPES_BCM56850_A0fmt */ 
        /* format            COMMON_HEADER_TYPESfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_COMMON_HEADER_TYPES_BCM56850_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_COMMON_HEADER_TYPES_BCM56860_A0fmt */ 
        /* format            COMMON_HEADER_TYPESfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_COMMON_HEADER_TYPES_BCM56850_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_COMMON_HEADER_TYPES_BCM56870_A0fmt */ 
        /* format            COMMON_HEADER_TYPESfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_COMMON_HEADER_TYPES_BCM56960_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_COMMON_HEADER_TYPES_BCM56960_A0fmt */ 
        /* format            COMMON_HEADER_TYPESfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_COMMON_HEADER_TYPES_BCM56960_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_COMMON_HEADER_TYPES_BCM56965_A0fmt */ 
        /* format            COMMON_HEADER_TYPESfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_COMMON_HEADER_TYPES_BCM56960_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_COMMON_HEADER_TYPES_BCM56970_A0fmt */ 
        /* format            COMMON_HEADER_TYPESfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_COMMON_HEADER_TYPES_BCM56960_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_COMMON_HEADER_TYPES_BCM56980_A0fmt */ 
        /* format            COMMON_HEADER_TYPESfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_COMMON_HEADER_TYPES_BCM56960_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_COMMON_HEADER_TYPES_BCM56980_B0fmt */ 
        /* format            COMMON_HEADER_TYPESfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_COMMON_HEADER_TYPES_BCM56960_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPUfmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 44,
        /* *fields     */ soc_COPYTO_CPUfmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM53400_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 54,
        /* *fields     */ soc_COPYTO_CPU_BCM53400_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM53540_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 54,
        /* *fields     */ soc_COPYTO_CPU_BCM53400_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM53570_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 59,
        /* *fields     */ soc_COPYTO_CPU_BCM53570_A0fmt_fields,
        /* bits        */ 65,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM53570_B0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 59,
        /* *fields     */ soc_COPYTO_CPU_BCM53570_A0fmt_fields,
        /* bits        */ 65,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56142_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 51,
        /* *fields     */ soc_COPYTO_CPU_BCM56334_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56150_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 54,
        /* *fields     */ soc_COPYTO_CPU_BCM56150_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56160_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 54,
        /* *fields     */ soc_COPYTO_CPU_BCM53400_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56260_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 78,
        /* *fields     */ soc_COPYTO_CPU_BCM56260_A0fmt_fields,
        /* bits        */ 76,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56260_B0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 78,
        /* *fields     */ soc_COPYTO_CPU_BCM56260_A0fmt_fields,
        /* bits        */ 76,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56270_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 78,
        /* *fields     */ soc_COPYTO_CPU_BCM56260_A0fmt_fields,
        /* bits        */ 76,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56334_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 51,
        /* *fields     */ soc_COPYTO_CPU_BCM56334_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56334_B0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 51,
        /* *fields     */ soc_COPYTO_CPU_BCM56334_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56340_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 93,
        /* *fields     */ soc_COPYTO_CPU_BCM56340_A0fmt_fields,
        /* bits        */ 101,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56370_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 94,
        /* *fields     */ soc_COPYTO_CPU_BCM56370_A0fmt_fields,
        /* bits        */ 102,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56440_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 61,
        /* *fields     */ soc_COPYTO_CPU_BCM56440_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56440_B0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 61,
        /* *fields     */ soc_COPYTO_CPU_BCM56440_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56450_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 73,
        /* *fields     */ soc_COPYTO_CPU_BCM56450_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56450_B0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 73,
        /* *fields     */ soc_COPYTO_CPU_BCM56450_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56450_B1fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 73,
        /* *fields     */ soc_COPYTO_CPU_BCM56450_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56524_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 58,
        /* *fields     */ soc_COPYTO_CPU_BCM56634_A0fmt_fields,
        /* bits        */ 58,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56524_B0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 58,
        /* *fields     */ soc_COPYTO_CPU_BCM56634_A0fmt_fields,
        /* bits        */ 58,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56560_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 81,
        /* *fields     */ soc_COPYTO_CPU_BCM56560_A0fmt_fields,
        /* bits        */ 83,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56560_B0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 81,
        /* *fields     */ soc_COPYTO_CPU_BCM56560_A0fmt_fields,
        /* bits        */ 83,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56624_B0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 45,
        /* *fields     */ soc_COPYTO_CPU_BCM56624_B0fmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56634_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 58,
        /* *fields     */ soc_COPYTO_CPU_BCM56634_A0fmt_fields,
        /* bits        */ 58,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56634_B0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 58,
        /* *fields     */ soc_COPYTO_CPU_BCM56634_A0fmt_fields,
        /* bits        */ 58,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56640_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 93,
        /* *fields     */ soc_COPYTO_CPU_BCM56640_A0fmt_fields,
        /* bits        */ 101,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56670_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 81,
        /* *fields     */ soc_COPYTO_CPU_BCM56560_A0fmt_fields,
        /* bits        */ 83,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56670_B0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 81,
        /* *fields     */ soc_COPYTO_CPU_BCM56560_A0fmt_fields,
        /* bits        */ 83,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56680_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 44,
        /* *fields     */ soc_COPYTO_CPUfmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56680_B0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 45,
        /* *fields     */ soc_COPYTO_CPU_BCM56624_B0fmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56685_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 58,
        /* *fields     */ soc_COPYTO_CPU_BCM56634_A0fmt_fields,
        /* bits        */ 58,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56685_B0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 58,
        /* *fields     */ soc_COPYTO_CPU_BCM56634_A0fmt_fields,
        /* bits        */ 58,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56725_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 39,
        /* *fields     */ soc_COPYTO_CPU_BCM56820_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56770_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 94,
        /* *fields     */ soc_COPYTO_CPU_BCM56870_A0fmt_fields,
        /* bits        */ 102,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56820_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 39,
        /* *fields     */ soc_COPYTO_CPU_BCM56820_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56840_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 61,
        /* *fields     */ soc_COPYTO_CPU_BCM56840_A0fmt_fields,
        /* bits        */ 65,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56840_B0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 61,
        /* *fields     */ soc_COPYTO_CPU_BCM56840_A0fmt_fields,
        /* bits        */ 65,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56850_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 76,
        /* *fields     */ soc_COPYTO_CPU_BCM56850_A0fmt_fields,
        /* bits        */ 78,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56860_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 79,
        /* *fields     */ soc_COPYTO_CPU_BCM56860_A0fmt_fields,
        /* bits        */ 81,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56870_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 94,
        /* *fields     */ soc_COPYTO_CPU_BCM56870_A0fmt_fields,
        /* bits        */ 102,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56960_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 79,
        /* *fields     */ soc_COPYTO_CPU_BCM56960_A0fmt_fields,
        /* bits        */ 89,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56965_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 79,
        /* *fields     */ soc_COPYTO_CPU_BCM56960_A0fmt_fields,
        /* bits        */ 89,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56970_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 79,
        /* *fields     */ soc_COPYTO_CPU_BCM56960_A0fmt_fields,
        /* bits        */ 89,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56980_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 72,
        /* *fields     */ soc_COPYTO_CPU_BCM56980_A0fmt_fields,
        /* bits        */ 81,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM56980_B0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 72,
        /* *fields     */ soc_COPYTO_CPU_BCM56980_A0fmt_fields,
        /* bits        */ 81,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_COPYTO_CPU_BCM88732_A0fmt */ 
        /* format            COPYTO_CPUfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_COPYTO_CPU_BCM88732_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_COUNTER_UPDATE_CODEfmt */ 
        /* format            COUNTER_UPDATE_CODEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_COUNTER_UPDATE_CODEfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_COUNTER_UPDATE_VECTOR_DOPfmt */ 
        /* format            COUNTER_UPDATE_VECTOR_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_COUNTER_UPDATE_VECTOR_DOPfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_COUNTER_UPDATE_VECTOR_DOP_BCM56370_A0fmt */ 
        /* format            COUNTER_UPDATE_VECTOR_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_COUNTER_UPDATE_VECTOR_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CPUQ_QDBfmt */ 
        /* format            CPUQ_QDBfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_CPUQ_QDBfmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_DATA_FORMATfmt */ 
        /* format            CPU_COS_MAP_DATA_FORMATfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CPU_COS_MAP_DATA_FORMATfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEYfmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 48,
        /* *fields     */ soc_CPU_COS_MAP_KEYfmt_fields,
        /* bits        */ 67,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY0_PROBES_DOPfmt */ 
        /* format            CPU_COS_MAP_KEY0_PROBES_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CPU_COS_MAP_KEY0_PROBES_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM53400_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 58,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 69,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM53540_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 58,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 69,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM53570_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 61,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM53570_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM53570_B0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 61,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM53570_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56142_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 54,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56334_A0fmt_fields,
        /* bits        */ 67,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56150_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 57,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56150_A0fmt_fields,
        /* bits        */ 69,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56160_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 58,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 69,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56260_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56260_A0fmt_fields,
        /* bits        */ 83,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56260_B0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56260_A0fmt_fields,
        /* bits        */ 83,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56270_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56260_A0fmt_fields,
        /* bits        */ 83,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56334_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 54,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56334_A0fmt_fields,
        /* bits        */ 67,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56334_B0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 54,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56334_A0fmt_fields,
        /* bits        */ 67,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56340_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56370_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56870_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56440_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 63,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56440_A0fmt_fields,
        /* bits        */ 69,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56440_B0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 63,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56440_A0fmt_fields,
        /* bits        */ 69,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56450_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56450_A0fmt_fields,
        /* bits        */ 81,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56450_B0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56450_A0fmt_fields,
        /* bits        */ 81,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56450_B1fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56450_A0fmt_fields,
        /* bits        */ 81,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56524_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 63,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56634_A0fmt_fields,
        /* bits        */ 67,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56524_B0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 63,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56634_A0fmt_fields,
        /* bits        */ 67,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56560_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56560_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56560_B0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56560_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56624_B0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 49,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56624_B0fmt_fields,
        /* bits        */ 67,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56634_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 63,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56634_A0fmt_fields,
        /* bits        */ 67,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56634_B0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 63,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56634_A0fmt_fields,
        /* bits        */ 67,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56640_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56640_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56670_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56560_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56670_B0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56560_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56680_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 48,
        /* *fields     */ soc_CPU_COS_MAP_KEYfmt_fields,
        /* bits        */ 67,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56680_B0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 49,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56624_B0fmt_fields,
        /* bits        */ 67,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56685_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 63,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56634_A0fmt_fields,
        /* bits        */ 67,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56685_B0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 63,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56634_A0fmt_fields,
        /* bits        */ 67,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56725_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 43,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56820_A0fmt_fields,
        /* bits        */ 67,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56770_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56870_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56820_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 43,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56820_A0fmt_fields,
        /* bits        */ 67,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56840_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 57,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56840_A0fmt_fields,
        /* bits        */ 67,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56840_B0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 57,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56840_A0fmt_fields,
        /* bits        */ 67,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56850_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 75,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56850_A0fmt_fields,
        /* bits        */ 140,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56860_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56860_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56870_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56870_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56960_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 79,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56960_A0fmt_fields,
        /* bits        */ 140,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56965_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 79,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56960_A0fmt_fields,
        /* bits        */ 140,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56970_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 79,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56970_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56980_A0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56980_A0fmt_fields,
        /* bits        */ 100,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_KEY_BCM56980_B0fmt */ 
        /* format            CPU_COS_MAP_KEYfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CPU_COS_MAP_KEY_BCM56980_A0fmt_fields,
        /* bits        */ 100,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_TCAM_FORMATfmt */ 
        /* format            CPU_COS_MAP_TCAM_FORMATfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_CPU_COS_MAP_TCAM_FORMATfmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CPU_COS_MAP_VAL_PROBES_DOPfmt */ 
        /* format            CPU_COS_MAP_VAL_PROBES_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CPU_COS_MAP_VAL_PROBES_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODESfmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_CPU_OPCODESfmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM53314_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_CPU_OPCODES_BCM53314_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM53324_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_CPU_OPCODES_BCM53314_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM53400_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 43,
        /* *fields     */ soc_CPU_OPCODES_BCM53400_A0fmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM53540_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 43,
        /* *fields     */ soc_CPU_OPCODES_BCM53400_A0fmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM53570_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 48,
        /* *fields     */ soc_CPU_OPCODES_BCM53570_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM53570_B0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 48,
        /* *fields     */ soc_CPU_OPCODES_BCM53570_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56142_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 40,
        /* *fields     */ soc_CPU_OPCODES_BCM56334_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56150_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 42,
        /* *fields     */ soc_CPU_OPCODES_BCM56150_A0fmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56160_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 43,
        /* *fields     */ soc_CPU_OPCODES_BCM53400_A0fmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56224_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_CPU_OPCODES_BCM56224_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56224_B0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_CPU_OPCODES_BCM56224_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56260_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 46,
        /* *fields     */ soc_CPU_OPCODES_BCM56260_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56260_B0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 46,
        /* *fields     */ soc_CPU_OPCODES_BCM56260_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56270_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 46,
        /* *fields     */ soc_CPU_OPCODES_BCM56260_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56314_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_CPU_OPCODES_BCM56504_B0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56334_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 40,
        /* *fields     */ soc_CPU_OPCODES_BCM56334_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56334_B0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 40,
        /* *fields     */ soc_CPU_OPCODES_BCM56334_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56340_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 54,
        /* *fields     */ soc_CPU_OPCODES_BCM56640_A0fmt_fields,
        /* bits        */ 63,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56370_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 63,
        /* *fields     */ soc_CPU_OPCODES_BCM56370_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56440_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 46,
        /* *fields     */ soc_CPU_OPCODES_BCM56440_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56440_B0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 46,
        /* *fields     */ soc_CPU_OPCODES_BCM56440_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56450_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 46,
        /* *fields     */ soc_CPU_OPCODES_BCM56450_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56450_B0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 46,
        /* *fields     */ soc_CPU_OPCODES_BCM56450_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56450_B1fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 46,
        /* *fields     */ soc_CPU_OPCODES_BCM56450_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56504_B0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_CPU_OPCODES_BCM56504_B0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56514_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 25,
        /* *fields     */ soc_CPU_OPCODES_BCM56514_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56524_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 45,
        /* *fields     */ soc_CPU_OPCODES_BCM56634_A0fmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56524_B0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 45,
        /* *fields     */ soc_CPU_OPCODES_BCM56634_A0fmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56560_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 59,
        /* *fields     */ soc_CPU_OPCODES_BCM56560_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56560_B0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 59,
        /* *fields     */ soc_CPU_OPCODES_BCM56560_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56624_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 35,
        /* *fields     */ soc_CPU_OPCODES_BCM56624_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56624_B0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_CPU_OPCODES_BCM56624_B0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56634_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 45,
        /* *fields     */ soc_CPU_OPCODES_BCM56634_A0fmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56634_B0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 45,
        /* *fields     */ soc_CPU_OPCODES_BCM56634_A0fmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56640_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 54,
        /* *fields     */ soc_CPU_OPCODES_BCM56640_A0fmt_fields,
        /* bits        */ 63,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56670_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 59,
        /* *fields     */ soc_CPU_OPCODES_BCM56560_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56670_B0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 59,
        /* *fields     */ soc_CPU_OPCODES_BCM56560_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56680_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 35,
        /* *fields     */ soc_CPU_OPCODES_BCM56624_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56680_B0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_CPU_OPCODES_BCM56624_B0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56685_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 45,
        /* *fields     */ soc_CPU_OPCODES_BCM56634_A0fmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56685_B0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 45,
        /* *fields     */ soc_CPU_OPCODES_BCM56634_A0fmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56725_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 31,
        /* *fields     */ soc_CPU_OPCODES_BCM56820_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56770_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 63,
        /* *fields     */ soc_CPU_OPCODES_BCM56870_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56800_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 25,
        /* *fields     */ soc_CPU_OPCODES_BCM56800_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56820_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 31,
        /* *fields     */ soc_CPU_OPCODES_BCM56820_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56840_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 43,
        /* *fields     */ soc_CPU_OPCODES_BCM56840_A0fmt_fields,
        /* bits        */ 47,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56840_B0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 43,
        /* *fields     */ soc_CPU_OPCODES_BCM56840_A0fmt_fields,
        /* bits        */ 47,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56850_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 58,
        /* *fields     */ soc_CPU_OPCODES_BCM56850_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56860_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 58,
        /* *fields     */ soc_CPU_OPCODES_BCM56860_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56870_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 63,
        /* *fields     */ soc_CPU_OPCODES_BCM56870_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56960_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 58,
        /* *fields     */ soc_CPU_OPCODES_BCM56960_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56965_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 58,
        /* *fields     */ soc_CPU_OPCODES_BCM56960_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56970_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 58,
        /* *fields     */ soc_CPU_OPCODES_BCM56960_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56980_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 39,
        /* *fields     */ soc_CPU_OPCODES_BCM56980_A0fmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM56980_B0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 39,
        /* *fields     */ soc_CPU_OPCODES_BCM56980_A0fmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_BCM88732_A0fmt */ 
        /* format            CPU_OPCODESfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_CPU_OPCODES_BCM88732_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_OVERLAY_TYPE_0fmt */ 
        /* format            CPU_OPCODES_OVERLAY_TYPE_0fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_CPU_OPCODES_OVERLAY_TYPE_0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_OVERLAY_TYPE_1fmt */ 
        /* format            CPU_OPCODES_OVERLAY_TYPE_1fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_CPU_OPCODES_OVERLAY_TYPE_1fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CPU_OPCODES_OVERLAY_TYPE_3fmt */ 
        /* format            CPU_OPCODES_OVERLAY_TYPE_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CPU_OPCODES_OVERLAY_TYPE_3fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_OVERLAY_TYPE_0_BCM56260_A0fmt */ 
        /* format            CPU_OPCODES_OVERLAY_TYPE_0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_OPCODES_OVERLAY_TYPE_0_BCM56260_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_OVERLAY_TYPE_0_BCM56260_B0fmt */ 
        /* format            CPU_OPCODES_OVERLAY_TYPE_0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_OPCODES_OVERLAY_TYPE_0_BCM56260_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_OVERLAY_TYPE_0_BCM56270_A0fmt */ 
        /* format            CPU_OPCODES_OVERLAY_TYPE_0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_OPCODES_OVERLAY_TYPE_0_BCM56260_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_OVERLAY_TYPE_0_BCM56450_A0fmt */ 
        /* format            CPU_OPCODES_OVERLAY_TYPE_0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_OPCODES_OVERLAY_TYPE_0_BCM56450_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_OVERLAY_TYPE_0_BCM56450_B0fmt */ 
        /* format            CPU_OPCODES_OVERLAY_TYPE_0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_OPCODES_OVERLAY_TYPE_0_BCM56450_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CPU_OPCODES_OVERLAY_TYPE_0_BCM56450_B1fmt */ 
        /* format            CPU_OPCODES_OVERLAY_TYPE_0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_OPCODES_OVERLAY_TYPE_0_BCM56450_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_OVERLAY_TYPE_1_BCM56260_A0fmt */ 
        /* format            CPU_OPCODES_OVERLAY_TYPE_1fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_CPU_OPCODES_OVERLAY_TYPE_1_BCM56260_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_OVERLAY_TYPE_1_BCM56260_B0fmt */ 
        /* format            CPU_OPCODES_OVERLAY_TYPE_1fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_CPU_OPCODES_OVERLAY_TYPE_1_BCM56260_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_OVERLAY_TYPE_1_BCM56270_A0fmt */ 
        /* format            CPU_OPCODES_OVERLAY_TYPE_1fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_CPU_OPCODES_OVERLAY_TYPE_1_BCM56260_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_OVERLAY_TYPE_1_BCM56450_A0fmt */ 
        /* format            CPU_OPCODES_OVERLAY_TYPE_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CPU_OPCODES_OVERLAY_TYPE_1_BCM56450_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_OVERLAY_TYPE_1_BCM56450_B0fmt */ 
        /* format            CPU_OPCODES_OVERLAY_TYPE_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CPU_OPCODES_OVERLAY_TYPE_1_BCM56450_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CPU_OPCODES_OVERLAY_TYPE_1_BCM56450_B1fmt */ 
        /* format            CPU_OPCODES_OVERLAY_TYPE_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CPU_OPCODES_OVERLAY_TYPE_1_BCM56450_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_OVERLAY_TYPE_3_BCM56260_A0fmt */ 
        /* format            CPU_OPCODES_OVERLAY_TYPE_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CPU_OPCODES_OVERLAY_TYPE_3_BCM56260_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_OVERLAY_TYPE_3_BCM56260_B0fmt */ 
        /* format            CPU_OPCODES_OVERLAY_TYPE_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CPU_OPCODES_OVERLAY_TYPE_3_BCM56260_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODES_OVERLAY_TYPE_3_BCM56270_A0fmt */ 
        /* format            CPU_OPCODES_OVERLAY_TYPE_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_CPU_OPCODES_OVERLAY_TYPE_3_BCM56260_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CPU_OPCODE_VAL_PROBES_DOPfmt */ 
        /* format            CPU_OPCODE_VAL_PROBES_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_CPU_OPCODE_VAL_PROBES_DOPfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOLfmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOLfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM53400_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM53540_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM53570_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM53570_B0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56142_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOLfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56150_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56160_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56260_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56260_B0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56270_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56334_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOLfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56334_B0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOLfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56340_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56370_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56440_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOLfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56440_B0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOLfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56450_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56450_B0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56450_B1fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56524_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOLfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56560_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56560_B0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56624_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOLfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56634_B0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOLfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56640_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56670_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56670_B0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56680_B0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOLfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56685_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOLfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56725_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOLfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56770_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56820_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOLfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56840_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOLfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56840_B0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOLfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56850_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56860_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56870_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56960_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56965_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56970_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56980_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM56980_B0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_CPU_PROTOCOL_BCM88732_A0fmt */ 
        /* format            CPU_PROTOCOLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PROTOCOLfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_CPU_XQHDR_S_RFfmt */ 
        /* format            CPU_XQHDR_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_AGING_CTR_S_RF_BCM56142_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_CP_REQ_BUSfmt */ 
        /* format            CP_REQ_BUSfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_CP_REQ_BUSfmt_fields,
        /* bits        */ 688,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_CTR_EVICTION_MESSAGEfmt */ 
        /* format            CTR_EVICTION_MESSAGEfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_CTR_EVICTION_MESSAGEfmt_fields,
        /* bits        */ 83,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_CTR_EVICTION_MESSAGE_BCM56370_A0fmt */ 
        /* format            CTR_EVICTION_MESSAGEfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_CTR_EVICTION_MESSAGE_BCM56870_A0fmt_fields,
        /* bits        */ 86,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_CTR_EVICTION_MESSAGE_BCM56770_A0fmt */ 
        /* format            CTR_EVICTION_MESSAGEfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_CTR_EVICTION_MESSAGE_BCM56870_A0fmt_fields,
        /* bits        */ 86,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CTR_EVICTION_MESSAGE_BCM56870_A0fmt */ 
        /* format            CTR_EVICTION_MESSAGEfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_CTR_EVICTION_MESSAGE_BCM56870_A0fmt_fields,
        /* bits        */ 86,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_CTR_EVICTION_MESSAGE_BCM56970_A0fmt */ 
        /* format            CTR_EVICTION_MESSAGEfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_CTR_EVICTION_MESSAGE_BCM56970_A0fmt_fields,
        /* bits        */ 87,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_CTR_EVICTION_MESSAGE_BCM56980_A0fmt */ 
        /* format            CTR_EVICTION_MESSAGEfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_CTR_EVICTION_MESSAGE_BCM56980_A0fmt_fields,
        /* bits        */ 87,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_CTR_EVICTION_MESSAGE_BCM56980_B0fmt */ 
        /* format            CTR_EVICTION_MESSAGEfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_CTR_EVICTION_MESSAGE_BCM56980_A0fmt_fields,
        /* bits        */ 87,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CUR_L3_INTFfmt */ 
        /* format            CUR_L3_INTFfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_CUR_L3_INTFfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_CUR_NEXT_HOPfmt */ 
        /* format            CUR_NEXT_HOPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_CUR_NEXT_HOPfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

