{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 23 14:25:56 2021 " "Info: Processing started: Fri Apr 23 14:25:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off register--8 -c register--8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register--8 -c register--8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "write " "Info: Assuming node \"write\" is an undefined clock" {  } { { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 56 56 224 72 "write" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "write" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cp " "Info: Assuming node \"cp\" is an undefined clock" {  } { { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 40 56 224 56 "cp" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cp" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst8 " "Info: Detected gated clock \"inst8\" as buffer" {  } { { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 32 240 304 80 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "write " "Info: No valid register-to-register data paths exist for clock \"write\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "cp " "Info: No valid register-to-register data paths exist for clock \"cp\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst D7 write 2.236 ns register " "Info: tsu for register \"inst\" (data pin = \"D7\", clock pin = \"write\") is 2.236 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.042 ns + Longest pin register " "Info: + Longest pin to register delay is 7.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns D7 1 PIN PIN_64 1 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_64; Fanout = 1; PIN Node = 'D7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7 } "NODE_NAME" } } { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 120 80 248 136 "D7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.724 ns) + CELL(0.206 ns) 6.934 ns inst~feeder 2 COMB LCCOMB_X5_Y4_N0 1 " "Info: 2: + IC(5.724 ns) + CELL(0.206 ns) = 6.934 ns; Loc. = LCCOMB_X5_Y4_N0; Fanout = 1; COMB Node = 'inst~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.930 ns" { D7 inst~feeder } "NODE_NAME" } } { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 104 360 424 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.042 ns inst 3 REG LCFF_X5_Y4_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.042 ns; Loc. = LCFF_X5_Y4_N1; Fanout = 1; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst~feeder inst } "NODE_NAME" } } { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 104 360 424 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.318 ns ( 18.72 % ) " "Info: Total cell delay = 1.318 ns ( 18.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.724 ns ( 81.28 % ) " "Info: Total interconnect delay = 5.724 ns ( 81.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.042 ns" { D7 inst~feeder inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.042 ns" { D7 {} D7~combout {} inst~feeder {} inst {} } { 0.000ns 0.000ns 5.724ns 0.000ns } { 0.000ns 1.004ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 104 360 424 184 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "write destination 4.766 ns - Shortest register " "Info: - Shortest clock path from clock \"write\" to destination register is 4.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns write 1 CLK PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_33; Fanout = 1; CLK Node = 'write'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 56 56 224 72 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.206 ns) 2.152 ns inst8 2 COMB LCCOMB_X1_Y8_N0 1 " "Info: 2: + IC(0.961 ns) + CELL(0.206 ns) = 2.152 ns; Loc. = LCCOMB_X1_Y8_N0; Fanout = 1; COMB Node = 'inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { write inst8 } "NODE_NAME" } } { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 32 240 304 80 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.000 ns) 3.181 ns inst8~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(1.029 ns) + CELL(0.000 ns) = 3.181 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst8~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 32 240 304 80 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 4.766 ns inst 4 REG LCFF_X5_Y4_N1 1 " "Info: 4: + IC(0.919 ns) + CELL(0.666 ns) = 4.766 ns; Loc. = LCFF_X5_Y4_N1; Fanout = 1; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { inst8~clkctrl inst } "NODE_NAME" } } { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 104 360 424 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.857 ns ( 38.96 % ) " "Info: Total cell delay = 1.857 ns ( 38.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.909 ns ( 61.04 % ) " "Info: Total interconnect delay = 2.909 ns ( 61.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.766 ns" { write inst8 inst8~clkctrl inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.766 ns" { write {} write~combout {} inst8 {} inst8~clkctrl {} inst {} } { 0.000ns 0.000ns 0.961ns 1.029ns 0.919ns } { 0.000ns 0.985ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.042 ns" { D7 inst~feeder inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.042 ns" { D7 {} D7~combout {} inst~feeder {} inst {} } { 0.000ns 0.000ns 5.724ns 0.000ns } { 0.000ns 1.004ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.766 ns" { write inst8 inst8~clkctrl inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.766 ns" { write {} write~combout {} inst8 {} inst8~clkctrl {} inst {} } { 0.000ns 0.000ns 0.961ns 1.029ns 0.919ns } { 0.000ns 0.985ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "cp Q7 inst 9.807 ns register " "Info: tco from clock \"cp\" to destination pin \"Q7\" through register \"inst\" is 9.807 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp source 4.933 ns + Longest register " "Info: + Longest clock path from clock \"cp\" to source register is 4.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns cp 1 CLK PIN_30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_30; Fanout = 1; CLK Node = 'cp'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp } "NODE_NAME" } } { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 40 56 224 56 "cp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.366 ns) 2.319 ns inst8 2 COMB LCCOMB_X1_Y8_N0 1 " "Info: 2: + IC(0.968 ns) + CELL(0.366 ns) = 2.319 ns; Loc. = LCCOMB_X1_Y8_N0; Fanout = 1; COMB Node = 'inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { cp inst8 } "NODE_NAME" } } { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 32 240 304 80 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.000 ns) 3.348 ns inst8~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(1.029 ns) + CELL(0.000 ns) = 3.348 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst8~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 32 240 304 80 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 4.933 ns inst 4 REG LCFF_X5_Y4_N1 1 " "Info: 4: + IC(0.919 ns) + CELL(0.666 ns) = 4.933 ns; Loc. = LCFF_X5_Y4_N1; Fanout = 1; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { inst8~clkctrl inst } "NODE_NAME" } } { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 104 360 424 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.017 ns ( 40.89 % ) " "Info: Total cell delay = 2.017 ns ( 40.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.916 ns ( 59.11 % ) " "Info: Total interconnect delay = 2.916 ns ( 59.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { cp inst8 inst8~clkctrl inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { cp {} cp~combout {} inst8 {} inst8~clkctrl {} inst {} } { 0.000ns 0.000ns 0.968ns 1.029ns 0.919ns } { 0.000ns 0.985ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 104 360 424 184 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.570 ns + Longest register pin " "Info: + Longest register to pin delay is 4.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LCFF_X5_Y4_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y4_N1; Fanout = 1; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 104 360 424 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(3.096 ns) 4.570 ns Q7 2 PIN PIN_31 0 " "Info: 2: + IC(1.474 ns) + CELL(3.096 ns) = 4.570 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'Q7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.570 ns" { inst Q7 } "NODE_NAME" } } { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 120 760 936 136 "Q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.096 ns ( 67.75 % ) " "Info: Total cell delay = 3.096 ns ( 67.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.474 ns ( 32.25 % ) " "Info: Total interconnect delay = 1.474 ns ( 32.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.570 ns" { inst Q7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.570 ns" { inst {} Q7 {} } { 0.000ns 1.474ns } { 0.000ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { cp inst8 inst8~clkctrl inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { cp {} cp~combout {} inst8 {} inst8~clkctrl {} inst {} } { 0.000ns 0.000ns 0.968ns 1.029ns 0.919ns } { 0.000ns 0.985ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.570 ns" { inst Q7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.570 ns" { inst {} Q7 {} } { 0.000ns 1.474ns } { 0.000ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "en Q0 10.388 ns Longest " "Info: Longest tpd from source pin \"en\" to destination pin \"Q0\" is 10.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns en 1 PIN PIN_11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_11; Fanout = 8; PIN Node = 'en'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { -64 200 368 -48 "en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.268 ns) + CELL(3.135 ns) 10.388 ns Q0 2 PIN PIN_40 0 " "Info: 2: + IC(6.268 ns) + CELL(3.135 ns) = 10.388 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'Q0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.403 ns" { en Q0 } "NODE_NAME" } } { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 880 760 936 896 "Q0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.120 ns ( 39.66 % ) " "Info: Total cell delay = 4.120 ns ( 39.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.268 ns ( 60.34 % ) " "Info: Total interconnect delay = 6.268 ns ( 60.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.388 ns" { en Q0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.388 ns" { en {} en~combout {} Q0 {} } { 0.000ns 0.000ns 6.268ns } { 0.000ns 0.985ns 3.135ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst1 D6 cp 2.457 ns register " "Info: th for register \"inst1\" (data pin = \"D6\", clock pin = \"cp\") is 2.457 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp destination 4.913 ns + Longest register " "Info: + Longest clock path from clock \"cp\" to destination register is 4.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns cp 1 CLK PIN_30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_30; Fanout = 1; CLK Node = 'cp'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp } "NODE_NAME" } } { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 40 56 224 56 "cp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.366 ns) 2.319 ns inst8 2 COMB LCCOMB_X1_Y8_N0 1 " "Info: 2: + IC(0.968 ns) + CELL(0.366 ns) = 2.319 ns; Loc. = LCCOMB_X1_Y8_N0; Fanout = 1; COMB Node = 'inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { cp inst8 } "NODE_NAME" } } { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 32 240 304 80 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.000 ns) 3.348 ns inst8~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(1.029 ns) + CELL(0.000 ns) = 3.348 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst8~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 32 240 304 80 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 4.913 ns inst1 4 REG LCFF_X2_Y7_N9 1 " "Info: 4: + IC(0.899 ns) + CELL(0.666 ns) = 4.913 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst8~clkctrl inst1 } "NODE_NAME" } } { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 216 360 424 296 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.017 ns ( 41.05 % ) " "Info: Total cell delay = 2.017 ns ( 41.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.896 ns ( 58.95 % ) " "Info: Total interconnect delay = 2.896 ns ( 58.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.913 ns" { cp inst8 inst8~clkctrl inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.913 ns" { cp {} cp~combout {} inst8 {} inst8~clkctrl {} inst1 {} } { 0.000ns 0.000ns 0.968ns 1.029ns 0.899ns } { 0.000ns 0.985ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 216 360 424 296 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.762 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns D6 1 PIN PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'D6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } } { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 232 80 248 248 "D6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.206 ns) 2.654 ns inst1~feeder 2 COMB LCCOMB_X2_Y7_N8 1 " "Info: 2: + IC(1.308 ns) + CELL(0.206 ns) = 2.654 ns; Loc. = LCCOMB_X2_Y7_N8; Fanout = 1; COMB Node = 'inst1~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { D6 inst1~feeder } "NODE_NAME" } } { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 216 360 424 296 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.762 ns inst1 3 REG LCFF_X2_Y7_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.762 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst1~feeder inst1 } "NODE_NAME" } } { "register--8.bdf" "" { Schematic "D:/wangyi/task/register--8/register--8.bdf" { { 216 360 424 296 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 52.64 % ) " "Info: Total cell delay = 1.454 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.308 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.308 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { D6 inst1~feeder inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { D6 {} D6~combout {} inst1~feeder {} inst1 {} } { 0.000ns 0.000ns 1.308ns 0.000ns } { 0.000ns 1.140ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.913 ns" { cp inst8 inst8~clkctrl inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.913 ns" { cp {} cp~combout {} inst8 {} inst8~clkctrl {} inst1 {} } { 0.000ns 0.000ns 0.968ns 1.029ns 0.899ns } { 0.000ns 0.985ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { D6 inst1~feeder inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { D6 {} D6~combout {} inst1~feeder {} inst1 {} } { 0.000ns 0.000ns 1.308ns 0.000ns } { 0.000ns 1.140ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 23 14:25:56 2021 " "Info: Processing ended: Fri Apr 23 14:25:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
