<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::SystemZMC Namespace Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1SystemZMC.html">SystemZMC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">llvm::SystemZMC Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a9f82a4d56f6a5e71cbf7ebe23bb53d24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1SystemZMC.html#a9f82a4d56f6a5e71cbf7ebe23bb53d24">getFirstReg</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr class="separator:a9f82a4d56f6a5e71cbf7ebe23bb53d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d9da4af59fe3a9a8b60bf5622abec5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1SystemZMC.html#ab9d9da4af59fe3a9a8b60bf5622abec5">getRegAsGR64</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr class="separator:ab9d9da4af59fe3a9a8b60bf5622abec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20b2be9d8ff516d5478757c14dac3b58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1SystemZMC.html#a20b2be9d8ff516d5478757c14dac3b58">getRegAsGR32</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr class="separator:a20b2be9d8ff516d5478757c14dac3b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32c6ef22e9f5a480e20df9524c991f09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1SystemZMC.html#a32c6ef22e9f5a480e20df9524c991f09">getRegAsGRH32</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr class="separator:a32c6ef22e9f5a480e20df9524c991f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a18fa26b19f9bc15927d2c9f0536493f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1SystemZMC.html#a18fa26b19f9bc15927d2c9f0536493f6">CallFrameSize</a> = 160</td></tr>
<tr class="separator:a18fa26b19f9bc15927d2c9f0536493f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc117f6eb2e6d6bcc331fe3ce26e010d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1SystemZMC.html#abc117f6eb2e6d6bcc331fe3ce26e010d">CFAOffsetFromInitialSP</a> = <a class="el" href="namespacellvm_1_1SystemZMC.html#a18fa26b19f9bc15927d2c9f0536493f6">CallFrameSize</a></td></tr>
<tr class="separator:abc117f6eb2e6d6bcc331fe3ce26e010d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640b988d69a7d105bd1f2543233eb031"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1SystemZMC.html#a640b988d69a7d105bd1f2543233eb031">GR32Regs</a> [16]</td></tr>
<tr class="separator:a640b988d69a7d105bd1f2543233eb031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bbb22e4166061f9c214d29f8f7abeb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1SystemZMC.html#a5bbb22e4166061f9c214d29f8f7abeb4">GRH32Regs</a> [16]</td></tr>
<tr class="separator:a5bbb22e4166061f9c214d29f8f7abeb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c07ea31c0c1774f83ab964155ff683"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1SystemZMC.html#a22c07ea31c0c1774f83ab964155ff683">GR64Regs</a> [16]</td></tr>
<tr class="separator:a22c07ea31c0c1774f83ab964155ff683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588fd291961cb84f4b2e0fa5262d5d0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1SystemZMC.html#a588fd291961cb84f4b2e0fa5262d5d0b">GR128Regs</a> [16]</td></tr>
<tr class="separator:a588fd291961cb84f4b2e0fa5262d5d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e498ec412c19364e7f2026c5e77f6bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1SystemZMC.html#a5e498ec412c19364e7f2026c5e77f6bd">FP32Regs</a> [16]</td></tr>
<tr class="separator:a5e498ec412c19364e7f2026c5e77f6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a652db0e436dd051605bdb2e3a66a139c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1SystemZMC.html#a652db0e436dd051605bdb2e3a66a139c">FP64Regs</a> [16]</td></tr>
<tr class="separator:a652db0e436dd051605bdb2e3a66a139c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba63c397cd848c21c7eb114ccf4802f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1SystemZMC.html#aba63c397cd848c21c7eb114ccf4802f2">FP128Regs</a> [16]</td></tr>
<tr class="separator:aba63c397cd848c21c7eb114ccf4802f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a9f82a4d56f6a5e71cbf7ebe23bb53d24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SystemZMC::getFirstReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00079">79</a> of file <a class="el" href="SystemZMCTargetDesc_8cpp_source.html">SystemZMCTargetDesc.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00072">FP128Regs</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00058">FP32Regs</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00065">FP64Regs</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00051">GR128Regs</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00030">GR32Regs</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00044">GR64Regs</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00037">GRH32Regs</a>, and <a class="el" href="MD5_8cpp_source.html#l00054">I</a>.</p>

<p>Referenced by <a class="el" href="SystemZMCTargetDesc_8h_source.html#l00062">getRegAsGR32()</a>, <a class="el" href="SystemZMCTargetDesc_8h_source.html#l00057">getRegAsGR64()</a>, and <a class="el" href="SystemZMCTargetDesc_8h_source.html#l00067">getRegAsGRH32()</a>.</p>

</div>
</div>
<a class="anchor" id="a20b2be9d8ff516d5478757c14dac3b58"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SystemZMC::getRegAsGR32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SystemZMCTargetDesc_8h_source.html#l00062">62</a> of file <a class="el" href="SystemZMCTargetDesc_8h_source.html">SystemZMCTargetDesc.h</a>.</p>

<p>References <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00079">getFirstReg()</a>, and <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00030">GR32Regs</a>.</p>

<p>Referenced by <a class="el" href="SystemZAsmPrinter_8cpp_source.html#l00069">llvm::SystemZAsmPrinter::EmitInstruction()</a>, and <a class="el" href="SystemZAsmPrinter_8cpp_source.html#l00031">lowerRILow()</a>.</p>

</div>
</div>
<a class="anchor" id="ab9d9da4af59fe3a9a8b60bf5622abec5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SystemZMC::getRegAsGR64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SystemZMCTargetDesc_8h_source.html#l00057">57</a> of file <a class="el" href="SystemZMCTargetDesc_8h_source.html">SystemZMCTargetDesc.h</a>.</p>

<p>References <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00079">getFirstReg()</a>, and <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00044">GR64Regs</a>.</p>

<p>Referenced by <a class="el" href="SystemZAsmPrinter_8cpp_source.html#l00059">lowerRIEfLow()</a>.</p>

</div>
</div>
<a class="anchor" id="a32c6ef22e9f5a480e20df9524c991f09"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SystemZMC::getRegAsGRH32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SystemZMCTargetDesc_8h_source.html#l00067">67</a> of file <a class="el" href="SystemZMCTargetDesc_8h_source.html">SystemZMCTargetDesc.h</a>.</p>

<p>References <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00079">getFirstReg()</a>, and <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00037">GRH32Regs</a>.</p>

<p>Referenced by <a class="el" href="SystemZAsmPrinter_8cpp_source.html#l00069">llvm::SystemZAsmPrinter::EmitInstruction()</a>, and <a class="el" href="SystemZAsmPrinter_8cpp_source.html#l00045">lowerRIHigh()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a18fa26b19f9bc15927d2c9f0536493f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> int64_t llvm::SystemZMC::CallFrameSize = 160</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SystemZMCTargetDesc_8h_source.html#l00033">33</a> of file <a class="el" href="SystemZMCTargetDesc_8h_source.html">SystemZMCTargetDesc.h</a>.</p>

<p>Referenced by <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00476">llvm::SystemZFrameLowering::getAllocatedStackSize()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l00806">llvm::SystemZTargetLowering::LowerCall()</a>, and <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00268">llvm::SystemZFrameLowering::processFunctionBeforeFrameFinalized()</a>.</p>

</div>
</div>
<a class="anchor" id="abc117f6eb2e6d6bcc331fe3ce26e010d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> int64_t llvm::SystemZMC::CFAOffsetFromInitialSP = <a class="el" href="namespacellvm_1_1SystemZMC.html#a18fa26b19f9bc15927d2c9f0536493f6">CallFrameSize</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SystemZMCTargetDesc_8h_source.html#l00036">36</a> of file <a class="el" href="SystemZMCTargetDesc_8h_source.html">SystemZMCTargetDesc.h</a>.</p>

<p>Referenced by <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00097">createSystemZMCAsmInfo()</a>, and <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00312">llvm::SystemZFrameLowering::emitPrologue()</a>.</p>

</div>
</div>
<a class="anchor" id="aba63c397cd848c21c7eb114ccf4802f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> llvm::SystemZMC::FP128Regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">  SystemZ::F0Q, SystemZ::F1Q, 0, 0,</div>
<div class="line">  SystemZ::F4Q, SystemZ::F5Q, 0, 0,</div>
<div class="line">  SystemZ::F8Q, SystemZ::F9Q, 0, 0,</div>
<div class="line">  SystemZ::F12Q, SystemZ::F13Q, 0, 0</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00072">72</a> of file <a class="el" href="SystemZMCTargetDesc_8cpp_source.html">SystemZMCTargetDesc.cpp</a>.</p>

<p>Referenced by <a class="el" href="SystemZDisassembler_8cpp_source.html#l00101">DecodeFP128BitRegisterClass()</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00079">getFirstReg()</a>, and <a class="el" href="SystemZISelLowering_8cpp_source.html#l00503">llvm::SystemZTargetLowering::getRegForInlineAsmConstraint()</a>.</p>

</div>
</div>
<a class="anchor" id="a5e498ec412c19364e7f2026c5e77f6bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> llvm::SystemZMC::FP32Regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">  SystemZ::F0S, SystemZ::F1S, SystemZ::F2S, SystemZ::F3S,</div>
<div class="line">  SystemZ::F4S, SystemZ::F5S, SystemZ::F6S, SystemZ::F7S,</div>
<div class="line">  SystemZ::F8S, SystemZ::F9S, SystemZ::F10S, SystemZ::F11S,</div>
<div class="line">  SystemZ::F12S, SystemZ::F13S, SystemZ::F14S, SystemZ::F15S</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00058">58</a> of file <a class="el" href="SystemZMCTargetDesc_8cpp_source.html">SystemZMCTargetDesc.cpp</a>.</p>

<p>Referenced by <a class="el" href="SystemZDisassembler_8cpp_source.html#l00089">DecodeFP32BitRegisterClass()</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00079">getFirstReg()</a>, and <a class="el" href="SystemZISelLowering_8cpp_source.html#l00503">llvm::SystemZTargetLowering::getRegForInlineAsmConstraint()</a>.</p>

</div>
</div>
<a class="anchor" id="a652db0e436dd051605bdb2e3a66a139c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> llvm::SystemZMC::FP64Regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">  SystemZ::F0D, SystemZ::F1D, SystemZ::F2D, SystemZ::F3D,</div>
<div class="line">  SystemZ::F4D, SystemZ::F5D, SystemZ::F6D, SystemZ::F7D,</div>
<div class="line">  SystemZ::F8D, SystemZ::F9D, SystemZ::F10D, SystemZ::F11D,</div>
<div class="line">  SystemZ::F12D, SystemZ::F13D, SystemZ::F14D, SystemZ::F15D</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00065">65</a> of file <a class="el" href="SystemZMCTargetDesc_8cpp_source.html">SystemZMCTargetDesc.cpp</a>.</p>

<p>Referenced by <a class="el" href="SystemZDisassembler_8cpp_source.html#l00095">DecodeFP64BitRegisterClass()</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00079">getFirstReg()</a>, and <a class="el" href="SystemZISelLowering_8cpp_source.html#l00503">llvm::SystemZTargetLowering::getRegForInlineAsmConstraint()</a>.</p>

</div>
</div>
<a class="anchor" id="a588fd291961cb84f4b2e0fa5262d5d0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> llvm::SystemZMC::GR128Regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">  SystemZ::R0Q, 0, SystemZ::R2Q, 0,</div>
<div class="line">  SystemZ::R4Q, 0, SystemZ::R6Q, 0,</div>
<div class="line">  SystemZ::R8Q, 0, SystemZ::R10Q, 0,</div>
<div class="line">  SystemZ::R12Q, 0, SystemZ::R14Q, 0</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00051">51</a> of file <a class="el" href="SystemZMCTargetDesc_8cpp_source.html">SystemZMCTargetDesc.cpp</a>.</p>

<p>Referenced by <a class="el" href="SystemZDisassembler_8cpp_source.html#l00077">DecodeGR128BitRegisterClass()</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00079">getFirstReg()</a>, and <a class="el" href="SystemZISelLowering_8cpp_source.html#l00503">llvm::SystemZTargetLowering::getRegForInlineAsmConstraint()</a>.</p>

</div>
</div>
<a class="anchor" id="a640b988d69a7d105bd1f2543233eb031"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> llvm::SystemZMC::GR32Regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">  SystemZ::R0L, SystemZ::R1L, SystemZ::R2L, SystemZ::R3L,</div>
<div class="line">  SystemZ::R4L, SystemZ::R5L, SystemZ::R6L, SystemZ::R7L,</div>
<div class="line">  SystemZ::R8L, SystemZ::R9L, SystemZ::R10L, SystemZ::R11L,</div>
<div class="line">  SystemZ::R12L, SystemZ::R13L, SystemZ::R14L, SystemZ::R15L</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00030">30</a> of file <a class="el" href="SystemZMCTargetDesc_8cpp_source.html">SystemZMCTargetDesc.cpp</a>.</p>

<p>Referenced by <a class="el" href="SystemZDisassembler_8cpp_source.html#l00243">decodeBDAddr32Disp12Operand()</a>, <a class="el" href="SystemZDisassembler_8cpp_source.html#l00249">decodeBDAddr32Disp20Operand()</a>, <a class="el" href="SystemZDisassembler_8cpp_source.html#l00059">DecodeGR32BitRegisterClass()</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00079">getFirstReg()</a>, <a class="el" href="SystemZMCTargetDesc_8h_source.html#l00062">getRegAsGR32()</a>, and <a class="el" href="SystemZISelLowering_8cpp_source.html#l00503">llvm::SystemZTargetLowering::getRegForInlineAsmConstraint()</a>.</p>

</div>
</div>
<a class="anchor" id="a22c07ea31c0c1774f83ab964155ff683"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> llvm::SystemZMC::GR64Regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">  SystemZ::R0D, SystemZ::R1D, SystemZ::R2D, SystemZ::R3D,</div>
<div class="line">  SystemZ::R4D, SystemZ::R5D, SystemZ::R6D, SystemZ::R7D,</div>
<div class="line">  SystemZ::R8D, SystemZ::R9D, SystemZ::R10D, SystemZ::R11D,</div>
<div class="line">  SystemZ::R12D, SystemZ::R13D, SystemZ::R14D, SystemZ::R15D</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00044">44</a> of file <a class="el" href="SystemZMCTargetDesc_8cpp_source.html">SystemZMCTargetDesc.cpp</a>.</p>

<p>Referenced by <a class="el" href="SystemZDisassembler_8cpp_source.html#l00083">DecodeADDR64BitRegisterClass()</a>, <a class="el" href="SystemZDisassembler_8cpp_source.html#l00255">decodeBDAddr64Disp12Operand()</a>, <a class="el" href="SystemZDisassembler_8cpp_source.html#l00261">decodeBDAddr64Disp20Operand()</a>, <a class="el" href="SystemZDisassembler_8cpp_source.html#l00279">decodeBDLAddr64Disp12Len8Operand()</a>, <a class="el" href="SystemZDisassembler_8cpp_source.html#l00267">decodeBDXAddr64Disp12Operand()</a>, <a class="el" href="SystemZDisassembler_8cpp_source.html#l00273">decodeBDXAddr64Disp20Operand()</a>, <a class="el" href="SystemZDisassembler_8cpp_source.html#l00071">DecodeGR64BitRegisterClass()</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00079">getFirstReg()</a>, <a class="el" href="SystemZMCTargetDesc_8h_source.html#l00057">getRegAsGR64()</a>, and <a class="el" href="SystemZISelLowering_8cpp_source.html#l00503">llvm::SystemZTargetLowering::getRegForInlineAsmConstraint()</a>.</p>

</div>
</div>
<a class="anchor" id="a5bbb22e4166061f9c214d29f8f7abeb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> llvm::SystemZMC::GRH32Regs</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">  SystemZ::R0H, SystemZ::R1H, SystemZ::R2H, SystemZ::R3H,</div>
<div class="line">  SystemZ::R4H, SystemZ::R5H, SystemZ::R6H, SystemZ::R7H,</div>
<div class="line">  SystemZ::R8H, SystemZ::R9H, SystemZ::R10H, SystemZ::R11H,</div>
<div class="line">  SystemZ::R12H, SystemZ::R13H, SystemZ::R14H, SystemZ::R15H</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00037">37</a> of file <a class="el" href="SystemZMCTargetDesc_8cpp_source.html">SystemZMCTargetDesc.cpp</a>.</p>

<p>Referenced by <a class="el" href="SystemZDisassembler_8cpp_source.html#l00065">DecodeGRH32BitRegisterClass()</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00079">getFirstReg()</a>, and <a class="el" href="SystemZMCTargetDesc_8h_source.html#l00067">getRegAsGRH32()</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 01:09:55 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
