Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,7
design__inferred_latch__count,0
design__instance__count,980
design__instance__area,6303.55
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,2
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00019447684462647885
power__switching__total,0.00021424172155093402
power__leakage__total,7.623344622231798E-9
power__total,0.00040872619138099253
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.5390684717857349
clock__skew__worst_setup__corner:nom_tt_025C_1v80,1.0390685272968878
timing__hold__ws__corner:nom_tt_025C_1v80,0.3133779990871746
timing__setup__ws__corner:nom_tt_025C_1v80,12.343497240374061
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.313378
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,12.343497
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,69
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,2
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,1.216862867135499
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.7168629226466519
timing__hold__ws__corner:nom_ss_100C_1v60,0.8377657138473348
timing__setup__ws__corner:nom_ss_100C_1v60,4.896522437219384
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.837766
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,4.896523
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,2
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.274970859420337
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.7749708871759134
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11487683351949923
timing__setup__ws__corner:nom_ff_n40C_1v95,14.509272416430457
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.114877
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,84
design__max_fanout_violation__count,2
design__max_cap_violation__count,0
clock__skew__worst_hold,1.253706507428114
clock__skew__worst_setup,0.7629365133378312
timing__hold__ws,0.11232537440329673
timing__setup__ws,4.688878751318806
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112325
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,4.688879
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,980
design__instance__area__stdcell,6303.55
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.382188
design__instance__utilization__stdcell,0.382188
design__instance__count__class:buffer,2
design__instance__count__class:inverter,22
design__instance__count__class:sequential_cell,43
design__instance__count__class:multi_input_combinational_cell,651
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1309
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,19984.6
design__violations,0
design__instance__count__class:timing_repair_buffer,32
design__instance__count__class:clock_buffer,3
design__instance__count__class:clock_inverter,1
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,7
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,1
design__instance__count__class:antenna_cell,1
route__net,772
route__net__special,2
route__drc_errors__iter:1,527
route__wirelength__iter:1,24022
route__drc_errors__iter:2,398
route__wirelength__iter:2,23932
route__drc_errors__iter:3,286
route__wirelength__iter:3,23709
route__drc_errors__iter:4,68
route__wirelength__iter:4,23692
route__drc_errors__iter:5,17
route__wirelength__iter:5,23678
route__drc_errors__iter:6,11
route__wirelength__iter:6,23712
route__drc_errors__iter:7,2
route__wirelength__iter:7,23709
route__drc_errors__iter:8,2
route__wirelength__iter:8,23709
route__drc_errors__iter:9,0
route__wirelength__iter:9,23733
route__drc_errors,0
route__wirelength,23733
route__vias,6025
route__vias__singlecut,6025
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,259.38
timing__unannotated_net__count__corner:nom_tt_025C_1v80,34
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,34
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,34
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,2
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.5208252865291418
clock__skew__worst_setup__corner:min_tt_025C_1v80,1.020825231017989
timing__hold__ws__corner:min_tt_025C_1v80,0.3076406438894045
timing__setup__ws__corner:min_tt_025C_1v80,12.43285243281513
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.307641
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,12.432853
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,34
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,57
design__max_fanout_violation__count__corner:min_ss_100C_1v60,2
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,1.1858993012145063
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.685899356725659
timing__hold__ws__corner:min_ss_100C_1v60,0.8277766484342136
timing__setup__ws__corner:min_ss_100C_1v60,5.096240018678393
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.827777
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,5.096240
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,34
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,2
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.2629364855822548
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.7629365133378312
timing__hold__ws__corner:min_ff_n40C_1v95,0.11232537440329673
timing__setup__ws__corner:min_ff_n40C_1v95,14.528366476637188
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.112325
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,34
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,2
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.5611726797642641
clock__skew__worst_setup__corner:max_tt_025C_1v80,1.0611726242531112
timing__hold__ws__corner:max_tt_025C_1v80,0.31859549233896134
timing__setup__ws__corner:max_tt_025C_1v80,12.244198890243238
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.318595
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,12.244199
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,34
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,84
design__max_fanout_violation__count__corner:max_ss_100C_1v60,2
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,1.253706507428114
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.7537065629392667
timing__hold__ws__corner:max_ss_100C_1v60,0.8479157616035795
timing__setup__ws__corner:max_ss_100C_1v60,4.688878751318806
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.847916
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,4.688879
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,34
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,2
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.28991113108525746
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.7899111588408338
timing__hold__ws__corner:max_ff_n40C_1v95,0.11789836107762247
timing__setup__ws__corner:max_ff_n40C_1v95,14.497379707054323
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.117898
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,34
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,34
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000047383
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000687274
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000710371
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000687274
design_powergrid__voltage__worst,0.0000687274
design_powergrid__voltage__worst__net:VPWR,1.79995
design_powergrid__drop__worst,0.0000687274
design_powergrid__drop__worst__net:VPWR,0.000047383
design_powergrid__voltage__worst__net:VGND,0.0000687274
design_powergrid__drop__worst__net:VGND,0.0000687274
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000068299999999999998285724576996269519213456078432500362396240234375
ir__drop__worst,0.000047400000000000000184401105496334594135987572371959686279296875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
