|DE10_LITE_Golden_Top
ADC_CLK_10 => ~NO_FANOUT~
MAX10_CLK1_50 => MAX10_CLK1_50.IN1
MAX10_CLK2_50 => ~NO_FANOUT~
DRAM_ADDR[0] <= <GND>
DRAM_ADDR[1] <= <GND>
DRAM_ADDR[2] <= <GND>
DRAM_ADDR[3] <= <GND>
DRAM_ADDR[4] <= <GND>
DRAM_ADDR[5] <= <GND>
DRAM_ADDR[6] <= <GND>
DRAM_ADDR[7] <= <GND>
DRAM_ADDR[8] <= <GND>
DRAM_ADDR[9] <= <GND>
DRAM_ADDR[10] <= <GND>
DRAM_ADDR[11] <= <GND>
DRAM_ADDR[12] <= <GND>
DRAM_BA[0] <= <GND>
DRAM_BA[1] <= <GND>
DRAM_CAS_N <= <GND>
DRAM_CKE <= <GND>
DRAM_CLK <= <GND>
DRAM_CS_N <= <GND>
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_LDQM <= <GND>
DRAM_RAS_N <= <GND>
DRAM_UDQM <= <GND>
DRAM_WE_N <= <GND>
HEX0[0] <= bcd_code_converter:bcc_blue.segments
HEX0[1] <= bcd_code_converter:bcc_blue.segments
HEX0[2] <= bcd_code_converter:bcc_blue.segments
HEX0[3] <= bcd_code_converter:bcc_blue.segments
HEX0[4] <= bcd_code_converter:bcc_blue.segments
HEX0[5] <= bcd_code_converter:bcc_blue.segments
HEX0[6] <= bcd_code_converter:bcc_blue.segments
HEX0[7] <= <VCC>
HEX1[0] <= bcd_code_converter:bcc_green.segments
HEX1[1] <= bcd_code_converter:bcc_green.segments
HEX1[2] <= bcd_code_converter:bcc_green.segments
HEX1[3] <= bcd_code_converter:bcc_green.segments
HEX1[4] <= bcd_code_converter:bcc_green.segments
HEX1[5] <= bcd_code_converter:bcc_green.segments
HEX1[6] <= bcd_code_converter:bcc_green.segments
HEX1[7] <= <VCC>
HEX2[0] <= bcd_code_converter:bcc_red.segments
HEX2[1] <= bcd_code_converter:bcc_red.segments
HEX2[2] <= bcd_code_converter:bcc_red.segments
HEX2[3] <= bcd_code_converter:bcc_red.segments
HEX2[4] <= bcd_code_converter:bcc_red.segments
HEX2[5] <= bcd_code_converter:bcc_red.segments
HEX2[6] <= bcd_code_converter:bcc_red.segments
HEX2[7] <= <VCC>
HEX3[0] <= <VCC>
HEX3[1] <= <VCC>
HEX3[2] <= <VCC>
HEX3[3] <= <VCC>
HEX3[4] <= <VCC>
HEX3[5] <= <VCC>
HEX3[6] <= <VCC>
HEX3[7] <= <VCC>
HEX4[0] <= <VCC>
HEX4[1] <= <VCC>
HEX4[2] <= <VCC>
HEX4[3] <= <VCC>
HEX4[4] <= <VCC>
HEX4[5] <= <VCC>
HEX4[6] <= <VCC>
HEX4[7] <= <VCC>
HEX5[0] <= <VCC>
HEX5[1] <= <VCC>
HEX5[2] <= <VCC>
HEX5[3] <= <VCC>
HEX5[4] <= <VCC>
HEX5[5] <= <VCC>
HEX5[6] <= <VCC>
HEX5[7] <= <VCC>
KEY[0] => key0_debouncing_state.IN1
KEY[0] => key0_state.IN1
KEY[1] => key1_debouncing_state.IN1
KEY[1] => key1_state.IN1
LEDR[0] <= vga_driver:vga_handler.LEDR
LEDR[1] <= vga_driver:vga_handler.LEDR
LEDR[2] <= vga_driver:vga_handler.LEDR
LEDR[3] <= vga_driver:vga_handler.LEDR
LEDR[4] <= vga_driver:vga_handler.LEDR
LEDR[5] <= vga_driver:vga_handler.LEDR
LEDR[6] <= vga_driver:vga_handler.LEDR
LEDR[7] <= vga_driver:vga_handler.LEDR
LEDR[8] <= vga_driver:vga_handler.LEDR
LEDR[9] <= vga_driver:vga_handler.LEDR
SW[0] => vga_color_selector[2].IN2
SW[1] => vga_color_selector[3].IN2
SW[2] => vga_color_selector[4].IN2
SW[3] => vga_color_selector[5].IN2
SW[4] => vga_color_selector[6].IN2
SW[5] => vga_color_selector[7].IN2
SW[6] => vga_color_selector[8].IN2
SW[7] => vga_color_selector[9].IN2
SW[8] => vga_color_selector[10].IN2
SW[9] => vga_color_selector[11].IN2
VGA_B[0] <= vga_driver:vga_handler.VGA_B
VGA_B[1] <= vga_driver:vga_handler.VGA_B
VGA_B[2] <= vga_driver:vga_handler.VGA_B
VGA_B[3] <= vga_driver:vga_handler.VGA_B
VGA_G[0] <= vga_driver:vga_handler.VGA_G
VGA_G[1] <= vga_driver:vga_handler.VGA_G
VGA_G[2] <= vga_driver:vga_handler.VGA_G
VGA_G[3] <= vga_driver:vga_handler.VGA_G
VGA_HS <= vga_driver:vga_handler.VGA_HS
VGA_R[0] <= vga_driver:vga_handler.VGA_R
VGA_R[1] <= vga_driver:vga_handler.VGA_R
VGA_R[2] <= vga_driver:vga_handler.VGA_R
VGA_R[3] <= vga_driver:vga_handler.VGA_R
VGA_VS <= vga_driver:vga_handler.VGA_VS
GSENSOR_CS_N <= <GND>
GSENSOR_INT[1] => ~NO_FANOUT~
GSENSOR_INT[2] => ~NO_FANOUT~
GSENSOR_SCLK <= <GND>
GSENSOR_SDI <> <UNC>
GSENSOR_SDO <> <UNC>
ARDUINO_IO[0] <> <UNC>
ARDUINO_IO[1] <> <UNC>
ARDUINO_IO[2] <> <UNC>
ARDUINO_IO[3] <> <UNC>
ARDUINO_IO[4] <> <UNC>
ARDUINO_IO[5] <> <UNC>
ARDUINO_IO[6] <> <UNC>
ARDUINO_IO[7] <> <UNC>
ARDUINO_IO[8] <> <UNC>
ARDUINO_IO[9] <> <UNC>
ARDUINO_IO[10] <> <UNC>
ARDUINO_IO[11] <> <UNC>
ARDUINO_IO[12] <> <UNC>
ARDUINO_IO[13] <> <UNC>
ARDUINO_IO[14] <> <UNC>
ARDUINO_IO[15] <> <UNC>
ARDUINO_RESET_N <> <UNC>
GPIO[0] <> <UNC>
GPIO[1] <> <UNC>
GPIO[2] <> <UNC>
GPIO[3] <> <UNC>
GPIO[4] <> <UNC>
GPIO[5] <> <UNC>
GPIO[6] <> <UNC>
GPIO[7] <> <UNC>
GPIO[8] <> <UNC>
GPIO[9] <> <UNC>
GPIO[10] <> <UNC>
GPIO[11] <> <UNC>
GPIO[12] <> <UNC>
GPIO[13] <> <UNC>
GPIO[14] <> <UNC>
GPIO[15] <> <UNC>
GPIO[16] <> <UNC>
GPIO[17] <> <UNC>
GPIO[18] <> <UNC>
GPIO[19] <> <UNC>
GPIO[20] <> <UNC>
GPIO[21] <> <UNC>
GPIO[22] <> <UNC>
GPIO[23] <> <UNC>
GPIO[24] <> <UNC>
GPIO[25] <> <UNC>
GPIO[26] <> <UNC>
GPIO[27] <> <UNC>
GPIO[28] <> <UNC>
GPIO[29] <> <UNC>
GPIO[30] <> <UNC>
GPIO[31] <> <UNC>
GPIO[32] <> <UNC>
GPIO[33] <> <UNC>
GPIO[34] <> <UNC>
GPIO[35] <> <UNC>


|DE10_LITE_Golden_Top|bcd_code_converter:bcc_red
bcd_digit[0] => Decoder0.IN3
bcd_digit[1] => Decoder0.IN2
bcd_digit[2] => Decoder0.IN1
bcd_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|bcd_code_converter:bcc_green
bcd_digit[0] => Decoder0.IN3
bcd_digit[1] => Decoder0.IN2
bcd_digit[2] => Decoder0.IN1
bcd_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|bcd_code_converter:bcc_blue
bcd_digit[0] => Decoder0.IN3
bcd_digit[1] => Decoder0.IN2
bcd_digit[2] => Decoder0.IN1
bcd_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|pll0:VGA_CLK1_40
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|DE10_LITE_Golden_Top|pll0:VGA_CLK1_40|altpll:altpll_component
inclk[0] => pll0_altpll:auto_generated.inclk[0]
inclk[1] => pll0_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE10_LITE_Golden_Top|pll0:VGA_CLK1_40|altpll:altpll_component|pll0_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|DE10_LITE_Golden_Top|vga_driver:vga_handler
VGA_CLK => line_counter[0].CLK
VGA_CLK => line_counter[1].CLK
VGA_CLK => line_counter[2].CLK
VGA_CLK => line_counter[3].CLK
VGA_CLK => line_counter[4].CLK
VGA_CLK => line_counter[5].CLK
VGA_CLK => line_counter[6].CLK
VGA_CLK => line_counter[7].CLK
VGA_CLK => line_counter[8].CLK
VGA_CLK => line_counter[9].CLK
VGA_CLK => pixel_counter[0].CLK
VGA_CLK => pixel_counter[1].CLK
VGA_CLK => pixel_counter[2].CLK
VGA_CLK => pixel_counter[3].CLK
VGA_CLK => pixel_counter[4].CLK
VGA_CLK => pixel_counter[5].CLK
VGA_CLK => pixel_counter[6].CLK
VGA_CLK => pixel_counter[7].CLK
VGA_CLK => pixel_counter[8].CLK
VGA_CLK => pixel_counter[9].CLK
VGA_CLK => pixel_counter[10].CLK
VGA_CLK => VGA_HS~reg0.CLK
VGA_CLK => VGA_B[0]~reg0.CLK
VGA_CLK => VGA_B[1]~reg0.CLK
VGA_CLK => VGA_B[2]~reg0.CLK
VGA_CLK => VGA_B[3]~reg0.CLK
VGA_CLK => VGA_G[0]~reg0.CLK
VGA_CLK => VGA_G[1]~reg0.CLK
VGA_CLK => VGA_G[2]~reg0.CLK
VGA_CLK => VGA_G[3]~reg0.CLK
VGA_CLK => VGA_R[0]~reg0.CLK
VGA_CLK => VGA_R[1]~reg0.CLK
VGA_CLK => VGA_R[2]~reg0.CLK
VGA_CLK => VGA_R[3]~reg0.CLK
VGA_CLK => VGA_VS~reg0.CLK
VGA_COLOR[0] => VGA_B.DATAB
VGA_COLOR[1] => VGA_B.DATAB
VGA_COLOR[2] => VGA_B.DATAB
VGA_COLOR[3] => VGA_B.DATAB
VGA_COLOR[4] => VGA_G.DATAB
VGA_COLOR[5] => VGA_G.DATAB
VGA_COLOR[6] => VGA_G.DATAB
VGA_COLOR[7] => VGA_G.DATAB
VGA_COLOR[8] => VGA_R.DATAB
VGA_COLOR[9] => VGA_R.DATAB
VGA_COLOR[10] => VGA_R.DATAB
VGA_COLOR[11] => VGA_R.DATAB
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= line_counter[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= line_counter[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= line_counter[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= line_counter[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= line_counter[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= line_counter[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= line_counter[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= line_counter[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= line_counter[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= line_counter[9].DB_MAX_OUTPUT_PORT_TYPE


