// Seed: 2064046938
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  tri0 id_18 = -1;
  assign module_1.id_13 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd56
) (
    input wand _id_0,
    output uwire id_1,
    output wor id_2,
    input uwire id_3,
    output tri id_4,
    output wand id_5,
    input wor id_6,
    output wire id_7,
    input wire id_8,
    input uwire id_9,
    input tri1 id_10,
    output wand id_11,
    output supply1 id_12,
    input uwire id_13,
    input supply1 id_14
);
  wire  id_16;
  logic id_17;
  ;
  wire id_18;
  logic [!  -1 : id_0] id_19;
  ;
  xor primCall (id_4, id_8, id_16, id_6, id_13, id_10, id_17, id_14, id_9, id_19, id_3, id_20);
  wire id_20;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_18,
      id_19,
      id_19,
      id_20,
      id_19,
      id_16,
      id_20,
      id_20,
      id_16,
      id_19,
      id_17,
      id_18,
      id_20,
      id_18,
      id_18
  );
endmodule
