{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635136237054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635136237054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 25 01:30:36 2021 " "Processing started: Mon Oct 25 01:30:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635136237054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635136237054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lista_AHDL -c Lista_AHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lista_AHDL -c Lista_AHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635136237054 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635136237555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635136237555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "question1a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file question1a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 question1a " "Found entity 1: question1a" {  } { { "question1a.tdf" "" { Text "C:/Users/Manu/Documents/UFPE/Eletrônica Digital/Lista_AHDL/question1a.tdf" 20 2 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635136247573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635136247573 ""}
{ "Warning" "WTDFX_PARSER_REPLACED" "END IF END " "Replaced illegal text \"END\" with replacement text \"END IF\"" {  } { { "question2.tdf" "" { Text "C:/Users/Manu/Documents/UFPE/Eletrônica Digital/Lista_AHDL/question2.tdf" 42 2 0 } }  } 0 287011 "Replaced illegal text \"%2!s!\" with replacement text \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635136247575 ""}
{ "Error" "ETDFX_EXPECTED_BUT_FOUND" "END end of file " "Text Design File syntax error: Text Design File contains end of file where END was expected" {  } { { "question2.tdf" "" { Text "C:/Users/Manu/Documents/UFPE/Eletrônica Digital/Lista_AHDL/question2.tdf" 42 5 0 } }  } 0 287127 "Text Design File syntax error: Text Design File contains %2!s! where %1!s! was expected" 0 0 "Analysis & Synthesis" 0 -1 1635136247575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "question2.tdf 0 0 " "Found 0 design units, including 0 entities, in source file question2.tdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635136247576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "question1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file question1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 question1b " "Found entity 1: question1b" {  } { { "question1b.tdf" "" { Text "C:/Users/Manu/Documents/UFPE/Eletrônica Digital/Lista_AHDL/question1b.tdf" 23 2 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635136247578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635136247578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "question2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file question2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 question2b " "Found entity 1: question2b" {  } { { "question2b.tdf" "" { Text "C:/Users/Manu/Documents/UFPE/Eletrônica Digital/Lista_AHDL/question2b.tdf" 18 2 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635136247581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635136247581 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635136247639 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 25 01:30:47 2021 " "Processing ended: Mon Oct 25 01:30:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635136247639 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635136247639 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635136247639 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635136247639 ""}
