<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="simulation/submodules/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_mm_pkg" />
 <file
   path="simulation/submodules/Computer_System_System_PLL_sys_pll.vo"
   type="VERILOG"
   library="sys_pll" />
 <file
   path="simulation/submodules/Computer_System_ARM_A9_HPS_hps_io.v"
   type="VERILOG"
   library="hps_io" />
 <file
   path="simulation/submodules/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/questa_mvc_svapi.svh"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_common_axi.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_axi_master.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_axi_slave.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/Computer_System_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_2.v"
   type="VERILOG"
   library="mm_interconnect_2" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/Computer_System_VGA_Subsystem.v"
   type="VERILOG"
   library="VGA_Subsystem" />
 <file
   path="simulation/submodules/Computer_System_System_PLL.v"
   type="VERILOG"
   library="System_PLL" />
 <file
   path="simulation/submodules/Computer_System_SDRAM_test_component.v"
   type="VERILOG"
   library="SDRAM" />
 <file
   path="simulation/submodules/Computer_System_SDRAM.v"
   type="VERILOG"
   library="SDRAM" />
 <file
   path="simulation/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v"
   type="VERILOG"
   library="Pixel_DMA_Addr_Translation" />
 <file
   path="simulation/submodules/Computer_System_Onchip_SRAM.hex"
   type="HEX"
   library="Onchip_SRAM" />
 <file
   path="simulation/submodules/Computer_System_Onchip_SRAM.v"
   type="VERILOG"
   library="Onchip_SRAM" />
 <file
   path="simulation/submodules/Computer_System_Bus_master_video.v"
   type="VERILOG"
   library="Bus_master_video" />
 <file
   path="simulation/submodules/altera_up_av_config_serial_bus_controller.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/altera_up_slow_clock_generator.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_dc2.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_d5m.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_lcm.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ltm.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_de1_soc.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_audio.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/Computer_System_AV_Config.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/Computer_System_ARM_A9_HPS.v"
   type="VERILOG"
   library="ARM_A9_HPS" />
 <file path="simulation/Computer_System.v" type="VERILOG" />
 <topLevel name="Computer_System" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="Computer_System.ARM_A9_HPS"
   modelPath="Computer_System.ARM_A9_HPS" />
 <modelMap
   controllerPath="Computer_System.ARM_A9_HPS.fpga_interfaces"
   modelPath="Computer_System.ARM_A9_HPS.fpga_interfaces" />
 <modelMap
   controllerPath="Computer_System.ARM_A9_HPS.hps_io"
   modelPath="Computer_System.ARM_A9_HPS.hps_io" />
 <modelMap
   controllerPath="Computer_System.Onchip_SRAM"
   modelPath="Computer_System.Onchip_SRAM" />
</simPackage>
