
USB_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018184  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000628  08018424  08018424  00019424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08018a4c  08018a4c  00019a4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08018a54  08018a54  00019a54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08018a58  08018a58  00019a58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000018c  24000000  08018a5c  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003f58  240001a0  08018be8  0001a1a0  2**5
                  ALLOC
  8 ._user_heap_stack 00002000  240040f8  08018be8  0001b0f8  2**0
                  ALLOC
  9 .dma_buffer   00000000  30000000  30000000  0001a18c  2**0
                  CONTENTS
 10 .ARM.attributes 0000002e  00000000  00000000  0001a18c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0002f5f2  00000000  00000000  0001a1ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 0000618c  00000000  00000000  000497ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000021e0  00000000  00000000  0004f938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001a62  00000000  00000000  00051b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003e19c  00000000  00000000  0005357a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00030f0f  00000000  00000000  00091716  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00170a90  00000000  00000000  000c2625  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  002330b5  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00009540  00000000  00000000  002330f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000003d  00000000  00000000  0023c638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001a0 	.word	0x240001a0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801840c 	.word	0x0801840c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001a4 	.word	0x240001a4
 80002dc:	0801840c 	.word	0x0801840c

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr

080002f4 <strlen>:
 80002f4:	4603      	mov	r3, r0
 80002f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	d1fb      	bne.n	80002f6 <strlen+0x2>
 80002fe:	1a18      	subs	r0, r3, r0
 8000300:	3801      	subs	r0, #1
 8000302:	4770      	bx	lr
	...

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <event_queue_next>:

/* Static application context */
static AppContext s_app;

/* Event queue helpers */
static uint8_t event_queue_next(uint8_t idx) {
 80006dc:	b480      	push	{r7}
 80006de:	b083      	sub	sp, #12
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	4603      	mov	r3, r0
 80006e4:	71fb      	strb	r3, [r7, #7]
    return (idx + 1) % 8;
 80006e6:	79fb      	ldrb	r3, [r7, #7]
 80006e8:	3301      	adds	r3, #1
 80006ea:	425a      	negs	r2, r3
 80006ec:	f003 0307 	and.w	r3, r3, #7
 80006f0:	f002 0207 	and.w	r2, r2, #7
 80006f4:	bf58      	it	pl
 80006f6:	4253      	negpl	r3, r2
 80006f8:	b2db      	uxtb	r3, r3
}
 80006fa:	4618      	mov	r0, r3
 80006fc:	370c      	adds	r7, #12
 80006fe:	46bd      	mov	sp, r7
 8000700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000704:	4770      	bx	lr
	...

08000708 <event_queue_is_full>:

static bool event_queue_is_full(void) {
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
    return event_queue_next(s_app.event_queue.head) == s_app.event_queue.tail;
 800070c:	4b08      	ldr	r3, [pc, #32]	@ (8000730 <event_queue_is_full+0x28>)
 800070e:	f893 387c 	ldrb.w	r3, [r3, #2172]	@ 0x87c
 8000712:	4618      	mov	r0, r3
 8000714:	f7ff ffe2 	bl	80006dc <event_queue_next>
 8000718:	4603      	mov	r3, r0
 800071a:	461a      	mov	r2, r3
 800071c:	4b04      	ldr	r3, [pc, #16]	@ (8000730 <event_queue_is_full+0x28>)
 800071e:	f893 387d 	ldrb.w	r3, [r3, #2173]	@ 0x87d
 8000722:	429a      	cmp	r2, r3
 8000724:	bf0c      	ite	eq
 8000726:	2301      	moveq	r3, #1
 8000728:	2300      	movne	r3, #0
 800072a:	b2db      	uxtb	r3, r3
}
 800072c:	4618      	mov	r0, r3
 800072e:	bd80      	pop	{r7, pc}
 8000730:	240001c0 	.word	0x240001c0

08000734 <event_queue_is_empty>:

static bool event_queue_is_empty(void) {
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0
    return s_app.event_queue.head == s_app.event_queue.tail;
 8000738:	4b07      	ldr	r3, [pc, #28]	@ (8000758 <event_queue_is_empty+0x24>)
 800073a:	f893 287c 	ldrb.w	r2, [r3, #2172]	@ 0x87c
 800073e:	4b06      	ldr	r3, [pc, #24]	@ (8000758 <event_queue_is_empty+0x24>)
 8000740:	f893 387d 	ldrb.w	r3, [r3, #2173]	@ 0x87d
 8000744:	429a      	cmp	r2, r3
 8000746:	bf0c      	ite	eq
 8000748:	2301      	moveq	r3, #1
 800074a:	2300      	movne	r3, #0
 800074c:	b2db      	uxtb	r3, r3
}
 800074e:	4618      	mov	r0, r3
 8000750:	46bd      	mov	sp, r7
 8000752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000756:	4770      	bx	lr
 8000758:	240001c0 	.word	0x240001c0

0800075c <APP_PushEvent>:

void APP_PushEvent(PumpEvent *ev)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
    if (ev == NULL) return;
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	2b00      	cmp	r3, #0
 8000768:	d02c      	beq.n	80007c4 <APP_PushEvent+0x68>

    if (event_queue_is_full()) {
 800076a:	f7ff ffcd 	bl	8000708 <event_queue_is_full>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d00a      	beq.n	800078a <APP_PushEvent+0x2e>
        /* Drop oldest event */
        s_app.event_queue.tail = event_queue_next(s_app.event_queue.tail);
 8000774:	4b15      	ldr	r3, [pc, #84]	@ (80007cc <APP_PushEvent+0x70>)
 8000776:	f893 387d 	ldrb.w	r3, [r3, #2173]	@ 0x87d
 800077a:	4618      	mov	r0, r3
 800077c:	f7ff ffae 	bl	80006dc <event_queue_next>
 8000780:	4603      	mov	r3, r0
 8000782:	461a      	mov	r2, r3
 8000784:	4b11      	ldr	r3, [pc, #68]	@ (80007cc <APP_PushEvent+0x70>)
 8000786:	f883 287d 	strb.w	r2, [r3, #2173]	@ 0x87d
    }

    s_app.event_queue.events[s_app.event_queue.head] = *ev;
 800078a:	4b10      	ldr	r3, [pc, #64]	@ (80007cc <APP_PushEvent+0x70>)
 800078c:	f893 387c 	ldrb.w	r3, [r3, #2172]	@ 0x87c
 8000790:	4619      	mov	r1, r3
 8000792:	4a0e      	ldr	r2, [pc, #56]	@ (80007cc <APP_PushEvent+0x70>)
 8000794:	460b      	mov	r3, r1
 8000796:	005b      	lsls	r3, r3, #1
 8000798:	440b      	add	r3, r1
 800079a:	009b      	lsls	r3, r3, #2
 800079c:	4413      	add	r3, r2
 800079e:	f603 0318 	addw	r3, r3, #2072	@ 0x818
 80007a2:	687a      	ldr	r2, [r7, #4]
 80007a4:	3304      	adds	r3, #4
 80007a6:	ca07      	ldmia	r2, {r0, r1, r2}
 80007a8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    s_app.event_queue.head = event_queue_next(s_app.event_queue.head);
 80007ac:	4b07      	ldr	r3, [pc, #28]	@ (80007cc <APP_PushEvent+0x70>)
 80007ae:	f893 387c 	ldrb.w	r3, [r3, #2172]	@ 0x87c
 80007b2:	4618      	mov	r0, r3
 80007b4:	f7ff ff92 	bl	80006dc <event_queue_next>
 80007b8:	4603      	mov	r3, r0
 80007ba:	461a      	mov	r2, r3
 80007bc:	4b03      	ldr	r3, [pc, #12]	@ (80007cc <APP_PushEvent+0x70>)
 80007be:	f883 287c 	strb.w	r2, [r3, #2172]	@ 0x87c
 80007c2:	e000      	b.n	80007c6 <APP_PushEvent+0x6a>
    if (ev == NULL) return;
 80007c4:	bf00      	nop
}
 80007c6:	3708      	adds	r7, #8
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	240001c0 	.word	0x240001c0

080007d0 <APP_PopEvent>:

bool APP_PopEvent(PumpEvent *ev)
{
 80007d0:	b590      	push	{r4, r7, lr}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
    if (ev == NULL) return false;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d101      	bne.n	80007e2 <APP_PopEvent+0x12>
 80007de:	2300      	movs	r3, #0
 80007e0:	e025      	b.n	800082e <APP_PopEvent+0x5e>
    if (event_queue_is_empty()) return false;
 80007e2:	f7ff ffa7 	bl	8000734 <event_queue_is_empty>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <APP_PopEvent+0x20>
 80007ec:	2300      	movs	r3, #0
 80007ee:	e01e      	b.n	800082e <APP_PopEvent+0x5e>

    *ev = s_app.event_queue.events[s_app.event_queue.tail];
 80007f0:	4b11      	ldr	r3, [pc, #68]	@ (8000838 <APP_PopEvent+0x68>)
 80007f2:	f893 387d 	ldrb.w	r3, [r3, #2173]	@ 0x87d
 80007f6:	4619      	mov	r1, r3
 80007f8:	6878      	ldr	r0, [r7, #4]
 80007fa:	4a0f      	ldr	r2, [pc, #60]	@ (8000838 <APP_PopEvent+0x68>)
 80007fc:	460b      	mov	r3, r1
 80007fe:	005b      	lsls	r3, r3, #1
 8000800:	440b      	add	r3, r1
 8000802:	009b      	lsls	r3, r3, #2
 8000804:	4413      	add	r3, r2
 8000806:	f603 0318 	addw	r3, r3, #2072	@ 0x818
 800080a:	4604      	mov	r4, r0
 800080c:	3304      	adds	r3, #4
 800080e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000812:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    s_app.event_queue.tail = event_queue_next(s_app.event_queue.tail);
 8000816:	4b08      	ldr	r3, [pc, #32]	@ (8000838 <APP_PopEvent+0x68>)
 8000818:	f893 387d 	ldrb.w	r3, [r3, #2173]	@ 0x87d
 800081c:	4618      	mov	r0, r3
 800081e:	f7ff ff5d 	bl	80006dc <event_queue_next>
 8000822:	4603      	mov	r3, r0
 8000824:	461a      	mov	r2, r3
 8000826:	4b04      	ldr	r3, [pc, #16]	@ (8000838 <APP_PopEvent+0x68>)
 8000828:	f883 287d 	strb.w	r2, [r3, #2173]	@ 0x87d
    return true;
 800082c:	2301      	movs	r3, #1
}
 800082e:	4618      	mov	r0, r3
 8000830:	370c      	adds	r7, #12
 8000832:	46bd      	mov	sp, r7
 8000834:	bd90      	pop	{r4, r7, pc}
 8000836:	bf00      	nop
 8000838:	240001c0 	.word	0x240001c0

0800083c <pump_event_handler>:

/* Callback function to handle events from PumpMgr */
static void pump_event_handler(PumpEvent *ev)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
    if (ev == NULL) return;
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d00a      	beq.n	8000860 <pump_event_handler+0x24>

    /* Push event to application queue */
    APP_PushEvent(ev);
 800084a:	6878      	ldr	r0, [r7, #4]
 800084c:	f7ff ff86 	bl	800075c <APP_PushEvent>

    /* Log some events for debugging */
    if (ev->type == PUMP_EVT_TOTALIZER) {
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	2b03      	cmp	r3, #3
 8000856:	d104      	bne.n	8000862 <pump_event_handler+0x26>
        CDC_Log("APP: Totalizer event");
 8000858:	4803      	ldr	r0, [pc, #12]	@ (8000868 <pump_event_handler+0x2c>)
 800085a:	f000 fa09 	bl	8000c70 <CDC_Log>
 800085e:	e000      	b.n	8000862 <pump_event_handler+0x26>
    if (ev == NULL) return;
 8000860:	bf00      	nop
    }
}
 8000862:	3708      	adds	r7, #8
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}
 8000868:	08018424 	.word	0x08018424

0800086c <APP_Init>:

void APP_Init(UART_HandleTypeDef *huart_trk1, UART_HandleTypeDef *huart_trk2, I2C_HandleTypeDef *hi2c)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b098      	sub	sp, #96	@ 0x60
 8000870:	af02      	add	r7, sp, #8
 8000872:	60f8      	str	r0, [r7, #12]
 8000874:	60b9      	str	r1, [r7, #8]
 8000876:	607a      	str	r2, [r7, #4]
    CDC_Log(">>> APP_Init start");
 8000878:	485a      	ldr	r0, [pc, #360]	@ (80009e4 <APP_Init+0x178>)
 800087a:	f000 f9f9 	bl	8000c70 <CDC_Log>

    /* Initialize protocol instances */
    PumpProtoGKL_Init(&s_app.gkl1, huart_trk1);
 800087e:	68f9      	ldr	r1, [r7, #12]
 8000880:	4859      	ldr	r0, [pc, #356]	@ (80009e8 <APP_Init+0x17c>)
 8000882:	f002 fd03 	bl	800328c <PumpProtoGKL_Init>
    PumpProtoGKL_SetTag(&s_app.gkl1, "TRK1");
 8000886:	4959      	ldr	r1, [pc, #356]	@ (80009ec <APP_Init+0x180>)
 8000888:	4857      	ldr	r0, [pc, #348]	@ (80009e8 <APP_Init+0x17c>)
 800088a:	f002 fd3b 	bl	8003304 <PumpProtoGKL_SetTag>
    PumpProtoGKL_Bind(&s_app.proto1, &s_app.gkl1);
 800088e:	4956      	ldr	r1, [pc, #344]	@ (80009e8 <APP_Init+0x17c>)
 8000890:	4857      	ldr	r0, [pc, #348]	@ (80009f0 <APP_Init+0x184>)
 8000892:	f002 fd6f 	bl	8003374 <PumpProtoGKL_Bind>

    PumpProtoGKL_Init(&s_app.gkl2, huart_trk2);
 8000896:	68b9      	ldr	r1, [r7, #8]
 8000898:	4856      	ldr	r0, [pc, #344]	@ (80009f4 <APP_Init+0x188>)
 800089a:	f002 fcf7 	bl	800328c <PumpProtoGKL_Init>
    PumpProtoGKL_SetTag(&s_app.gkl2, "TRK2");
 800089e:	4956      	ldr	r1, [pc, #344]	@ (80009f8 <APP_Init+0x18c>)
 80008a0:	4854      	ldr	r0, [pc, #336]	@ (80009f4 <APP_Init+0x188>)
 80008a2:	f002 fd2f 	bl	8003304 <PumpProtoGKL_SetTag>
    PumpProtoGKL_Bind(&s_app.proto2, &s_app.gkl2);
 80008a6:	4953      	ldr	r1, [pc, #332]	@ (80009f4 <APP_Init+0x188>)
 80008a8:	4854      	ldr	r0, [pc, #336]	@ (80009fc <APP_Init+0x190>)
 80008aa:	f002 fd63 	bl	8003374 <PumpProtoGKL_Bind>

    CDC_Log(">>> GKL protocol instances ready");
 80008ae:	4854      	ldr	r0, [pc, #336]	@ (8000a00 <APP_Init+0x194>)
 80008b0:	f000 f9de 	bl	8000c70 <CDC_Log>

    /* Initialize pump manager with 1 second polling */
    PumpMgr_Init(&s_app.mgr, 1000);
 80008b4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80008b8:	4852      	ldr	r0, [pc, #328]	@ (8000a04 <APP_Init+0x198>)
 80008ba:	f001 fd83 	bl	80023c4 <PumpMgr_Init>

    /* Add pumps (IDs 1 and 2) with default addresses - MATCH YOUR SIGNATURE */
    if (!PumpMgr_Add(&s_app.mgr, 1, &s_app.proto1, 0, 1)) {
 80008be:	2301      	movs	r3, #1
 80008c0:	9300      	str	r3, [sp, #0]
 80008c2:	2300      	movs	r3, #0
 80008c4:	4a4a      	ldr	r2, [pc, #296]	@ (80009f0 <APP_Init+0x184>)
 80008c6:	2101      	movs	r1, #1
 80008c8:	484e      	ldr	r0, [pc, #312]	@ (8000a04 <APP_Init+0x198>)
 80008ca:	f001 fda0 	bl	800240e <PumpMgr_Add>
 80008ce:	4603      	mov	r3, r0
 80008d0:	f083 0301 	eor.w	r3, r3, #1
 80008d4:	b2db      	uxtb	r3, r3
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d002      	beq.n	80008e0 <APP_Init+0x74>
        CDC_Log(">>> ERROR: Failed to add TRK1 to manager");
 80008da:	484b      	ldr	r0, [pc, #300]	@ (8000a08 <APP_Init+0x19c>)
 80008dc:	f000 f9c8 	bl	8000c70 <CDC_Log>
    }
    if (!PumpMgr_Add(&s_app.mgr, 2, &s_app.proto2, 0, 2)) {
 80008e0:	2302      	movs	r3, #2
 80008e2:	9300      	str	r3, [sp, #0]
 80008e4:	2300      	movs	r3, #0
 80008e6:	4a45      	ldr	r2, [pc, #276]	@ (80009fc <APP_Init+0x190>)
 80008e8:	2102      	movs	r1, #2
 80008ea:	4846      	ldr	r0, [pc, #280]	@ (8000a04 <APP_Init+0x198>)
 80008ec:	f001 fd8f 	bl	800240e <PumpMgr_Add>
 80008f0:	4603      	mov	r3, r0
 80008f2:	f083 0301 	eor.w	r3, r3, #1
 80008f6:	b2db      	uxtb	r3, r3
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d002      	beq.n	8000902 <APP_Init+0x96>
        CDC_Log(">>> ERROR: Failed to add TRK2 to manager");
 80008fc:	4843      	ldr	r0, [pc, #268]	@ (8000a0c <APP_Init+0x1a0>)
 80008fe:	f000 f9b7 	bl	8000c70 <CDC_Log>
    }

    /* Initialize settings (EEPROM) */
    Settings_Init(&s_app.settings, hi2c);
 8000902:	6879      	ldr	r1, [r7, #4]
 8000904:	4842      	ldr	r0, [pc, #264]	@ (8000a10 <APP_Init+0x1a4>)
 8000906:	f002 ff4d 	bl	80037a4 <Settings_Init>

    /* Try to load settings from EEPROM */
    if (Settings_Load(&s_app.settings)) {
 800090a:	4841      	ldr	r0, [pc, #260]	@ (8000a10 <APP_Init+0x1a4>)
 800090c:	f002 ff68 	bl	80037e0 <Settings_Load>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d04e      	beq.n	80009b4 <APP_Init+0x148>
        CDC_Log(">>> Settings loaded from EEPROM");
 8000916:	483f      	ldr	r0, [pc, #252]	@ (8000a14 <APP_Init+0x1a8>)
 8000918:	f000 f9aa 	bl	8000c70 <CDC_Log>

        /* Apply loaded settings to pump manager */
        for (uint8_t i = 0; i < 2; i++) {
 800091c:	2300      	movs	r3, #0
 800091e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8000922:	e042      	b.n	80009aa <APP_Init+0x13e>
            /* Direct access to settings data */
            uint8_t addr = s_app.settings.data.pump[i].slave_addr;
 8000924:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000928:	4a2f      	ldr	r2, [pc, #188]	@ (80009e8 <APP_Init+0x17c>)
 800092a:	f503 73e0 	add.w	r3, r3, #448	@ 0x1c0
 800092e:	009b      	lsls	r3, r3, #2
 8000930:	4413      	add	r3, r2
 8000932:	79db      	ldrb	r3, [r3, #7]
 8000934:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
            uint16_t price = s_app.settings.data.pump[i].price;
 8000938:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800093c:	4a2a      	ldr	r2, [pc, #168]	@ (80009e8 <APP_Init+0x17c>)
 800093e:	f503 73e0 	add.w	r3, r3, #448	@ 0x1c0
 8000942:	009b      	lsls	r3, r3, #2
 8000944:	4413      	add	r3, r2
 8000946:	891b      	ldrh	r3, [r3, #8]
 8000948:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54

            PumpMgr_SetSlaveAddr(&s_app.mgr, i + 1, addr);
 800094c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000950:	3301      	adds	r3, #1
 8000952:	b2db      	uxtb	r3, r3
 8000954:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 8000958:	4619      	mov	r1, r3
 800095a:	482a      	ldr	r0, [pc, #168]	@ (8000a04 <APP_Init+0x198>)
 800095c:	f001 fe3b 	bl	80025d6 <PumpMgr_SetSlaveAddr>
            PumpMgr_SetPrice(&s_app.mgr, i + 1, price);
 8000960:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000964:	3301      	adds	r3, #1
 8000966:	b2db      	uxtb	r3, r3
 8000968:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 800096c:	4619      	mov	r1, r3
 800096e:	4825      	ldr	r0, [pc, #148]	@ (8000a04 <APP_Init+0x198>)
 8000970:	f001 fe17 	bl	80025a2 <PumpMgr_SetPrice>

            /* Log with manual formatting */
            char msg[64];
            snprintf(msg, sizeof(msg), ">>> TRK%u: addr=%u price=%u",
                    (unsigned)(i + 1), (unsigned)addr, (unsigned)price);
 8000974:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000978:	3301      	adds	r3, #1
            snprintf(msg, sizeof(msg), ">>> TRK%u: addr=%u price=%u",
 800097a:	4619      	mov	r1, r3
 800097c:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8000980:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8000984:	f107 0014 	add.w	r0, r7, #20
 8000988:	9201      	str	r2, [sp, #4]
 800098a:	9300      	str	r3, [sp, #0]
 800098c:	460b      	mov	r3, r1
 800098e:	4a22      	ldr	r2, [pc, #136]	@ (8000a18 <APP_Init+0x1ac>)
 8000990:	2140      	movs	r1, #64	@ 0x40
 8000992:	f017 f873 	bl	8017a7c <sniprintf>
            CDC_Log(msg);
 8000996:	f107 0314 	add.w	r3, r7, #20
 800099a:	4618      	mov	r0, r3
 800099c:	f000 f968 	bl	8000c70 <CDC_Log>
        for (uint8_t i = 0; i < 2; i++) {
 80009a0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80009a4:	3301      	adds	r3, #1
 80009a6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 80009aa:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80009ae:	2b01      	cmp	r3, #1
 80009b0:	d9b8      	bls.n	8000924 <APP_Init+0xb8>
 80009b2:	e002      	b.n	80009ba <APP_Init+0x14e>
        }
    } else {
        CDC_Log(">>> No valid settings in EEPROM, using defaults");
 80009b4:	4819      	ldr	r0, [pc, #100]	@ (8000a1c <APP_Init+0x1b0>)
 80009b6:	f000 f95b 	bl	8000c70 <CDC_Log>
    }

    /* Initialize UI */
    UI_Init(&s_app.ui, &s_app.mgr, &s_app.settings);
 80009ba:	4a15      	ldr	r2, [pc, #84]	@ (8000a10 <APP_Init+0x1a4>)
 80009bc:	4911      	ldr	r1, [pc, #68]	@ (8000a04 <APP_Init+0x198>)
 80009be:	4818      	ldr	r0, [pc, #96]	@ (8000a20 <APP_Init+0x1b4>)
 80009c0:	f004 fda3 	bl	800550a <UI_Init>

    /* Initialize event queue */
    s_app.event_queue.head = 0;
 80009c4:	4b08      	ldr	r3, [pc, #32]	@ (80009e8 <APP_Init+0x17c>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	f883 287c 	strb.w	r2, [r3, #2172]	@ 0x87c
    s_app.event_queue.tail = 0;
 80009cc:	4b06      	ldr	r3, [pc, #24]	@ (80009e8 <APP_Init+0x17c>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	f883 287d 	strb.w	r2, [r3, #2173]	@ 0x87d

    CDC_Log(">>> APP_Init complete");
 80009d4:	4813      	ldr	r0, [pc, #76]	@ (8000a24 <APP_Init+0x1b8>)
 80009d6:	f000 f94b 	bl	8000c70 <CDC_Log>
}
 80009da:	bf00      	nop
 80009dc:	3758      	adds	r7, #88	@ 0x58
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	0801843c 	.word	0x0801843c
 80009e8:	240001c0 	.word	0x240001c0
 80009ec:	08018450 	.word	0x08018450
 80009f0:	240004e0 	.word	0x240004e0
 80009f4:	24000500 	.word	0x24000500
 80009f8:	08018458 	.word	0x08018458
 80009fc:	24000820 	.word	0x24000820
 8000a00:	08018460 	.word	0x08018460
 8000a04:	24000828 	.word	0x24000828
 8000a08:	08018484 	.word	0x08018484
 8000a0c:	080184b0 	.word	0x080184b0
 8000a10:	240008c0 	.word	0x240008c0
 8000a14:	080184dc 	.word	0x080184dc
 8000a18:	080184fc 	.word	0x080184fc
 8000a1c:	08018518 	.word	0x08018518
 8000a20:	24000970 	.word	0x24000970
 8000a24:	08018548 	.word	0x08018548

08000a28 <APP_Task>:

void APP_Task(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b084      	sub	sp, #16
 8000a2c:	af00      	add	r7, sp, #0
    char key = 0;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	73fb      	strb	r3, [r7, #15]

    /* 1. Get keyboard input */
    key = KEYBOARD_GetKey();
 8000a32:	f001 f805 	bl	8001a40 <KEYBOARD_GetKey>
 8000a36:	4603      	mov	r3, r0
 8000a38:	73fb      	strb	r3, [r7, #15]

    /* 2. Process pump manager (protocol polling, etc.) */
    PumpMgr_Task(&s_app.mgr);
 8000a3a:	4813      	ldr	r0, [pc, #76]	@ (8000a88 <APP_Task+0x60>)
 8000a3c:	f001 fe70 	bl	8002720 <PumpMgr_Task>

    /* 3. Process events from pump manager */
    PumpEvent ev;

    /* Get events from manager */
    while (PumpMgr_PopEvent(&s_app.mgr, &ev)) {
 8000a40:	e003      	b.n	8000a4a <APP_Task+0x22>
        pump_event_handler(&ev);
 8000a42:	463b      	mov	r3, r7
 8000a44:	4618      	mov	r0, r3
 8000a46:	f7ff fef9 	bl	800083c <pump_event_handler>
    while (PumpMgr_PopEvent(&s_app.mgr, &ev)) {
 8000a4a:	463b      	mov	r3, r7
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	480e      	ldr	r0, [pc, #56]	@ (8000a88 <APP_Task+0x60>)
 8000a50:	f001 fe38 	bl	80026c4 <PumpMgr_PopEvent>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d1f3      	bne.n	8000a42 <APP_Task+0x1a>
    }

    /* 4. Process application event queue */
    while (APP_PopEvent(&ev)) {
 8000a5a:	bf00      	nop
 8000a5c:	463b      	mov	r3, r7
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f7ff feb6 	bl	80007d0 <APP_PopEvent>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d1f8      	bne.n	8000a5c <APP_Task+0x34>
            /* Handle totalizer events if needed */
        }
    }

    /* 5. Process UI */
    UI_Task(&s_app.ui, key);
 8000a6a:	7bfb      	ldrb	r3, [r7, #15]
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	4807      	ldr	r0, [pc, #28]	@ (8000a8c <APP_Task+0x64>)
 8000a70:	f004 fd90 	bl	8005594 <UI_Task>

    /* 6. Process settings (EEPROM saves) */
    Settings_Task(&s_app.settings);
 8000a74:	4806      	ldr	r0, [pc, #24]	@ (8000a90 <APP_Task+0x68>)
 8000a76:	f002 ffd5 	bl	8003a24 <Settings_Task>

    /* 7. Process USB CDC logging */
    CDC_LOG_Task();
 8000a7a:	f000 f90d 	bl	8000c98 <CDC_LOG_Task>
}
 8000a7e:	bf00      	nop
 8000a80:	3710      	adds	r7, #16
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	24000828 	.word	0x24000828
 8000a8c:	24000970 	.word	0x24000970
 8000a90:	240008c0 	.word	0x240008c0

08000a94 <ring_used>:
/* Packet buffer (must remain valid until TX complete) */
static uint8_t  s_tx_pkt[CDC_DATA_FS_MAX_PACKET_SIZE] __attribute__((aligned(32)));
static uint16_t s_tx_len = 0;

static uint32_t ring_used(uint32_t head, uint32_t tail)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
 8000a9c:	6039      	str	r1, [r7, #0]
    if (head >= tail) return (head - tail);
 8000a9e:	687a      	ldr	r2, [r7, #4]
 8000aa0:	683b      	ldr	r3, [r7, #0]
 8000aa2:	429a      	cmp	r2, r3
 8000aa4:	d303      	bcc.n	8000aae <ring_used+0x1a>
 8000aa6:	687a      	ldr	r2, [r7, #4]
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	1ad3      	subs	r3, r2, r3
 8000aac:	e004      	b.n	8000ab8 <ring_used+0x24>
    return (CDC_LOG_RING_SIZE - (tail - head));
 8000aae:	687a      	ldr	r2, [r7, #4]
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	1ad3      	subs	r3, r2, r3
 8000ab4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
}
 8000ab8:	4618      	mov	r0, r3
 8000aba:	370c      	adds	r7, #12
 8000abc:	46bd      	mov	sp, r7
 8000abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac2:	4770      	bx	lr

08000ac4 <ring_free>:

static uint32_t ring_free(uint32_t head, uint32_t tail)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b084      	sub	sp, #16
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
 8000acc:	6039      	str	r1, [r7, #0]
    /* keep 1 byte empty to distinguish full/empty */
    uint32_t used = ring_used(head, tail);
 8000ace:	6839      	ldr	r1, [r7, #0]
 8000ad0:	6878      	ldr	r0, [r7, #4]
 8000ad2:	f7ff ffdf 	bl	8000a94 <ring_used>
 8000ad6:	60f8      	str	r0, [r7, #12]
    if (used >= (CDC_LOG_RING_SIZE - 1u)) return 0u;
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8000ade:	4293      	cmp	r3, r2
 8000ae0:	d901      	bls.n	8000ae6 <ring_free+0x22>
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	e003      	b.n	8000aee <ring_free+0x2a>
    return (CDC_LOG_RING_SIZE - 1u - used);
 8000ae6:	68fa      	ldr	r2, [r7, #12]
 8000ae8:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8000aec:	1a9b      	subs	r3, r3, r2
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	3710      	adds	r7, #16
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
	...

08000af8 <dcache_clean_txpkt>:

static void dcache_clean_txpkt(uint16_t len)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b089      	sub	sp, #36	@ 0x24
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	4603      	mov	r3, r0
 8000b00:	80fb      	strh	r3, [r7, #6]
#if (__DCACHE_PRESENT == 1U)
    /* Clean the cache for the packet buffer before USB reads it */
    uint32_t n = (uint32_t)len;
 8000b02:	88fb      	ldrh	r3, [r7, #6]
 8000b04:	61fb      	str	r3, [r7, #28]
    if (n == 0u) return;
 8000b06:	69fb      	ldr	r3, [r7, #28]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d02a      	beq.n	8000b62 <dcache_clean_txpkt+0x6a>

    /* round up to 32 bytes */
    n = (n + 31u) & ~31u;
 8000b0c:	69fb      	ldr	r3, [r7, #28]
 8000b0e:	331f      	adds	r3, #31
 8000b10:	f023 031f 	bic.w	r3, r3, #31
 8000b14:	61fb      	str	r3, [r7, #28]
    SCB_CleanDCache_by_Addr((uint32_t*)s_tx_pkt, (int32_t)n);
 8000b16:	69fb      	ldr	r3, [r7, #28]
 8000b18:	4a16      	ldr	r2, [pc, #88]	@ (8000b74 <dcache_clean_txpkt+0x7c>)
 8000b1a:	61ba      	str	r2, [r7, #24]
 8000b1c:	617b      	str	r3, [r7, #20]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	dd20      	ble.n	8000b66 <dcache_clean_txpkt+0x6e>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000b24:	69bb      	ldr	r3, [r7, #24]
 8000b26:	f003 021f 	and.w	r2, r3, #31
 8000b2a:	697b      	ldr	r3, [r7, #20]
 8000b2c:	4413      	add	r3, r2
 8000b2e:	613b      	str	r3, [r7, #16]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8000b30:	69bb      	ldr	r3, [r7, #24]
 8000b32:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000b34:	f3bf 8f4f 	dsb	sy
}
 8000b38:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000b3a:	4a0f      	ldr	r2, [pc, #60]	@ (8000b78 <dcache_clean_txpkt+0x80>)
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	3320      	adds	r3, #32
 8000b46:	60fb      	str	r3, [r7, #12]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8000b48:	693b      	ldr	r3, [r7, #16]
 8000b4a:	3b20      	subs	r3, #32
 8000b4c:	613b      	str	r3, [r7, #16]
      } while ( op_size > 0 );
 8000b4e:	693b      	ldr	r3, [r7, #16]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	dcf2      	bgt.n	8000b3a <dcache_clean_txpkt+0x42>
  __ASM volatile ("dsb 0xF":::"memory");
 8000b54:	f3bf 8f4f 	dsb	sy
}
 8000b58:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000b5a:	f3bf 8f6f 	isb	sy
}
 8000b5e:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 8000b60:	e001      	b.n	8000b66 <dcache_clean_txpkt+0x6e>
    if (n == 0u) return;
 8000b62:	bf00      	nop
 8000b64:	e000      	b.n	8000b68 <dcache_clean_txpkt+0x70>
 8000b66:	bf00      	nop
#else
    (void)len;
#endif
}
 8000b68:	3724      	adds	r7, #36	@ 0x24
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop
 8000b74:	24001a60 	.word	0x24001a60
 8000b78:	e000ed00 	.word	0xe000ed00

08000b7c <CDC_LOG_Init>:

void CDC_LOG_Init(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000b80:	b672      	cpsid	i
}
 8000b82:	bf00      	nop
    __disable_irq();
    s_head = 0;
 8000b84:	4b0a      	ldr	r3, [pc, #40]	@ (8000bb0 <CDC_LOG_Init+0x34>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	601a      	str	r2, [r3, #0]
    s_tail = 0;
 8000b8a:	4b0a      	ldr	r3, [pc, #40]	@ (8000bb4 <CDC_LOG_Init+0x38>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	601a      	str	r2, [r3, #0]
    s_tx_busy = 0;
 8000b90:	4b09      	ldr	r3, [pc, #36]	@ (8000bb8 <CDC_LOG_Init+0x3c>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	701a      	strb	r2, [r3, #0]
    s_dropped = 0;
 8000b96:	4b09      	ldr	r3, [pc, #36]	@ (8000bbc <CDC_LOG_Init+0x40>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	601a      	str	r2, [r3, #0]
    s_tx_len = 0;
 8000b9c:	4b08      	ldr	r3, [pc, #32]	@ (8000bc0 <CDC_LOG_Init+0x44>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000ba2:	b662      	cpsie	i
}
 8000ba4:	bf00      	nop
    __enable_irq();
}
 8000ba6:	bf00      	nop
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr
 8000bb0:	24001a40 	.word	0x24001a40
 8000bb4:	24001a44 	.word	0x24001a44
 8000bb8:	24001a48 	.word	0x24001a48
 8000bbc:	24001a4c 	.word	0x24001a4c
 8000bc0:	24001aa0 	.word	0x24001aa0

08000bc4 <CDC_LOG_Push>:
{
    return s_dropped;
}

void CDC_LOG_Push(const char *s)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b086      	sub	sp, #24
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d03f      	beq.n	8000c52 <CDC_LOG_Push+0x8e>

    uint32_t len = (uint32_t)strlen(s);
 8000bd2:	6878      	ldr	r0, [r7, #4]
 8000bd4:	f7ff fb8e 	bl	80002f4 <strlen>
 8000bd8:	60f8      	str	r0, [r7, #12]
    if (len == 0u) return;
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d03a      	beq.n	8000c56 <CDC_LOG_Push+0x92>
  __ASM volatile ("cpsid i" : : : "memory");
 8000be0:	b672      	cpsid	i
}
 8000be2:	bf00      	nop

    __disable_irq();
    uint32_t head = s_head;
 8000be4:	4b1e      	ldr	r3, [pc, #120]	@ (8000c60 <CDC_LOG_Push+0x9c>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	617b      	str	r3, [r7, #20]
    uint32_t tail = s_tail;
 8000bea:	4b1e      	ldr	r3, [pc, #120]	@ (8000c64 <CDC_LOG_Push+0xa0>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	60bb      	str	r3, [r7, #8]

    if (ring_free(head, tail) < len)
 8000bf0:	68b9      	ldr	r1, [r7, #8]
 8000bf2:	6978      	ldr	r0, [r7, #20]
 8000bf4:	f7ff ff66 	bl	8000ac4 <ring_free>
 8000bf8:	4602      	mov	r2, r0
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	4293      	cmp	r3, r2
 8000bfe:	d907      	bls.n	8000c10 <CDC_LOG_Push+0x4c>
    {
        /* no space: drop entire message */
        s_dropped++;
 8000c00:	4b19      	ldr	r3, [pc, #100]	@ (8000c68 <CDC_LOG_Push+0xa4>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	3301      	adds	r3, #1
 8000c06:	4a18      	ldr	r2, [pc, #96]	@ (8000c68 <CDC_LOG_Push+0xa4>)
 8000c08:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000c0a:	b662      	cpsie	i
}
 8000c0c:	bf00      	nop
        __enable_irq();
        return;
 8000c0e:	e023      	b.n	8000c58 <CDC_LOG_Push+0x94>
    }

    for (uint32_t i = 0; i < len; i++)
 8000c10:	2300      	movs	r3, #0
 8000c12:	613b      	str	r3, [r7, #16]
 8000c14:	e014      	b.n	8000c40 <CDC_LOG_Push+0x7c>
    {
        s_ring[head] = (uint8_t)s[i];
 8000c16:	687a      	ldr	r2, [r7, #4]
 8000c18:	693b      	ldr	r3, [r7, #16]
 8000c1a:	4413      	add	r3, r2
 8000c1c:	7819      	ldrb	r1, [r3, #0]
 8000c1e:	4a13      	ldr	r2, [pc, #76]	@ (8000c6c <CDC_LOG_Push+0xa8>)
 8000c20:	697b      	ldr	r3, [r7, #20]
 8000c22:	4413      	add	r3, r2
 8000c24:	460a      	mov	r2, r1
 8000c26:	701a      	strb	r2, [r3, #0]
        head++;
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	3301      	adds	r3, #1
 8000c2c:	617b      	str	r3, [r7, #20]
        if (head >= CDC_LOG_RING_SIZE) head = 0;
 8000c2e:	697b      	ldr	r3, [r7, #20]
 8000c30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000c34:	d301      	bcc.n	8000c3a <CDC_LOG_Push+0x76>
 8000c36:	2300      	movs	r3, #0
 8000c38:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < len; i++)
 8000c3a:	693b      	ldr	r3, [r7, #16]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	613b      	str	r3, [r7, #16]
 8000c40:	693a      	ldr	r2, [r7, #16]
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	429a      	cmp	r2, r3
 8000c46:	d3e6      	bcc.n	8000c16 <CDC_LOG_Push+0x52>
    }

    s_head = head;
 8000c48:	4a05      	ldr	r2, [pc, #20]	@ (8000c60 <CDC_LOG_Push+0x9c>)
 8000c4a:	697b      	ldr	r3, [r7, #20]
 8000c4c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000c4e:	b662      	cpsie	i
}
 8000c50:	e002      	b.n	8000c58 <CDC_LOG_Push+0x94>
    if (s == NULL) return;
 8000c52:	bf00      	nop
 8000c54:	e000      	b.n	8000c58 <CDC_LOG_Push+0x94>
    if (len == 0u) return;
 8000c56:	bf00      	nop
    __enable_irq();
}
 8000c58:	3718      	adds	r7, #24
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	24001a40 	.word	0x24001a40
 8000c64:	24001a44 	.word	0x24001a44
 8000c68:	24001a4c 	.word	0x24001a4c
 8000c6c:	24000a40 	.word	0x24000a40

08000c70 <CDC_Log>:

void CDC_Log(const char *msg)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
    if (msg == NULL) {
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d006      	beq.n	8000c8c <CDC_Log+0x1c>
        return;
    }

    CDC_LOG_Push(msg);
 8000c7e:	6878      	ldr	r0, [r7, #4]
 8000c80:	f7ff ffa0 	bl	8000bc4 <CDC_LOG_Push>
    CDC_LOG_Push("\r\n");
 8000c84:	4803      	ldr	r0, [pc, #12]	@ (8000c94 <CDC_Log+0x24>)
 8000c86:	f7ff ff9d 	bl	8000bc4 <CDC_LOG_Push>
 8000c8a:	e000      	b.n	8000c8e <CDC_Log+0x1e>
        return;
 8000c8c:	bf00      	nop
}
 8000c8e:	3708      	adds	r7, #8
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	08018560 	.word	0x08018560

08000c98 <CDC_LOG_Task>:

void CDC_LOG_Task(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b086      	sub	sp, #24
 8000c9c:	af00      	add	r7, sp, #0
    if (s_tx_busy) return;
 8000c9e:	4b2f      	ldr	r3, [pc, #188]	@ (8000d5c <CDC_LOG_Task+0xc4>)
 8000ca0:	781b      	ldrb	r3, [r3, #0]
 8000ca2:	b2db      	uxtb	r3, r3
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d152      	bne.n	8000d4e <CDC_LOG_Task+0xb6>
  __ASM volatile ("cpsid i" : : : "memory");
 8000ca8:	b672      	cpsid	i
}
 8000caa:	bf00      	nop

    __disable_irq();
    uint32_t head = s_head;
 8000cac:	4b2c      	ldr	r3, [pc, #176]	@ (8000d60 <CDC_LOG_Task+0xc8>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	60fb      	str	r3, [r7, #12]
    uint32_t tail = s_tail;
 8000cb2:	4b2c      	ldr	r3, [pc, #176]	@ (8000d64 <CDC_LOG_Task+0xcc>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 8000cb8:	b662      	cpsie	i
}
 8000cba:	bf00      	nop
    __enable_irq();

    uint32_t used = ring_used(head, tail);
 8000cbc:	68b9      	ldr	r1, [r7, #8]
 8000cbe:	68f8      	ldr	r0, [r7, #12]
 8000cc0:	f7ff fee8 	bl	8000a94 <ring_used>
 8000cc4:	6078      	str	r0, [r7, #4]
    if (used == 0u) return;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d042      	beq.n	8000d52 <CDC_LOG_Task+0xba>

    uint16_t to_send = (used > (uint32_t)CDC_DATA_FS_MAX_PACKET_SIZE) ?
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	2b40      	cmp	r3, #64	@ 0x40
 8000cd0:	d802      	bhi.n	8000cd8 <CDC_LOG_Task+0x40>
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	b29b      	uxth	r3, r3
 8000cd6:	e000      	b.n	8000cda <CDC_LOG_Task+0x42>
 8000cd8:	2340      	movs	r3, #64	@ 0x40
 8000cda:	807b      	strh	r3, [r7, #2]
                       (uint16_t)CDC_DATA_FS_MAX_PACKET_SIZE :
                       (uint16_t)used;

    /* Prepare packet (do not advance tail until USBD_OK) */
    uint32_t t = tail;
 8000cdc:	68bb      	ldr	r3, [r7, #8]
 8000cde:	617b      	str	r3, [r7, #20]
    for (uint16_t i = 0; i < to_send; i++)
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	827b      	strh	r3, [r7, #18]
 8000ce4:	e012      	b.n	8000d0c <CDC_LOG_Task+0x74>
    {
        s_tx_pkt[i] = s_ring[t];
 8000ce6:	8a7b      	ldrh	r3, [r7, #18]
 8000ce8:	491f      	ldr	r1, [pc, #124]	@ (8000d68 <CDC_LOG_Task+0xd0>)
 8000cea:	697a      	ldr	r2, [r7, #20]
 8000cec:	440a      	add	r2, r1
 8000cee:	7811      	ldrb	r1, [r2, #0]
 8000cf0:	4a1e      	ldr	r2, [pc, #120]	@ (8000d6c <CDC_LOG_Task+0xd4>)
 8000cf2:	54d1      	strb	r1, [r2, r3]
        t++;
 8000cf4:	697b      	ldr	r3, [r7, #20]
 8000cf6:	3301      	adds	r3, #1
 8000cf8:	617b      	str	r3, [r7, #20]
        if (t >= CDC_LOG_RING_SIZE) t = 0;
 8000cfa:	697b      	ldr	r3, [r7, #20]
 8000cfc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000d00:	d301      	bcc.n	8000d06 <CDC_LOG_Task+0x6e>
 8000d02:	2300      	movs	r3, #0
 8000d04:	617b      	str	r3, [r7, #20]
    for (uint16_t i = 0; i < to_send; i++)
 8000d06:	8a7b      	ldrh	r3, [r7, #18]
 8000d08:	3301      	adds	r3, #1
 8000d0a:	827b      	strh	r3, [r7, #18]
 8000d0c:	8a7a      	ldrh	r2, [r7, #18]
 8000d0e:	887b      	ldrh	r3, [r7, #2]
 8000d10:	429a      	cmp	r2, r3
 8000d12:	d3e8      	bcc.n	8000ce6 <CDC_LOG_Task+0x4e>
    }
    s_tx_len = to_send;
 8000d14:	4a16      	ldr	r2, [pc, #88]	@ (8000d70 <CDC_LOG_Task+0xd8>)
 8000d16:	887b      	ldrh	r3, [r7, #2]
 8000d18:	8013      	strh	r3, [r2, #0]

    dcache_clean_txpkt(s_tx_len);
 8000d1a:	4b15      	ldr	r3, [pc, #84]	@ (8000d70 <CDC_LOG_Task+0xd8>)
 8000d1c:	881b      	ldrh	r3, [r3, #0]
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f7ff feea 	bl	8000af8 <dcache_clean_txpkt>

    uint8_t res = CDC_Transmit_FS(s_tx_pkt, s_tx_len);
 8000d24:	4b12      	ldr	r3, [pc, #72]	@ (8000d70 <CDC_LOG_Task+0xd8>)
 8000d26:	881b      	ldrh	r3, [r3, #0]
 8000d28:	4619      	mov	r1, r3
 8000d2a:	4810      	ldr	r0, [pc, #64]	@ (8000d6c <CDC_LOG_Task+0xd4>)
 8000d2c:	f016 fa16 	bl	801715c <CDC_Transmit_FS>
 8000d30:	4603      	mov	r3, r0
 8000d32:	707b      	strb	r3, [r7, #1]
    if (res == USBD_OK)
 8000d34:	787b      	ldrb	r3, [r7, #1]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d10c      	bne.n	8000d54 <CDC_LOG_Task+0xbc>
  __ASM volatile ("cpsid i" : : : "memory");
 8000d3a:	b672      	cpsid	i
}
 8000d3c:	bf00      	nop
    {
        __disable_irq();
        s_tail = t;
 8000d3e:	4a09      	ldr	r2, [pc, #36]	@ (8000d64 <CDC_LOG_Task+0xcc>)
 8000d40:	697b      	ldr	r3, [r7, #20]
 8000d42:	6013      	str	r3, [r2, #0]
        s_tx_busy = 1u;
 8000d44:	4b05      	ldr	r3, [pc, #20]	@ (8000d5c <CDC_LOG_Task+0xc4>)
 8000d46:	2201      	movs	r2, #1
 8000d48:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000d4a:	b662      	cpsie	i
}
 8000d4c:	e002      	b.n	8000d54 <CDC_LOG_Task+0xbc>
    if (s_tx_busy) return;
 8000d4e:	bf00      	nop
 8000d50:	e000      	b.n	8000d54 <CDC_LOG_Task+0xbc>
    if (used == 0u) return;
 8000d52:	bf00      	nop
    }
    else
    {
        /* BUSY/FAIL: keep queue intact, try later */
    }
}
 8000d54:	3718      	adds	r7, #24
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	24001a48 	.word	0x24001a48
 8000d60:	24001a40 	.word	0x24001a40
 8000d64:	24001a44 	.word	0x24001a44
 8000d68:	24000a40 	.word	0x24000a40
 8000d6c:	24001a60 	.word	0x24001a60
 8000d70:	24001aa0 	.word	0x24001aa0

08000d74 <CDC_LOG_TxCpltCallback>:

void CDC_LOG_TxCpltCallback(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
    s_tx_busy = 0u;
 8000d78:	4b03      	ldr	r3, [pc, #12]	@ (8000d88 <CDC_LOG_TxCpltCallback+0x14>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	701a      	strb	r2, [r3, #0]
}
 8000d7e:	bf00      	nop
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr
 8000d88:	24001a48 	.word	0x24001a48

08000d8c <gkl_register_link>:

static GKL_Link *s_links[GKL_MAX_LINKS];
static uint8_t   s_links_count = 0;

static void gkl_register_link(GKL_Link *link)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b085      	sub	sp, #20
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
    if (link == NULL || link->huart == NULL) return;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d034      	beq.n	8000e04 <gkl_register_link+0x78>
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d030      	beq.n	8000e04 <gkl_register_link+0x78>

    /* Already registered? */
    for (uint8_t i = 0; i < s_links_count; i++)
 8000da2:	2300      	movs	r3, #0
 8000da4:	73fb      	strb	r3, [r7, #15]
 8000da6:	e018      	b.n	8000dda <gkl_register_link+0x4e>
    {
        if (s_links[i] == link) return;
 8000da8:	7bfb      	ldrb	r3, [r7, #15]
 8000daa:	4a1b      	ldr	r2, [pc, #108]	@ (8000e18 <gkl_register_link+0x8c>)
 8000dac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000db0:	687a      	ldr	r2, [r7, #4]
 8000db2:	429a      	cmp	r2, r3
 8000db4:	d028      	beq.n	8000e08 <gkl_register_link+0x7c>
        if (s_links[i] && s_links[i]->huart == link->huart) return;
 8000db6:	7bfb      	ldrb	r3, [r7, #15]
 8000db8:	4a17      	ldr	r2, [pc, #92]	@ (8000e18 <gkl_register_link+0x8c>)
 8000dba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d008      	beq.n	8000dd4 <gkl_register_link+0x48>
 8000dc2:	7bfb      	ldrb	r3, [r7, #15]
 8000dc4:	4a14      	ldr	r2, [pc, #80]	@ (8000e18 <gkl_register_link+0x8c>)
 8000dc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	429a      	cmp	r2, r3
 8000dd2:	d01b      	beq.n	8000e0c <gkl_register_link+0x80>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000dd4:	7bfb      	ldrb	r3, [r7, #15]
 8000dd6:	3301      	adds	r3, #1
 8000dd8:	73fb      	strb	r3, [r7, #15]
 8000dda:	4b10      	ldr	r3, [pc, #64]	@ (8000e1c <gkl_register_link+0x90>)
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	7bfa      	ldrb	r2, [r7, #15]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d3e1      	bcc.n	8000da8 <gkl_register_link+0x1c>
    }

    if (s_links_count < (uint8_t)GKL_MAX_LINKS)
 8000de4:	4b0d      	ldr	r3, [pc, #52]	@ (8000e1c <gkl_register_link+0x90>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	2b03      	cmp	r3, #3
 8000dea:	d810      	bhi.n	8000e0e <gkl_register_link+0x82>
    {
        s_links[s_links_count++] = link;
 8000dec:	4b0b      	ldr	r3, [pc, #44]	@ (8000e1c <gkl_register_link+0x90>)
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	1c5a      	adds	r2, r3, #1
 8000df2:	b2d1      	uxtb	r1, r2
 8000df4:	4a09      	ldr	r2, [pc, #36]	@ (8000e1c <gkl_register_link+0x90>)
 8000df6:	7011      	strb	r1, [r2, #0]
 8000df8:	4619      	mov	r1, r3
 8000dfa:	4a07      	ldr	r2, [pc, #28]	@ (8000e18 <gkl_register_link+0x8c>)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8000e02:	e004      	b.n	8000e0e <gkl_register_link+0x82>
    if (link == NULL || link->huart == NULL) return;
 8000e04:	bf00      	nop
 8000e06:	e002      	b.n	8000e0e <gkl_register_link+0x82>
        if (s_links[i] == link) return;
 8000e08:	bf00      	nop
 8000e0a:	e000      	b.n	8000e0e <gkl_register_link+0x82>
        if (s_links[i] && s_links[i]->huart == link->huart) return;
 8000e0c:	bf00      	nop
    }
}
 8000e0e:	3714      	adds	r7, #20
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr
 8000e18:	24001aa4 	.word	0x24001aa4
 8000e1c:	24001ab4 	.word	0x24001ab4

08000e20 <gkl_find_by_huart>:

static GKL_Link *gkl_find_by_huart(UART_HandleTypeDef *huart)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b085      	sub	sp, #20
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
    if (huart == NULL) return NULL;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d101      	bne.n	8000e32 <gkl_find_by_huart+0x12>
 8000e2e:	2300      	movs	r3, #0
 8000e30:	e01e      	b.n	8000e70 <gkl_find_by_huart+0x50>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000e32:	2300      	movs	r3, #0
 8000e34:	73fb      	strb	r3, [r7, #15]
 8000e36:	e015      	b.n	8000e64 <gkl_find_by_huart+0x44>
    {
        if (s_links[i] && s_links[i]->huart == huart)
 8000e38:	7bfb      	ldrb	r3, [r7, #15]
 8000e3a:	4a10      	ldr	r2, [pc, #64]	@ (8000e7c <gkl_find_by_huart+0x5c>)
 8000e3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d00c      	beq.n	8000e5e <gkl_find_by_huart+0x3e>
 8000e44:	7bfb      	ldrb	r3, [r7, #15]
 8000e46:	4a0d      	ldr	r2, [pc, #52]	@ (8000e7c <gkl_find_by_huart+0x5c>)
 8000e48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	687a      	ldr	r2, [r7, #4]
 8000e50:	429a      	cmp	r2, r3
 8000e52:	d104      	bne.n	8000e5e <gkl_find_by_huart+0x3e>
        {
            return s_links[i];
 8000e54:	7bfb      	ldrb	r3, [r7, #15]
 8000e56:	4a09      	ldr	r2, [pc, #36]	@ (8000e7c <gkl_find_by_huart+0x5c>)
 8000e58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e5c:	e008      	b.n	8000e70 <gkl_find_by_huart+0x50>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000e5e:	7bfb      	ldrb	r3, [r7, #15]
 8000e60:	3301      	adds	r3, #1
 8000e62:	73fb      	strb	r3, [r7, #15]
 8000e64:	4b06      	ldr	r3, [pc, #24]	@ (8000e80 <gkl_find_by_huart+0x60>)
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	7bfa      	ldrb	r2, [r7, #15]
 8000e6a:	429a      	cmp	r2, r3
 8000e6c:	d3e4      	bcc.n	8000e38 <gkl_find_by_huart+0x18>
        }
    }
    return NULL;
 8000e6e:	2300      	movs	r3, #0
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	3714      	adds	r7, #20
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr
 8000e7c:	24001aa4 	.word	0x24001aa4
 8000e80:	24001ab4 	.word	0x24001ab4

08000e84 <gkl_raw_rx_push>:
/* ===================== Internal helpers ===================== */

/* ===================== Raw RX logging helpers (IRQ-safe) ===================== */

static inline void gkl_raw_rx_push(GKL_Link *link, uint8_t b)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b085      	sub	sp, #20
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
 8000e8c:	460b      	mov	r3, r1
 8000e8e:	70fb      	strb	r3, [r7, #3]
    /* Single-producer (IRQ) / single-consumer (main loop) ring buffer */
    uint16_t next = (uint16_t)(link->raw_rx_head + 1u);
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8000e96:	b29b      	uxth	r3, r3
 8000e98:	3301      	adds	r3, #1
 8000e9a:	81fb      	strh	r3, [r7, #14]
    if (next >= (uint16_t)GKL_RAW_RX_LOG_SIZE) next = 0u;
 8000e9c:	89fb      	ldrh	r3, [r7, #14]
 8000e9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000ea2:	d301      	bcc.n	8000ea8 <gkl_raw_rx_push+0x24>
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	81fb      	strh	r3, [r7, #14]

    if (next == link->raw_rx_tail)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	f8b3 328c 	ldrh.w	r3, [r3, #652]	@ 0x28c
 8000eae:	b29b      	uxth	r3, r3
 8000eb0:	89fa      	ldrh	r2, [r7, #14]
 8000eb2:	429a      	cmp	r2, r3
 8000eb4:	d104      	bne.n	8000ec0 <gkl_raw_rx_push+0x3c>
    {
        link->raw_rx_overflow = 1u;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	2201      	movs	r2, #1
 8000eba:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e
        /* Drop byte on overflow */
        return;
 8000ebe:	e00d      	b.n	8000edc <gkl_raw_rx_push+0x58>
    }

    link->raw_rx_log[link->raw_rx_head] = b;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8000ec6:	b29b      	uxth	r3, r3
 8000ec8:	461a      	mov	r2, r3
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	4413      	add	r3, r2
 8000ece:	78fa      	ldrb	r2, [r7, #3]
 8000ed0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    link->raw_rx_head = next;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	89fa      	ldrh	r2, [r7, #14]
 8000ed8:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
}
 8000edc:	3714      	adds	r7, #20
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr
	...

08000ee8 <dcache_clean_by_addr>:

/* Cache line size on Cortex-M7 is 32 bytes */
#define DCACHE_LINE_SIZE  (32u)

static void dcache_clean_by_addr(void *addr, uint32_t len)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b08b      	sub	sp, #44	@ 0x2c
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	6039      	str	r1, [r7, #0]
#if (__DCACHE_PRESENT == 1U)
    if (addr == NULL || len == 0u) return;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d039      	beq.n	8000f6c <dcache_clean_by_addr+0x84>
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d036      	beq.n	8000f6c <dcache_clean_by_addr+0x84>
    uintptr_t start = (uintptr_t)addr;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	627b      	str	r3, [r7, #36]	@ 0x24
    uintptr_t end   = start + len;
 8000f02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	4413      	add	r3, r2
 8000f08:	623b      	str	r3, [r7, #32]

    uintptr_t start_aligned = start & ~(uintptr_t)(DCACHE_LINE_SIZE - 1u);
 8000f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f0c:	f023 031f 	bic.w	r3, r3, #31
 8000f10:	61fb      	str	r3, [r7, #28]
    uintptr_t end_aligned   = (end + (DCACHE_LINE_SIZE - 1u)) & ~(uintptr_t)(DCACHE_LINE_SIZE - 1u);
 8000f12:	6a3b      	ldr	r3, [r7, #32]
 8000f14:	331f      	adds	r3, #31
 8000f16:	f023 031f 	bic.w	r3, r3, #31
 8000f1a:	61bb      	str	r3, [r7, #24]

    SCB_CleanDCache_by_Addr((uint32_t*)start_aligned, (int32_t)(end_aligned - start_aligned));
 8000f1c:	69fb      	ldr	r3, [r7, #28]
 8000f1e:	69b9      	ldr	r1, [r7, #24]
 8000f20:	69fa      	ldr	r2, [r7, #28]
 8000f22:	1a8a      	subs	r2, r1, r2
 8000f24:	617b      	str	r3, [r7, #20]
 8000f26:	613a      	str	r2, [r7, #16]
    if ( dsize > 0 ) { 
 8000f28:	693b      	ldr	r3, [r7, #16]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	dd20      	ble.n	8000f70 <dcache_clean_by_addr+0x88>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	f003 021f 	and.w	r2, r3, #31
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	4413      	add	r3, r2
 8000f38:	60fb      	str	r3, [r7, #12]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8000f3e:	f3bf 8f4f 	dsb	sy
}
 8000f42:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000f44:	4a0d      	ldr	r2, [pc, #52]	@ (8000f7c <dcache_clean_by_addr+0x94>)
 8000f46:	68bb      	ldr	r3, [r7, #8]
 8000f48:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	3320      	adds	r3, #32
 8000f50:	60bb      	str	r3, [r7, #8]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	3b20      	subs	r3, #32
 8000f56:	60fb      	str	r3, [r7, #12]
      } while ( op_size > 0 );
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	dcf2      	bgt.n	8000f44 <dcache_clean_by_addr+0x5c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000f5e:	f3bf 8f4f 	dsb	sy
}
 8000f62:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000f64:	f3bf 8f6f 	isb	sy
}
 8000f68:	bf00      	nop
}
 8000f6a:	e001      	b.n	8000f70 <dcache_clean_by_addr+0x88>
    if (addr == NULL || len == 0u) return;
 8000f6c:	bf00      	nop
 8000f6e:	e000      	b.n	8000f72 <dcache_clean_by_addr+0x8a>
 8000f70:	bf00      	nop
#else
    (void)addr; (void)len;
#endif
}
 8000f72:	372c      	adds	r7, #44	@ 0x2c
 8000f74:	46bd      	mov	sp, r7
 8000f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7a:	4770      	bx	lr
 8000f7c:	e000ed00 	.word	0xe000ed00

08000f80 <gkl_checksum_xor>:

static uint8_t gkl_checksum_xor(const uint8_t *frame, uint8_t len)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	460b      	mov	r3, r1
 8000f8a:	70fb      	strb	r3, [r7, #3]
    /* XOR from 2nd byte (index 1) to (n-1) byte (index len-2) */
    if (frame == NULL || len < 5u) return 0u;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d002      	beq.n	8000f98 <gkl_checksum_xor+0x18>
 8000f92:	78fb      	ldrb	r3, [r7, #3]
 8000f94:	2b04      	cmp	r3, #4
 8000f96:	d801      	bhi.n	8000f9c <gkl_checksum_xor+0x1c>
 8000f98:	2300      	movs	r3, #0
 8000f9a:	e015      	b.n	8000fc8 <gkl_checksum_xor+0x48>
    uint8_t x = 0u;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 1u; i < (uint8_t)(len - 1u); i++)
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	73bb      	strb	r3, [r7, #14]
 8000fa4:	e009      	b.n	8000fba <gkl_checksum_xor+0x3a>
    {
        x ^= frame[i];
 8000fa6:	7bbb      	ldrb	r3, [r7, #14]
 8000fa8:	687a      	ldr	r2, [r7, #4]
 8000faa:	4413      	add	r3, r2
 8000fac:	781a      	ldrb	r2, [r3, #0]
 8000fae:	7bfb      	ldrb	r3, [r7, #15]
 8000fb0:	4053      	eors	r3, r2
 8000fb2:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 1u; i < (uint8_t)(len - 1u); i++)
 8000fb4:	7bbb      	ldrb	r3, [r7, #14]
 8000fb6:	3301      	adds	r3, #1
 8000fb8:	73bb      	strb	r3, [r7, #14]
 8000fba:	78fb      	ldrb	r3, [r7, #3]
 8000fbc:	3b01      	subs	r3, #1
 8000fbe:	b2db      	uxtb	r3, r3
 8000fc0:	7bba      	ldrb	r2, [r7, #14]
 8000fc2:	429a      	cmp	r2, r3
 8000fc4:	d3ef      	bcc.n	8000fa6 <gkl_checksum_xor+0x26>
    }
    return x;
 8000fc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3714      	adds	r7, #20
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd2:	4770      	bx	lr

08000fd4 <gkl_resp_data_len_for_cmd>:

static uint8_t gkl_resp_data_len_for_cmd(char resp_cmd)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b083      	sub	sp, #12
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	4603      	mov	r3, r0
 8000fdc:	71fb      	strb	r3, [r7, #7]
    /* Data length in Application Layer (not counting STX/addr/cmd/checksum) */
    switch (resp_cmd)
 8000fde:	79fb      	ldrb	r3, [r7, #7]
 8000fe0:	3b43      	subs	r3, #67	@ 0x43
 8000fe2:	2b17      	cmp	r3, #23
 8000fe4:	d840      	bhi.n	8001068 <gkl_resp_data_len_for_cmd+0x94>
 8000fe6:	a201      	add	r2, pc, #4	@ (adr r2, 8000fec <gkl_resp_data_len_for_cmd+0x18>)
 8000fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fec:	0800105d 	.word	0x0800105d
 8000ff0:	08001065 	.word	0x08001065
 8000ff4:	08001069 	.word	0x08001069
 8000ff8:	08001069 	.word	0x08001069
 8000ffc:	08001069 	.word	0x08001069
 8001000:	08001069 	.word	0x08001069
 8001004:	08001069 	.word	0x08001069
 8001008:	08001069 	.word	0x08001069
 800100c:	08001069 	.word	0x08001069
 8001010:	08001051 	.word	0x08001051
 8001014:	08001069 	.word	0x08001069
 8001018:	08001069 	.word	0x08001069
 800101c:	08001069 	.word	0x08001069
 8001020:	08001069 	.word	0x08001069
 8001024:	08001069 	.word	0x08001069
 8001028:	08001055 	.word	0x08001055
 800102c:	0800104d 	.word	0x0800104d
 8001030:	08001059 	.word	0x08001059
 8001034:	08001069 	.word	0x08001069
 8001038:	08001069 	.word	0x08001069
 800103c:	08001069 	.word	0x08001069
 8001040:	08001069 	.word	0x08001069
 8001044:	08001069 	.word	0x08001069
 8001048:	08001061 	.word	0x08001061
    {
        case 'S': return 2u;  /* Status response: 2 data bytes (e.g., "10" in "S10S") */
 800104c:	2302      	movs	r3, #2
 800104e:	e00c      	b.n	800106a <gkl_resp_data_len_for_cmd+0x96>
        case 'L': return 10u;
 8001050:	230a      	movs	r3, #10
 8001052:	e00a      	b.n	800106a <gkl_resp_data_len_for_cmd+0x96>
        case 'R': return 10u;
 8001054:	230a      	movs	r3, #10
 8001056:	e008      	b.n	800106a <gkl_resp_data_len_for_cmd+0x96>
        case 'T': return 22u;
 8001058:	2316      	movs	r3, #22
 800105a:	e006      	b.n	800106a <gkl_resp_data_len_for_cmd+0x96>
        case 'C': return 11u;
 800105c:	230b      	movs	r3, #11
 800105e:	e004      	b.n	800106a <gkl_resp_data_len_for_cmd+0x96>
        case 'Z': return 6u;
 8001060:	2306      	movs	r3, #6
 8001062:	e002      	b.n	800106a <gkl_resp_data_len_for_cmd+0x96>
        case 'D': return 2u;
 8001064:	2302      	movs	r3, #2
 8001066:	e000      	b.n	800106a <gkl_resp_data_len_for_cmd+0x96>
        default:  return 0xFFu; /* unknown/variable */
 8001068:	23ff      	movs	r3, #255	@ 0xff
    }
}
 800106a:	4618      	mov	r0, r3
 800106c:	370c      	adds	r7, #12
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop

08001078 <gkl_rx_reset>:

static void gkl_rx_reset(GKL_Link *link)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d013      	beq.n	80010ae <gkl_rx_reset+0x36>
    link->rx_len = 0u;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2200      	movs	r2, #0
 800108a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
    link->rx_expected_len = 0u;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2200      	movs	r2, #0
 8001092:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    link->last_rx_byte_ms = 0u;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2200      	movs	r2, #0
 800109a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* CRITICAL FIX: Clear RX buffer to prevent old data interference */
    memset(link->rx_buf, 0, sizeof(link->rx_buf));
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	333d      	adds	r3, #61	@ 0x3d
 80010a2:	221b      	movs	r2, #27
 80010a4:	2100      	movs	r1, #0
 80010a6:	4618      	mov	r0, r3
 80010a8:	f016 fd1e 	bl	8017ae8 <memset>
 80010ac:	e000      	b.n	80010b0 <gkl_rx_reset+0x38>
    if (link == NULL) return;
 80010ae:	bf00      	nop
}
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}

080010b6 <gkl_fail>:

static void gkl_fail(GKL_Link *link, GKL_Result err)
{
 80010b6:	b580      	push	{r7, lr}
 80010b8:	b082      	sub	sp, #8
 80010ba:	af00      	add	r7, sp, #0
 80010bc:	6078      	str	r0, [r7, #4]
 80010be:	460b      	mov	r3, r1
 80010c0:	70fb      	strb	r3, [r7, #3]
    if (link == NULL) return;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d015      	beq.n	80010f4 <gkl_fail+0x3e>
    link->last_error = err;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	78fa      	ldrb	r2, [r7, #3]
 80010cc:	715a      	strb	r2, [r3, #5]
    if (link->consecutive_fail < 255u) link->consecutive_fail++;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	799b      	ldrb	r3, [r3, #6]
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	2bff      	cmp	r3, #255	@ 0xff
 80010d6:	d006      	beq.n	80010e6 <gkl_fail+0x30>
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	799b      	ldrb	r3, [r3, #6]
 80010dc:	b2db      	uxtb	r3, r3
 80010de:	3301      	adds	r3, #1
 80010e0:	b2da      	uxtb	r2, r3
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	719a      	strb	r2, [r3, #6]
    link->state = GKL_STATE_ERROR;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2204      	movs	r2, #4
 80010ea:	711a      	strb	r2, [r3, #4]
    gkl_rx_reset(link);
 80010ec:	6878      	ldr	r0, [r7, #4]
 80010ee:	f7ff ffc3 	bl	8001078 <gkl_rx_reset>
 80010f2:	e000      	b.n	80010f6 <gkl_fail+0x40>
    if (link == NULL) return;
 80010f4:	bf00      	nop
}
 80010f6:	3708      	adds	r7, #8
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}

080010fc <gkl_success>:

static void gkl_success(GKL_Link *link)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d006      	beq.n	8001118 <gkl_success+0x1c>
    link->last_error = GKL_OK;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2200      	movs	r2, #0
 800110e:	715a      	strb	r2, [r3, #5]
    link->consecutive_fail = 0u;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2200      	movs	r2, #0
 8001114:	719a      	strb	r2, [r3, #6]
 8001116:	e000      	b.n	800111a <gkl_success+0x1e>
    if (link == NULL) return;
 8001118:	bf00      	nop
}
 800111a:	370c      	adds	r7, #12
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr

08001124 <gkl_try_finalize_frame_if_complete>:

static void gkl_try_finalize_frame_if_complete(GKL_Link *link)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2b00      	cmp	r3, #0
 8001130:	f000 8086 	beq.w	8001240 <gkl_try_finalize_frame_if_complete+0x11c>

    /* If expected length unknown -> can't finalize here */
    if (link->rx_expected_len == 0u) return;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800113a:	2b00      	cmp	r3, #0
 800113c:	f000 8082 	beq.w	8001244 <gkl_try_finalize_frame_if_complete+0x120>
    if (link->rx_len < link->rx_expected_len) return;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001146:	b2da      	uxtb	r2, r3
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800114e:	429a      	cmp	r2, r3
 8001150:	d37a      	bcc.n	8001248 <gkl_try_finalize_frame_if_complete+0x124>

    uint8_t len = link->rx_expected_len;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001158:	73fb      	strb	r3, [r7, #15]

    if (link->rx_buf[0] != GKL_STX)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001160:	2b02      	cmp	r3, #2
 8001162:	d004      	beq.n	800116e <gkl_try_finalize_frame_if_complete+0x4a>
    {
        gkl_fail(link, GKL_ERR_FORMAT);
 8001164:	2105      	movs	r1, #5
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f7ff ffa5 	bl	80010b6 <gkl_fail>
        return;
 800116c:	e06d      	b.n	800124a <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Validate checksum */
    uint8_t calc = gkl_checksum_xor(link->rx_buf, len);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	333d      	adds	r3, #61	@ 0x3d
 8001172:	7bfa      	ldrb	r2, [r7, #15]
 8001174:	4611      	mov	r1, r2
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff ff02 	bl	8000f80 <gkl_checksum_xor>
 800117c:	4603      	mov	r3, r0
 800117e:	73bb      	strb	r3, [r7, #14]
    uint8_t recv = link->rx_buf[len - 1u];
 8001180:	7bfb      	ldrb	r3, [r7, #15]
 8001182:	3b01      	subs	r3, #1
 8001184:	687a      	ldr	r2, [r7, #4]
 8001186:	4413      	add	r3, r2
 8001188:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800118c:	737b      	strb	r3, [r7, #13]
    if (calc != recv)
 800118e:	7bba      	ldrb	r2, [r7, #14]
 8001190:	7b7b      	ldrb	r3, [r7, #13]
 8001192:	429a      	cmp	r2, r3
 8001194:	d004      	beq.n	80011a0 <gkl_try_finalize_frame_if_complete+0x7c>
    {
        gkl_fail(link, GKL_ERR_CRC);
 8001196:	2104      	movs	r1, #4
 8001198:	6878      	ldr	r0, [r7, #4]
 800119a:	f7ff ff8c 	bl	80010b6 <gkl_fail>
        return;
 800119e:	e054      	b.n	800124a <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Validate response command (if set) */
    if (link->expected_resp_cmd != 0 && (char)link->rx_buf[3] != link->expected_resp_cmd)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d00d      	beq.n	80011c8 <gkl_try_finalize_frame_if_complete+0xa4>
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	429a      	cmp	r2, r3
 80011bc:	d004      	beq.n	80011c8 <gkl_try_finalize_frame_if_complete+0xa4>
    {
        gkl_fail(link, GKL_ERR_FORMAT);
 80011be:	2105      	movs	r1, #5
 80011c0:	6878      	ldr	r0, [r7, #4]
 80011c2:	f7ff ff78 	bl	80010b6 <gkl_fail>
        return;
 80011c6:	e040      	b.n	800124a <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Fill response */
    link->last_resp.ctrl = link->rx_buf[1];
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	f893 203e 	ldrb.w	r2, [r3, #62]	@ 0x3e
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
    link->last_resp.slave = link->rx_buf[2];
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	f893 203f 	ldrb.w	r2, [r3, #63]	@ 0x3f
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
    link->last_resp.cmd = (char)link->rx_buf[3];
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
    link->last_resp.checksum = recv;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	7b7a      	ldrb	r2, [r7, #13]
 80011f0:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f

    uint8_t data_len = (uint8_t)(len - (1u + 2u + 1u + 1u));
 80011f4:	7bfb      	ldrb	r3, [r7, #15]
 80011f6:	3b05      	subs	r3, #5
 80011f8:	733b      	strb	r3, [r7, #12]
    link->last_resp.data_len = data_len;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	7b3a      	ldrb	r2, [r7, #12]
 80011fe:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
    if (data_len > 0u)
 8001202:	7b3b      	ldrb	r3, [r7, #12]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d008      	beq.n	800121a <gkl_try_finalize_frame_if_complete+0xf6>
    {
        memcpy(link->last_resp.data, &link->rx_buf[4], data_len);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	3341      	adds	r3, #65	@ 0x41
 8001212:	7b3a      	ldrb	r2, [r7, #12]
 8001214:	4619      	mov	r1, r3
 8001216:	f016 fcaf 	bl	8017b78 <memcpy>
    }

    link->resp_ready = 1u;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2201      	movs	r2, #1
 800121e:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->state = GKL_STATE_GOT_RESP;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2203      	movs	r2, #3
 8001226:	711a      	strb	r2, [r3, #4]

    link->rx_total_frames++;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800122c:	1c5a      	adds	r2, r3, #1
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	661a      	str	r2, [r3, #96]	@ 0x60

    gkl_success(link);
 8001232:	6878      	ldr	r0, [r7, #4]
 8001234:	f7ff ff62 	bl	80010fc <gkl_success>
    gkl_rx_reset(link);
 8001238:	6878      	ldr	r0, [r7, #4]
 800123a:	f7ff ff1d 	bl	8001078 <gkl_rx_reset>
 800123e:	e004      	b.n	800124a <gkl_try_finalize_frame_if_complete+0x126>
    if (link == NULL) return;
 8001240:	bf00      	nop
 8001242:	e002      	b.n	800124a <gkl_try_finalize_frame_if_complete+0x126>
    if (link->rx_expected_len == 0u) return;
 8001244:	bf00      	nop
 8001246:	e000      	b.n	800124a <gkl_try_finalize_frame_if_complete+0x126>
    if (link->rx_len < link->rx_expected_len) return;
 8001248:	bf00      	nop
}
 800124a:	3710      	adds	r7, #16
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <GKL_Init>:

/* ===================== Public API ===================== */

void GKL_Init(GKL_Link *link, UART_HandleTypeDef *huart)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
 8001258:	6039      	str	r1, [r7, #0]
    if (link == NULL) return;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d04e      	beq.n	80012fe <GKL_Init+0xae>

    memset(link, 0, sizeof(*link));
 8001260:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001264:	2100      	movs	r1, #0
 8001266:	6878      	ldr	r0, [r7, #4]
 8001268:	f016 fc3e 	bl	8017ae8 <memset>
    link->huart = huart;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	683a      	ldr	r2, [r7, #0]
 8001270:	601a      	str	r2, [r3, #0]
    link->state = GKL_STATE_IDLE;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	2200      	movs	r2, #0
 8001276:	711a      	strb	r2, [r3, #4]
    link->last_error = GKL_OK;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2200      	movs	r2, #0
 800127c:	715a      	strb	r2, [r3, #5]
    link->consecutive_fail = 0u;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2200      	movs	r2, #0
 8001282:	719a      	strb	r2, [r3, #6]
    link->resp_ready = 0u;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2200      	movs	r2, #0
 8001288:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->expected_resp_cmd = 0;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2200      	movs	r2, #0
 8001290:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Raw RX log ring init */
    link->raw_rx_head = 0u;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2200      	movs	r2, #0
 8001298:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
    link->raw_rx_tail = 0u;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2200      	movs	r2, #0
 80012a0:	f8a3 228c 	strh.w	r2, [r3, #652]	@ 0x28c
    link->raw_rx_overflow = 0u;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2200      	movs	r2, #0
 80012a8:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e

    /* UART error diagnostics */
    link->last_uart_error = 0u;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2200      	movs	r2, #0
 80012b0:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290
    link->uart_error_pending = 0u;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2200      	movs	r2, #0
 80012b8:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* RX diagnostics */
    link->rx_seen_since_tx = 0u;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2200      	movs	r2, #0
 80012c0:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = 0u;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2200      	movs	r2, #0
 80012c8:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->rx_total_bytes = 0u;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2200      	movs	r2, #0
 80012d0:	65da      	str	r2, [r3, #92]	@ 0x5c
    link->rx_total_frames = 0u;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	2200      	movs	r2, #0
 80012d6:	661a      	str	r2, [r3, #96]	@ 0x60

    gkl_rx_reset(link);
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f7ff fecd 	bl	8001078 <gkl_rx_reset>

    gkl_register_link(link);
 80012de:	6878      	ldr	r0, [r7, #4]
 80012e0:	f7ff fd54 	bl	8000d8c <gkl_register_link>

    if (link->huart != NULL)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d009      	beq.n	8001300 <GKL_Init+0xb0>
    {
        /* Start 1-byte RX interrupt stream (non-blocking, no DMA ring) */
        (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6818      	ldr	r0, [r3, #0]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	333c      	adds	r3, #60	@ 0x3c
 80012f4:	2201      	movs	r2, #1
 80012f6:	4619      	mov	r1, r3
 80012f8:	f00f fe66 	bl	8010fc8 <HAL_UART_Receive_IT>
 80012fc:	e000      	b.n	8001300 <GKL_Init+0xb0>
    if (link == NULL) return;
 80012fe:	bf00      	nop
    }
}
 8001300:	3708      	adds	r7, #8
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}

08001306 <GKL_BuildFrame>:
                          char cmd,
                          const uint8_t *data,
                          uint8_t data_len,
                          uint8_t *out_bytes,
                          uint8_t *out_len)
{
 8001306:	b590      	push	{r4, r7, lr}
 8001308:	b085      	sub	sp, #20
 800130a:	af00      	add	r7, sp, #0
 800130c:	603b      	str	r3, [r7, #0]
 800130e:	4603      	mov	r3, r0
 8001310:	71fb      	strb	r3, [r7, #7]
 8001312:	460b      	mov	r3, r1
 8001314:	71bb      	strb	r3, [r7, #6]
 8001316:	4613      	mov	r3, r2
 8001318:	717b      	strb	r3, [r7, #5]
    if (out_bytes == NULL || out_len == NULL) return GKL_ERR_PARAM;
 800131a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800131c:	2b00      	cmp	r3, #0
 800131e:	d002      	beq.n	8001326 <GKL_BuildFrame+0x20>
 8001320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001322:	2b00      	cmp	r3, #0
 8001324:	d101      	bne.n	800132a <GKL_BuildFrame+0x24>
 8001326:	2302      	movs	r3, #2
 8001328:	e055      	b.n	80013d6 <GKL_BuildFrame+0xd0>
    if (data_len > GKL_MAX_DATA_LEN) return GKL_ERR_PARAM;
 800132a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800132e:	2b16      	cmp	r3, #22
 8001330:	d901      	bls.n	8001336 <GKL_BuildFrame+0x30>
 8001332:	2302      	movs	r3, #2
 8001334:	e04f      	b.n	80013d6 <GKL_BuildFrame+0xd0>

    uint8_t idx = 0u;
 8001336:	2300      	movs	r3, #0
 8001338:	73fb      	strb	r3, [r7, #15]
    out_bytes[idx++] = GKL_STX;
 800133a:	7bfb      	ldrb	r3, [r7, #15]
 800133c:	1c5a      	adds	r2, r3, #1
 800133e:	73fa      	strb	r2, [r7, #15]
 8001340:	461a      	mov	r2, r3
 8001342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001344:	4413      	add	r3, r2
 8001346:	2202      	movs	r2, #2
 8001348:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = ctrl;
 800134a:	7bfb      	ldrb	r3, [r7, #15]
 800134c:	1c5a      	adds	r2, r3, #1
 800134e:	73fa      	strb	r2, [r7, #15]
 8001350:	461a      	mov	r2, r3
 8001352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001354:	4413      	add	r3, r2
 8001356:	79fa      	ldrb	r2, [r7, #7]
 8001358:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = slave;
 800135a:	7bfb      	ldrb	r3, [r7, #15]
 800135c:	1c5a      	adds	r2, r3, #1
 800135e:	73fa      	strb	r2, [r7, #15]
 8001360:	461a      	mov	r2, r3
 8001362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001364:	4413      	add	r3, r2
 8001366:	79ba      	ldrb	r2, [r7, #6]
 8001368:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = (uint8_t)cmd;
 800136a:	7bfb      	ldrb	r3, [r7, #15]
 800136c:	1c5a      	adds	r2, r3, #1
 800136e:	73fa      	strb	r2, [r7, #15]
 8001370:	461a      	mov	r2, r3
 8001372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001374:	4413      	add	r3, r2
 8001376:	797a      	ldrb	r2, [r7, #5]
 8001378:	701a      	strb	r2, [r3, #0]

    if (data_len > 0u)
 800137a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d012      	beq.n	80013a8 <GKL_BuildFrame+0xa2>
    {
        if (data == NULL) return GKL_ERR_PARAM;
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d101      	bne.n	800138c <GKL_BuildFrame+0x86>
 8001388:	2302      	movs	r3, #2
 800138a:	e024      	b.n	80013d6 <GKL_BuildFrame+0xd0>
        memcpy(&out_bytes[idx], data, data_len);
 800138c:	7bfb      	ldrb	r3, [r7, #15]
 800138e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001390:	4413      	add	r3, r2
 8001392:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001396:	6839      	ldr	r1, [r7, #0]
 8001398:	4618      	mov	r0, r3
 800139a:	f016 fbed 	bl	8017b78 <memcpy>
        idx = (uint8_t)(idx + data_len);
 800139e:	7bfa      	ldrb	r2, [r7, #15]
 80013a0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80013a4:	4413      	add	r3, r2
 80013a6:	73fb      	strb	r3, [r7, #15]
    }

    /* checksum placeholder */
    out_bytes[idx++] = 0u;
 80013a8:	7bfb      	ldrb	r3, [r7, #15]
 80013aa:	1c5a      	adds	r2, r3, #1
 80013ac:	73fa      	strb	r2, [r7, #15]
 80013ae:	461a      	mov	r2, r3
 80013b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b2:	4413      	add	r3, r2
 80013b4:	2200      	movs	r2, #0
 80013b6:	701a      	strb	r2, [r3, #0]
    out_bytes[idx - 1u] = gkl_checksum_xor(out_bytes, idx);
 80013b8:	7bfb      	ldrb	r3, [r7, #15]
 80013ba:	3b01      	subs	r3, #1
 80013bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80013be:	18d4      	adds	r4, r2, r3
 80013c0:	7bfb      	ldrb	r3, [r7, #15]
 80013c2:	4619      	mov	r1, r3
 80013c4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80013c6:	f7ff fddb 	bl	8000f80 <gkl_checksum_xor>
 80013ca:	4603      	mov	r3, r0
 80013cc:	7023      	strb	r3, [r4, #0]

    *out_len = idx;
 80013ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013d0:	7bfa      	ldrb	r2, [r7, #15]
 80013d2:	701a      	strb	r2, [r3, #0]
    return GKL_OK;
 80013d4:	2300      	movs	r3, #0
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3714      	adds	r7, #20
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd90      	pop	{r4, r7, pc}

080013de <GKL_Send>:
                    uint8_t slave,
                    char cmd,
                    const uint8_t *data,
                    uint8_t data_len,
                    char expected_resp_cmd)
{
 80013de:	b590      	push	{r4, r7, lr}
 80013e0:	b089      	sub	sp, #36	@ 0x24
 80013e2:	af04      	add	r7, sp, #16
 80013e4:	6078      	str	r0, [r7, #4]
 80013e6:	4608      	mov	r0, r1
 80013e8:	4611      	mov	r1, r2
 80013ea:	461a      	mov	r2, r3
 80013ec:	4603      	mov	r3, r0
 80013ee:	70fb      	strb	r3, [r7, #3]
 80013f0:	460b      	mov	r3, r1
 80013f2:	70bb      	strb	r3, [r7, #2]
 80013f4:	4613      	mov	r3, r2
 80013f6:	707b      	strb	r3, [r7, #1]
    if (link == NULL || link->huart == NULL) return GKL_ERR_PARAM;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d003      	beq.n	8001406 <GKL_Send+0x28>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d101      	bne.n	800140a <GKL_Send+0x2c>
 8001406:	2302      	movs	r3, #2
 8001408:	e094      	b.n	8001534 <GKL_Send+0x156>
    if (data_len > GKL_MAX_DATA_LEN) return GKL_ERR_PARAM;
 800140a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800140e:	2b16      	cmp	r3, #22
 8001410:	d901      	bls.n	8001416 <GKL_Send+0x38>
 8001412:	2302      	movs	r3, #2
 8001414:	e08e      	b.n	8001534 <GKL_Send+0x156>

    /* Only one in-flight request per link */
    if (link->state != GKL_STATE_IDLE && link->state != GKL_STATE_GOT_RESP && link->state != GKL_STATE_ERROR)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	791b      	ldrb	r3, [r3, #4]
 800141a:	b2db      	uxtb	r3, r3
 800141c:	2b00      	cmp	r3, #0
 800141e:	d00b      	beq.n	8001438 <GKL_Send+0x5a>
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	791b      	ldrb	r3, [r3, #4]
 8001424:	b2db      	uxtb	r3, r3
 8001426:	2b03      	cmp	r3, #3
 8001428:	d006      	beq.n	8001438 <GKL_Send+0x5a>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	791b      	ldrb	r3, [r3, #4]
 800142e:	b2db      	uxtb	r3, r3
 8001430:	2b04      	cmp	r3, #4
 8001432:	d001      	beq.n	8001438 <GKL_Send+0x5a>
    {
        return GKL_ERR_BUSY;
 8001434:	2301      	movs	r3, #1
 8001436:	e07d      	b.n	8001534 <GKL_Send+0x156>
    }

    /* Clear previous response */
    link->resp_ready = 0u;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2200      	movs	r2, #0
 800143c:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    memset(&link->last_resp, 0, sizeof(link->last_resp));
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	3365      	adds	r3, #101	@ 0x65
 8001444:	221b      	movs	r2, #27
 8001446:	2100      	movs	r1, #0
 8001448:	4618      	mov	r0, r3
 800144a:	f016 fb4d 	bl	8017ae8 <memset>

    /* Reset RX buffer/timestamps for this exchange (IMPORTANT: do it BEFORE setting rx_expected_len) */
    gkl_rx_reset(link);
 800144e:	6878      	ldr	r0, [r7, #4]
 8001450:	f7ff fe12 	bl	8001078 <gkl_rx_reset>

    /* Reset RX diagnostics for this exchange */
    link->rx_seen_since_tx = 0u;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2200      	movs	r2, #0
 8001458:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = 0u;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2200      	movs	r2, #0
 8001460:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->last_uart_error = 0u;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2200      	movs	r2, #0
 8001468:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290

    /* Store expected response command and pre-calc expected response length if known */
    link->expected_resp_cmd = expected_resp_cmd;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001472:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    uint8_t resp_data_len = gkl_resp_data_len_for_cmd(expected_resp_cmd);
 8001476:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800147a:	4618      	mov	r0, r3
 800147c:	f7ff fdaa 	bl	8000fd4 <gkl_resp_data_len_for_cmd>
 8001480:	4603      	mov	r3, r0
 8001482:	73fb      	strb	r3, [r7, #15]
    if (resp_data_len != 0xFFu)
 8001484:	7bfb      	ldrb	r3, [r7, #15]
 8001486:	2bff      	cmp	r3, #255	@ 0xff
 8001488:	d006      	beq.n	8001498 <GKL_Send+0xba>
    {
        link->rx_expected_len = (uint8_t)(1u + 2u + 1u + resp_data_len + 1u);
 800148a:	7bfb      	ldrb	r3, [r7, #15]
 800148c:	3305      	adds	r3, #5
 800148e:	b2da      	uxtb	r2, r3
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8001496:	e003      	b.n	80014a0 <GKL_Send+0xc2>
    }
    else
    {
        link->rx_expected_len = 0u;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2200      	movs	r2, #0
 800149c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Build TX frame */
    uint8_t out_len = 0u;
 80014a0:	2300      	movs	r3, #0
 80014a2:	737b      	strb	r3, [r7, #13]
    GKL_Result br = GKL_BuildFrame(ctrl, slave, cmd, data, data_len, link->tx_buf, &out_len);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	3320      	adds	r3, #32
 80014a8:	787c      	ldrb	r4, [r7, #1]
 80014aa:	78b9      	ldrb	r1, [r7, #2]
 80014ac:	78f8      	ldrb	r0, [r7, #3]
 80014ae:	f107 020d 	add.w	r2, r7, #13
 80014b2:	9202      	str	r2, [sp, #8]
 80014b4:	9301      	str	r3, [sp, #4]
 80014b6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80014ba:	9300      	str	r3, [sp, #0]
 80014bc:	6a3b      	ldr	r3, [r7, #32]
 80014be:	4622      	mov	r2, r4
 80014c0:	f7ff ff21 	bl	8001306 <GKL_BuildFrame>
 80014c4:	4603      	mov	r3, r0
 80014c6:	73bb      	strb	r3, [r7, #14]
    if (br != GKL_OK) return br;
 80014c8:	7bbb      	ldrb	r3, [r7, #14]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <GKL_Send+0xf4>
 80014ce:	7bbb      	ldrb	r3, [r7, #14]
 80014d0:	e030      	b.n	8001534 <GKL_Send+0x156>
    link->tx_len = out_len;
 80014d2:	7b7a      	ldrb	r2, [r7, #13]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b

    /* Clean DCache before DMA reads tx_buf */
    dcache_clean_by_addr(link->tx_buf, link->tx_len);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	f103 0220 	add.w	r2, r3, #32
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 80014e6:	4619      	mov	r1, r3
 80014e8:	4610      	mov	r0, r2
 80014ea:	f7ff fcfd 	bl	8000ee8 <dcache_clean_by_addr>

    if (HAL_UART_Transmit_DMA(link->huart, (uint8_t*)link->tx_buf, link->tx_len) != HAL_OK)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6818      	ldr	r0, [r3, #0]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	f103 0120 	add.w	r1, r3, #32
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 80014fe:	461a      	mov	r2, r3
 8001500:	f00f fdae 	bl	8011060 <HAL_UART_Transmit_DMA>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d010      	beq.n	800152c <GKL_Send+0x14e>
    {
        link->last_error = GKL_ERR_UART;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2206      	movs	r2, #6
 800150e:	715a      	strb	r2, [r3, #5]
        if (link->consecutive_fail < 255u) link->consecutive_fail++;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	799b      	ldrb	r3, [r3, #6]
 8001514:	b2db      	uxtb	r3, r3
 8001516:	2bff      	cmp	r3, #255	@ 0xff
 8001518:	d006      	beq.n	8001528 <GKL_Send+0x14a>
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	799b      	ldrb	r3, [r3, #6]
 800151e:	b2db      	uxtb	r3, r3
 8001520:	3301      	adds	r3, #1
 8001522:	b2da      	uxtb	r2, r3
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	719a      	strb	r2, [r3, #6]
        return GKL_ERR_UART;
 8001528:	2306      	movs	r3, #6
 800152a:	e003      	b.n	8001534 <GKL_Send+0x156>
    }

    link->state = GKL_STATE_TX_DMA;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2201      	movs	r2, #1
 8001530:	711a      	strb	r2, [r3, #4]
    return GKL_OK;
 8001532:	2300      	movs	r3, #0
}
 8001534:	4618      	mov	r0, r3
 8001536:	3714      	adds	r7, #20
 8001538:	46bd      	mov	sp, r7
 800153a:	bd90      	pop	{r4, r7, pc}

0800153c <GKL_HasResponse>:


bool GKL_HasResponse(GKL_Link *link)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
    if (link == NULL) return false;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d101      	bne.n	800154e <GKL_HasResponse+0x12>
 800154a:	2300      	movs	r3, #0
 800154c:	e008      	b.n	8001560 <GKL_HasResponse+0x24>
    return (link->resp_ready != 0u);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8001554:	b2db      	uxtb	r3, r3
 8001556:	2b00      	cmp	r3, #0
 8001558:	bf14      	ite	ne
 800155a:	2301      	movne	r3, #1
 800155c:	2300      	moveq	r3, #0
 800155e:	b2db      	uxtb	r3, r3
}
 8001560:	4618      	mov	r0, r3
 8001562:	370c      	adds	r7, #12
 8001564:	46bd      	mov	sp, r7
 8001566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156a:	4770      	bx	lr

0800156c <GKL_GetResponse>:

bool GKL_GetResponse(GKL_Link *link, GKL_Frame *out)
{
 800156c:	b4b0      	push	{r4, r5, r7}
 800156e:	b083      	sub	sp, #12
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
 8001574:	6039      	str	r1, [r7, #0]
    if (link == NULL || out == NULL) return false;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d002      	beq.n	8001582 <GKL_GetResponse+0x16>
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d101      	bne.n	8001586 <GKL_GetResponse+0x1a>
 8001582:	2300      	movs	r3, #0
 8001584:	e026      	b.n	80015d4 <GKL_GetResponse+0x68>
    if (link->resp_ready == 0u) return false;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 800158c:	b2db      	uxtb	r3, r3
 800158e:	2b00      	cmp	r3, #0
 8001590:	d101      	bne.n	8001596 <GKL_GetResponse+0x2a>
 8001592:	2300      	movs	r3, #0
 8001594:	e01e      	b.n	80015d4 <GKL_GetResponse+0x68>
  __ASM volatile ("cpsid i" : : : "memory");
 8001596:	b672      	cpsid	i
}
 8001598:	bf00      	nop

    __disable_irq();
    *out = link->last_resp;
 800159a:	683a      	ldr	r2, [r7, #0]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	3365      	adds	r3, #101	@ 0x65
 80015a0:	6818      	ldr	r0, [r3, #0]
 80015a2:	6859      	ldr	r1, [r3, #4]
 80015a4:	689d      	ldr	r5, [r3, #8]
 80015a6:	68dc      	ldr	r4, [r3, #12]
 80015a8:	6010      	str	r0, [r2, #0]
 80015aa:	6051      	str	r1, [r2, #4]
 80015ac:	6095      	str	r5, [r2, #8]
 80015ae:	60d4      	str	r4, [r2, #12]
 80015b0:	6918      	ldr	r0, [r3, #16]
 80015b2:	6959      	ldr	r1, [r3, #20]
 80015b4:	6110      	str	r0, [r2, #16]
 80015b6:	6151      	str	r1, [r2, #20]
 80015b8:	8b19      	ldrh	r1, [r3, #24]
 80015ba:	7e9b      	ldrb	r3, [r3, #26]
 80015bc:	8311      	strh	r1, [r2, #24]
 80015be:	7693      	strb	r3, [r2, #26]
    link->resp_ready = 0u;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2200      	movs	r2, #0
 80015c4:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->state = GKL_STATE_IDLE;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2200      	movs	r2, #0
 80015cc:	711a      	strb	r2, [r3, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 80015ce:	b662      	cpsie	i
}
 80015d0:	bf00      	nop
    __enable_irq();

    return true;
 80015d2:	2301      	movs	r3, #1
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	370c      	adds	r7, #12
 80015d8:	46bd      	mov	sp, r7
 80015da:	bcb0      	pop	{r4, r5, r7}
 80015dc:	4770      	bx	lr

080015de <GKL_GetStats>:

GKL_Stats GKL_GetStats(GKL_Link *link)
{
 80015de:	b490      	push	{r4, r7}
 80015e0:	b086      	sub	sp, #24
 80015e2:	af00      	add	r7, sp, #0
 80015e4:	6078      	str	r0, [r7, #4]
 80015e6:	6039      	str	r1, [r7, #0]
    GKL_Stats st;
    st.consecutive_fail = 0u;
 80015e8:	2300      	movs	r3, #0
 80015ea:	723b      	strb	r3, [r7, #8]
    st.last_error = GKL_ERR_PARAM;
 80015ec:	2302      	movs	r3, #2
 80015ee:	727b      	strb	r3, [r7, #9]
    st.state = GKL_STATE_ERROR;
 80015f0:	2304      	movs	r3, #4
 80015f2:	72bb      	strb	r3, [r7, #10]

    st.rx_seen_since_tx = 0u;
 80015f4:	2300      	movs	r3, #0
 80015f6:	72fb      	strb	r3, [r7, #11]
    st.last_rx_byte = 0u;
 80015f8:	2300      	movs	r3, #0
 80015fa:	733b      	strb	r3, [r7, #12]
    st.rx_len = 0u;
 80015fc:	2300      	movs	r3, #0
 80015fe:	737b      	strb	r3, [r7, #13]
    st.rx_total_bytes = 0u;
 8001600:	2300      	movs	r3, #0
 8001602:	613b      	str	r3, [r7, #16]
    st.rx_total_frames = 0u;
 8001604:	2300      	movs	r3, #0
 8001606:	617b      	str	r3, [r7, #20]

    if (link == NULL)
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d107      	bne.n	800161e <GKL_GetStats+0x40>
    {
        return st;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	461c      	mov	r4, r3
 8001612:	f107 0308 	add.w	r3, r7, #8
 8001616:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001618:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800161c:	e027      	b.n	800166e <GKL_GetStats+0x90>
    }

    st.consecutive_fail = link->consecutive_fail;
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	799b      	ldrb	r3, [r3, #6]
 8001622:	b2db      	uxtb	r3, r3
 8001624:	723b      	strb	r3, [r7, #8]
    st.last_error = link->last_error;
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	795b      	ldrb	r3, [r3, #5]
 800162a:	b2db      	uxtb	r3, r3
 800162c:	727b      	strb	r3, [r7, #9]
    st.state = link->state;
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	791b      	ldrb	r3, [r3, #4]
 8001632:	b2db      	uxtb	r3, r3
 8001634:	72bb      	strb	r3, [r7, #10]

    st.rx_seen_since_tx = link->rx_seen_since_tx;
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 800163c:	b2db      	uxtb	r3, r3
 800163e:	72fb      	strb	r3, [r7, #11]
    st.last_rx_byte = link->last_rx_byte;
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
 8001646:	b2db      	uxtb	r3, r3
 8001648:	733b      	strb	r3, [r7, #12]
    st.rx_len = link->rx_len;
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001650:	b2db      	uxtb	r3, r3
 8001652:	737b      	strb	r3, [r7, #13]
    st.rx_total_bytes = link->rx_total_bytes;
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001658:	613b      	str	r3, [r7, #16]
    st.rx_total_frames = link->rx_total_frames;
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800165e:	617b      	str	r3, [r7, #20]
    return st;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	461c      	mov	r4, r3
 8001664:	f107 0308 	add.w	r3, r7, #8
 8001668:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800166a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 800166e:	6878      	ldr	r0, [r7, #4]
 8001670:	3718      	adds	r7, #24
 8001672:	46bd      	mov	sp, r7
 8001674:	bc90      	pop	{r4, r7}
 8001676:	4770      	bx	lr

08001678 <GKL_Task>:

void GKL_Task(GKL_Link *link)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b084      	sub	sp, #16
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
    if (link == NULL || link->huart == NULL) return;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d02f      	beq.n	80016e6 <GKL_Task+0x6e>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d02b      	beq.n	80016e6 <GKL_Task+0x6e>
    uint32_t now = HAL_GetTick();
 800168e:	f004 f94b 	bl	8005928 <HAL_GetTick>
 8001692:	60f8      	str	r0, [r7, #12]

    /* Inter-byte timeout (tif) */
    if (link->rx_len > 0u)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800169a:	b2db      	uxtb	r3, r3
 800169c:	2b00      	cmp	r3, #0
 800169e:	d009      	beq.n	80016b4 <GKL_Task+0x3c>
    {
        if ((now - link->last_rx_byte_ms) > (uint32_t)GKL_INTERBYTE_TIMEOUT_MS)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80016a6:	68fa      	ldr	r2, [r7, #12]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b0a      	cmp	r3, #10
 80016ac:	d902      	bls.n	80016b4 <GKL_Task+0x3c>
        {
            gkl_rx_reset(link);
 80016ae:	6878      	ldr	r0, [r7, #4]
 80016b0:	f7ff fce2 	bl	8001078 <gkl_rx_reset>
        }
    }

    /* Response timeout (ts) */
    if (link->state == GKL_STATE_WAIT_RESP)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	791b      	ldrb	r3, [r3, #4]
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	2b02      	cmp	r3, #2
 80016bc:	d10a      	bne.n	80016d4 <GKL_Task+0x5c>
    {
        if ((now - link->tx_done_ms) > (uint32_t)GKL_RESP_TIMEOUT_MS)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016c4:	68fa      	ldr	r2, [r7, #12]
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	2b64      	cmp	r3, #100	@ 0x64
 80016ca:	d903      	bls.n	80016d4 <GKL_Task+0x5c>
        {
            gkl_fail(link, GKL_ERR_TIMEOUT);
 80016cc:	2103      	movs	r1, #3
 80016ce:	6878      	ldr	r0, [r7, #4]
 80016d0:	f7ff fcf1 	bl	80010b6 <gkl_fail>
        }
    }

    /* Auto-clear error to avoid blocking application */
    if (link->state == GKL_STATE_ERROR)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	791b      	ldrb	r3, [r3, #4]
 80016d8:	b2db      	uxtb	r3, r3
 80016da:	2b04      	cmp	r3, #4
 80016dc:	d104      	bne.n	80016e8 <GKL_Task+0x70>
    {
        link->state = GKL_STATE_IDLE;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2200      	movs	r2, #0
 80016e2:	711a      	strb	r2, [r3, #4]
 80016e4:	e000      	b.n	80016e8 <GKL_Task+0x70>
    if (link == NULL || link->huart == NULL) return;
 80016e6:	bf00      	nop
    }
}
 80016e8:	3710      	adds	r7, #16
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}

080016ee <GKL_Global_UART_TxCpltCallback>:

/* ===================== HAL callback dispatcher ===================== */

void GKL_Global_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80016ee:	b580      	push	{r7, lr}
 80016f0:	b084      	sub	sp, #16
 80016f2:	af00      	add	r7, sp, #0
 80016f4:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f7ff fb92 	bl	8000e20 <gkl_find_by_huart>
 80016fc:	60f8      	str	r0, [r7, #12]
    if (link == NULL) return;
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d009      	beq.n	8001718 <GKL_Global_UART_TxCpltCallback+0x2a>

    link->tx_done_ms = HAL_GetTick();
 8001704:	f004 f910 	bl	8005928 <HAL_GetTick>
 8001708:	4602      	mov	r2, r0
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    link->state = GKL_STATE_WAIT_RESP;
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	2202      	movs	r2, #2
 8001714:	711a      	strb	r2, [r3, #4]
 8001716:	e000      	b.n	800171a <GKL_Global_UART_TxCpltCallback+0x2c>
    if (link == NULL) return;
 8001718:	bf00      	nop
}
 800171a:	3710      	adds	r7, #16
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}

08001720 <GKL_Global_UART_RxCpltCallback>:

void GKL_Global_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b086      	sub	sp, #24
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 8001728:	6878      	ldr	r0, [r7, #4]
 800172a:	f7ff fb79 	bl	8000e20 <gkl_find_by_huart>
 800172e:	6178      	str	r0, [r7, #20]
    if (link == NULL) return;
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d04d      	beq.n	80017d2 <GKL_Global_UART_RxCpltCallback+0xb2>

    uint32_t now = HAL_GetTick();
 8001736:	f004 f8f7 	bl	8005928 <HAL_GetTick>
 800173a:	6138      	str	r0, [r7, #16]
    uint8_t b = link->rx_byte;
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001742:	73fb      	strb	r3, [r7, #15]

    /* Log EVERY received byte (even garbage/out-of-frame) */
    gkl_raw_rx_push(link, b);
 8001744:	7bfb      	ldrb	r3, [r7, #15]
 8001746:	4619      	mov	r1, r3
 8001748:	6978      	ldr	r0, [r7, #20]
 800174a:	f7ff fb9b 	bl	8000e84 <gkl_raw_rx_push>

    link->last_rx_byte_ms = now;
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	693a      	ldr	r2, [r7, #16]
 8001752:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* RX diagnostics */
    link->rx_seen_since_tx = 1u;
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	2201      	movs	r2, #1
 800175a:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = b;
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	7bfa      	ldrb	r2, [r7, #15]
 8001762:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->rx_total_bytes++;
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800176a:	1c5a      	adds	r2, r3, #1
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (link->rx_len == 0u)
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001776:	b2db      	uxtb	r3, r3
 8001778:	2b00      	cmp	r3, #0
 800177a:	d102      	bne.n	8001782 <GKL_Global_UART_RxCpltCallback+0x62>
    {
        /* Wait for STX */
        if (b != GKL_STX)
 800177c:	7bfb      	ldrb	r3, [r7, #15]
 800177e:	2b02      	cmp	r3, #2
 8001780:	d11d      	bne.n	80017be <GKL_Global_UART_RxCpltCallback+0x9e>
        {
            goto rearm;
        }
    }

    if (link->rx_len < GKL_MAX_FRAME_LEN)
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001788:	b2db      	uxtb	r3, r3
 800178a:	2b1a      	cmp	r3, #26
 800178c:	d812      	bhi.n	80017b4 <GKL_Global_UART_RxCpltCallback+0x94>
    {
        link->rx_buf[link->rx_len++] = b;
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001794:	b2db      	uxtb	r3, r3
 8001796:	1c5a      	adds	r2, r3, #1
 8001798:	b2d1      	uxtb	r1, r2
 800179a:	697a      	ldr	r2, [r7, #20]
 800179c:	f882 1059 	strb.w	r1, [r2, #89]	@ 0x59
 80017a0:	461a      	mov	r2, r3
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	4413      	add	r3, r2
 80017a6:	7bfa      	ldrb	r2, [r7, #15]
 80017a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        gkl_fail(link, GKL_ERR_FORMAT);
        goto rearm;
    }

    gkl_try_finalize_frame_if_complete(link);
 80017ac:	6978      	ldr	r0, [r7, #20]
 80017ae:	f7ff fcb9 	bl	8001124 <gkl_try_finalize_frame_if_complete>
 80017b2:	e005      	b.n	80017c0 <GKL_Global_UART_RxCpltCallback+0xa0>
        gkl_fail(link, GKL_ERR_FORMAT);
 80017b4:	2105      	movs	r1, #5
 80017b6:	6978      	ldr	r0, [r7, #20]
 80017b8:	f7ff fc7d 	bl	80010b6 <gkl_fail>
        goto rearm;
 80017bc:	e000      	b.n	80017c0 <GKL_Global_UART_RxCpltCallback+0xa0>
            goto rearm;
 80017be:	bf00      	nop

rearm:
    (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	6818      	ldr	r0, [r3, #0]
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	333c      	adds	r3, #60	@ 0x3c
 80017c8:	2201      	movs	r2, #1
 80017ca:	4619      	mov	r1, r3
 80017cc:	f00f fbfc 	bl	8010fc8 <HAL_UART_Receive_IT>
 80017d0:	e000      	b.n	80017d4 <GKL_Global_UART_RxCpltCallback+0xb4>
    if (link == NULL) return;
 80017d2:	bf00      	nop
}
 80017d4:	3718      	adds	r7, #24
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}

080017da <GKL_Global_UART_ErrorCallback>:

void GKL_Global_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80017da:	b580      	push	{r7, lr}
 80017dc:	b084      	sub	sp, #16
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 80017e2:	6878      	ldr	r0, [r7, #4]
 80017e4:	f7ff fb1c 	bl	8000e20 <gkl_find_by_huart>
 80017e8:	60f8      	str	r0, [r7, #12]
    if (link == NULL) return;
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d04b      	beq.n	8001888 <GKL_Global_UART_ErrorCallback+0xae>

    /* Save error code for diagnostics (printed from main loop) */
    link->last_uart_error = huart->ErrorCode;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290
    link->uart_error_pending = 1u;
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	2201      	movs	r2, #1
 8001800:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* Try to grab a byte if it is sitting in RDR (framing/parity error cases) */
    if ((huart->Instance->ISR & USART_ISR_RXNE_RXFNE) != 0u)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	69db      	ldr	r3, [r3, #28]
 800180a:	f003 0320 	and.w	r3, r3, #32
 800180e:	2b00      	cmp	r3, #0
 8001810:	d008      	beq.n	8001824 <GKL_Global_UART_ErrorCallback+0x4a>
    {
        uint8_t b = (uint8_t)(huart->Instance->RDR & 0xFFu);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001818:	72fb      	strb	r3, [r7, #11]
        gkl_raw_rx_push(link, b);
 800181a:	7afb      	ldrb	r3, [r7, #11]
 800181c:	4619      	mov	r1, r3
 800181e:	68f8      	ldr	r0, [r7, #12]
 8001820:	f7ff fb30 	bl	8000e84 <gkl_raw_rx_push>
    }

    /* Clear UART error flags and restart RX */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	2208      	movs	r2, #8
 800182a:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_FEFLAG(huart);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	2202      	movs	r2, #2
 8001832:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_NEFLAG(huart);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2204      	movs	r2, #4
 800183a:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_PEFLAG(huart);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2201      	movs	r2, #1
 8001842:	621a      	str	r2, [r3, #32]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2200      	movs	r2, #0
 8001848:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    link->last_error = GKL_ERR_UART;
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	2206      	movs	r2, #6
 8001850:	715a      	strb	r2, [r3, #5]
    if (link->consecutive_fail < 255u) link->consecutive_fail++;
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	799b      	ldrb	r3, [r3, #6]
 8001856:	b2db      	uxtb	r3, r3
 8001858:	2bff      	cmp	r3, #255	@ 0xff
 800185a:	d006      	beq.n	800186a <GKL_Global_UART_ErrorCallback+0x90>
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	799b      	ldrb	r3, [r3, #6]
 8001860:	b2db      	uxtb	r3, r3
 8001862:	3301      	adds	r3, #1
 8001864:	b2da      	uxtb	r2, r3
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	719a      	strb	r2, [r3, #6]
    gkl_rx_reset(link);
 800186a:	68f8      	ldr	r0, [r7, #12]
 800186c:	f7ff fc04 	bl	8001078 <gkl_rx_reset>

    (void)HAL_UART_AbortReceive_IT(huart);
 8001870:	6878      	ldr	r0, [r7, #4]
 8001872:	f00f fc75 	bl	8011160 <HAL_UART_AbortReceive_IT>
    (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	6818      	ldr	r0, [r3, #0]
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	333c      	adds	r3, #60	@ 0x3c
 800187e:	2201      	movs	r2, #1
 8001880:	4619      	mov	r1, r3
 8001882:	f00f fba1 	bl	8010fc8 <HAL_UART_Receive_IT>
 8001886:	e000      	b.n	800188a <GKL_Global_UART_ErrorCallback+0xb0>
    if (link == NULL) return;
 8001888:	bf00      	nop
}
 800188a:	3710      	adds	r7, #16
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}

08001890 <GKL_GetAndClearUartError>:
    link->raw_rx_tail = tail;
    return n;
}

bool GKL_GetAndClearUartError(GKL_Link *link, uint32_t *out_error)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	6039      	str	r1, [r7, #0]
    if (link == NULL || out_error == NULL) return false;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d002      	beq.n	80018a6 <GKL_GetAndClearUartError+0x16>
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d101      	bne.n	80018aa <GKL_GetAndClearUartError+0x1a>
 80018a6:	2300      	movs	r3, #0
 80018a8:	e011      	b.n	80018ce <GKL_GetAndClearUartError+0x3e>
    if (link->uart_error_pending == 0u) return false;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d101      	bne.n	80018ba <GKL_GetAndClearUartError+0x2a>
 80018b6:	2300      	movs	r3, #0
 80018b8:	e009      	b.n	80018ce <GKL_GetAndClearUartError+0x3e>

    *out_error = link->last_uart_error;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	f8d3 2290 	ldr.w	r2, [r3, #656]	@ 0x290
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	601a      	str	r2, [r3, #0]
    link->uart_error_pending = 0u;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2200      	movs	r2, #0
 80018c8:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
    return true;
 80018cc:	2301      	movs	r3, #1
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	370c      	adds	r7, #12
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
	...

080018dc <KEYBOARD_Init>:
static uint16_t ColPins[KEY_COLS] = {GPIO_PIN_11, GPIO_PIN_12, GPIO_PIN_13, GPIO_PIN_14};

static volatile char ActiveKey = 0;
static volatile uint8_t KeyReady = 0;

void KEYBOARD_Init(void) {
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
    // ,     High ()
    for(uint8_t r = 0; r < KEY_ROWS; r++) {
 80018e2:	2300      	movs	r3, #0
 80018e4:	71fb      	strb	r3, [r7, #7]
 80018e6:	e00e      	b.n	8001906 <KEYBOARD_Init+0x2a>
        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_SET);
 80018e8:	79fb      	ldrb	r3, [r7, #7]
 80018ea:	4a0b      	ldr	r2, [pc, #44]	@ (8001918 <KEYBOARD_Init+0x3c>)
 80018ec:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80018f0:	79fb      	ldrb	r3, [r7, #7]
 80018f2:	4a0a      	ldr	r2, [pc, #40]	@ (800191c <KEYBOARD_Init+0x40>)
 80018f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80018f8:	2201      	movs	r2, #1
 80018fa:	4619      	mov	r1, r3
 80018fc:	f007 f9f6 	bl	8008cec <HAL_GPIO_WritePin>
    for(uint8_t r = 0; r < KEY_ROWS; r++) {
 8001900:	79fb      	ldrb	r3, [r7, #7]
 8001902:	3301      	adds	r3, #1
 8001904:	71fb      	strb	r3, [r7, #7]
 8001906:	79fb      	ldrb	r3, [r7, #7]
 8001908:	2b04      	cmp	r3, #4
 800190a:	d9ed      	bls.n	80018e8 <KEYBOARD_Init+0xc>
    }
}
 800190c:	bf00      	nop
 800190e:	bf00      	nop
 8001910:	3708      	adds	r7, #8
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	24000000 	.word	0x24000000
 800191c:	24000014 	.word	0x24000014

08001920 <KEYBOARD_Scan_Process>:

/**
 *     .
 *   10   HAL_TIM_PeriodElapsedCallback.
 */
void KEYBOARD_Scan_Process(void) {
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
    static uint8_t debounce_timer = 0;
    static char candidate_key = 0;
    char current_detected = 0;
 8001926:	2300      	movs	r3, #0
 8001928:	71fb      	strb	r3, [r7, #7]

    // 1.   
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 800192a:	2300      	movs	r3, #0
 800192c:	71bb      	strb	r3, [r7, #6]
 800192e:	e03e      	b.n	80019ae <KEYBOARD_Scan_Process+0x8e>
        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_RESET); //  
 8001930:	79bb      	ldrb	r3, [r7, #6]
 8001932:	4a3a      	ldr	r2, [pc, #232]	@ (8001a1c <KEYBOARD_Scan_Process+0xfc>)
 8001934:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001938:	79bb      	ldrb	r3, [r7, #6]
 800193a:	4a39      	ldr	r2, [pc, #228]	@ (8001a20 <KEYBOARD_Scan_Process+0x100>)
 800193c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001940:	2200      	movs	r2, #0
 8001942:	4619      	mov	r1, r3
 8001944:	f007 f9d2 	bl	8008cec <HAL_GPIO_WritePin>

        for (uint8_t c = 0; c < KEY_COLS; c++) {
 8001948:	2300      	movs	r3, #0
 800194a:	717b      	strb	r3, [r7, #5]
 800194c:	e01a      	b.n	8001984 <KEYBOARD_Scan_Process+0x64>
            if (HAL_GPIO_ReadPin(ColPorts[c], ColPins[c]) == GPIO_PIN_RESET) {
 800194e:	797b      	ldrb	r3, [r7, #5]
 8001950:	4a34      	ldr	r2, [pc, #208]	@ (8001a24 <KEYBOARD_Scan_Process+0x104>)
 8001952:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001956:	797b      	ldrb	r3, [r7, #5]
 8001958:	4933      	ldr	r1, [pc, #204]	@ (8001a28 <KEYBOARD_Scan_Process+0x108>)
 800195a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800195e:	4619      	mov	r1, r3
 8001960:	4610      	mov	r0, r2
 8001962:	f007 f9ab 	bl	8008cbc <HAL_GPIO_ReadPin>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d108      	bne.n	800197e <KEYBOARD_Scan_Process+0x5e>
                current_detected = KeyMap[r][c];
 800196c:	79ba      	ldrb	r2, [r7, #6]
 800196e:	797b      	ldrb	r3, [r7, #5]
 8001970:	492e      	ldr	r1, [pc, #184]	@ (8001a2c <KEYBOARD_Scan_Process+0x10c>)
 8001972:	0092      	lsls	r2, r2, #2
 8001974:	440a      	add	r2, r1
 8001976:	4413      	add	r3, r2
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	71fb      	strb	r3, [r7, #7]
                break;
 800197c:	e005      	b.n	800198a <KEYBOARD_Scan_Process+0x6a>
        for (uint8_t c = 0; c < KEY_COLS; c++) {
 800197e:	797b      	ldrb	r3, [r7, #5]
 8001980:	3301      	adds	r3, #1
 8001982:	717b      	strb	r3, [r7, #5]
 8001984:	797b      	ldrb	r3, [r7, #5]
 8001986:	2b03      	cmp	r3, #3
 8001988:	d9e1      	bls.n	800194e <KEYBOARD_Scan_Process+0x2e>
            }
        }

        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_SET); //  
 800198a:	79bb      	ldrb	r3, [r7, #6]
 800198c:	4a23      	ldr	r2, [pc, #140]	@ (8001a1c <KEYBOARD_Scan_Process+0xfc>)
 800198e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001992:	79bb      	ldrb	r3, [r7, #6]
 8001994:	4a22      	ldr	r2, [pc, #136]	@ (8001a20 <KEYBOARD_Scan_Process+0x100>)
 8001996:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800199a:	2201      	movs	r2, #1
 800199c:	4619      	mov	r1, r3
 800199e:	f007 f9a5 	bl	8008cec <HAL_GPIO_WritePin>
        if (current_detected) break;
 80019a2:	79fb      	ldrb	r3, [r7, #7]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d106      	bne.n	80019b6 <KEYBOARD_Scan_Process+0x96>
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 80019a8:	79bb      	ldrb	r3, [r7, #6]
 80019aa:	3301      	adds	r3, #1
 80019ac:	71bb      	strb	r3, [r7, #6]
 80019ae:	79bb      	ldrb	r3, [r7, #6]
 80019b0:	2b04      	cmp	r3, #4
 80019b2:	d9bd      	bls.n	8001930 <KEYBOARD_Scan_Process+0x10>
 80019b4:	e000      	b.n	80019b8 <KEYBOARD_Scan_Process+0x98>
        if (current_detected) break;
 80019b6:	bf00      	nop
    }

    // 2.  
    if (current_detected != 0 && current_detected == candidate_key) {
 80019b8:	79fb      	ldrb	r3, [r7, #7]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d01d      	beq.n	80019fa <KEYBOARD_Scan_Process+0xda>
 80019be:	4b1c      	ldr	r3, [pc, #112]	@ (8001a30 <KEYBOARD_Scan_Process+0x110>)
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	79fa      	ldrb	r2, [r7, #7]
 80019c4:	429a      	cmp	r2, r3
 80019c6:	d118      	bne.n	80019fa <KEYBOARD_Scan_Process+0xda>
        if (++debounce_timer >= 3) { //  30 
 80019c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001a34 <KEYBOARD_Scan_Process+0x114>)
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	3301      	adds	r3, #1
 80019ce:	b2da      	uxtb	r2, r3
 80019d0:	4b18      	ldr	r3, [pc, #96]	@ (8001a34 <KEYBOARD_Scan_Process+0x114>)
 80019d2:	701a      	strb	r2, [r3, #0]
 80019d4:	4b17      	ldr	r3, [pc, #92]	@ (8001a34 <KEYBOARD_Scan_Process+0x114>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	2b02      	cmp	r3, #2
 80019da:	d91b      	bls.n	8001a14 <KEYBOARD_Scan_Process+0xf4>
            if (!KeyReady) {
 80019dc:	4b16      	ldr	r3, [pc, #88]	@ (8001a38 <KEYBOARD_Scan_Process+0x118>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d105      	bne.n	80019f2 <KEYBOARD_Scan_Process+0xd2>
                ActiveKey = current_detected;
 80019e6:	4a15      	ldr	r2, [pc, #84]	@ (8001a3c <KEYBOARD_Scan_Process+0x11c>)
 80019e8:	79fb      	ldrb	r3, [r7, #7]
 80019ea:	7013      	strb	r3, [r2, #0]
                KeyReady = 1;
 80019ec:	4b12      	ldr	r3, [pc, #72]	@ (8001a38 <KEYBOARD_Scan_Process+0x118>)
 80019ee:	2201      	movs	r2, #1
 80019f0:	701a      	strb	r2, [r3, #0]
            }
            debounce_timer = 3;
 80019f2:	4b10      	ldr	r3, [pc, #64]	@ (8001a34 <KEYBOARD_Scan_Process+0x114>)
 80019f4:	2203      	movs	r2, #3
 80019f6:	701a      	strb	r2, [r3, #0]
        if (++debounce_timer >= 3) { //  30 
 80019f8:	e00c      	b.n	8001a14 <KEYBOARD_Scan_Process+0xf4>
        }
    } else {
        debounce_timer = 0;
 80019fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001a34 <KEYBOARD_Scan_Process+0x114>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	701a      	strb	r2, [r3, #0]
        candidate_key = current_detected;
 8001a00:	4a0b      	ldr	r2, [pc, #44]	@ (8001a30 <KEYBOARD_Scan_Process+0x110>)
 8001a02:	79fb      	ldrb	r3, [r7, #7]
 8001a04:	7013      	strb	r3, [r2, #0]
        if (current_detected == 0) KeyReady = 0; //  
 8001a06:	79fb      	ldrb	r3, [r7, #7]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d103      	bne.n	8001a14 <KEYBOARD_Scan_Process+0xf4>
 8001a0c:	4b0a      	ldr	r3, [pc, #40]	@ (8001a38 <KEYBOARD_Scan_Process+0x118>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	701a      	strb	r2, [r3, #0]
    }
}
 8001a12:	e7ff      	b.n	8001a14 <KEYBOARD_Scan_Process+0xf4>
 8001a14:	bf00      	nop
 8001a16:	3708      	adds	r7, #8
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	24000000 	.word	0x24000000
 8001a20:	24000014 	.word	0x24000014
 8001a24:	24000020 	.word	0x24000020
 8001a28:	24000030 	.word	0x24000030
 8001a2c:	080187e0 	.word	0x080187e0
 8001a30:	24001ab7 	.word	0x24001ab7
 8001a34:	24001ab8 	.word	0x24001ab8
 8001a38:	24001ab6 	.word	0x24001ab6
 8001a3c:	24001ab5 	.word	0x24001ab5

08001a40 <KEYBOARD_GetKey>:

char KEYBOARD_GetKey(void) {
 8001a40:	b480      	push	{r7}
 8001a42:	b083      	sub	sp, #12
 8001a44:	af00      	add	r7, sp, #0
    if (KeyReady && ActiveKey != 0) {
 8001a46:	4b0c      	ldr	r3, [pc, #48]	@ (8001a78 <KEYBOARD_GetKey+0x38>)
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d00c      	beq.n	8001a6a <KEYBOARD_GetKey+0x2a>
 8001a50:	4b0a      	ldr	r3, [pc, #40]	@ (8001a7c <KEYBOARD_GetKey+0x3c>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d007      	beq.n	8001a6a <KEYBOARD_GetKey+0x2a>
        char temp = ActiveKey;
 8001a5a:	4b08      	ldr	r3, [pc, #32]	@ (8001a7c <KEYBOARD_GetKey+0x3c>)
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	71fb      	strb	r3, [r7, #7]
        ActiveKey = 0; //   ,   
 8001a60:	4b06      	ldr	r3, [pc, #24]	@ (8001a7c <KEYBOARD_GetKey+0x3c>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	701a      	strb	r2, [r3, #0]
        return temp;
 8001a66:	79fb      	ldrb	r3, [r7, #7]
 8001a68:	e000      	b.n	8001a6c <KEYBOARD_GetKey+0x2c>
    }
    return 0;
 8001a6a:	2300      	movs	r3, #0
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	370c      	adds	r7, #12
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr
 8001a78:	24001ab6 	.word	0x24001ab6
 8001a7c:	24001ab5 	.word	0x24001ab5

08001a80 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 0 */
/**
  * @brief     
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a04      	ldr	r2, [pc, #16]	@ (8001aa0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d101      	bne.n	8001a96 <HAL_TIM_PeriodElapsedCallback+0x16>
    {
        KEYBOARD_Scan_Process();
 8001a92:	f7ff ff45 	bl	8001920 <KEYBOARD_Scan_Process>
    }
}
 8001a96:	bf00      	nop
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	40000400 	.word	0x40000400

08001aa4 <System_Log>:

/**
  * @brief    USB CDC ( ,      CPU)
  */
void System_Log(const char* message)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
    CDC_LOG_Push(message);
 8001aac:	6878      	ldr	r0, [r7, #4]
 8001aae:	f7ff f889 	bl	8000bc4 <CDC_LOG_Push>
}
 8001ab2:	bf00      	nop
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <HAL_UART_TxCpltCallback>:
/**
  * @brief UART TX complete callback
  * @note  USART2/USART3      (GKL     ).
  */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b082      	sub	sp, #8
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	6078      	str	r0, [r7, #4]
    /* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
    GKL_Global_UART_TxCpltCallback(huart);
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	f7ff fe13 	bl	80016ee <GKL_Global_UART_TxCpltCallback>
}
 8001ac8:	bf00      	nop
 8001aca:	3708      	adds	r7, #8
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <HAL_UART_RxCpltCallback>:

/**
  * @brief UART RX complete callback
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
    /* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
    GKL_Global_UART_RxCpltCallback(huart);
 8001ad8:	6878      	ldr	r0, [r7, #4]
 8001ada:	f7ff fe21 	bl	8001720 <GKL_Global_UART_RxCpltCallback>
}
 8001ade:	bf00      	nop
 8001ae0:	3708      	adds	r7, #8
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}

08001ae6 <HAL_UART_ErrorCallback>:

/**
  * @brief UART error callback
  */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001ae6:	b580      	push	{r7, lr}
 8001ae8:	b082      	sub	sp, #8
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	6078      	str	r0, [r7, #4]
    /* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
    GKL_Global_UART_ErrorCallback(huart);
 8001aee:	6878      	ldr	r0, [r7, #4]
 8001af0:	f7ff fe73 	bl	80017da <GKL_Global_UART_ErrorCallback>
}
 8001af4:	bf00      	nop
 8001af6:	3708      	adds	r7, #8
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}

08001afc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b084      	sub	sp, #16
 8001b00:	af00      	add	r7, sp, #0
  /*  MPU     */
  MPU_Config();
 8001b02:	f000 fbb1 	bl	8002268 <MPU_Config>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001b06:	4b60      	ldr	r3, [pc, #384]	@ (8001c88 <main+0x18c>)
 8001b08:	695b      	ldr	r3, [r3, #20]
 8001b0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d11b      	bne.n	8001b4a <main+0x4e>
  __ASM volatile ("dsb 0xF":::"memory");
 8001b12:	f3bf 8f4f 	dsb	sy
}
 8001b16:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001b18:	f3bf 8f6f 	isb	sy
}
 8001b1c:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001b1e:	4b5a      	ldr	r3, [pc, #360]	@ (8001c88 <main+0x18c>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001b26:	f3bf 8f4f 	dsb	sy
}
 8001b2a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001b2c:	f3bf 8f6f 	isb	sy
}
 8001b30:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001b32:	4b55      	ldr	r3, [pc, #340]	@ (8001c88 <main+0x18c>)
 8001b34:	695b      	ldr	r3, [r3, #20]
 8001b36:	4a54      	ldr	r2, [pc, #336]	@ (8001c88 <main+0x18c>)
 8001b38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b3c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b3e:	f3bf 8f4f 	dsb	sy
}
 8001b42:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001b44:	f3bf 8f6f 	isb	sy
}
 8001b48:	e000      	b.n	8001b4c <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001b4a:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001b4c:	4b4e      	ldr	r3, [pc, #312]	@ (8001c88 <main+0x18c>)
 8001b4e:	695b      	ldr	r3, [r3, #20]
 8001b50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d138      	bne.n	8001bca <main+0xce>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8001b58:	4b4b      	ldr	r3, [pc, #300]	@ (8001c88 <main+0x18c>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001b60:	f3bf 8f4f 	dsb	sy
}
 8001b64:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 8001b66:	4b48      	ldr	r3, [pc, #288]	@ (8001c88 <main+0x18c>)
 8001b68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b6c:	60fb      	str	r3, [r7, #12]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	0b5b      	lsrs	r3, r3, #13
 8001b72:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001b76:	60bb      	str	r3, [r7, #8]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	08db      	lsrs	r3, r3, #3
 8001b7c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001b80:	607b      	str	r3, [r7, #4]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001b82:	68bb      	ldr	r3, [r7, #8]
 8001b84:	015a      	lsls	r2, r3, #5
 8001b86:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8001b8a:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001b8c:	687a      	ldr	r2, [r7, #4]
 8001b8e:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001b90:	493d      	ldr	r1, [pc, #244]	@ (8001c88 <main+0x18c>)
 8001b92:	4313      	orrs	r3, r2
 8001b94:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	1e5a      	subs	r2, r3, #1
 8001b9c:	607a      	str	r2, [r7, #4]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d1ef      	bne.n	8001b82 <main+0x86>
    } while(sets-- != 0U);
 8001ba2:	68bb      	ldr	r3, [r7, #8]
 8001ba4:	1e5a      	subs	r2, r3, #1
 8001ba6:	60ba      	str	r2, [r7, #8]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d1e5      	bne.n	8001b78 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8001bac:	f3bf 8f4f 	dsb	sy
}
 8001bb0:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001bb2:	4b35      	ldr	r3, [pc, #212]	@ (8001c88 <main+0x18c>)
 8001bb4:	695b      	ldr	r3, [r3, #20]
 8001bb6:	4a34      	ldr	r2, [pc, #208]	@ (8001c88 <main+0x18c>)
 8001bb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bbc:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001bbe:	f3bf 8f4f 	dsb	sy
}
 8001bc2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001bc4:	f3bf 8f6f 	isb	sy
}
 8001bc8:	e000      	b.n	8001bcc <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001bca:	bf00      	nop
  /*     H7 */
  SCB_EnableICache();
  SCB_EnableDCache();

  /*   ,  Flash   Systick. */
  HAL_Init();
 8001bcc:	f003 fe26 	bl	800581c <HAL_Init>

  /*    */
  SystemClock_Config();
 8001bd0:	f000 f86e 	bl	8001cb0 <SystemClock_Config>

  /*     */
  MX_GPIO_Init();
 8001bd4:	f000 fab0 	bl	8002138 <MX_GPIO_Init>
  MX_DMA_Init();
 8001bd8:	f000 fa6e 	bl	80020b8 <MX_DMA_Init>
  MX_I2C1_Init();
 8001bdc:	f000 f8e4 	bl	8001da8 <MX_I2C1_Init>
  MX_SPI2_Init();
 8001be0:	f000 f910 	bl	8001e04 <MX_SPI2_Init>
  MX_TIM2_Init();
 8001be4:	f000 f966 	bl	8001eb4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001be8:	f000 f9b2 	bl	8001f50 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001bec:	f000 fa00 	bl	8001ff0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001bf0:	f000 fa30 	bl	8002054 <MX_USART3_UART_Init>
  MX_USB_DEVICE_Init();
 8001bf4:	f015 f9f2 	bl	8016fdc <MX_USB_DEVICE_Init>

  /* USER CODE BEGIN 2 */
  CDC_LOG_Init();
 8001bf8:	f7fe ffc0 	bl	8000b7c <CDC_LOG_Init>
  HAL_Delay(3000);
 8001bfc:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001c00:	f003 fe9e 	bl	8005940 <HAL_Delay>
  System_Log(">>> System Booting...\r\n");
 8001c04:	4821      	ldr	r0, [pc, #132]	@ (8001c8c <main+0x190>)
 8001c06:	f7ff ff4d 	bl	8001aa4 <System_Log>

  /*         main.h */
  HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_RESET);
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c10:	481f      	ldr	r0, [pc, #124]	@ (8001c90 <main+0x194>)
 8001c12:	f007 f86b 	bl	8008cec <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8001c16:	2064      	movs	r0, #100	@ 0x64
 8001c18:	f003 fe92 	bl	8005940 <HAL_Delay>
  HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_SET);
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c22:	481b      	ldr	r0, [pc, #108]	@ (8001c90 <main+0x194>)
 8001c24:	f007 f862 	bl	8008cec <HAL_GPIO_WritePin>
  HAL_Delay(200);
 8001c28:	20c8      	movs	r0, #200	@ 0xc8
 8001c2a:	f003 fe89 	bl	8005940 <HAL_Delay>

  /*  SSD1309 */
  SSD1309_Init();
 8001c2e:	f002 f84f 	bl	8003cd0 <SSD1309_Init>

  /*     ( ) */
  SSD1309_Fill(0);
 8001c32:	2000      	movs	r0, #0
 8001c34:	f002 f8a6 	bl	8003d84 <SSD1309_Fill>
  SSD1309_UpdateScreen();
 8001c38:	f002 f8bc 	bl	8003db4 <SSD1309_UpdateScreen>
  HAL_Delay(100);
 8001c3c:	2064      	movs	r0, #100	@ 0x64
 8001c3e:	f003 fe7f 	bl	8005940 <HAL_Delay>

  /*    */
  KEYBOARD_Init();
 8001c42:	f7ff fe4b 	bl	80018dc <KEYBOARD_Init>

  /*    */
  SSD1309_SetCursor(30, 10);
 8001c46:	210a      	movs	r1, #10
 8001c48:	201e      	movs	r0, #30
 8001c4a:	f002 f90d 	bl	8003e68 <SSD1309_SetCursor>
  SSD1309_WriteString("H750 CONTROL", 1);
 8001c4e:	2101      	movs	r1, #1
 8001c50:	4810      	ldr	r0, [pc, #64]	@ (8001c94 <main+0x198>)
 8001c52:	f002 f9b5 	bl	8003fc0 <SSD1309_WriteString>
  SSD1309_SetCursor(30, 30);
 8001c56:	211e      	movs	r1, #30
 8001c58:	201e      	movs	r0, #30
 8001c5a:	f002 f905 	bl	8003e68 <SSD1309_SetCursor>
  SSD1309_WriteString("STATUS: READY", 1);
 8001c5e:	2101      	movs	r1, #1
 8001c60:	480d      	ldr	r0, [pc, #52]	@ (8001c98 <main+0x19c>)
 8001c62:	f002 f9ad 	bl	8003fc0 <SSD1309_WriteString>

  SSD1309_UpdateScreen();
 8001c66:	f002 f8a5 	bl	8003db4 <SSD1309_UpdateScreen>

  System_Log(">>> Display Initialized. Starting Timers.\r\n");
 8001c6a:	480c      	ldr	r0, [pc, #48]	@ (8001c9c <main+0x1a0>)
 8001c6c:	f7ff ff1a 	bl	8001aa4 <System_Log>

  /*     () */
  HAL_TIM_Base_Start_IT(&htim3);
 8001c70:	480b      	ldr	r0, [pc, #44]	@ (8001ca0 <main+0x1a4>)
 8001c72:	f00e fccf 	bl	8010614 <HAL_TIM_Base_Start_IT>

  /* Application init (protocol plugins + UI + managers)
     NOTE: USART2/USART3 are reserved for TRK links (no USART2 logging). */
  APP_Init(&huart2, &huart3, &hi2c1);
 8001c76:	4a0b      	ldr	r2, [pc, #44]	@ (8001ca4 <main+0x1a8>)
 8001c78:	490b      	ldr	r1, [pc, #44]	@ (8001ca8 <main+0x1ac>)
 8001c7a:	480c      	ldr	r0, [pc, #48]	@ (8001cac <main+0x1b0>)
 8001c7c:	f7fe fdf6 	bl	800086c <APP_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* Run application (USB logging, protocol plugins, UI, managers) */
    APP_Task();
 8001c80:	f7fe fed2 	bl	8000a28 <APP_Task>
 8001c84:	e7fc      	b.n	8001c80 <main+0x184>
 8001c86:	bf00      	nop
 8001c88:	e000ed00 	.word	0xe000ed00
 8001c8c:	08018564 	.word	0x08018564
 8001c90:	58020400 	.word	0x58020400
 8001c94:	0801857c 	.word	0x0801857c
 8001c98:	0801858c 	.word	0x0801858c
 8001c9c:	0801859c 	.word	0x0801859c
 8001ca0:	24001c5c 	.word	0x24001c5c
 8001ca4:	24001abc 	.word	0x24001abc
 8001ca8:	24001d3c 	.word	0x24001d3c
 8001cac:	24001ca8 	.word	0x24001ca8

08001cb0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b09c      	sub	sp, #112	@ 0x70
 8001cb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cb6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cba:	224c      	movs	r2, #76	@ 0x4c
 8001cbc:	2100      	movs	r1, #0
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f015 ff12 	bl	8017ae8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cc4:	1d3b      	adds	r3, r7, #4
 8001cc6:	2220      	movs	r2, #32
 8001cc8:	2100      	movs	r1, #0
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f015 ff0c 	bl	8017ae8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001cd0:	2002      	movs	r0, #2
 8001cd2:	f00a fe37 	bl	800c944 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	603b      	str	r3, [r7, #0]
 8001cda:	4b31      	ldr	r3, [pc, #196]	@ (8001da0 <SystemClock_Config+0xf0>)
 8001cdc:	699b      	ldr	r3, [r3, #24]
 8001cde:	4a30      	ldr	r2, [pc, #192]	@ (8001da0 <SystemClock_Config+0xf0>)
 8001ce0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001ce4:	6193      	str	r3, [r2, #24]
 8001ce6:	4b2e      	ldr	r3, [pc, #184]	@ (8001da0 <SystemClock_Config+0xf0>)
 8001ce8:	699b      	ldr	r3, [r3, #24]
 8001cea:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001cee:	603b      	str	r3, [r7, #0]
 8001cf0:	4b2c      	ldr	r3, [pc, #176]	@ (8001da4 <SystemClock_Config+0xf4>)
 8001cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cf4:	4a2b      	ldr	r2, [pc, #172]	@ (8001da4 <SystemClock_Config+0xf4>)
 8001cf6:	f043 0301 	orr.w	r3, r3, #1
 8001cfa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001cfc:	4b29      	ldr	r3, [pc, #164]	@ (8001da4 <SystemClock_Config+0xf4>)
 8001cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d00:	f003 0301 	and.w	r3, r3, #1
 8001d04:	603b      	str	r3, [r7, #0]
 8001d06:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001d08:	bf00      	nop
 8001d0a:	4b25      	ldr	r3, [pc, #148]	@ (8001da0 <SystemClock_Config+0xf0>)
 8001d0c:	699b      	ldr	r3, [r3, #24]
 8001d0e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d16:	d1f8      	bne.n	8001d0a <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_HSI48;
 8001d18:	2321      	movs	r3, #33	@ 0x21
 8001d1a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d1c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d20:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001d22:	2301      	movs	r3, #1
 8001d24:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d26:	2302      	movs	r3, #2
 8001d28:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8001d2e:	2305      	movs	r3, #5
 8001d30:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001d32:	23c0      	movs	r3, #192	@ 0xc0
 8001d34:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001d36:	2302      	movs	r3, #2
 8001d38:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 15;
 8001d3a:	230f      	movs	r3, #15
 8001d3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001d3e:	2302      	movs	r3, #2
 8001d40:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001d42:	2308      	movs	r3, #8
 8001d44:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001d46:	2300      	movs	r3, #0
 8001d48:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d52:	4618      	mov	r0, r3
 8001d54:	f00a fe40 	bl	800c9d8 <HAL_RCC_OscConfig>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d001      	beq.n	8001d62 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001d5e:	f000 faae 	bl	80022be <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d62:	233f      	movs	r3, #63	@ 0x3f
 8001d64:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d66:	2303      	movs	r3, #3
 8001d68:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001d6e:	2308      	movs	r3, #8
 8001d70:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001d72:	2340      	movs	r3, #64	@ 0x40
 8001d74:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001d76:	2340      	movs	r3, #64	@ 0x40
 8001d78:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001d7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d7e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001d80:	2340      	movs	r3, #64	@ 0x40
 8001d82:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001d84:	1d3b      	adds	r3, r7, #4
 8001d86:	2104      	movs	r1, #4
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f00b fa7f 	bl	800d28c <HAL_RCC_ClockConfig>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8001d94:	f000 fa93 	bl	80022be <Error_Handler>
  }
}
 8001d98:	bf00      	nop
 8001d9a:	3770      	adds	r7, #112	@ 0x70
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	58024800 	.word	0x58024800
 8001da4:	58000400 	.word	0x58000400

08001da8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 8001dac:	4b12      	ldr	r3, [pc, #72]	@ (8001df8 <MX_I2C1_Init+0x50>)
 8001dae:	4a13      	ldr	r2, [pc, #76]	@ (8001dfc <MX_I2C1_Init+0x54>)
 8001db0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B03FDB;
 8001db2:	4b11      	ldr	r3, [pc, #68]	@ (8001df8 <MX_I2C1_Init+0x50>)
 8001db4:	4a12      	ldr	r2, [pc, #72]	@ (8001e00 <MX_I2C1_Init+0x58>)
 8001db6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001db8:	4b0f      	ldr	r3, [pc, #60]	@ (8001df8 <MX_I2C1_Init+0x50>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001dbe:	4b0e      	ldr	r3, [pc, #56]	@ (8001df8 <MX_I2C1_Init+0x50>)
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001dc4:	4b0c      	ldr	r3, [pc, #48]	@ (8001df8 <MX_I2C1_Init+0x50>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001dca:	4b0b      	ldr	r3, [pc, #44]	@ (8001df8 <MX_I2C1_Init+0x50>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001dd0:	4b09      	ldr	r3, [pc, #36]	@ (8001df8 <MX_I2C1_Init+0x50>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001dd6:	4b08      	ldr	r3, [pc, #32]	@ (8001df8 <MX_I2C1_Init+0x50>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ddc:	4b06      	ldr	r3, [pc, #24]	@ (8001df8 <MX_I2C1_Init+0x50>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001de2:	4805      	ldr	r0, [pc, #20]	@ (8001df8 <MX_I2C1_Init+0x50>)
 8001de4:	f006 ff9c 	bl	8008d20 <HAL_I2C_Init>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001dee:	f000 fa66 	bl	80022be <Error_Handler>
  }
}
 8001df2:	bf00      	nop
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	24001abc 	.word	0x24001abc
 8001dfc:	40005400 	.word	0x40005400
 8001e00:	00b03fdb 	.word	0x00b03fdb

08001e04 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001e08:	4b28      	ldr	r3, [pc, #160]	@ (8001eac <MX_SPI2_Init+0xa8>)
 8001e0a:	4a29      	ldr	r2, [pc, #164]	@ (8001eb0 <MX_SPI2_Init+0xac>)
 8001e0c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001e0e:	4b27      	ldr	r3, [pc, #156]	@ (8001eac <MX_SPI2_Init+0xa8>)
 8001e10:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001e14:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8001e16:	4b25      	ldr	r3, [pc, #148]	@ (8001eac <MX_SPI2_Init+0xa8>)
 8001e18:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001e1c:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e1e:	4b23      	ldr	r3, [pc, #140]	@ (8001eac <MX_SPI2_Init+0xa8>)
 8001e20:	2207      	movs	r2, #7
 8001e22:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e24:	4b21      	ldr	r3, [pc, #132]	@ (8001eac <MX_SPI2_Init+0xa8>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e2a:	4b20      	ldr	r3, [pc, #128]	@ (8001eac <MX_SPI2_Init+0xa8>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001e30:	4b1e      	ldr	r3, [pc, #120]	@ (8001eac <MX_SPI2_Init+0xa8>)
 8001e32:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001e36:	619a      	str	r2, [r3, #24]
  /*   32     OLED  */
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001e38:	4b1c      	ldr	r3, [pc, #112]	@ (8001eac <MX_SPI2_Init+0xa8>)
 8001e3a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e3e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e40:	4b1a      	ldr	r3, [pc, #104]	@ (8001eac <MX_SPI2_Init+0xa8>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e46:	4b19      	ldr	r3, [pc, #100]	@ (8001eac <MX_SPI2_Init+0xa8>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e4c:	4b17      	ldr	r3, [pc, #92]	@ (8001eac <MX_SPI2_Init+0xa8>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001e52:	4b16      	ldr	r3, [pc, #88]	@ (8001eac <MX_SPI2_Init+0xa8>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001e58:	4b14      	ldr	r3, [pc, #80]	@ (8001eac <MX_SPI2_Init+0xa8>)
 8001e5a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e5e:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001e60:	4b12      	ldr	r3, [pc, #72]	@ (8001eac <MX_SPI2_Init+0xa8>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001e66:	4b11      	ldr	r3, [pc, #68]	@ (8001eac <MX_SPI2_Init+0xa8>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001e6c:	4b0f      	ldr	r3, [pc, #60]	@ (8001eac <MX_SPI2_Init+0xa8>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001e72:	4b0e      	ldr	r3, [pc, #56]	@ (8001eac <MX_SPI2_Init+0xa8>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001e78:	4b0c      	ldr	r3, [pc, #48]	@ (8001eac <MX_SPI2_Init+0xa8>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001e7e:	4b0b      	ldr	r3, [pc, #44]	@ (8001eac <MX_SPI2_Init+0xa8>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001e84:	4b09      	ldr	r3, [pc, #36]	@ (8001eac <MX_SPI2_Init+0xa8>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001e8a:	4b08      	ldr	r3, [pc, #32]	@ (8001eac <MX_SPI2_Init+0xa8>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001e90:	4b06      	ldr	r3, [pc, #24]	@ (8001eac <MX_SPI2_Init+0xa8>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001e96:	4805      	ldr	r0, [pc, #20]	@ (8001eac <MX_SPI2_Init+0xa8>)
 8001e98:	f00d fbb0 	bl	800f5fc <HAL_SPI_Init>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <MX_SPI2_Init+0xa2>
  {
    Error_Handler();
 8001ea2:	f000 fa0c 	bl	80022be <Error_Handler>
  }
}
 8001ea6:	bf00      	nop
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	24001b10 	.word	0x24001b10
 8001eb0:	40003800 	.word	0x40003800

08001eb4 <MX_TIM2_Init>:

/**
  * @brief TIM2 Initialization Function (System Tick replacement/General)
  */
static void MX_TIM2_Init(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b088      	sub	sp, #32
 8001eb8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eba:	f107 0310 	add.w	r3, r7, #16
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	601a      	str	r2, [r3, #0]
 8001ec2:	605a      	str	r2, [r3, #4]
 8001ec4:	609a      	str	r2, [r3, #8]
 8001ec6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ec8:	1d3b      	adds	r3, r7, #4
 8001eca:	2200      	movs	r2, #0
 8001ecc:	601a      	str	r2, [r3, #0]
 8001ece:	605a      	str	r2, [r3, #4]
 8001ed0:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 8001ed2:	4b1e      	ldr	r3, [pc, #120]	@ (8001f4c <MX_TIM2_Init+0x98>)
 8001ed4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001ed8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4799;
 8001eda:	4b1c      	ldr	r3, [pc, #112]	@ (8001f4c <MX_TIM2_Init+0x98>)
 8001edc:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 8001ee0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ee2:	4b1a      	ldr	r3, [pc, #104]	@ (8001f4c <MX_TIM2_Init+0x98>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 499;
 8001ee8:	4b18      	ldr	r3, [pc, #96]	@ (8001f4c <MX_TIM2_Init+0x98>)
 8001eea:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001eee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ef0:	4b16      	ldr	r3, [pc, #88]	@ (8001f4c <MX_TIM2_Init+0x98>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ef6:	4b15      	ldr	r3, [pc, #84]	@ (8001f4c <MX_TIM2_Init+0x98>)
 8001ef8:	2280      	movs	r2, #128	@ 0x80
 8001efa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001efc:	4813      	ldr	r0, [pc, #76]	@ (8001f4c <MX_TIM2_Init+0x98>)
 8001efe:	f00e fb32 	bl	8010566 <HAL_TIM_Base_Init>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d001      	beq.n	8001f0c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001f08:	f000 f9d9 	bl	80022be <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f0c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f10:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f12:	f107 0310 	add.w	r3, r7, #16
 8001f16:	4619      	mov	r1, r3
 8001f18:	480c      	ldr	r0, [pc, #48]	@ (8001f4c <MX_TIM2_Init+0x98>)
 8001f1a:	f00e fcfb 	bl	8010914 <HAL_TIM_ConfigClockSource>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d001      	beq.n	8001f28 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001f24:	f000 f9cb 	bl	80022be <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f30:	1d3b      	adds	r3, r7, #4
 8001f32:	4619      	mov	r1, r3
 8001f34:	4805      	ldr	r0, [pc, #20]	@ (8001f4c <MX_TIM2_Init+0x98>)
 8001f36:	f00e ff4b 	bl	8010dd0 <HAL_TIMEx_MasterConfigSynchronization>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d001      	beq.n	8001f44 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001f40:	f000 f9bd 	bl	80022be <Error_Handler>
  }
}
 8001f44:	bf00      	nop
 8001f46:	3720      	adds	r7, #32
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	24001c10 	.word	0x24001c10

08001f50 <MX_TIM3_Init>:

/**
  * @brief TIM3 Initialization Function (Keyboard Scan Timer)
  */
static void MX_TIM3_Init(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b088      	sub	sp, #32
 8001f54:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f56:	f107 0310 	add.w	r3, r7, #16
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	601a      	str	r2, [r3, #0]
 8001f5e:	605a      	str	r2, [r3, #4]
 8001f60:	609a      	str	r2, [r3, #8]
 8001f62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f64:	1d3b      	adds	r3, r7, #4
 8001f66:	2200      	movs	r2, #0
 8001f68:	601a      	str	r2, [r3, #0]
 8001f6a:	605a      	str	r2, [r3, #4]
 8001f6c:	609a      	str	r2, [r3, #8]

  htim3.Instance = TIM3;
 8001f6e:	4b1e      	ldr	r3, [pc, #120]	@ (8001fe8 <MX_TIM3_Init+0x98>)
 8001f70:	4a1e      	ldr	r2, [pc, #120]	@ (8001fec <MX_TIM3_Init+0x9c>)
 8001f72:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 479;
 8001f74:	4b1c      	ldr	r3, [pc, #112]	@ (8001fe8 <MX_TIM3_Init+0x98>)
 8001f76:	f240 12df 	movw	r2, #479	@ 0x1df
 8001f7a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f7c:	4b1a      	ldr	r3, [pc, #104]	@ (8001fe8 <MX_TIM3_Init+0x98>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 8001f82:	4b19      	ldr	r3, [pc, #100]	@ (8001fe8 <MX_TIM3_Init+0x98>)
 8001f84:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001f88:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f8a:	4b17      	ldr	r3, [pc, #92]	@ (8001fe8 <MX_TIM3_Init+0x98>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f90:	4b15      	ldr	r3, [pc, #84]	@ (8001fe8 <MX_TIM3_Init+0x98>)
 8001f92:	2280      	movs	r2, #128	@ 0x80
 8001f94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001f96:	4814      	ldr	r0, [pc, #80]	@ (8001fe8 <MX_TIM3_Init+0x98>)
 8001f98:	f00e fae5 	bl	8010566 <HAL_TIM_Base_Init>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d001      	beq.n	8001fa6 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001fa2:	f000 f98c 	bl	80022be <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fa6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001faa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001fac:	f107 0310 	add.w	r3, r7, #16
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	480d      	ldr	r0, [pc, #52]	@ (8001fe8 <MX_TIM3_Init+0x98>)
 8001fb4:	f00e fcae 	bl	8010914 <HAL_TIM_ConfigClockSource>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8001fbe:	f000 f97e 	bl	80022be <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001fca:	1d3b      	adds	r3, r7, #4
 8001fcc:	4619      	mov	r1, r3
 8001fce:	4806      	ldr	r0, [pc, #24]	@ (8001fe8 <MX_TIM3_Init+0x98>)
 8001fd0:	f00e fefe 	bl	8010dd0 <HAL_TIMEx_MasterConfigSynchronization>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8001fda:	f000 f970 	bl	80022be <Error_Handler>
  }
}
 8001fde:	bf00      	nop
 8001fe0:	3720      	adds	r7, #32
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	24001c5c 	.word	0x24001c5c
 8001fec:	40000400 	.word	0x40000400

08001ff0 <MX_USART2_UART_Init>:

/**
  * @brief USART2 Initialization Function (System Logs)
  */
static void MX_USART2_UART_Init(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8001ff4:	4b15      	ldr	r3, [pc, #84]	@ (800204c <MX_USART2_UART_Init+0x5c>)
 8001ff6:	4a16      	ldr	r2, [pc, #88]	@ (8002050 <MX_USART2_UART_Init+0x60>)
 8001ff8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001ffa:	4b14      	ldr	r3, [pc, #80]	@ (800204c <MX_USART2_UART_Init+0x5c>)
 8001ffc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002000:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002002:	4b12      	ldr	r3, [pc, #72]	@ (800204c <MX_USART2_UART_Init+0x5c>)
 8002004:	2200      	movs	r2, #0
 8002006:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002008:	4b10      	ldr	r3, [pc, #64]	@ (800204c <MX_USART2_UART_Init+0x5c>)
 800200a:	2200      	movs	r2, #0
 800200c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800200e:	4b0f      	ldr	r3, [pc, #60]	@ (800204c <MX_USART2_UART_Init+0x5c>)
 8002010:	2200      	movs	r2, #0
 8002012:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002014:	4b0d      	ldr	r3, [pc, #52]	@ (800204c <MX_USART2_UART_Init+0x5c>)
 8002016:	220c      	movs	r2, #12
 8002018:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800201a:	4b0c      	ldr	r3, [pc, #48]	@ (800204c <MX_USART2_UART_Init+0x5c>)
 800201c:	2200      	movs	r2, #0
 800201e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002020:	4b0a      	ldr	r3, [pc, #40]	@ (800204c <MX_USART2_UART_Init+0x5c>)
 8002022:	2200      	movs	r2, #0
 8002024:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002026:	4b09      	ldr	r3, [pc, #36]	@ (800204c <MX_USART2_UART_Init+0x5c>)
 8002028:	2200      	movs	r2, #0
 800202a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800202c:	4b07      	ldr	r3, [pc, #28]	@ (800204c <MX_USART2_UART_Init+0x5c>)
 800202e:	2200      	movs	r2, #0
 8002030:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002032:	4b06      	ldr	r3, [pc, #24]	@ (800204c <MX_USART2_UART_Init+0x5c>)
 8002034:	2200      	movs	r2, #0
 8002036:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002038:	4804      	ldr	r0, [pc, #16]	@ (800204c <MX_USART2_UART_Init+0x5c>)
 800203a:	f00e ff75 	bl	8010f28 <HAL_UART_Init>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002044:	f000 f93b 	bl	80022be <Error_Handler>
  }
}
 8002048:	bf00      	nop
 800204a:	bd80      	pop	{r7, pc}
 800204c:	24001ca8 	.word	0x24001ca8
 8002050:	40004400 	.word	0x40004400

08002054 <MX_USART3_UART_Init>:

/**
  * @brief USART3 Initialization Function (Protocol Traffic)
  */
static void MX_USART3_UART_Init(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
  huart3.Instance = USART3;
 8002058:	4b15      	ldr	r3, [pc, #84]	@ (80020b0 <MX_USART3_UART_Init+0x5c>)
 800205a:	4a16      	ldr	r2, [pc, #88]	@ (80020b4 <MX_USART3_UART_Init+0x60>)
 800205c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800205e:	4b14      	ldr	r3, [pc, #80]	@ (80020b0 <MX_USART3_UART_Init+0x5c>)
 8002060:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002064:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002066:	4b12      	ldr	r3, [pc, #72]	@ (80020b0 <MX_USART3_UART_Init+0x5c>)
 8002068:	2200      	movs	r2, #0
 800206a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800206c:	4b10      	ldr	r3, [pc, #64]	@ (80020b0 <MX_USART3_UART_Init+0x5c>)
 800206e:	2200      	movs	r2, #0
 8002070:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002072:	4b0f      	ldr	r3, [pc, #60]	@ (80020b0 <MX_USART3_UART_Init+0x5c>)
 8002074:	2200      	movs	r2, #0
 8002076:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002078:	4b0d      	ldr	r3, [pc, #52]	@ (80020b0 <MX_USART3_UART_Init+0x5c>)
 800207a:	220c      	movs	r2, #12
 800207c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800207e:	4b0c      	ldr	r3, [pc, #48]	@ (80020b0 <MX_USART3_UART_Init+0x5c>)
 8002080:	2200      	movs	r2, #0
 8002082:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002084:	4b0a      	ldr	r3, [pc, #40]	@ (80020b0 <MX_USART3_UART_Init+0x5c>)
 8002086:	2200      	movs	r2, #0
 8002088:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800208a:	4b09      	ldr	r3, [pc, #36]	@ (80020b0 <MX_USART3_UART_Init+0x5c>)
 800208c:	2200      	movs	r2, #0
 800208e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002090:	4b07      	ldr	r3, [pc, #28]	@ (80020b0 <MX_USART3_UART_Init+0x5c>)
 8002092:	2200      	movs	r2, #0
 8002094:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002096:	4b06      	ldr	r3, [pc, #24]	@ (80020b0 <MX_USART3_UART_Init+0x5c>)
 8002098:	2200      	movs	r2, #0
 800209a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800209c:	4804      	ldr	r0, [pc, #16]	@ (80020b0 <MX_USART3_UART_Init+0x5c>)
 800209e:	f00e ff43 	bl	8010f28 <HAL_UART_Init>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d001      	beq.n	80020ac <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80020a8:	f000 f909 	bl	80022be <Error_Handler>
  }
}
 80020ac:	bf00      	nop
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	24001d3c 	.word	0x24001d3c
 80020b4:	40004800 	.word	0x40004800

080020b8 <MX_DMA_Init>:

/**
  * @brief Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80020be:	4b1d      	ldr	r3, [pc, #116]	@ (8002134 <MX_DMA_Init+0x7c>)
 80020c0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80020c4:	4a1b      	ldr	r2, [pc, #108]	@ (8002134 <MX_DMA_Init+0x7c>)
 80020c6:	f043 0301 	orr.w	r3, r3, #1
 80020ca:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80020ce:	4b19      	ldr	r3, [pc, #100]	@ (8002134 <MX_DMA_Init+0x7c>)
 80020d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80020d4:	f003 0301 	and.w	r3, r3, #1
 80020d8:	607b      	str	r3, [r7, #4]
 80020da:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration (USART2_RX) */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 80020dc:	2200      	movs	r2, #0
 80020de:	2102      	movs	r1, #2
 80020e0:	200c      	movs	r0, #12
 80020e2:	f003 fd38 	bl	8005b56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80020e6:	200c      	movs	r0, #12
 80020e8:	f003 fd4f 	bl	8005b8a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration (USART2_TX) */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 2, 0);
 80020ec:	2200      	movs	r2, #0
 80020ee:	2102      	movs	r1, #2
 80020f0:	200d      	movs	r0, #13
 80020f2:	f003 fd30 	bl	8005b56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80020f6:	200d      	movs	r0, #13
 80020f8:	f003 fd47 	bl	8005b8a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration (USART3_RX) */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 2, 0);
 80020fc:	2200      	movs	r2, #0
 80020fe:	2102      	movs	r1, #2
 8002100:	200e      	movs	r0, #14
 8002102:	f003 fd28 	bl	8005b56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002106:	200e      	movs	r0, #14
 8002108:	f003 fd3f 	bl	8005b8a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration (USART3_TX) */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 2, 0);
 800210c:	2200      	movs	r2, #0
 800210e:	2102      	movs	r1, #2
 8002110:	200f      	movs	r0, #15
 8002112:	f003 fd20 	bl	8005b56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002116:	200f      	movs	r0, #15
 8002118:	f003 fd37 	bl	8005b8a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration (SPI2_TX) */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
 800211c:	2200      	movs	r2, #0
 800211e:	2102      	movs	r1, #2
 8002120:	2010      	movs	r0, #16
 8002122:	f003 fd18 	bl	8005b56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002126:	2010      	movs	r0, #16
 8002128:	f003 fd2f 	bl	8005b8a <HAL_NVIC_EnableIRQ>
}
 800212c:	bf00      	nop
 800212e:	3708      	adds	r7, #8
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	58024400 	.word	0x58024400

08002138 <MX_GPIO_Init>:

/**
  * @brief GPIO Initialization Function
  */
static void MX_GPIO_Init(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b08a      	sub	sp, #40	@ 0x28
 800213c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800213e:	f107 0314 	add.w	r3, r7, #20
 8002142:	2200      	movs	r2, #0
 8002144:	601a      	str	r2, [r3, #0]
 8002146:	605a      	str	r2, [r3, #4]
 8002148:	609a      	str	r2, [r3, #8]
 800214a:	60da      	str	r2, [r3, #12]
 800214c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800214e:	4b43      	ldr	r3, [pc, #268]	@ (800225c <MX_GPIO_Init+0x124>)
 8002150:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002154:	4a41      	ldr	r2, [pc, #260]	@ (800225c <MX_GPIO_Init+0x124>)
 8002156:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800215a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800215e:	4b3f      	ldr	r3, [pc, #252]	@ (800225c <MX_GPIO_Init+0x124>)
 8002160:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002164:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002168:	613b      	str	r3, [r7, #16]
 800216a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800216c:	4b3b      	ldr	r3, [pc, #236]	@ (800225c <MX_GPIO_Init+0x124>)
 800216e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002172:	4a3a      	ldr	r2, [pc, #232]	@ (800225c <MX_GPIO_Init+0x124>)
 8002174:	f043 0304 	orr.w	r3, r3, #4
 8002178:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800217c:	4b37      	ldr	r3, [pc, #220]	@ (800225c <MX_GPIO_Init+0x124>)
 800217e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002182:	f003 0304 	and.w	r3, r3, #4
 8002186:	60fb      	str	r3, [r7, #12]
 8002188:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800218a:	4b34      	ldr	r3, [pc, #208]	@ (800225c <MX_GPIO_Init+0x124>)
 800218c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002190:	4a32      	ldr	r2, [pc, #200]	@ (800225c <MX_GPIO_Init+0x124>)
 8002192:	f043 0301 	orr.w	r3, r3, #1
 8002196:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800219a:	4b30      	ldr	r3, [pc, #192]	@ (800225c <MX_GPIO_Init+0x124>)
 800219c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021a0:	f003 0301 	and.w	r3, r3, #1
 80021a4:	60bb      	str	r3, [r7, #8]
 80021a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021a8:	4b2c      	ldr	r3, [pc, #176]	@ (800225c <MX_GPIO_Init+0x124>)
 80021aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021ae:	4a2b      	ldr	r2, [pc, #172]	@ (800225c <MX_GPIO_Init+0x124>)
 80021b0:	f043 0302 	orr.w	r3, r3, #2
 80021b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80021b8:	4b28      	ldr	r3, [pc, #160]	@ (800225c <MX_GPIO_Init+0x124>)
 80021ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021be:	f003 0302 	and.w	r3, r3, #2
 80021c2:	607b      	str	r3, [r7, #4]
 80021c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80021c6:	4b25      	ldr	r3, [pc, #148]	@ (800225c <MX_GPIO_Init+0x124>)
 80021c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021cc:	4a23      	ldr	r2, [pc, #140]	@ (800225c <MX_GPIO_Init+0x124>)
 80021ce:	f043 0310 	orr.w	r3, r3, #16
 80021d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80021d6:	4b21      	ldr	r3, [pc, #132]	@ (800225c <MX_GPIO_Init+0x124>)
 80021d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021dc:	f003 0310 	and.w	r3, r3, #16
 80021e0:	603b      	str	r3, [r7, #0]
 80021e2:	683b      	ldr	r3, [r7, #0]

  /* Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_DC_Pin|KeyRow_1_Pin|SPI2_CS_Pin|SPI2_RST_Pin, GPIO_PIN_SET);
 80021e4:	2201      	movs	r2, #1
 80021e6:	f245 0106 	movw	r1, #20486	@ 0x5006
 80021ea:	481d      	ldr	r0, [pc, #116]	@ (8002260 <MX_GPIO_Init+0x128>)
 80021ec:	f006 fd7e 	bl	8008cec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, KeyRow_2_Pin|KeyRow_3_Pin|KeyRow_4_Pin|KeyRow_5_Pin, GPIO_PIN_SET);
 80021f0:	2201      	movs	r2, #1
 80021f2:	f44f 61f0 	mov.w	r1, #1920	@ 0x780
 80021f6:	481b      	ldr	r0, [pc, #108]	@ (8002264 <MX_GPIO_Init+0x12c>)
 80021f8:	f006 fd78 	bl	8008cec <HAL_GPIO_WritePin>

  /* Configure GPIO pins : SPI2_DC_Pin KeyRow_1_Pin SPI2_CS_Pin SPI2_RST_Pin */
  GPIO_InitStruct.Pin = SPI2_DC_Pin|KeyRow_1_Pin|SPI2_CS_Pin|SPI2_RST_Pin;
 80021fc:	f245 0306 	movw	r3, #20486	@ 0x5006
 8002200:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002202:	2301      	movs	r3, #1
 8002204:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002206:	2300      	movs	r3, #0
 8002208:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800220a:	2302      	movs	r3, #2
 800220c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800220e:	f107 0314 	add.w	r3, r7, #20
 8002212:	4619      	mov	r1, r3
 8002214:	4812      	ldr	r0, [pc, #72]	@ (8002260 <MX_GPIO_Init+0x128>)
 8002216:	f006 fba1 	bl	800895c <HAL_GPIO_Init>

  /* Configure GPIO pins : KeyRow_2_Pin KeyRow_3_Pin KeyRow_4_Pin KeyRow_5_Pin */
  GPIO_InitStruct.Pin = KeyRow_2_Pin|KeyRow_3_Pin|KeyRow_4_Pin|KeyRow_5_Pin;
 800221a:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 800221e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002220:	2301      	movs	r3, #1
 8002222:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002224:	2300      	movs	r3, #0
 8002226:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002228:	2302      	movs	r3, #2
 800222a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800222c:	f107 0314 	add.w	r3, r7, #20
 8002230:	4619      	mov	r1, r3
 8002232:	480c      	ldr	r0, [pc, #48]	@ (8002264 <MX_GPIO_Init+0x12c>)
 8002234:	f006 fb92 	bl	800895c <HAL_GPIO_Init>

  /* Configure GPIO pins : KeyCol_1_Pin KeyCol_2_Pin KeyCol_3_Pin KeyCol_4_Pin */
  GPIO_InitStruct.Pin = KeyCol_1_Pin|KeyCol_2_Pin|KeyCol_3_Pin|KeyCol_4_Pin;
 8002238:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 800223c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800223e:	2300      	movs	r3, #0
 8002240:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002242:	2301      	movs	r3, #1
 8002244:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002246:	f107 0314 	add.w	r3, r7, #20
 800224a:	4619      	mov	r1, r3
 800224c:	4805      	ldr	r0, [pc, #20]	@ (8002264 <MX_GPIO_Init+0x12c>)
 800224e:	f006 fb85 	bl	800895c <HAL_GPIO_Init>
}
 8002252:	bf00      	nop
 8002254:	3728      	adds	r7, #40	@ 0x28
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	58024400 	.word	0x58024400
 8002260:	58020400 	.word	0x58020400
 8002264:	58021000 	.word	0x58021000

08002268 <MPU_Config>:

/**
  * @brief MPU Configuration
  */
static void MPU_Config(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b084      	sub	sp, #16
 800226c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800226e:	463b      	mov	r3, r7
 8002270:	2200      	movs	r2, #0
 8002272:	601a      	str	r2, [r3, #0]
 8002274:	605a      	str	r2, [r3, #4]
 8002276:	609a      	str	r2, [r3, #8]
 8002278:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800227a:	f003 fca1 	bl	8005bc0 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800227e:	2301      	movs	r3, #1
 8002280:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002282:	2300      	movs	r3, #0
 8002284:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x24000000;
 8002286:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
 800228a:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 800228c:	2312      	movs	r3, #18
 800228e:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x00;
 8002290:	2300      	movs	r3, #0
 8002292:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8002294:	2303      	movs	r3, #3
 8002296:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8002298:	2300      	movs	r3, #0
 800229a:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 800229c:	2300      	movs	r3, #0
 800229e:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 80022a0:	2301      	movs	r3, #1
 80022a2:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 80022a4:	2301      	movs	r3, #1
 80022a6:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80022a8:	463b      	mov	r3, r7
 80022aa:	4618      	mov	r0, r3
 80022ac:	f003 fcc0 	bl	8005c30 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80022b0:	2004      	movs	r0, #4
 80022b2:	f003 fc9d 	bl	8005bf0 <HAL_MPU_Enable>
}
 80022b6:	bf00      	nop
 80022b8:	3710      	adds	r7, #16
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}

080022be <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022be:	b580      	push	{r7, lr}
 80022c0:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80022c2:	b672      	cpsid	i
}
 80022c4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
  {
    CDC_LOG_Task();
 80022c6:	f7fe fce7 	bl	8000c98 <CDC_LOG_Task>
 80022ca:	e7fc      	b.n	80022c6 <Error_Handler+0x8>

080022cc <PumpProto_Task>:
    const PumpProtoVTable *vt;
    void *ctx;
} PumpProto;

static inline void PumpProto_Task(PumpProto *p)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
    if (p && p->vt && p->vt->task) p->vt->task(p->ctx);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d00f      	beq.n	80022fa <PumpProto_Task+0x2e>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d00b      	beq.n	80022fa <PumpProto_Task+0x2e>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d006      	beq.n	80022fa <PumpProto_Task+0x2e>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	687a      	ldr	r2, [r7, #4]
 80022f4:	6852      	ldr	r2, [r2, #4]
 80022f6:	4610      	mov	r0, r2
 80022f8:	4798      	blx	r3
}
 80022fa:	bf00      	nop
 80022fc:	3708      	adds	r7, #8
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}

08002302 <PumpProto_IsIdle>:

static inline bool PumpProto_IsIdle(PumpProto *p)
{
 8002302:	b580      	push	{r7, lr}
 8002304:	b082      	sub	sp, #8
 8002306:	af00      	add	r7, sp, #0
 8002308:	6078      	str	r0, [r7, #4]
    if (p && p->vt && p->vt->is_idle) return p->vt->is_idle(p->ctx);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d011      	beq.n	8002334 <PumpProto_IsIdle+0x32>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d00d      	beq.n	8002334 <PumpProto_IsIdle+0x32>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d008      	beq.n	8002334 <PumpProto_IsIdle+0x32>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	687a      	ldr	r2, [r7, #4]
 800232a:	6852      	ldr	r2, [r2, #4]
 800232c:	4610      	mov	r0, r2
 800232e:	4798      	blx	r3
 8002330:	4603      	mov	r3, r0
 8002332:	e000      	b.n	8002336 <PumpProto_IsIdle+0x34>
    return false;
 8002334:	2300      	movs	r3, #0
}
 8002336:	4618      	mov	r0, r3
 8002338:	3708      	adds	r7, #8
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}

0800233e <PumpProto_PollStatus>:

static inline PumpProtoResult PumpProto_PollStatus(PumpProto *p, uint8_t ctrl, uint8_t slave)
{
 800233e:	b580      	push	{r7, lr}
 8002340:	b082      	sub	sp, #8
 8002342:	af00      	add	r7, sp, #0
 8002344:	6078      	str	r0, [r7, #4]
 8002346:	460b      	mov	r3, r1
 8002348:	70fb      	strb	r3, [r7, #3]
 800234a:	4613      	mov	r3, r2
 800234c:	70bb      	strb	r3, [r7, #2]
    if (p == NULL || p->vt == NULL || p->vt->send_poll_status == NULL) return PUMP_PROTO_ERR;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d008      	beq.n	8002366 <PumpProto_PollStatus+0x28>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d004      	beq.n	8002366 <PumpProto_PollStatus+0x28>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d101      	bne.n	800236a <PumpProto_PollStatus+0x2c>
 8002366:	2302      	movs	r3, #2
 8002368:	e008      	b.n	800237c <PumpProto_PollStatus+0x3e>
    return p->vt->send_poll_status(p->ctx, ctrl, slave);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	687a      	ldr	r2, [r7, #4]
 8002372:	6850      	ldr	r0, [r2, #4]
 8002374:	78ba      	ldrb	r2, [r7, #2]
 8002376:	78f9      	ldrb	r1, [r7, #3]
 8002378:	4798      	blx	r3
 800237a:	4603      	mov	r3, r0
}
 800237c:	4618      	mov	r0, r3
 800237e:	3708      	adds	r7, #8
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}

08002384 <PumpProto_PopEvent>:
    if (p == NULL || p->vt == NULL || p->vt->request_totalizer == NULL) return PUMP_PROTO_ERR;
    return p->vt->request_totalizer(p->ctx, ctrl, slave, nozzle);
}

static inline bool PumpProto_PopEvent(PumpProto *p, PumpEvent *out)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b082      	sub	sp, #8
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	6039      	str	r1, [r7, #0]
    if (p && p->vt && p->vt->pop_event) return p->vt->pop_event(p->ctx, out);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d012      	beq.n	80023ba <PumpProto_PopEvent+0x36>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d00e      	beq.n	80023ba <PumpProto_PopEvent+0x36>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	691b      	ldr	r3, [r3, #16]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d009      	beq.n	80023ba <PumpProto_PopEvent+0x36>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	691b      	ldr	r3, [r3, #16]
 80023ac:	687a      	ldr	r2, [r7, #4]
 80023ae:	6852      	ldr	r2, [r2, #4]
 80023b0:	6839      	ldr	r1, [r7, #0]
 80023b2:	4610      	mov	r0, r2
 80023b4:	4798      	blx	r3
 80023b6:	4603      	mov	r3, r0
 80023b8:	e000      	b.n	80023bc <PumpProto_PopEvent+0x38>
    return false;
 80023ba:	2300      	movs	r3, #0
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3708      	adds	r7, #8
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}

080023c4 <PumpMgr_Init>:
#include "stm32h7xx_hal.h"
#include <string.h>
#include <stdio.h>

void PumpMgr_Init(PumpMgr *m, uint32_t poll_period_ms)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	6039      	str	r1, [r7, #0]
    if (m == NULL) return;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d018      	beq.n	8002406 <PumpMgr_Init+0x42>
    memset(m, 0, sizeof(*m));
 80023d4:	2298      	movs	r2, #152	@ 0x98
 80023d6:	2100      	movs	r1, #0
 80023d8:	6878      	ldr	r0, [r7, #4]
 80023da:	f015 fb85 	bl	8017ae8 <memset>
    m->poll_period_ms = poll_period_ms;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	683a      	ldr	r2, [r7, #0]
 80023e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    for (uint8_t i = 0u; i < (uint8_t)PUMP_MGR_MAX_PUMPS; i++)
 80023e6:	2300      	movs	r3, #0
 80023e8:	73fb      	strb	r3, [r7, #15]
 80023ea:	e008      	b.n	80023fe <PumpMgr_Init+0x3a>
    {
        m->next_poll_ms[i] = 0u;
 80023ec:	7bfa      	ldrb	r2, [r7, #15]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	3222      	adds	r2, #34	@ 0x22
 80023f2:	2100      	movs	r1, #0
 80023f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t i = 0u; i < (uint8_t)PUMP_MGR_MAX_PUMPS; i++)
 80023f8:	7bfb      	ldrb	r3, [r7, #15]
 80023fa:	3301      	adds	r3, #1
 80023fc:	73fb      	strb	r3, [r7, #15]
 80023fe:	7bfb      	ldrb	r3, [r7, #15]
 8002400:	2b03      	cmp	r3, #3
 8002402:	d9f3      	bls.n	80023ec <PumpMgr_Init+0x28>
 8002404:	e000      	b.n	8002408 <PumpMgr_Init+0x44>
    if (m == NULL) return;
 8002406:	bf00      	nop
    }
}
 8002408:	3710      	adds	r7, #16
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}

0800240e <PumpMgr_Add>:

bool PumpMgr_Add(PumpMgr *m, uint8_t id, PumpProto *proto, uint8_t ctrl_addr, uint8_t slave_addr)
{
 800240e:	b580      	push	{r7, lr}
 8002410:	b086      	sub	sp, #24
 8002412:	af00      	add	r7, sp, #0
 8002414:	60f8      	str	r0, [r7, #12]
 8002416:	607a      	str	r2, [r7, #4]
 8002418:	461a      	mov	r2, r3
 800241a:	460b      	mov	r3, r1
 800241c:	72fb      	strb	r3, [r7, #11]
 800241e:	4613      	mov	r3, r2
 8002420:	72bb      	strb	r3, [r7, #10]
    if (m == NULL || proto == NULL) return false;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d002      	beq.n	800242e <PumpMgr_Add+0x20>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d101      	bne.n	8002432 <PumpMgr_Add+0x24>
 800242e:	2300      	movs	r3, #0
 8002430:	e05d      	b.n	80024ee <PumpMgr_Add+0xe0>
    if (m->count >= (uint8_t)PUMP_MGR_MAX_PUMPS) return false;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8002438:	2b03      	cmp	r3, #3
 800243a:	d901      	bls.n	8002440 <PumpMgr_Add+0x32>
 800243c:	2300      	movs	r3, #0
 800243e:	e056      	b.n	80024ee <PumpMgr_Add+0xe0>

    /* Ensure unique id */
    for (uint8_t i = 0u; i < m->count; i++)
 8002440:	2300      	movs	r3, #0
 8002442:	75fb      	strb	r3, [r7, #23]
 8002444:	e00c      	b.n	8002460 <PumpMgr_Add+0x52>
    {
        if (m->pumps[i].id == id) return false;
 8002446:	7dfb      	ldrb	r3, [r7, #23]
 8002448:	68fa      	ldr	r2, [r7, #12]
 800244a:	015b      	lsls	r3, r3, #5
 800244c:	4413      	add	r3, r2
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	7afa      	ldrb	r2, [r7, #11]
 8002452:	429a      	cmp	r2, r3
 8002454:	d101      	bne.n	800245a <PumpMgr_Add+0x4c>
 8002456:	2300      	movs	r3, #0
 8002458:	e049      	b.n	80024ee <PumpMgr_Add+0xe0>
    for (uint8_t i = 0u; i < m->count; i++)
 800245a:	7dfb      	ldrb	r3, [r7, #23]
 800245c:	3301      	adds	r3, #1
 800245e:	75fb      	strb	r3, [r7, #23]
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8002466:	7dfa      	ldrb	r2, [r7, #23]
 8002468:	429a      	cmp	r2, r3
 800246a:	d3ec      	bcc.n	8002446 <PumpMgr_Add+0x38>
    }

    PumpDevice *d = &m->pumps[m->count];
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8002472:	015b      	lsls	r3, r3, #5
 8002474:	68fa      	ldr	r2, [r7, #12]
 8002476:	4413      	add	r3, r2
 8002478:	613b      	str	r3, [r7, #16]
    memset(d, 0, sizeof(*d));
 800247a:	2220      	movs	r2, #32
 800247c:	2100      	movs	r1, #0
 800247e:	6938      	ldr	r0, [r7, #16]
 8002480:	f015 fb32 	bl	8017ae8 <memset>
    d->id = id;
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	7afa      	ldrb	r2, [r7, #11]
 8002488:	701a      	strb	r2, [r3, #0]
    d->proto = *proto;  /* Copy struct */
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	687a      	ldr	r2, [r7, #4]
 800248e:	3304      	adds	r3, #4
 8002490:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002494:	e883 0003 	stmia.w	r3, {r0, r1}
    d->ctrl_addr = ctrl_addr;
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	7aba      	ldrb	r2, [r7, #10]
 800249c:	731a      	strb	r2, [r3, #12]
    d->slave_addr = slave_addr;
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	f897 2020 	ldrb.w	r2, [r7, #32]
 80024a4:	735a      	strb	r2, [r3, #13]
    d->price = 0u;
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	2200      	movs	r2, #0
 80024aa:	611a      	str	r2, [r3, #16]
    d->status = 0u;
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	2200      	movs	r2, #0
 80024b0:	751a      	strb	r2, [r3, #20]
    d->nozzle = 0u;
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	2200      	movs	r2, #0
 80024b6:	755a      	strb	r2, [r3, #21]
    d->last_status_ms = 0u;
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	2200      	movs	r2, #0
 80024bc:	619a      	str	r2, [r3, #24]
    d->last_error = 0u;
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	2200      	movs	r2, #0
 80024c2:	771a      	strb	r2, [r3, #28]
    d->fail_count = 0u;
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	2200      	movs	r2, #0
 80024c8:	775a      	strb	r2, [r3, #29]

    m->next_poll_ms[m->count] = 0u;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80024d0:	461a      	mov	r2, r3
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	3222      	adds	r2, #34	@ 0x22
 80024d6:	2100      	movs	r1, #0
 80024d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    m->count++;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80024e2:	3301      	adds	r3, #1
 80024e4:	b2da      	uxtb	r2, r3
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return true;
 80024ec:	2301      	movs	r3, #1
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3718      	adds	r7, #24
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <PumpMgr_Get>:

PumpDevice *PumpMgr_Get(PumpMgr *m, uint8_t id)
{
 80024f6:	b480      	push	{r7}
 80024f8:	b085      	sub	sp, #20
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	6078      	str	r0, [r7, #4]
 80024fe:	460b      	mov	r3, r1
 8002500:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return NULL;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d101      	bne.n	800250c <PumpMgr_Get+0x16>
 8002508:	2300      	movs	r3, #0
 800250a:	e019      	b.n	8002540 <PumpMgr_Get+0x4a>
    for (uint8_t i = 0u; i < m->count; i++)
 800250c:	2300      	movs	r3, #0
 800250e:	73fb      	strb	r3, [r7, #15]
 8002510:	e00f      	b.n	8002532 <PumpMgr_Get+0x3c>
    {
        if (m->pumps[i].id == id) return &m->pumps[i];
 8002512:	7bfb      	ldrb	r3, [r7, #15]
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	015b      	lsls	r3, r3, #5
 8002518:	4413      	add	r3, r2
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	78fa      	ldrb	r2, [r7, #3]
 800251e:	429a      	cmp	r2, r3
 8002520:	d104      	bne.n	800252c <PumpMgr_Get+0x36>
 8002522:	7bfb      	ldrb	r3, [r7, #15]
 8002524:	015b      	lsls	r3, r3, #5
 8002526:	687a      	ldr	r2, [r7, #4]
 8002528:	4413      	add	r3, r2
 800252a:	e009      	b.n	8002540 <PumpMgr_Get+0x4a>
    for (uint8_t i = 0u; i < m->count; i++)
 800252c:	7bfb      	ldrb	r3, [r7, #15]
 800252e:	3301      	adds	r3, #1
 8002530:	73fb      	strb	r3, [r7, #15]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8002538:	7bfa      	ldrb	r2, [r7, #15]
 800253a:	429a      	cmp	r2, r3
 800253c:	d3e9      	bcc.n	8002512 <PumpMgr_Get+0x1c>
    }
    return NULL;
 800253e:	2300      	movs	r3, #0
}
 8002540:	4618      	mov	r0, r3
 8002542:	3714      	adds	r7, #20
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <PumpMgr_GetConst>:

const PumpDevice *PumpMgr_GetConst(const PumpMgr *m, uint8_t id)
{
 800254c:	b480      	push	{r7}
 800254e:	b085      	sub	sp, #20
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
 8002554:	460b      	mov	r3, r1
 8002556:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return NULL;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d101      	bne.n	8002562 <PumpMgr_GetConst+0x16>
 800255e:	2300      	movs	r3, #0
 8002560:	e019      	b.n	8002596 <PumpMgr_GetConst+0x4a>
    for (uint8_t i = 0u; i < m->count; i++)
 8002562:	2300      	movs	r3, #0
 8002564:	73fb      	strb	r3, [r7, #15]
 8002566:	e00f      	b.n	8002588 <PumpMgr_GetConst+0x3c>
    {
        if (m->pumps[i].id == id) return &m->pumps[i];
 8002568:	7bfb      	ldrb	r3, [r7, #15]
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	015b      	lsls	r3, r3, #5
 800256e:	4413      	add	r3, r2
 8002570:	781b      	ldrb	r3, [r3, #0]
 8002572:	78fa      	ldrb	r2, [r7, #3]
 8002574:	429a      	cmp	r2, r3
 8002576:	d104      	bne.n	8002582 <PumpMgr_GetConst+0x36>
 8002578:	7bfb      	ldrb	r3, [r7, #15]
 800257a:	015b      	lsls	r3, r3, #5
 800257c:	687a      	ldr	r2, [r7, #4]
 800257e:	4413      	add	r3, r2
 8002580:	e009      	b.n	8002596 <PumpMgr_GetConst+0x4a>
    for (uint8_t i = 0u; i < m->count; i++)
 8002582:	7bfb      	ldrb	r3, [r7, #15]
 8002584:	3301      	adds	r3, #1
 8002586:	73fb      	strb	r3, [r7, #15]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800258e:	7bfa      	ldrb	r2, [r7, #15]
 8002590:	429a      	cmp	r2, r3
 8002592:	d3e9      	bcc.n	8002568 <PumpMgr_GetConst+0x1c>
    }
    return NULL;
 8002594:	2300      	movs	r3, #0
}
 8002596:	4618      	mov	r0, r3
 8002598:	3714      	adds	r7, #20
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr

080025a2 <PumpMgr_SetPrice>:

bool PumpMgr_SetPrice(PumpMgr *m, uint8_t id, uint32_t price)
{
 80025a2:	b580      	push	{r7, lr}
 80025a4:	b086      	sub	sp, #24
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	60f8      	str	r0, [r7, #12]
 80025aa:	460b      	mov	r3, r1
 80025ac:	607a      	str	r2, [r7, #4]
 80025ae:	72fb      	strb	r3, [r7, #11]
    PumpDevice *d = PumpMgr_Get(m, id);
 80025b0:	7afb      	ldrb	r3, [r7, #11]
 80025b2:	4619      	mov	r1, r3
 80025b4:	68f8      	ldr	r0, [r7, #12]
 80025b6:	f7ff ff9e 	bl	80024f6 <PumpMgr_Get>
 80025ba:	6178      	str	r0, [r7, #20]
    if (d == NULL) return false;
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d101      	bne.n	80025c6 <PumpMgr_SetPrice+0x24>
 80025c2:	2300      	movs	r3, #0
 80025c4:	e003      	b.n	80025ce <PumpMgr_SetPrice+0x2c>
    d->price = price;
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	687a      	ldr	r2, [r7, #4]
 80025ca:	611a      	str	r2, [r3, #16]
    return true;
 80025cc:	2301      	movs	r3, #1
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3718      	adds	r7, #24
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}

080025d6 <PumpMgr_SetSlaveAddr>:
    if (d == NULL) return 0u;
    return d->price;
}

bool PumpMgr_SetSlaveAddr(PumpMgr *m, uint8_t id, uint8_t slave_addr)
{
 80025d6:	b580      	push	{r7, lr}
 80025d8:	b084      	sub	sp, #16
 80025da:	af00      	add	r7, sp, #0
 80025dc:	6078      	str	r0, [r7, #4]
 80025de:	460b      	mov	r3, r1
 80025e0:	70fb      	strb	r3, [r7, #3]
 80025e2:	4613      	mov	r3, r2
 80025e4:	70bb      	strb	r3, [r7, #2]
    PumpDevice *d = PumpMgr_Get(m, id);
 80025e6:	78fb      	ldrb	r3, [r7, #3]
 80025e8:	4619      	mov	r1, r3
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f7ff ff83 	bl	80024f6 <PumpMgr_Get>
 80025f0:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return false;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d101      	bne.n	80025fc <PumpMgr_SetSlaveAddr+0x26>
 80025f8:	2300      	movs	r3, #0
 80025fa:	e003      	b.n	8002604 <PumpMgr_SetSlaveAddr+0x2e>
    d->slave_addr = slave_addr;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	78ba      	ldrb	r2, [r7, #2]
 8002600:	735a      	strb	r2, [r3, #13]
    return true;
 8002602:	2301      	movs	r3, #1
}
 8002604:	4618      	mov	r0, r3
 8002606:	3710      	adds	r7, #16
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}

0800260c <pumpmgr_handle_event>:

    return PUMP_PROTO_ERR;
}

static void pumpmgr_handle_event(PumpMgr *m, const PumpEvent *ev)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
 8002614:	6039      	str	r1, [r7, #0]
    if (m == NULL || ev == NULL) return;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d04c      	beq.n	80026b6 <pumpmgr_handle_event+0xaa>
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d049      	beq.n	80026b6 <pumpmgr_handle_event+0xaa>

    /* Find matching device by address */
    for (uint8_t i = 0u; i < m->count; i++)
 8002622:	2300      	movs	r3, #0
 8002624:	73fb      	strb	r3, [r7, #15]
 8002626:	e03f      	b.n	80026a8 <pumpmgr_handle_event+0x9c>
    {
        PumpDevice *d = &m->pumps[i];
 8002628:	7bfb      	ldrb	r3, [r7, #15]
 800262a:	015b      	lsls	r3, r3, #5
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	4413      	add	r3, r2
 8002630:	60bb      	str	r3, [r7, #8]
        if (d->ctrl_addr == ev->ctrl_addr && d->slave_addr == ev->slave_addr)
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	7b1a      	ldrb	r2, [r3, #12]
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	785b      	ldrb	r3, [r3, #1]
 800263a:	429a      	cmp	r2, r3
 800263c:	d131      	bne.n	80026a2 <pumpmgr_handle_event+0x96>
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	7b5a      	ldrb	r2, [r3, #13]
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	789b      	ldrb	r3, [r3, #2]
 8002646:	429a      	cmp	r2, r3
 8002648:	d12b      	bne.n	80026a2 <pumpmgr_handle_event+0x96>
        {
            if (ev->type == PUMP_EVT_STATUS)
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	781b      	ldrb	r3, [r3, #0]
 800264e:	2b01      	cmp	r3, #1
 8002650:	d113      	bne.n	800267a <pumpmgr_handle_event+0x6e>
            {
                /* OLD format - no union */
                d->status = ev->status;
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	78da      	ldrb	r2, [r3, #3]
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	751a      	strb	r2, [r3, #20]
                d->nozzle = ev->nozzle;
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	791a      	ldrb	r2, [r3, #4]
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	755a      	strb	r2, [r3, #21]
                d->last_status_ms = HAL_GetTick();
 8002662:	f003 f961 	bl	8005928 <HAL_GetTick>
 8002666:	4602      	mov	r2, r0
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	619a      	str	r2, [r3, #24]
                d->last_error = 0u;
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	2200      	movs	r2, #0
 8002670:	771a      	strb	r2, [r3, #28]
                d->fail_count = 0u;
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	2200      	movs	r2, #0
 8002676:	775a      	strb	r2, [r3, #29]
 8002678:	e013      	b.n	80026a2 <pumpmgr_handle_event+0x96>
            }
            else if (ev->type == PUMP_EVT_ERROR)
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	781b      	ldrb	r3, [r3, #0]
 800267e:	2b02      	cmp	r3, #2
 8002680:	d108      	bne.n	8002694 <pumpmgr_handle_event+0x88>
            {
                /* OLD format - no union */
                d->last_error = ev->error_code;
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	795a      	ldrb	r2, [r3, #5]
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	771a      	strb	r2, [r3, #28]
                d->fail_count = ev->fail_count;
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	799a      	ldrb	r2, [r3, #6]
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	775a      	strb	r2, [r3, #29]
 8002692:	e006      	b.n	80026a2 <pumpmgr_handle_event+0x96>
            }
            else if (ev->type == PUMP_EVT_TOTALIZER)
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	2b03      	cmp	r3, #3
 800269a:	d102      	bne.n	80026a2 <pumpmgr_handle_event+0x96>
            {
                /* Log totalizer event */
                CDC_Log("PumpMgr: Totalizer event");
 800269c:	4808      	ldr	r0, [pc, #32]	@ (80026c0 <pumpmgr_handle_event+0xb4>)
 800269e:	f7fe fae7 	bl	8000c70 <CDC_Log>
    for (uint8_t i = 0u; i < m->count; i++)
 80026a2:	7bfb      	ldrb	r3, [r7, #15]
 80026a4:	3301      	adds	r3, #1
 80026a6:	73fb      	strb	r3, [r7, #15]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80026ae:	7bfa      	ldrb	r2, [r7, #15]
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d3b9      	bcc.n	8002628 <pumpmgr_handle_event+0x1c>
 80026b4:	e000      	b.n	80026b8 <pumpmgr_handle_event+0xac>
    if (m == NULL || ev == NULL) return;
 80026b6:	bf00      	nop
            }
        }
    }
}
 80026b8:	3710      	adds	r7, #16
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	080185c8 	.word	0x080185c8

080026c4 <PumpMgr_PopEvent>:

bool PumpMgr_PopEvent(PumpMgr *m, PumpEvent *out)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b084      	sub	sp, #16
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	6039      	str	r1, [r7, #0]
    if (m == NULL || out == NULL) return false;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d002      	beq.n	80026da <PumpMgr_PopEvent+0x16>
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d101      	bne.n	80026de <PumpMgr_PopEvent+0x1a>
 80026da:	2300      	movs	r3, #0
 80026dc:	e01c      	b.n	8002718 <PumpMgr_PopEvent+0x54>

    /* Try each pump's protocol */
    for (uint8_t i = 0u; i < m->count; i++)
 80026de:	2300      	movs	r3, #0
 80026e0:	73fb      	strb	r3, [r7, #15]
 80026e2:	e012      	b.n	800270a <PumpMgr_PopEvent+0x46>
    {
        PumpDevice *d = &m->pumps[i];
 80026e4:	7bfb      	ldrb	r3, [r7, #15]
 80026e6:	015b      	lsls	r3, r3, #5
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	4413      	add	r3, r2
 80026ec:	60bb      	str	r3, [r7, #8]
        if (PumpProto_PopEvent(&d->proto, out))
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	3304      	adds	r3, #4
 80026f2:	6839      	ldr	r1, [r7, #0]
 80026f4:	4618      	mov	r0, r3
 80026f6:	f7ff fe45 	bl	8002384 <PumpProto_PopEvent>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d001      	beq.n	8002704 <PumpMgr_PopEvent+0x40>
        {
            return true;
 8002700:	2301      	movs	r3, #1
 8002702:	e009      	b.n	8002718 <PumpMgr_PopEvent+0x54>
    for (uint8_t i = 0u; i < m->count; i++)
 8002704:	7bfb      	ldrb	r3, [r7, #15]
 8002706:	3301      	adds	r3, #1
 8002708:	73fb      	strb	r3, [r7, #15]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8002710:	7bfa      	ldrb	r2, [r7, #15]
 8002712:	429a      	cmp	r2, r3
 8002714:	d3e6      	bcc.n	80026e4 <PumpMgr_PopEvent+0x20>
        }
    }

    return false;
 8002716:	2300      	movs	r3, #0
}
 8002718:	4618      	mov	r0, r3
 800271a:	3710      	adds	r7, #16
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}

08002720 <PumpMgr_Task>:

void PumpMgr_Task(PumpMgr *m)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b090      	sub	sp, #64	@ 0x40
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
    if (m == NULL) return;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	f000 80c0 	beq.w	80028b0 <PumpMgr_Task+0x190>
    uint32_t now = HAL_GetTick();
 8002730:	f003 f8fa 	bl	8005928 <HAL_GetTick>
 8002734:	6378      	str	r0, [r7, #52]	@ 0x34

    /* Build unique protocol list */
    PumpProto *protos[PUMP_MGR_MAX_PUMPS];
    uint8_t proto_count = 0u;
 8002736:	2300      	movs	r3, #0
 8002738:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    for (uint8_t i = 0u; i < m->count; i++)
 800273c:	2300      	movs	r3, #0
 800273e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8002742:	e041      	b.n	80027c8 <PumpMgr_Task+0xa8>
    {
        PumpProto *p = &m->pumps[i].proto;
 8002744:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8002748:	015b      	lsls	r3, r3, #5
 800274a:	687a      	ldr	r2, [r7, #4]
 800274c:	4413      	add	r3, r2
 800274e:	3304      	adds	r3, #4
 8002750:	62bb      	str	r3, [r7, #40]	@ 0x28

        bool seen = false;
 8002752:	2300      	movs	r3, #0
 8002754:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
        for (uint8_t j = 0u; j < proto_count; j++)
 8002758:	2300      	movs	r3, #0
 800275a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 800275e:	e012      	b.n	8002786 <PumpMgr_Task+0x66>
        {
            if (protos[j] == p)
 8002760:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8002764:	009b      	lsls	r3, r3, #2
 8002766:	3340      	adds	r3, #64	@ 0x40
 8002768:	443b      	add	r3, r7
 800276a:	f853 3c28 	ldr.w	r3, [r3, #-40]
 800276e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002770:	429a      	cmp	r2, r3
 8002772:	d103      	bne.n	800277c <PumpMgr_Task+0x5c>
            {
                seen = true;
 8002774:	2301      	movs	r3, #1
 8002776:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
                break;
 800277a:	e00a      	b.n	8002792 <PumpMgr_Task+0x72>
        for (uint8_t j = 0u; j < proto_count; j++)
 800277c:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8002780:	3301      	adds	r3, #1
 8002782:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 8002786:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 800278a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800278e:	429a      	cmp	r2, r3
 8002790:	d3e6      	bcc.n	8002760 <PumpMgr_Task+0x40>
            }
        }

        if (!seen && proto_count < (uint8_t)PUMP_MGR_MAX_PUMPS)
 8002792:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8002796:	f083 0301 	eor.w	r3, r3, #1
 800279a:	b2db      	uxtb	r3, r3
 800279c:	2b00      	cmp	r3, #0
 800279e:	d00e      	beq.n	80027be <PumpMgr_Task+0x9e>
 80027a0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80027a4:	2b03      	cmp	r3, #3
 80027a6:	d80a      	bhi.n	80027be <PumpMgr_Task+0x9e>
        {
            protos[proto_count++] = p;
 80027a8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80027ac:	1c5a      	adds	r2, r3, #1
 80027ae:	f887 203f 	strb.w	r2, [r7, #63]	@ 0x3f
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	3340      	adds	r3, #64	@ 0x40
 80027b6:	443b      	add	r3, r7
 80027b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80027ba:	f843 2c28 	str.w	r2, [r3, #-40]
    for (uint8_t i = 0u; i < m->count; i++)
 80027be:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80027c2:	3301      	adds	r3, #1
 80027c4:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80027ce:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 80027d2:	429a      	cmp	r2, r3
 80027d4:	d3b6      	bcc.n	8002744 <PumpMgr_Task+0x24>
        }
    }

    /* 1) Drive protocols and consume their events */
    for (uint8_t i = 0u; i < proto_count; i++)
 80027d6:	2300      	movs	r3, #0
 80027d8:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 80027dc:	e01f      	b.n	800281e <PumpMgr_Task+0xfe>
    {
        PumpProto *p = protos[i];
 80027de:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	3340      	adds	r3, #64	@ 0x40
 80027e6:	443b      	add	r3, r7
 80027e8:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80027ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        PumpProto_Task(p);
 80027ee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80027f0:	f7ff fd6c 	bl	80022cc <PumpProto_Task>

        PumpEvent ev;
        while (PumpProto_PopEvent(p, &ev))
 80027f4:	e005      	b.n	8002802 <PumpMgr_Task+0xe2>
        {
            pumpmgr_handle_event(m, &ev);
 80027f6:	f107 030c 	add.w	r3, r7, #12
 80027fa:	4619      	mov	r1, r3
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	f7ff ff05 	bl	800260c <pumpmgr_handle_event>
        while (PumpProto_PopEvent(p, &ev))
 8002802:	f107 030c 	add.w	r3, r7, #12
 8002806:	4619      	mov	r1, r3
 8002808:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800280a:	f7ff fdbb 	bl	8002384 <PumpProto_PopEvent>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d1f0      	bne.n	80027f6 <PumpMgr_Task+0xd6>
    for (uint8_t i = 0u; i < proto_count; i++)
 8002814:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002818:	3301      	adds	r3, #1
 800281a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 800281e:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8002822:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002826:	429a      	cmp	r2, r3
 8002828:	d3d9      	bcc.n	80027de <PumpMgr_Task+0xbe>
        }
    }

    /* 2) Periodic polling */
    for (uint8_t i = 0u; i < m->count; i++)
 800282a:	2300      	movs	r3, #0
 800282c:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 8002830:	e036      	b.n	80028a0 <PumpMgr_Task+0x180>
    {
        PumpDevice *d = &m->pumps[i];
 8002832:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8002836:	015b      	lsls	r3, r3, #5
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	4413      	add	r3, r2
 800283c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (now < m->next_poll_ms[i]) continue;
 800283e:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	3222      	adds	r2, #34	@ 0x22
 8002846:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800284a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800284c:	429a      	cmp	r2, r3
 800284e:	d31f      	bcc.n	8002890 <PumpMgr_Task+0x170>

        if (!PumpProto_IsIdle(&d->proto))
 8002850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002852:	3304      	adds	r3, #4
 8002854:	4618      	mov	r0, r3
 8002856:	f7ff fd54 	bl	8002302 <PumpProto_IsIdle>
 800285a:	4603      	mov	r3, r0
 800285c:	f083 0301 	eor.w	r3, r3, #1
 8002860:	b2db      	uxtb	r3, r3
 8002862:	2b00      	cmp	r3, #0
 8002864:	d116      	bne.n	8002894 <PumpMgr_Task+0x174>
        {
            continue;
        }

        (void)PumpProto_PollStatus(&d->proto, d->ctrl_addr, d->slave_addr);
 8002866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002868:	1d18      	adds	r0, r3, #4
 800286a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800286c:	7b19      	ldrb	r1, [r3, #12]
 800286e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002870:	7b5b      	ldrb	r3, [r3, #13]
 8002872:	461a      	mov	r2, r3
 8002874:	f7ff fd63 	bl	800233e <PumpProto_PollStatus>
        m->next_poll_ms[i] = now + m->poll_period_ms;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	f8d3 1084 	ldr.w	r1, [r3, #132]	@ 0x84
 800287e:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8002882:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002884:	4419      	add	r1, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	3222      	adds	r2, #34	@ 0x22
 800288a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800288e:	e002      	b.n	8002896 <PumpMgr_Task+0x176>
        if (now < m->next_poll_ms[i]) continue;
 8002890:	bf00      	nop
 8002892:	e000      	b.n	8002896 <PumpMgr_Task+0x176>
            continue;
 8002894:	bf00      	nop
    for (uint8_t i = 0u; i < m->count; i++)
 8002896:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800289a:	3301      	adds	r3, #1
 800289c:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80028a6:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 80028aa:	429a      	cmp	r2, r3
 80028ac:	d3c1      	bcc.n	8002832 <PumpMgr_Task+0x112>
 80028ae:	e000      	b.n	80028b2 <PumpMgr_Task+0x192>
    if (m == NULL) return;
 80028b0:	bf00      	nop
    }
}
 80028b2:	3740      	adds	r7, #64	@ 0x40
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <q_next>:
#include <stdio.h>

/* ===================== Small local helpers ===================== */

static uint8_t q_next(uint8_t v)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	4603      	mov	r3, r0
 80028c0:	71fb      	strb	r3, [r7, #7]
    return (uint8_t)((uint8_t)(v + 1u) % (uint8_t)PUMP_GKL_EVTQ_LEN);
 80028c2:	79fb      	ldrb	r3, [r7, #7]
 80028c4:	3301      	adds	r3, #1
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	f003 0307 	and.w	r3, r3, #7
 80028cc:	b2db      	uxtb	r3, r3
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	370c      	adds	r7, #12
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr

080028da <q_is_full>:

static bool q_is_full(PumpProtoGKL *gkl)
{
 80028da:	b580      	push	{r7, lr}
 80028dc:	b082      	sub	sp, #8
 80028de:	af00      	add	r7, sp, #0
 80028e0:	6078      	str	r0, [r7, #4]
    return (q_next(gkl->q_head) == gkl->q_tail);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f893 3308 	ldrb.w	r3, [r3, #776]	@ 0x308
 80028e8:	4618      	mov	r0, r3
 80028ea:	f7ff ffe5 	bl	80028b8 <q_next>
 80028ee:	4603      	mov	r3, r0
 80028f0:	461a      	mov	r2, r3
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	f893 3309 	ldrb.w	r3, [r3, #777]	@ 0x309
 80028f8:	429a      	cmp	r2, r3
 80028fa:	bf0c      	ite	eq
 80028fc:	2301      	moveq	r3, #1
 80028fe:	2300      	movne	r3, #0
 8002900:	b2db      	uxtb	r3, r3
}
 8002902:	4618      	mov	r0, r3
 8002904:	3708      	adds	r7, #8
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}

0800290a <q_is_empty>:

static bool q_is_empty(PumpProtoGKL *gkl)
{
 800290a:	b480      	push	{r7}
 800290c:	b083      	sub	sp, #12
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
    return (gkl->q_head == gkl->q_tail);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	f893 2308 	ldrb.w	r2, [r3, #776]	@ 0x308
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	f893 3309 	ldrb.w	r3, [r3, #777]	@ 0x309
 800291e:	429a      	cmp	r2, r3
 8002920:	bf0c      	ite	eq
 8002922:	2301      	moveq	r3, #1
 8002924:	2300      	movne	r3, #0
 8002926:	b2db      	uxtb	r3, r3
}
 8002928:	4618      	mov	r0, r3
 800292a:	370c      	adds	r7, #12
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr

08002934 <q_push>:

static void q_push(PumpProtoGKL *gkl, const PumpEvent *e)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
 800293c:	6039      	str	r1, [r7, #0]
    if (gkl == NULL || e == NULL) return;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d02f      	beq.n	80029a4 <q_push+0x70>
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d02c      	beq.n	80029a4 <q_push+0x70>
    if (q_is_full(gkl))
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f7ff ffc5 	bl	80028da <q_is_full>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d00a      	beq.n	800296c <q_push+0x38>
    {
        /* Drop oldest (never block CPU) */
        gkl->q_tail = q_next(gkl->q_tail);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f893 3309 	ldrb.w	r3, [r3, #777]	@ 0x309
 800295c:	4618      	mov	r0, r3
 800295e:	f7ff ffab 	bl	80028b8 <q_next>
 8002962:	4603      	mov	r3, r0
 8002964:	461a      	mov	r2, r3
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f883 2309 	strb.w	r2, [r3, #777]	@ 0x309
    }
    gkl->q[gkl->q_head] = *e;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	f893 3308 	ldrb.w	r3, [r3, #776]	@ 0x308
 8002972:	4619      	mov	r1, r3
 8002974:	687a      	ldr	r2, [r7, #4]
 8002976:	460b      	mov	r3, r1
 8002978:	005b      	lsls	r3, r3, #1
 800297a:	440b      	add	r3, r1
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	4413      	add	r3, r2
 8002980:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8002984:	683a      	ldr	r2, [r7, #0]
 8002986:	ca07      	ldmia	r2, {r0, r1, r2}
 8002988:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    gkl->q_head = q_next(gkl->q_head);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f893 3308 	ldrb.w	r3, [r3, #776]	@ 0x308
 8002992:	4618      	mov	r0, r3
 8002994:	f7ff ff90 	bl	80028b8 <q_next>
 8002998:	4603      	mov	r3, r0
 800299a:	461a      	mov	r2, r3
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f883 2308 	strb.w	r2, [r3, #776]	@ 0x308
 80029a2:	e000      	b.n	80029a6 <q_push+0x72>
    if (gkl == NULL || e == NULL) return;
 80029a4:	bf00      	nop
}
 80029a6:	3708      	adds	r7, #8
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}

080029ac <q_pop>:

static bool q_pop(PumpProtoGKL *gkl, PumpEvent *out)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
 80029b4:	6039      	str	r1, [r7, #0]
    if (gkl == NULL || out == NULL) return false;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d002      	beq.n	80029c2 <q_pop+0x16>
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d101      	bne.n	80029c6 <q_pop+0x1a>
 80029c2:	2300      	movs	r3, #0
 80029c4:	e024      	b.n	8002a10 <q_pop+0x64>
    if (q_is_empty(gkl)) return false;
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	f7ff ff9f 	bl	800290a <q_is_empty>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <q_pop+0x2a>
 80029d2:	2300      	movs	r3, #0
 80029d4:	e01c      	b.n	8002a10 <q_pop+0x64>
    *out = gkl->q[gkl->q_tail];
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	f893 3309 	ldrb.w	r3, [r3, #777]	@ 0x309
 80029dc:	4619      	mov	r1, r3
 80029de:	6838      	ldr	r0, [r7, #0]
 80029e0:	687a      	ldr	r2, [r7, #4]
 80029e2:	460b      	mov	r3, r1
 80029e4:	005b      	lsls	r3, r3, #1
 80029e6:	440b      	add	r3, r1
 80029e8:	009b      	lsls	r3, r3, #2
 80029ea:	4413      	add	r3, r2
 80029ec:	f503 722a 	add.w	r2, r3, #680	@ 0x2a8
 80029f0:	4603      	mov	r3, r0
 80029f2:	ca07      	ldmia	r2, {r0, r1, r2}
 80029f4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    gkl->q_tail = q_next(gkl->q_tail);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f893 3309 	ldrb.w	r3, [r3, #777]	@ 0x309
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7ff ff5a 	bl	80028b8 <q_next>
 8002a04:	4603      	mov	r3, r0
 8002a06:	461a      	mov	r2, r3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	f883 2309 	strb.w	r2, [r3, #777]	@ 0x309
    return true;
 8002a0e:	2301      	movs	r3, #1
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	3708      	adds	r7, #8
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}

08002a18 <maybe_report_error>:

static void maybe_report_error(PumpProtoGKL *gkl)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b08a      	sub	sp, #40	@ 0x28
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
    if (gkl == NULL) return;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d039      	beq.n	8002a9a <maybe_report_error+0x82>

    GKL_Stats st = GKL_GetStats(&gkl->link);
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	f107 0318 	add.w	r3, r7, #24
 8002a2c:	4611      	mov	r1, r2
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f7fe fdd5 	bl	80015de <GKL_GetStats>
    if (st.last_error == GKL_OK) return;
 8002a34:	7e7b      	ldrb	r3, [r7, #25]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d031      	beq.n	8002a9e <maybe_report_error+0x86>

    /* Avoid spamming same error repeatedly */
    if (gkl->last_reported_err == st.last_error && gkl->last_reported_failcnt == st.consecutive_fail)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	f893 230d 	ldrb.w	r2, [r3, #781]	@ 0x30d
 8002a40:	7e7b      	ldrb	r3, [r7, #25]
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d105      	bne.n	8002a52 <maybe_report_error+0x3a>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f893 230e 	ldrb.w	r2, [r3, #782]	@ 0x30e
 8002a4c:	7e3b      	ldrb	r3, [r7, #24]
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	d027      	beq.n	8002aa2 <maybe_report_error+0x8a>
    {
        return;
    }

    gkl->last_reported_err = st.last_error;
 8002a52:	7e7a      	ldrb	r2, [r7, #25]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	f883 230d 	strb.w	r2, [r3, #781]	@ 0x30d
    gkl->last_reported_failcnt = st.consecutive_fail;
 8002a5a:	7e3a      	ldrb	r2, [r7, #24]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	f883 230e 	strb.w	r2, [r3, #782]	@ 0x30e

    PumpEvent ev;
    memset(&ev, 0, sizeof(ev));
 8002a62:	f107 030c 	add.w	r3, r7, #12
 8002a66:	220c      	movs	r2, #12
 8002a68:	2100      	movs	r1, #0
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f015 f83c 	bl	8017ae8 <memset>
    ev.type = PUMP_EVT_ERROR;
 8002a70:	2302      	movs	r3, #2
 8002a72:	733b      	strb	r3, [r7, #12]
    ev.ctrl_addr = gkl->pending_ctrl;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	f893 330b 	ldrb.w	r3, [r3, #779]	@ 0x30b
 8002a7a:	737b      	strb	r3, [r7, #13]
    ev.slave_addr = gkl->pending_slave;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f893 330c 	ldrb.w	r3, [r3, #780]	@ 0x30c
 8002a82:	73bb      	strb	r3, [r7, #14]
    ev.error_code = (uint8_t)st.last_error;
 8002a84:	7e7b      	ldrb	r3, [r7, #25]
 8002a86:	747b      	strb	r3, [r7, #17]
    ev.fail_count = st.consecutive_fail;
 8002a88:	7e3b      	ldrb	r3, [r7, #24]
 8002a8a:	74bb      	strb	r3, [r7, #18]
    q_push(gkl, &ev);
 8002a8c:	f107 030c 	add.w	r3, r7, #12
 8002a90:	4619      	mov	r1, r3
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f7ff ff4e 	bl	8002934 <q_push>
 8002a98:	e004      	b.n	8002aa4 <maybe_report_error+0x8c>
    if (gkl == NULL) return;
 8002a9a:	bf00      	nop
 8002a9c:	e002      	b.n	8002aa4 <maybe_report_error+0x8c>
    if (st.last_error == GKL_OK) return;
 8002a9e:	bf00      	nop
 8002aa0:	e000      	b.n	8002aa4 <maybe_report_error+0x8c>
        return;
 8002aa2:	bf00      	nop
}
 8002aa4:	3728      	adds	r7, #40	@ 0x28
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}

08002aaa <gkl_append_token>:
        default: return "ERR";
    }
}

static void gkl_append_token(char *out, size_t outsz, size_t *pos, const char *t)
{
 8002aaa:	b480      	push	{r7}
 8002aac:	b085      	sub	sp, #20
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	60f8      	str	r0, [r7, #12]
 8002ab2:	60b9      	str	r1, [r7, #8]
 8002ab4:	607a      	str	r2, [r7, #4]
 8002ab6:	603b      	str	r3, [r7, #0]
    if (out == NULL || outsz == 0u || pos == NULL || t == NULL) return;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d02b      	beq.n	8002b16 <gkl_append_token+0x6c>
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d028      	beq.n	8002b16 <gkl_append_token+0x6c>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d025      	beq.n	8002b16 <gkl_append_token+0x6c>
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d022      	beq.n	8002b16 <gkl_append_token+0x6c>
    while (*t)
 8002ad0:	e014      	b.n	8002afc <gkl_append_token+0x52>
    {
        if ((*pos + 1u) >= outsz) break;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	68ba      	ldr	r2, [r7, #8]
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d913      	bls.n	8002b06 <gkl_append_token+0x5c>
        out[*pos] = *t;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	68fa      	ldr	r2, [r7, #12]
 8002ae4:	4413      	add	r3, r2
 8002ae6:	683a      	ldr	r2, [r7, #0]
 8002ae8:	7812      	ldrb	r2, [r2, #0]
 8002aea:	701a      	strb	r2, [r3, #0]
        (*pos)++;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	1c5a      	adds	r2, r3, #1
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	601a      	str	r2, [r3, #0]
        t++;
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	3301      	adds	r3, #1
 8002afa:	603b      	str	r3, [r7, #0]
    while (*t)
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	781b      	ldrb	r3, [r3, #0]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d1e6      	bne.n	8002ad2 <gkl_append_token+0x28>
 8002b04:	e000      	b.n	8002b08 <gkl_append_token+0x5e>
        if ((*pos + 1u) >= outsz) break;
 8002b06:	bf00      	nop
    }
    out[*pos] = 0;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	68fa      	ldr	r2, [r7, #12]
 8002b0e:	4413      	add	r3, r2
 8002b10:	2200      	movs	r2, #0
 8002b12:	701a      	strb	r2, [r3, #0]
 8002b14:	e000      	b.n	8002b18 <gkl_append_token+0x6e>
    if (out == NULL || outsz == 0u || pos == NULL || t == NULL) return;
 8002b16:	bf00      	nop
}
 8002b18:	3714      	adds	r7, #20
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr
	...

08002b24 <gkl_append_byte_token>:

static void gkl_append_byte_token(char *out, size_t outsz, size_t *pos, uint8_t b)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b086      	sub	sp, #24
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	60f8      	str	r0, [r7, #12]
 8002b2c:	60b9      	str	r1, [r7, #8]
 8002b2e:	607a      	str	r2, [r7, #4]
 8002b30:	70fb      	strb	r3, [r7, #3]
    switch (b)
 8002b32:	78fb      	ldrb	r3, [r7, #3]
 8002b34:	2b03      	cmp	r3, #3
 8002b36:	d827      	bhi.n	8002b88 <gkl_append_byte_token+0x64>
 8002b38:	a201      	add	r2, pc, #4	@ (adr r2, 8002b40 <gkl_append_byte_token+0x1c>)
 8002b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b3e:	bf00      	nop
 8002b40:	08002b5f 	.word	0x08002b5f
 8002b44:	08002b6d 	.word	0x08002b6d
 8002b48:	08002b51 	.word	0x08002b51
 8002b4c:	08002b7b 	.word	0x08002b7b
    {
        case 0x02: gkl_append_token(out, outsz, pos, "<STX>"); return;
 8002b50:	4b26      	ldr	r3, [pc, #152]	@ (8002bec <gkl_append_byte_token+0xc8>)
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	68b9      	ldr	r1, [r7, #8]
 8002b56:	68f8      	ldr	r0, [r7, #12]
 8002b58:	f7ff ffa7 	bl	8002aaa <gkl_append_token>
 8002b5c:	e043      	b.n	8002be6 <gkl_append_byte_token+0xc2>
        case 0x00: gkl_append_token(out, outsz, pos, "<NUL>"); return;
 8002b5e:	4b24      	ldr	r3, [pc, #144]	@ (8002bf0 <gkl_append_byte_token+0xcc>)
 8002b60:	687a      	ldr	r2, [r7, #4]
 8002b62:	68b9      	ldr	r1, [r7, #8]
 8002b64:	68f8      	ldr	r0, [r7, #12]
 8002b66:	f7ff ffa0 	bl	8002aaa <gkl_append_token>
 8002b6a:	e03c      	b.n	8002be6 <gkl_append_byte_token+0xc2>
        case 0x01: gkl_append_token(out, outsz, pos, "<SOH>"); return;
 8002b6c:	4b21      	ldr	r3, [pc, #132]	@ (8002bf4 <gkl_append_byte_token+0xd0>)
 8002b6e:	687a      	ldr	r2, [r7, #4]
 8002b70:	68b9      	ldr	r1, [r7, #8]
 8002b72:	68f8      	ldr	r0, [r7, #12]
 8002b74:	f7ff ff99 	bl	8002aaa <gkl_append_token>
 8002b78:	e035      	b.n	8002be6 <gkl_append_byte_token+0xc2>
        case 0x03: gkl_append_token(out, outsz, pos, "<ETX>"); return;
 8002b7a:	4b1f      	ldr	r3, [pc, #124]	@ (8002bf8 <gkl_append_byte_token+0xd4>)
 8002b7c:	687a      	ldr	r2, [r7, #4]
 8002b7e:	68b9      	ldr	r1, [r7, #8]
 8002b80:	68f8      	ldr	r0, [r7, #12]
 8002b82:	f7ff ff92 	bl	8002aaa <gkl_append_token>
 8002b86:	e02e      	b.n	8002be6 <gkl_append_byte_token+0xc2>
        default: break;
 8002b88:	bf00      	nop
    }

    if (b >= 0x20u && b <= 0x7Eu)
 8002b8a:	78fb      	ldrb	r3, [r7, #3]
 8002b8c:	2b1f      	cmp	r3, #31
 8002b8e:	d91a      	bls.n	8002bc6 <gkl_append_byte_token+0xa2>
 8002b90:	78fb      	ldrb	r3, [r7, #3]
 8002b92:	2b7e      	cmp	r3, #126	@ 0x7e
 8002b94:	d817      	bhi.n	8002bc6 <gkl_append_byte_token+0xa2>
    {
        if ((*pos + 1u) < outsz)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	3301      	adds	r3, #1
 8002b9c:	68ba      	ldr	r2, [r7, #8]
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d920      	bls.n	8002be4 <gkl_append_byte_token+0xc0>
        {
            out[*pos] = (char)b;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	68fa      	ldr	r2, [r7, #12]
 8002ba8:	4413      	add	r3, r2
 8002baa:	78fa      	ldrb	r2, [r7, #3]
 8002bac:	701a      	strb	r2, [r3, #0]
            (*pos)++;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	1c5a      	adds	r2, r3, #1
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	601a      	str	r2, [r3, #0]
            out[*pos] = 0;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	68fa      	ldr	r2, [r7, #12]
 8002bbe:	4413      	add	r3, r2
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	701a      	strb	r2, [r3, #0]
        }
        return;
 8002bc4:	e00e      	b.n	8002be4 <gkl_append_byte_token+0xc0>
    }

    /* Non-printable -> hex token */
    char tmp[8];
    (void)snprintf(tmp, sizeof(tmp), "<%02X>", (unsigned)b);
 8002bc6:	78fb      	ldrb	r3, [r7, #3]
 8002bc8:	f107 0010 	add.w	r0, r7, #16
 8002bcc:	4a0b      	ldr	r2, [pc, #44]	@ (8002bfc <gkl_append_byte_token+0xd8>)
 8002bce:	2108      	movs	r1, #8
 8002bd0:	f014 ff54 	bl	8017a7c <sniprintf>
    gkl_append_token(out, outsz, pos, tmp);
 8002bd4:	f107 0310 	add.w	r3, r7, #16
 8002bd8:	687a      	ldr	r2, [r7, #4]
 8002bda:	68b9      	ldr	r1, [r7, #8]
 8002bdc:	68f8      	ldr	r0, [r7, #12]
 8002bde:	f7ff ff64 	bl	8002aaa <gkl_append_token>
 8002be2:	e000      	b.n	8002be6 <gkl_append_byte_token+0xc2>
        return;
 8002be4:	bf00      	nop
}
 8002be6:	3718      	adds	r7, #24
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	08018618 	.word	0x08018618
 8002bf0:	08018620 	.word	0x08018620
 8002bf4:	08018628 	.word	0x08018628
 8002bf8:	08018630 	.word	0x08018630
 8002bfc:	08018638 	.word	0x08018638

08002c00 <gkl_format_frame_compact>:
    }
    out[outsz - 1u] = 0;
}

static void gkl_format_frame_compact(const uint8_t *bytes, uint8_t len, char *out, size_t outsz)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b086      	sub	sp, #24
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	60f8      	str	r0, [r7, #12]
 8002c08:	607a      	str	r2, [r7, #4]
 8002c0a:	603b      	str	r3, [r7, #0]
 8002c0c:	460b      	mov	r3, r1
 8002c0e:	72fb      	strb	r3, [r7, #11]
    if (out == NULL || outsz == 0u) return;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d02f      	beq.n	8002c76 <gkl_format_frame_compact+0x76>
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d02c      	beq.n	8002c76 <gkl_format_frame_compact+0x76>
    out[0] = 0;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	701a      	strb	r2, [r3, #0]
    if (bytes == NULL || len == 0u) return;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d028      	beq.n	8002c7a <gkl_format_frame_compact+0x7a>
 8002c28:	7afb      	ldrb	r3, [r7, #11]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d025      	beq.n	8002c7a <gkl_format_frame_compact+0x7a>

    size_t pos = 0u;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	613b      	str	r3, [r7, #16]
    for (uint8_t i = 0u; i < len; i++)
 8002c32:	2300      	movs	r3, #0
 8002c34:	75fb      	strb	r3, [r7, #23]
 8002c36:	e011      	b.n	8002c5c <gkl_format_frame_compact+0x5c>
    {
        gkl_append_byte_token(out, outsz, &pos, bytes[i]);
 8002c38:	7dfb      	ldrb	r3, [r7, #23]
 8002c3a:	68fa      	ldr	r2, [r7, #12]
 8002c3c:	4413      	add	r3, r2
 8002c3e:	781b      	ldrb	r3, [r3, #0]
 8002c40:	f107 0210 	add.w	r2, r7, #16
 8002c44:	6839      	ldr	r1, [r7, #0]
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f7ff ff6c 	bl	8002b24 <gkl_append_byte_token>
        if ((pos + 1u) >= outsz) break;
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	3301      	adds	r3, #1
 8002c50:	683a      	ldr	r2, [r7, #0]
 8002c52:	429a      	cmp	r2, r3
 8002c54:	d907      	bls.n	8002c66 <gkl_format_frame_compact+0x66>
    for (uint8_t i = 0u; i < len; i++)
 8002c56:	7dfb      	ldrb	r3, [r7, #23]
 8002c58:	3301      	adds	r3, #1
 8002c5a:	75fb      	strb	r3, [r7, #23]
 8002c5c:	7dfa      	ldrb	r2, [r7, #23]
 8002c5e:	7afb      	ldrb	r3, [r7, #11]
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d3e9      	bcc.n	8002c38 <gkl_format_frame_compact+0x38>
 8002c64:	e000      	b.n	8002c68 <gkl_format_frame_compact+0x68>
        if ((pos + 1u) >= outsz) break;
 8002c66:	bf00      	nop
    }
    out[outsz - 1u] = 0;
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	3b01      	subs	r3, #1
 8002c6c:	687a      	ldr	r2, [r7, #4]
 8002c6e:	4413      	add	r3, r2
 8002c70:	2200      	movs	r2, #0
 8002c72:	701a      	strb	r2, [r3, #0]
 8002c74:	e002      	b.n	8002c7c <gkl_format_frame_compact+0x7c>
    if (out == NULL || outsz == 0u) return;
 8002c76:	bf00      	nop
 8002c78:	e000      	b.n	8002c7c <gkl_format_frame_compact+0x7c>
    if (bytes == NULL || len == 0u) return;
 8002c7a:	bf00      	nop
}
 8002c7c:	3718      	adds	r7, #24
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
	...

08002c84 <gkl_log_line>:

static void gkl_log_line(PumpProtoGKL *gkl, const char *line)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b082      	sub	sp, #8
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	6039      	str	r1, [r7, #0]
    if (line == NULL) return;
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d015      	beq.n	8002cc0 <gkl_log_line+0x3c>

#if (PUMP_GKL_LOG_TARGET > 0)
    /* Filter logs based on tag */
    if (gkl && gkl->tag[0] != 0)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d00e      	beq.n	8002cb8 <gkl_log_line+0x34>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d009      	beq.n	8002cb8 <gkl_log_line+0x34>
    {
        if (PUMP_GKL_LOG_TARGET == 1 && strcmp(gkl->tag, "TRK1") != 0) return;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8002caa:	4908      	ldr	r1, [pc, #32]	@ (8002ccc <gkl_log_line+0x48>)
 8002cac:	4618      	mov	r0, r3
 8002cae:	f7fd fb17 	bl	80002e0 <strcmp>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d105      	bne.n	8002cc4 <gkl_log_line+0x40>
    }
#endif

#if (PUMP_GKL_COMPACT_LOG == 1)
    /* Just push the line without tag */
    CDC_LOG_Push(line);
 8002cb8:	6838      	ldr	r0, [r7, #0]
 8002cba:	f7fd ff83 	bl	8000bc4 <CDC_LOG_Push>
 8002cbe:	e002      	b.n	8002cc6 <gkl_log_line+0x42>
    if (line == NULL) return;
 8002cc0:	bf00      	nop
 8002cc2:	e000      	b.n	8002cc6 <gkl_log_line+0x42>
        if (PUMP_GKL_LOG_TARGET == 1 && strcmp(gkl->tag, "TRK1") != 0) return;
 8002cc4:	bf00      	nop
    else
    {
        CDC_LOG_Push(line);
    }
#endif
}
 8002cc6:	3708      	adds	r7, #8
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	08018648 	.word	0x08018648

08002cd0 <gkl_task>:

/* ===================== PumpProto vtable implementation ===================== */

static void gkl_task(void *ctx)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b0b2      	sub	sp, #200	@ 0xc8
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (gkl == NULL) return;
 8002cde:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	f000 81a2 	beq.w	800302c <gkl_task+0x35c>

    /* ===================== DEBUG: dump any raw RX bytes ===================== */
    {
        uint32_t uerr = 0u;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        if (GKL_GetAndClearUartError(&gkl->link, &uerr))
 8002cee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002cf2:	f107 02ac 	add.w	r2, r7, #172	@ 0xac
 8002cf6:	4611      	mov	r1, r2
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f7fe fdc9 	bl	8001890 <GKL_GetAndClearUartError>
            (void)snprintf(l, sizeof(l), "UART_ERR=0x%08lX\r\n", (unsigned long)uerr);
            gkl_log_line(gkl, l);
#endif
        }

        if (gkl->link.raw_rx_overflow)
 8002cfe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d02:	f893 328e 	ldrb.w	r3, [r3, #654]	@ 0x28e
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d004      	beq.n	8002d16 <gkl_task+0x46>
        {
            gkl->link.raw_rx_overflow = 0u;
 8002d0c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d10:	2200      	movs	r2, #0
 8002d12:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e
            gkl_log_line(gkl, line);
        }
#endif
    }

    GKL_Task(&gkl->link);
 8002d16:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f7fe fcac 	bl	8001678 <GKL_Task>

    if (GKL_HasResponse(&gkl->link))
 8002d20:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7fe fc09 	bl	800153c <GKL_HasResponse>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	f000 8152 	beq.w	8002fd6 <gkl_task+0x306>
    {
        GKL_Frame fr;
        if (GKL_GetResponse(&gkl->link, &fr))
 8002d32:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d36:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 8002d3a:	4611      	mov	r1, r2
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f7fe fc15 	bl	800156c <GKL_GetResponse>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	f000 8140 	beq.w	8002fca <gkl_task+0x2fa>
        {
#if (PUMP_GKL_COMPACT_LOG == 1)
            /* Compact format: <STX><NUL><SOH>SR (like reference log) */
            uint8_t raw[GKL_MAX_FRAME_LEN];
            uint8_t raw_len = 0u;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
            raw[0] = GKL_STX;
 8002d50:	2302      	movs	r3, #2
 8002d52:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
            raw[1] = fr.ctrl;
 8002d56:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8002d5a:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
            raw[2] = fr.slave;
 8002d5e:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 8002d62:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
            raw[3] = (uint8_t)fr.cmd;
 8002d66:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8002d6a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
            for (uint8_t i = 0u; i < fr.data_len; i++)
 8002d6e:	2300      	movs	r3, #0
 8002d70:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
 8002d74:	e011      	b.n	8002d9a <gkl_task+0xca>
            {
                raw[4u + i] = fr.data[i];
 8002d76:	f897 20c7 	ldrb.w	r2, [r7, #199]	@ 0xc7
 8002d7a:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8002d7e:	3304      	adds	r3, #4
 8002d80:	32c8      	adds	r2, #200	@ 0xc8
 8002d82:	443a      	add	r2, r7
 8002d84:	f812 2c35 	ldrb.w	r2, [r2, #-53]
 8002d88:	33c8      	adds	r3, #200	@ 0xc8
 8002d8a:	443b      	add	r3, r7
 8002d8c:	f803 2c54 	strb.w	r2, [r3, #-84]
            for (uint8_t i = 0u; i < fr.data_len; i++)
 8002d90:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8002d94:	3301      	adds	r3, #1
 8002d96:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
 8002d9a:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8002d9e:	f897 20c7 	ldrb.w	r2, [r7, #199]	@ 0xc7
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d3e7      	bcc.n	8002d76 <gkl_task+0xa6>
            }
            raw_len = (uint8_t)(5u + fr.data_len);
 8002da6:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8002daa:	3305      	adds	r3, #5
 8002dac:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
            uint8_t c = 0u;
 8002db0:	2300      	movs	r3, #0
 8002db2:	f887 30c6 	strb.w	r3, [r7, #198]	@ 0xc6
            for (uint8_t i = 1u; i < (uint8_t)(raw_len - 1u); i++) c ^= raw[i];
 8002db6:	2301      	movs	r3, #1
 8002db8:	f887 30c5 	strb.w	r3, [r7, #197]	@ 0xc5
 8002dbc:	e00f      	b.n	8002dde <gkl_task+0x10e>
 8002dbe:	f897 30c5 	ldrb.w	r3, [r7, #197]	@ 0xc5
 8002dc2:	33c8      	adds	r3, #200	@ 0xc8
 8002dc4:	443b      	add	r3, r7
 8002dc6:	f813 2c54 	ldrb.w	r2, [r3, #-84]
 8002dca:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 8002dce:	4053      	eors	r3, r2
 8002dd0:	f887 30c6 	strb.w	r3, [r7, #198]	@ 0xc6
 8002dd4:	f897 30c5 	ldrb.w	r3, [r7, #197]	@ 0xc5
 8002dd8:	3301      	adds	r3, #1
 8002dda:	f887 30c5 	strb.w	r3, [r7, #197]	@ 0xc5
 8002dde:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8002de2:	3b01      	subs	r3, #1
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	f897 20c5 	ldrb.w	r2, [r7, #197]	@ 0xc5
 8002dea:	429a      	cmp	r2, r3
 8002dec:	d3e7      	bcc.n	8002dbe <gkl_task+0xee>
            raw[raw_len - 1u] = c;
 8002dee:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8002df2:	3b01      	subs	r3, #1
 8002df4:	33c8      	adds	r3, #200	@ 0xc8
 8002df6:	443b      	add	r3, r7
 8002df8:	f897 20c6 	ldrb.w	r2, [r7, #198]	@ 0xc6
 8002dfc:	f803 2c54 	strb.w	r2, [r3, #-84]

            char line[64];
            gkl_format_frame_compact(raw, raw_len, line, sizeof(line));
 8002e00:	f107 020c 	add.w	r2, r7, #12
 8002e04:	f897 10b3 	ldrb.w	r1, [r7, #179]	@ 0xb3
 8002e08:	f107 0074 	add.w	r0, r7, #116	@ 0x74
 8002e0c:	2340      	movs	r3, #64	@ 0x40
 8002e0e:	f7ff fef7 	bl	8002c00 <gkl_format_frame_compact>
            strcat(line, "\r\n");
 8002e12:	f107 030c 	add.w	r3, r7, #12
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7fd fa6c 	bl	80002f4 <strlen>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	461a      	mov	r2, r3
 8002e20:	f107 030c 	add.w	r3, r7, #12
 8002e24:	4413      	add	r3, r2
 8002e26:	4a83      	ldr	r2, [pc, #524]	@ (8003034 <gkl_task+0x364>)
 8002e28:	8811      	ldrh	r1, [r2, #0]
 8002e2a:	7892      	ldrb	r2, [r2, #2]
 8002e2c:	8019      	strh	r1, [r3, #0]
 8002e2e:	709a      	strb	r2, [r3, #2]
            gkl_log_line(gkl, line);
 8002e30:	f107 030c 	add.w	r3, r7, #12
 8002e34:	4619      	mov	r1, r3
 8002e36:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8002e3a:	f7ff ff23 	bl	8002c84 <gkl_log_line>
            (void)snprintf(l, sizeof(l), "RX %s | HEX: %s\r\n", fstr, hstr);
            gkl_log_line(gkl, l);
#endif
#endif

            if (gkl->no_connect_latched)
 8002e3e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e42:	f893 330f 	ldrb.w	r3, [r3, #783]	@ 0x30f
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d004      	beq.n	8002e54 <gkl_task+0x184>
            {
                gkl->no_connect_latched = 0u;
 8002e4a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 230f 	strb.w	r2, [r3, #783]	@ 0x30f
#if (PUMP_GKL_COMPACT_LOG == 0)
                gkl_log_line(gkl, "LINK OK\r\n");
#endif
            }

            if (fr.cmd == 'S' && fr.data_len >= 2u)
 8002e54:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8002e58:	2b53      	cmp	r3, #83	@ 0x53
 8002e5a:	d147      	bne.n	8002eec <gkl_task+0x21c>
 8002e5c:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d943      	bls.n	8002eec <gkl_task+0x21c>
            {
                uint8_t st = fr.data[0];
 8002e64:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8002e68:	f887 30c4 	strb.w	r3, [r7, #196]	@ 0xc4
                uint8_t noz = fr.data[1];
 8002e6c:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 8002e70:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3

                if (st >= (uint8_t)'0' && st <= (uint8_t)'9') st -= (uint8_t)'0';
 8002e74:	f897 30c4 	ldrb.w	r3, [r7, #196]	@ 0xc4
 8002e78:	2b2f      	cmp	r3, #47	@ 0x2f
 8002e7a:	d908      	bls.n	8002e8e <gkl_task+0x1be>
 8002e7c:	f897 30c4 	ldrb.w	r3, [r7, #196]	@ 0xc4
 8002e80:	2b39      	cmp	r3, #57	@ 0x39
 8002e82:	d804      	bhi.n	8002e8e <gkl_task+0x1be>
 8002e84:	f897 30c4 	ldrb.w	r3, [r7, #196]	@ 0xc4
 8002e88:	3b30      	subs	r3, #48	@ 0x30
 8002e8a:	f887 30c4 	strb.w	r3, [r7, #196]	@ 0xc4
                if (noz >= (uint8_t)'0' && noz <= (uint8_t)'9') noz -= (uint8_t)'0';
 8002e8e:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 8002e92:	2b2f      	cmp	r3, #47	@ 0x2f
 8002e94:	d908      	bls.n	8002ea8 <gkl_task+0x1d8>
 8002e96:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 8002e9a:	2b39      	cmp	r3, #57	@ 0x39
 8002e9c:	d804      	bhi.n	8002ea8 <gkl_task+0x1d8>
 8002e9e:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 8002ea2:	3b30      	subs	r3, #48	@ 0x30
 8002ea4:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3

                PumpEvent ev;
                memset(&ev, 0, sizeof(ev));
 8002ea8:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002eac:	220c      	movs	r2, #12
 8002eae:	2100      	movs	r1, #0
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f014 fe19 	bl	8017ae8 <memset>
                ev.type = PUMP_EVT_STATUS;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                ev.ctrl_addr = fr.ctrl;
 8002ebc:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8002ec0:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
                ev.slave_addr = fr.slave;
 8002ec4:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 8002ec8:	f887 306a 	strb.w	r3, [r7, #106]	@ 0x6a
                ev.status = st;
 8002ecc:	f897 30c4 	ldrb.w	r3, [r7, #196]	@ 0xc4
 8002ed0:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                ev.nozzle = noz;
 8002ed4:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 8002ed8:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
                q_push(gkl, &ev);
 8002edc:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8002ee6:	f7ff fd25 	bl	8002934 <q_push>
            {
 8002eea:	e06e      	b.n	8002fca <gkl_task+0x2fa>
            }
            else if (fr.cmd == 'C' && fr.data_len >= 10u)
 8002eec:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8002ef0:	2b43      	cmp	r3, #67	@ 0x43
 8002ef2:	d16a      	bne.n	8002fca <gkl_task+0x2fa>
 8002ef4:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8002ef8:	2b09      	cmp	r3, #9
 8002efa:	d966      	bls.n	8002fca <gkl_task+0x2fa>
            {
                uint8_t nozzle = 0;
 8002efc:	2300      	movs	r3, #0
 8002efe:	f887 30c2 	strb.w	r3, [r7, #194]	@ 0xc2
                uint32_t totalizer = 0;
 8002f02:	2300      	movs	r3, #0
 8002f04:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

                if (fr.data[0] >= '1' && fr.data[0] <= '6')
 8002f08:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8002f0c:	2b30      	cmp	r3, #48	@ 0x30
 8002f0e:	d908      	bls.n	8002f22 <gkl_task+0x252>
 8002f10:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8002f14:	2b36      	cmp	r3, #54	@ 0x36
 8002f16:	d804      	bhi.n	8002f22 <gkl_task+0x252>
                {
                    nozzle = (uint8_t)(fr.data[0] - '0');
 8002f18:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8002f1c:	3b30      	subs	r3, #48	@ 0x30
 8002f1e:	f887 30c2 	strb.w	r3, [r7, #194]	@ 0xc2
                }

                for (uint8_t i = 2; i < 11 && i < fr.data_len; i++)
 8002f22:	2302      	movs	r3, #2
 8002f24:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8002f28:	e025      	b.n	8002f76 <gkl_task+0x2a6>
                {
                    if (fr.data[i] >= '0' && fr.data[i] <= '9')
 8002f2a:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002f2e:	33c8      	adds	r3, #200	@ 0xc8
 8002f30:	443b      	add	r3, r7
 8002f32:	f813 3c35 	ldrb.w	r3, [r3, #-53]
 8002f36:	2b2f      	cmp	r3, #47	@ 0x2f
 8002f38:	d918      	bls.n	8002f6c <gkl_task+0x29c>
 8002f3a:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002f3e:	33c8      	adds	r3, #200	@ 0xc8
 8002f40:	443b      	add	r3, r7
 8002f42:	f813 3c35 	ldrb.w	r3, [r3, #-53]
 8002f46:	2b39      	cmp	r3, #57	@ 0x39
 8002f48:	d810      	bhi.n	8002f6c <gkl_task+0x29c>
                    {
                        totalizer = totalizer * 10 + (fr.data[i] - '0');
 8002f4a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8002f4e:	4613      	mov	r3, r2
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	4413      	add	r3, r2
 8002f54:	005b      	lsls	r3, r3, #1
 8002f56:	461a      	mov	r2, r3
 8002f58:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002f5c:	33c8      	adds	r3, #200	@ 0xc8
 8002f5e:	443b      	add	r3, r7
 8002f60:	f813 3c35 	ldrb.w	r3, [r3, #-53]
 8002f64:	4413      	add	r3, r2
 8002f66:	3b30      	subs	r3, #48	@ 0x30
 8002f68:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
                for (uint8_t i = 2; i < 11 && i < fr.data_len; i++)
 8002f6c:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002f70:	3301      	adds	r3, #1
 8002f72:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8002f76:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002f7a:	2b0a      	cmp	r3, #10
 8002f7c:	d805      	bhi.n	8002f8a <gkl_task+0x2ba>
 8002f7e:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8002f82:	f897 20bb 	ldrb.w	r2, [r7, #187]	@ 0xbb
 8002f86:	429a      	cmp	r2, r3
 8002f88:	d3cf      	bcc.n	8002f2a <gkl_task+0x25a>
                    }
                }

                PumpEvent ev;
                memset(&ev, 0, sizeof(ev));
 8002f8a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002f8e:	220c      	movs	r2, #12
 8002f90:	2100      	movs	r1, #0
 8002f92:	4618      	mov	r0, r3
 8002f94:	f014 fda8 	bl	8017ae8 <memset>
                ev.type = PUMP_EVT_TOTALIZER;
 8002f98:	2303      	movs	r3, #3
 8002f9a:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
                ev.ctrl_addr = fr.ctrl;
 8002f9e:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8002fa2:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
                ev.slave_addr = fr.slave;
 8002fa6:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 8002faa:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
                ev.nozzle_idx = nozzle;
 8002fae:	f897 30c2 	ldrb.w	r3, [r7, #194]	@ 0xc2
 8002fb2:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
                ev.totalizer = totalizer;
 8002fb6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002fba:	667b      	str	r3, [r7, #100]	@ 0x64

                q_push(gkl, &ev);
 8002fbc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8002fc6:	f7ff fcb5 	bl	8002934 <q_push>
            }
        }
        gkl->pending = 0u;
 8002fca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002fce:	2200      	movs	r2, #0
 8002fd0:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
 8002fd4:	e02b      	b.n	800302e <gkl_task+0x35e>
        return;
    }

    if (gkl->pending)
 8002fd6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002fda:	f893 330a 	ldrb.w	r3, [r3, #778]	@ 0x30a
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d025      	beq.n	800302e <gkl_task+0x35e>
    {
        GKL_Stats st = GKL_GetStats(&gkl->link);
 8002fe2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002fe6:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002fea:	4611      	mov	r1, r2
 8002fec:	4618      	mov	r0, r3
 8002fee:	f7fe faf6 	bl	80015de <GKL_GetStats>
        if (st.last_error != GKL_OK)
 8002ff2:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d019      	beq.n	800302e <gkl_task+0x35e>
        {
            maybe_report_error(gkl);
 8002ffa:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8002ffe:	f7ff fd0b 	bl	8002a18 <maybe_report_error>

            if ((st.consecutive_fail >= (uint8_t)PUMP_GKL_NO_CONNECT_THRESHOLD) && (gkl->no_connect_latched == 0u))
 8003002:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8003006:	2b09      	cmp	r3, #9
 8003008:	d90a      	bls.n	8003020 <gkl_task+0x350>
 800300a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800300e:	f893 330f 	ldrb.w	r3, [r3, #783]	@ 0x30f
 8003012:	2b00      	cmp	r3, #0
 8003014:	d104      	bne.n	8003020 <gkl_task+0x350>
            {
                gkl->no_connect_latched = 1u;
 8003016:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800301a:	2201      	movs	r2, #1
 800301c:	f883 230f 	strb.w	r2, [r3, #783]	@ 0x30f
                               (unsigned long)st.rx_total_bytes,
                               (unsigned long)st.rx_total_frames);
                gkl_log_line(gkl, l);
#endif
            }
            gkl->pending = 0u;
 8003020:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003024:	2200      	movs	r2, #0
 8003026:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
 800302a:	e000      	b.n	800302e <gkl_task+0x35e>
    if (gkl == NULL) return;
 800302c:	bf00      	nop
        }
    }
}
 800302e:	37c8      	adds	r7, #200	@ 0xc8
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}
 8003034:	08018650 	.word	0x08018650

08003038 <gkl_is_idle>:

static bool gkl_is_idle(void *ctx)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b088      	sub	sp, #32
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	61fb      	str	r3, [r7, #28]
    if (gkl == NULL) return false;
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d101      	bne.n	800304e <gkl_is_idle+0x16>
 800304a:	2300      	movs	r3, #0
 800304c:	e00c      	b.n	8003068 <gkl_is_idle+0x30>
    return (GKL_GetStats(&gkl->link).state == GKL_STATE_IDLE);
 800304e:	69fa      	ldr	r2, [r7, #28]
 8003050:	f107 030c 	add.w	r3, r7, #12
 8003054:	4611      	mov	r1, r2
 8003056:	4618      	mov	r0, r3
 8003058:	f7fe fac1 	bl	80015de <GKL_GetStats>
 800305c:	7bbb      	ldrb	r3, [r7, #14]
 800305e:	2b00      	cmp	r3, #0
 8003060:	bf0c      	ite	eq
 8003062:	2301      	moveq	r3, #1
 8003064:	2300      	movne	r3, #0
 8003066:	b2db      	uxtb	r3, r3
}
 8003068:	4618      	mov	r0, r3
 800306a:	3720      	adds	r7, #32
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}

08003070 <gkl_send_poll_status>:

static PumpProtoResult gkl_send_poll_status(void *ctx, uint8_t ctrl_addr, uint8_t slave_addr)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b0a4      	sub	sp, #144	@ 0x90
 8003074:	af04      	add	r7, sp, #16
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	460b      	mov	r3, r1
 800307a:	70fb      	strb	r3, [r7, #3]
 800307c:	4613      	mov	r3, r2
 800307e:	70bb      	strb	r3, [r7, #2]
    PumpProtoGKL *gkl = (PumpProtoGKL *)ctx;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (gkl == NULL) return PUMP_PROTO_ERR;
 8003084:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003086:	2b00      	cmp	r3, #0
 8003088:	d101      	bne.n	800308e <gkl_send_poll_status+0x1e>
 800308a:	2302      	movs	r3, #2
 800308c:	e064      	b.n	8003158 <gkl_send_poll_status+0xe8>

    GKL_Result r = GKL_Send(&gkl->link, ctrl_addr, slave_addr, 'S', NULL, 0u, 'S');
 800308e:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8003090:	78ba      	ldrb	r2, [r7, #2]
 8003092:	78f9      	ldrb	r1, [r7, #3]
 8003094:	2353      	movs	r3, #83	@ 0x53
 8003096:	9302      	str	r3, [sp, #8]
 8003098:	2300      	movs	r3, #0
 800309a:	9301      	str	r3, [sp, #4]
 800309c:	2300      	movs	r3, #0
 800309e:	9300      	str	r3, [sp, #0]
 80030a0:	2353      	movs	r3, #83	@ 0x53
 80030a2:	f7fe f99c 	bl	80013de <GKL_Send>
 80030a6:	4603      	mov	r3, r0
 80030a8:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
    if (r == GKL_ERR_BUSY) return PUMP_PROTO_BUSY;
 80030ac:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 80030b0:	2b01      	cmp	r3, #1
 80030b2:	d101      	bne.n	80030b8 <gkl_send_poll_status+0x48>
 80030b4:	2301      	movs	r3, #1
 80030b6:	e04f      	b.n	8003158 <gkl_send_poll_status+0xe8>
    if (r != GKL_OK) return PUMP_PROTO_ERR;
 80030b8:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d001      	beq.n	80030c4 <gkl_send_poll_status+0x54>
 80030c0:	2302      	movs	r3, #2
 80030c2:	e049      	b.n	8003158 <gkl_send_poll_status+0xe8>

#if (PUMP_GKL_COMPACT_LOG == 1)
    uint8_t raw[GKL_MAX_FRAME_LEN];
    uint8_t raw_len = 0u;
 80030c4:	2300      	movs	r3, #0
 80030c6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (GKL_BuildFrame(ctrl_addr, slave_addr, 'S', NULL, 0u, raw, &raw_len) == GKL_OK)
 80030ca:	78b9      	ldrb	r1, [r7, #2]
 80030cc:	78f8      	ldrb	r0, [r7, #3]
 80030ce:	f107 035f 	add.w	r3, r7, #95	@ 0x5f
 80030d2:	9302      	str	r3, [sp, #8]
 80030d4:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80030d8:	9301      	str	r3, [sp, #4]
 80030da:	2300      	movs	r3, #0
 80030dc:	9300      	str	r3, [sp, #0]
 80030de:	2300      	movs	r3, #0
 80030e0:	2253      	movs	r2, #83	@ 0x53
 80030e2:	f7fe f910 	bl	8001306 <GKL_BuildFrame>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d11d      	bne.n	8003128 <gkl_send_poll_status+0xb8>
    {
        char line[64];
        gkl_format_frame_compact(raw, raw_len, line, sizeof(line));
 80030ec:	f897 105f 	ldrb.w	r1, [r7, #95]	@ 0x5f
 80030f0:	f107 020c 	add.w	r2, r7, #12
 80030f4:	f107 0060 	add.w	r0, r7, #96	@ 0x60
 80030f8:	2340      	movs	r3, #64	@ 0x40
 80030fa:	f7ff fd81 	bl	8002c00 <gkl_format_frame_compact>
        strcat(line, "\r\n");
 80030fe:	f107 030c 	add.w	r3, r7, #12
 8003102:	4618      	mov	r0, r3
 8003104:	f7fd f8f6 	bl	80002f4 <strlen>
 8003108:	4603      	mov	r3, r0
 800310a:	461a      	mov	r2, r3
 800310c:	f107 030c 	add.w	r3, r7, #12
 8003110:	4413      	add	r3, r2
 8003112:	4a13      	ldr	r2, [pc, #76]	@ (8003160 <gkl_send_poll_status+0xf0>)
 8003114:	8811      	ldrh	r1, [r2, #0]
 8003116:	7892      	ldrb	r2, [r2, #2]
 8003118:	8019      	strh	r1, [r3, #0]
 800311a:	709a      	strb	r2, [r3, #2]
        gkl_log_line(gkl, line);
 800311c:	f107 030c 	add.w	r3, r7, #12
 8003120:	4619      	mov	r1, r3
 8003122:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8003124:	f7ff fdae 	bl	8002c84 <gkl_log_line>
        gkl_log_line(gkl, l);
    }
#endif
#endif

    gkl->pending = 1u;
 8003128:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800312a:	2201      	movs	r2, #1
 800312c:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
    gkl->pending_ctrl = ctrl_addr;
 8003130:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003132:	78fa      	ldrb	r2, [r7, #3]
 8003134:	f883 230b 	strb.w	r2, [r3, #779]	@ 0x30b
    gkl->pending_slave = slave_addr;
 8003138:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800313a:	78ba      	ldrb	r2, [r7, #2]
 800313c:	f883 230c 	strb.w	r2, [r3, #780]	@ 0x30c

    GKL_Stats st = GKL_GetStats(&gkl->link);
 8003140:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003142:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003146:	4611      	mov	r1, r2
 8003148:	4618      	mov	r0, r3
 800314a:	f7fe fa48 	bl	80015de <GKL_GetStats>
    gkl->pending_rx_bytes_start = st.rx_total_bytes;
 800314e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003150:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003152:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318

    return PUMP_PROTO_OK;
 8003156:	2300      	movs	r3, #0
}
 8003158:	4618      	mov	r0, r3
 800315a:	3780      	adds	r7, #128	@ 0x80
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}
 8003160:	08018650 	.word	0x08018650

08003164 <gkl_request_totalizer>:

static PumpProtoResult gkl_request_totalizer(void *ctx, uint8_t ctrl_addr, uint8_t slave_addr, uint8_t nozzle)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b0a0      	sub	sp, #128	@ 0x80
 8003168:	af04      	add	r7, sp, #16
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	4608      	mov	r0, r1
 800316e:	4611      	mov	r1, r2
 8003170:	461a      	mov	r2, r3
 8003172:	4603      	mov	r3, r0
 8003174:	70fb      	strb	r3, [r7, #3]
 8003176:	460b      	mov	r3, r1
 8003178:	70bb      	strb	r3, [r7, #2]
 800317a:	4613      	mov	r3, r2
 800317c:	707b      	strb	r3, [r7, #1]
    PumpProtoGKL *gkl = (PumpProtoGKL *)ctx;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (gkl == NULL) return PUMP_PROTO_ERR;
 8003182:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003184:	2b00      	cmp	r3, #0
 8003186:	d101      	bne.n	800318c <gkl_request_totalizer+0x28>
 8003188:	2302      	movs	r3, #2
 800318a:	e069      	b.n	8003260 <gkl_request_totalizer+0xfc>

    if (nozzle < 1 || nozzle > 6) return PUMP_PROTO_ERR;
 800318c:	787b      	ldrb	r3, [r7, #1]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d002      	beq.n	8003198 <gkl_request_totalizer+0x34>
 8003192:	787b      	ldrb	r3, [r7, #1]
 8003194:	2b06      	cmp	r3, #6
 8003196:	d901      	bls.n	800319c <gkl_request_totalizer+0x38>
 8003198:	2302      	movs	r3, #2
 800319a:	e061      	b.n	8003260 <gkl_request_totalizer+0xfc>

    uint8_t data[1];
    data[0] = (uint8_t)('0' + nozzle);
 800319c:	787b      	ldrb	r3, [r7, #1]
 800319e:	3330      	adds	r3, #48	@ 0x30
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68

    GKL_Result r = GKL_Send(&gkl->link, ctrl_addr, slave_addr, 'C', data, 1u, 'C');
 80031a6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80031a8:	78ba      	ldrb	r2, [r7, #2]
 80031aa:	78f9      	ldrb	r1, [r7, #3]
 80031ac:	2343      	movs	r3, #67	@ 0x43
 80031ae:	9302      	str	r3, [sp, #8]
 80031b0:	2301      	movs	r3, #1
 80031b2:	9301      	str	r3, [sp, #4]
 80031b4:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80031b8:	9300      	str	r3, [sp, #0]
 80031ba:	2343      	movs	r3, #67	@ 0x43
 80031bc:	f7fe f90f 	bl	80013de <GKL_Send>
 80031c0:	4603      	mov	r3, r0
 80031c2:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    if (r == GKL_ERR_BUSY) return PUMP_PROTO_BUSY;
 80031c6:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	d101      	bne.n	80031d2 <gkl_request_totalizer+0x6e>
 80031ce:	2301      	movs	r3, #1
 80031d0:	e046      	b.n	8003260 <gkl_request_totalizer+0xfc>
    if (r != GKL_OK) return PUMP_PROTO_ERR;
 80031d2:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d001      	beq.n	80031de <gkl_request_totalizer+0x7a>
 80031da:	2302      	movs	r3, #2
 80031dc:	e040      	b.n	8003260 <gkl_request_totalizer+0xfc>

#if (PUMP_GKL_COMPACT_LOG == 1)
    uint8_t raw[GKL_MAX_FRAME_LEN];
    uint8_t raw_len = 0u;
 80031de:	2300      	movs	r3, #0
 80031e0:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (GKL_BuildFrame(ctrl_addr, slave_addr, 'C', data, 1u, raw, &raw_len) == GKL_OK)
 80031e4:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 80031e8:	78b9      	ldrb	r1, [r7, #2]
 80031ea:	78f8      	ldrb	r0, [r7, #3]
 80031ec:	f107 034b 	add.w	r3, r7, #75	@ 0x4b
 80031f0:	9302      	str	r3, [sp, #8]
 80031f2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80031f6:	9301      	str	r3, [sp, #4]
 80031f8:	2301      	movs	r3, #1
 80031fa:	9300      	str	r3, [sp, #0]
 80031fc:	4613      	mov	r3, r2
 80031fe:	2243      	movs	r2, #67	@ 0x43
 8003200:	f7fe f881 	bl	8001306 <GKL_BuildFrame>
 8003204:	4603      	mov	r3, r0
 8003206:	2b00      	cmp	r3, #0
 8003208:	d11d      	bne.n	8003246 <gkl_request_totalizer+0xe2>
    {
        char line[64];
        gkl_format_frame_compact(raw, raw_len, line, sizeof(line));
 800320a:	f897 104b 	ldrb.w	r1, [r7, #75]	@ 0x4b
 800320e:	f107 0208 	add.w	r2, r7, #8
 8003212:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8003216:	2340      	movs	r3, #64	@ 0x40
 8003218:	f7ff fcf2 	bl	8002c00 <gkl_format_frame_compact>
        strcat(line, "\r\n");
 800321c:	f107 0308 	add.w	r3, r7, #8
 8003220:	4618      	mov	r0, r3
 8003222:	f7fd f867 	bl	80002f4 <strlen>
 8003226:	4603      	mov	r3, r0
 8003228:	461a      	mov	r2, r3
 800322a:	f107 0308 	add.w	r3, r7, #8
 800322e:	4413      	add	r3, r2
 8003230:	4a0d      	ldr	r2, [pc, #52]	@ (8003268 <gkl_request_totalizer+0x104>)
 8003232:	8811      	ldrh	r1, [r2, #0]
 8003234:	7892      	ldrb	r2, [r2, #2]
 8003236:	8019      	strh	r1, [r3, #0]
 8003238:	709a      	strb	r2, [r3, #2]
        gkl_log_line(gkl, line);
 800323a:	f107 0308 	add.w	r3, r7, #8
 800323e:	4619      	mov	r1, r3
 8003240:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003242:	f7ff fd1f 	bl	8002c84 <gkl_log_line>
        gkl_log_line(gkl, l);
    }
#endif
#endif

    gkl->pending = 1u;
 8003246:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003248:	2201      	movs	r2, #1
 800324a:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
    gkl->pending_ctrl = ctrl_addr;
 800324e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003250:	78fa      	ldrb	r2, [r7, #3]
 8003252:	f883 230b 	strb.w	r2, [r3, #779]	@ 0x30b
    gkl->pending_slave = slave_addr;
 8003256:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003258:	78ba      	ldrb	r2, [r7, #2]
 800325a:	f883 230c 	strb.w	r2, [r3, #780]	@ 0x30c

    return PUMP_PROTO_OK;
 800325e:	2300      	movs	r3, #0
}
 8003260:	4618      	mov	r0, r3
 8003262:	3770      	adds	r7, #112	@ 0x70
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	08018650 	.word	0x08018650

0800326c <gkl_pop_event>:

static bool gkl_pop_event(void *ctx, PumpEvent *out)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	6039      	str	r1, [r7, #0]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	60fb      	str	r3, [r7, #12]
    return q_pop(gkl, out);
 800327a:	6839      	ldr	r1, [r7, #0]
 800327c:	68f8      	ldr	r0, [r7, #12]
 800327e:	f7ff fb95 	bl	80029ac <q_pop>
 8003282:	4603      	mov	r3, r0
}
 8003284:	4618      	mov	r0, r3
 8003286:	3710      	adds	r7, #16
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}

0800328c <PumpProtoGKL_Init>:
};

/* ===================== Public API ===================== */

void PumpProtoGKL_Init(PumpProtoGKL *gkl, UART_HandleTypeDef *huart)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b082      	sub	sp, #8
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	6039      	str	r1, [r7, #0]
    if (gkl == NULL) return;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d02f      	beq.n	80032fc <PumpProtoGKL_Init+0x70>
    memset(gkl, 0, sizeof(*gkl));
 800329c:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80032a0:	2100      	movs	r1, #0
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f014 fc20 	bl	8017ae8 <memset>
    gkl->q_head = 0u;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f883 2308 	strb.w	r2, [r3, #776]	@ 0x308
    gkl->q_tail = 0u;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2200      	movs	r2, #0
 80032b4:	f883 2309 	strb.w	r2, [r3, #777]	@ 0x309
    gkl->pending = 0u;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2200      	movs	r2, #0
 80032bc:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
    gkl->pending_ctrl = 0u;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	f883 230b 	strb.w	r2, [r3, #779]	@ 0x30b
    gkl->pending_slave = 0u;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	f883 230c 	strb.w	r2, [r3, #780]	@ 0x30c
    gkl->last_reported_err = GKL_OK;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	f883 230d 	strb.w	r2, [r3, #781]	@ 0x30d
    gkl->last_reported_failcnt = 0u;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2200      	movs	r2, #0
 80032dc:	f883 230e 	strb.w	r2, [r3, #782]	@ 0x30e
    gkl->no_connect_latched = 0u;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2200      	movs	r2, #0
 80032e4:	f883 230f 	strb.w	r2, [r3, #783]	@ 0x30f

    gkl->tag[0] = 0;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2200      	movs	r2, #0
 80032ec:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0

    GKL_Init(&gkl->link, huart);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6839      	ldr	r1, [r7, #0]
 80032f4:	4618      	mov	r0, r3
 80032f6:	f7fd ffab 	bl	8001250 <GKL_Init>
 80032fa:	e000      	b.n	80032fe <PumpProtoGKL_Init+0x72>
    if (gkl == NULL) return;
 80032fc:	bf00      	nop
}
 80032fe:	3708      	adds	r7, #8
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}

08003304 <PumpProtoGKL_SetTag>:

void PumpProtoGKL_SetTag(PumpProtoGKL *gkl, const char *tag)
{
 8003304:	b480      	push	{r7}
 8003306:	b085      	sub	sp, #20
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	6039      	str	r1, [r7, #0]
    if (gkl == NULL) return;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d029      	beq.n	8003368 <PumpProtoGKL_SetTag+0x64>
    if (tag == NULL)
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d104      	bne.n	8003324 <PumpProtoGKL_SetTag+0x20>
    {
        gkl->tag[0] = 0;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2200      	movs	r2, #0
 800331e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
        return;
 8003322:	e022      	b.n	800336a <PumpProtoGKL_SetTag+0x66>
    }

    size_t i = 0u;
 8003324:	2300      	movs	r3, #0
 8003326:	60fb      	str	r3, [r7, #12]
    for (; i < (sizeof(gkl->tag) - 1u) && tag[i] != 0; i++)
 8003328:	e00d      	b.n	8003346 <PumpProtoGKL_SetTag+0x42>
    {
        gkl->tag[i] = tag[i];
 800332a:	683a      	ldr	r2, [r7, #0]
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	4413      	add	r3, r2
 8003330:	7819      	ldrb	r1, [r3, #0]
 8003332:	687a      	ldr	r2, [r7, #4]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	4413      	add	r3, r2
 8003338:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 800333c:	460a      	mov	r2, r1
 800333e:	701a      	strb	r2, [r3, #0]
    for (; i < (sizeof(gkl->tag) - 1u) && tag[i] != 0; i++)
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	3301      	adds	r3, #1
 8003344:	60fb      	str	r3, [r7, #12]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2b06      	cmp	r3, #6
 800334a:	d805      	bhi.n	8003358 <PumpProtoGKL_SetTag+0x54>
 800334c:	683a      	ldr	r2, [r7, #0]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	4413      	add	r3, r2
 8003352:	781b      	ldrb	r3, [r3, #0]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d1e8      	bne.n	800332a <PumpProtoGKL_SetTag+0x26>
    }
    gkl->tag[i] = 0;
 8003358:	687a      	ldr	r2, [r7, #4]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	4413      	add	r3, r2
 800335e:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8003362:	2200      	movs	r2, #0
 8003364:	701a      	strb	r2, [r3, #0]
 8003366:	e000      	b.n	800336a <PumpProtoGKL_SetTag+0x66>
    if (gkl == NULL) return;
 8003368:	bf00      	nop
}
 800336a:	3714      	adds	r7, #20
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr

08003374 <PumpProtoGKL_Bind>:

void PumpProtoGKL_Bind(PumpProto *out, PumpProtoGKL *gkl)
{
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	6039      	str	r1, [r7, #0]
    if (out == NULL) return;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d006      	beq.n	8003392 <PumpProtoGKL_Bind+0x1e>
    out->vt  = &s_vt;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	4a06      	ldr	r2, [pc, #24]	@ (80033a0 <PumpProtoGKL_Bind+0x2c>)
 8003388:	601a      	str	r2, [r3, #0]
    out->ctx = (void*)gkl;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	683a      	ldr	r2, [r7, #0]
 800338e:	605a      	str	r2, [r3, #4]
 8003390:	e000      	b.n	8003394 <PumpProtoGKL_Bind+0x20>
    if (out == NULL) return;
 8003392:	bf00      	nop
}
 8003394:	370c      	adds	r7, #12
 8003396:	46bd      	mov	sp, r7
 8003398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339c:	4770      	bx	lr
 800339e:	bf00      	nop
 80033a0:	080187f4 	.word	0x080187f4

080033a4 <crc32_update>:
/* Singleton pointer for HAL I2C callbacks dispatching */
static Settings *s_settings_singleton = NULL;

/* ---------------- CRC32 (standard, little-endian) ---------------- */
static uint32_t crc32_update(uint32_t crc, const uint8_t *data, uint32_t len)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b089      	sub	sp, #36	@ 0x24
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	60f8      	str	r0, [r7, #12]
 80033ac:	60b9      	str	r1, [r7, #8]
 80033ae:	607a      	str	r2, [r7, #4]
    uint32_t c = crc;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < len; i++)
 80033b4:	2300      	movs	r3, #0
 80033b6:	61bb      	str	r3, [r7, #24]
 80033b8:	e021      	b.n	80033fe <crc32_update+0x5a>
    {
        c ^= (uint32_t)data[i];
 80033ba:	68ba      	ldr	r2, [r7, #8]
 80033bc:	69bb      	ldr	r3, [r7, #24]
 80033be:	4413      	add	r3, r2
 80033c0:	781b      	ldrb	r3, [r3, #0]
 80033c2:	461a      	mov	r2, r3
 80033c4:	69fb      	ldr	r3, [r7, #28]
 80033c6:	4053      	eors	r3, r2
 80033c8:	61fb      	str	r3, [r7, #28]
        for (uint8_t b = 0; b < 8; b++)
 80033ca:	2300      	movs	r3, #0
 80033cc:	75fb      	strb	r3, [r7, #23]
 80033ce:	e010      	b.n	80033f2 <crc32_update+0x4e>
        {
            if (c & 1u) c = (c >> 1) ^ 0xEDB88320u;
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	f003 0301 	and.w	r3, r3, #1
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d005      	beq.n	80033e6 <crc32_update+0x42>
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	085a      	lsrs	r2, r3, #1
 80033de:	4b0d      	ldr	r3, [pc, #52]	@ (8003414 <crc32_update+0x70>)
 80033e0:	4053      	eors	r3, r2
 80033e2:	61fb      	str	r3, [r7, #28]
 80033e4:	e002      	b.n	80033ec <crc32_update+0x48>
            else        c = (c >> 1);
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	085b      	lsrs	r3, r3, #1
 80033ea:	61fb      	str	r3, [r7, #28]
        for (uint8_t b = 0; b < 8; b++)
 80033ec:	7dfb      	ldrb	r3, [r7, #23]
 80033ee:	3301      	adds	r3, #1
 80033f0:	75fb      	strb	r3, [r7, #23]
 80033f2:	7dfb      	ldrb	r3, [r7, #23]
 80033f4:	2b07      	cmp	r3, #7
 80033f6:	d9eb      	bls.n	80033d0 <crc32_update+0x2c>
    for (uint32_t i = 0; i < len; i++)
 80033f8:	69bb      	ldr	r3, [r7, #24]
 80033fa:	3301      	adds	r3, #1
 80033fc:	61bb      	str	r3, [r7, #24]
 80033fe:	69ba      	ldr	r2, [r7, #24]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	429a      	cmp	r2, r3
 8003404:	d3d9      	bcc.n	80033ba <crc32_update+0x16>
        }
    }
    return c;
 8003406:	69fb      	ldr	r3, [r7, #28]
}
 8003408:	4618      	mov	r0, r3
 800340a:	3724      	adds	r7, #36	@ 0x24
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr
 8003414:	edb88320 	.word	0xedb88320

08003418 <crc32_calc>:

static uint32_t crc32_calc(const uint8_t *data, uint32_t len)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFFu;
 8003422:	f04f 33ff 	mov.w	r3, #4294967295
 8003426:	60fb      	str	r3, [r7, #12]
    crc = crc32_update(crc, data, len);
 8003428:	683a      	ldr	r2, [r7, #0]
 800342a:	6879      	ldr	r1, [r7, #4]
 800342c:	68f8      	ldr	r0, [r7, #12]
 800342e:	f7ff ffb9 	bl	80033a4 <crc32_update>
 8003432:	60f8      	str	r0, [r7, #12]
    return crc ^ 0xFFFFFFFFu;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	43db      	mvns	r3, r3
}
 8003438:	4618      	mov	r0, r3
 800343a:	3710      	adds	r7, #16
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}

08003440 <rd_u16_le>:

/* ---------------- Little-endian helpers ---------------- */
static uint16_t rd_u16_le(const uint8_t *p)
{
 8003440:	b480      	push	{r7}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
    return (uint16_t)((uint16_t)p[0] | ((uint16_t)p[1] << 8));
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	b21a      	sxth	r2, r3
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	3301      	adds	r3, #1
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	b21b      	sxth	r3, r3
 8003456:	021b      	lsls	r3, r3, #8
 8003458:	b21b      	sxth	r3, r3
 800345a:	4313      	orrs	r3, r2
 800345c:	b21b      	sxth	r3, r3
 800345e:	b29b      	uxth	r3, r3
}
 8003460:	4618      	mov	r0, r3
 8003462:	370c      	adds	r7, #12
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr

0800346c <rd_u32_le>:
    p[0] = (uint8_t)(v & 0xFFu);
    p[1] = (uint8_t)((v >> 8) & 0xFFu);
}

static uint32_t rd_u32_le(const uint8_t *p)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
    return (uint32_t)p[0] |
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	461a      	mov	r2, r3
           ((uint32_t)p[1] << 8) |
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	3301      	adds	r3, #1
 800347e:	781b      	ldrb	r3, [r3, #0]
 8003480:	021b      	lsls	r3, r3, #8
    return (uint32_t)p[0] |
 8003482:	431a      	orrs	r2, r3
           ((uint32_t)p[2] << 16) |
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	3302      	adds	r3, #2
 8003488:	781b      	ldrb	r3, [r3, #0]
 800348a:	041b      	lsls	r3, r3, #16
           ((uint32_t)p[1] << 8) |
 800348c:	431a      	orrs	r2, r3
           ((uint32_t)p[3] << 24);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	3303      	adds	r3, #3
 8003492:	781b      	ldrb	r3, [r3, #0]
 8003494:	061b      	lsls	r3, r3, #24
           ((uint32_t)p[2] << 16) |
 8003496:	4313      	orrs	r3, r2
}
 8003498:	4618      	mov	r0, r3
 800349a:	370c      	adds	r7, #12
 800349c:	46bd      	mov	sp, r7
 800349e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a2:	4770      	bx	lr

080034a4 <eeprom_read_block>:
    p[3] = (uint8_t)((v >> 24) & 0xFFu);
}

/* ---------------- EEPROM blocking read (startup only) ---------------- */
static bool eeprom_read_block(I2C_HandleTypeDef *hi2c, uint16_t mem_addr, uint8_t *dst, uint16_t len)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b088      	sub	sp, #32
 80034a8:	af04      	add	r7, sp, #16
 80034aa:	60f8      	str	r0, [r7, #12]
 80034ac:	607a      	str	r2, [r7, #4]
 80034ae:	461a      	mov	r2, r3
 80034b0:	460b      	mov	r3, r1
 80034b2:	817b      	strh	r3, [r7, #10]
 80034b4:	4613      	mov	r3, r2
 80034b6:	813b      	strh	r3, [r7, #8]
    if (hi2c == NULL || dst == NULL || len == 0u) return false;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d005      	beq.n	80034ca <eeprom_read_block+0x26>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d002      	beq.n	80034ca <eeprom_read_block+0x26>
 80034c4:	893b      	ldrh	r3, [r7, #8]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d101      	bne.n	80034ce <eeprom_read_block+0x2a>
 80034ca:	2300      	movs	r3, #0
 80034cc:	e011      	b.n	80034f2 <eeprom_read_block+0x4e>

    /* Timeout: small but enough for 128 bytes at 100 kHz */
    if (HAL_I2C_Mem_Read(hi2c,
 80034ce:	897a      	ldrh	r2, [r7, #10]
 80034d0:	2332      	movs	r3, #50	@ 0x32
 80034d2:	9302      	str	r3, [sp, #8]
 80034d4:	893b      	ldrh	r3, [r7, #8]
 80034d6:	9301      	str	r3, [sp, #4]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	9300      	str	r3, [sp, #0]
 80034dc:	2302      	movs	r3, #2
 80034de:	21a0      	movs	r1, #160	@ 0xa0
 80034e0:	68f8      	ldr	r0, [r7, #12]
 80034e2:	f005 fcb9 	bl	8008e58 <HAL_I2C_Mem_Read>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d101      	bne.n	80034f0 <eeprom_read_block+0x4c>
                         SETTINGS_EEPROM_MEMADD_SIZE,
                         dst,
                         len,
                         50u) == HAL_OK)
    {
        return true;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e000      	b.n	80034f2 <eeprom_read_block+0x4e>
    }
    return false;
 80034f0:	2300      	movs	r3, #0
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3710      	adds	r7, #16
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
	...

080034fc <parse_slot>:

/* ---------------- Record parse/build ---------------- */
static bool parse_slot(const uint8_t *slot, SettingsData *out, uint32_t *out_seq)
{
 80034fc:	b590      	push	{r4, r7, lr}
 80034fe:	b08f      	sub	sp, #60	@ 0x3c
 8003500:	af00      	add	r7, sp, #0
 8003502:	60f8      	str	r0, [r7, #12]
 8003504:	60b9      	str	r1, [r7, #8]
 8003506:	607a      	str	r2, [r7, #4]
    if (slot == NULL || out == NULL || out_seq == NULL) return false;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d005      	beq.n	800351a <parse_slot+0x1e>
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d002      	beq.n	800351a <parse_slot+0x1e>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d101      	bne.n	800351e <parse_slot+0x22>
 800351a:	2300      	movs	r3, #0
 800351c:	e0a6      	b.n	800366c <parse_slot+0x170>

    uint32_t magic = rd_u32_le(&slot[0]);
 800351e:	68f8      	ldr	r0, [r7, #12]
 8003520:	f7ff ffa4 	bl	800346c <rd_u32_le>
 8003524:	62b8      	str	r0, [r7, #40]	@ 0x28
    uint16_t ver   = rd_u16_le(&slot[4]);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	3304      	adds	r3, #4
 800352a:	4618      	mov	r0, r3
 800352c:	f7ff ff88 	bl	8003440 <rd_u16_le>
 8003530:	4603      	mov	r3, r0
 8003532:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint16_t plen  = rd_u16_le(&slot[6]);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	3306      	adds	r3, #6
 8003538:	4618      	mov	r0, r3
 800353a:	f7ff ff81 	bl	8003440 <rd_u16_le>
 800353e:	4603      	mov	r3, r0
 8003540:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint32_t seq   = rd_u32_le(&slot[8]);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	3308      	adds	r3, #8
 8003546:	4618      	mov	r0, r3
 8003548:	f7ff ff90 	bl	800346c <rd_u32_le>
 800354c:	6238      	str	r0, [r7, #32]
    uint32_t crc_s = rd_u32_le(&slot[12]);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	330c      	adds	r3, #12
 8003552:	4618      	mov	r0, r3
 8003554:	f7ff ff8a 	bl	800346c <rd_u32_le>
 8003558:	61f8      	str	r0, [r7, #28]

    if (magic != SETTINGS_MAGIC) return false;
 800355a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800355c:	4a45      	ldr	r2, [pc, #276]	@ (8003674 <parse_slot+0x178>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d001      	beq.n	8003566 <parse_slot+0x6a>
 8003562:	2300      	movs	r3, #0
 8003564:	e082      	b.n	800366c <parse_slot+0x170>
    if (ver != (uint16_t)SETTINGS_VERSION) return false;
 8003566:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003568:	2b01      	cmp	r3, #1
 800356a:	d001      	beq.n	8003570 <parse_slot+0x74>
 800356c:	2300      	movs	r3, #0
 800356e:	e07d      	b.n	800366c <parse_slot+0x170>
    if (plen == 0u) return false;
 8003570:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003572:	2b00      	cmp	r3, #0
 8003574:	d101      	bne.n	800357a <parse_slot+0x7e>
 8003576:	2300      	movs	r3, #0
 8003578:	e078      	b.n	800366c <parse_slot+0x170>
    if ((uint32_t)(16u + plen) > (uint32_t)SETTINGS_SLOT_SIZE) return false;
 800357a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800357c:	3310      	adds	r3, #16
 800357e:	2b80      	cmp	r3, #128	@ 0x80
 8003580:	d901      	bls.n	8003586 <parse_slot+0x8a>
 8003582:	2300      	movs	r3, #0
 8003584:	e072      	b.n	800366c <parse_slot+0x170>

    const uint8_t *payload = &slot[16];
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	3310      	adds	r3, #16
 800358a:	61bb      	str	r3, [r7, #24]
    uint32_t crc_c = crc32_calc(payload, (uint32_t)plen);
 800358c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800358e:	4619      	mov	r1, r3
 8003590:	69b8      	ldr	r0, [r7, #24]
 8003592:	f7ff ff41 	bl	8003418 <crc32_calc>
 8003596:	6178      	str	r0, [r7, #20]
    if (crc_c != crc_s) return false;
 8003598:	697a      	ldr	r2, [r7, #20]
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	429a      	cmp	r2, r3
 800359e:	d001      	beq.n	80035a4 <parse_slot+0xa8>
 80035a0:	2300      	movs	r3, #0
 80035a2:	e063      	b.n	800366c <parse_slot+0x170>

    /* Decode payload */
    memset(out, 0, sizeof(*out));
 80035a4:	2212      	movs	r2, #18
 80035a6:	2100      	movs	r1, #0
 80035a8:	68b8      	ldr	r0, [r7, #8]
 80035aa:	f014 fa9d 	bl	8017ae8 <memset>

    uint8_t pump_count = payload[0];
 80035ae:	69bb      	ldr	r3, [r7, #24]
 80035b0:	781b      	ldrb	r3, [r3, #0]
 80035b2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (pump_count == 0u) return false;
 80035b6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d101      	bne.n	80035c2 <parse_slot+0xc6>
 80035be:	2300      	movs	r3, #0
 80035c0:	e054      	b.n	800366c <parse_slot+0x170>
    if (pump_count > (uint8_t)SETTINGS_MAX_PUMPS) pump_count = (uint8_t)SETTINGS_MAX_PUMPS;
 80035c2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80035c6:	2b04      	cmp	r3, #4
 80035c8:	d902      	bls.n	80035d0 <parse_slot+0xd4>
 80035ca:	2304      	movs	r3, #4
 80035cc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    uint32_t needed = 1u + (uint32_t)pump_count * 4u;
 80035d0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	3301      	adds	r3, #1
 80035d8:	613b      	str	r3, [r7, #16]
    if ((uint32_t)plen < needed) return false;
 80035da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80035dc:	693a      	ldr	r2, [r7, #16]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d901      	bls.n	80035e6 <parse_slot+0xea>
 80035e2:	2300      	movs	r3, #0
 80035e4:	e042      	b.n	800366c <parse_slot+0x170>

    out->pump_count = pump_count;
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80035ec:	701a      	strb	r2, [r3, #0]
    uint32_t off = 1u;
 80035ee:	2301      	movs	r3, #1
 80035f0:	633b      	str	r3, [r7, #48]	@ 0x30
    for (uint8_t i = 0; i < pump_count; i++)
 80035f2:	2300      	movs	r3, #0
 80035f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80035f8:	e02e      	b.n	8003658 <parse_slot+0x15c>
    {
        out->pump[i].ctrl_addr  = payload[off + 0u];
 80035fa:	69ba      	ldr	r2, [r7, #24]
 80035fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035fe:	441a      	add	r2, r3
 8003600:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003604:	7811      	ldrb	r1, [r2, #0]
 8003606:	68ba      	ldr	r2, [r7, #8]
 8003608:	009b      	lsls	r3, r3, #2
 800360a:	4413      	add	r3, r2
 800360c:	460a      	mov	r2, r1
 800360e:	709a      	strb	r2, [r3, #2]
        out->pump[i].slave_addr = payload[off + 1u];
 8003610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003612:	3301      	adds	r3, #1
 8003614:	69ba      	ldr	r2, [r7, #24]
 8003616:	441a      	add	r2, r3
 8003618:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800361c:	7811      	ldrb	r1, [r2, #0]
 800361e:	68ba      	ldr	r2, [r7, #8]
 8003620:	009b      	lsls	r3, r3, #2
 8003622:	4413      	add	r3, r2
 8003624:	460a      	mov	r2, r1
 8003626:	70da      	strb	r2, [r3, #3]
        out->pump[i].price      = rd_u16_le(&payload[off + 2u]);
 8003628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800362a:	3302      	adds	r3, #2
 800362c:	69ba      	ldr	r2, [r7, #24]
 800362e:	4413      	add	r3, r2
 8003630:	f897 402f 	ldrb.w	r4, [r7, #47]	@ 0x2f
 8003634:	4618      	mov	r0, r3
 8003636:	f7ff ff03 	bl	8003440 <rd_u16_le>
 800363a:	4603      	mov	r3, r0
 800363c:	4619      	mov	r1, r3
 800363e:	68ba      	ldr	r2, [r7, #8]
 8003640:	00a3      	lsls	r3, r4, #2
 8003642:	4413      	add	r3, r2
 8003644:	460a      	mov	r2, r1
 8003646:	809a      	strh	r2, [r3, #4]
        off += 4u;
 8003648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800364a:	3304      	adds	r3, #4
 800364c:	633b      	str	r3, [r7, #48]	@ 0x30
    for (uint8_t i = 0; i < pump_count; i++)
 800364e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003652:	3301      	adds	r3, #1
 8003654:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003658:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800365c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003660:	429a      	cmp	r2, r3
 8003662:	d3ca      	bcc.n	80035fa <parse_slot+0xfe>
    }

    *out_seq = seq;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6a3a      	ldr	r2, [r7, #32]
 8003668:	601a      	str	r2, [r3, #0]
    return true;
 800366a:	2301      	movs	r3, #1
}
 800366c:	4618      	mov	r0, r3
 800366e:	373c      	adds	r7, #60	@ 0x3c
 8003670:	46bd      	mov	sp, r7
 8003672:	bd90      	pop	{r4, r7, pc}
 8003674:	53455431 	.word	0x53455431

08003678 <clamp_data>:

    memcpy(&slot_out[16], payload, payload_len);
}

static void clamp_data(SettingsData *d)
{
 8003678:	b480      	push	{r7}
 800367a:	b085      	sub	sp, #20
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
    if (d == NULL) return;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d043      	beq.n	800370e <clamp_data+0x96>

    if (d->pump_count == 0u) d->pump_count = 1u;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	781b      	ldrb	r3, [r3, #0]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d102      	bne.n	8003694 <clamp_data+0x1c>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2201      	movs	r2, #1
 8003692:	701a      	strb	r2, [r3, #0]
    if (d->pump_count > (uint8_t)SETTINGS_MAX_PUMPS) d->pump_count = (uint8_t)SETTINGS_MAX_PUMPS;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	781b      	ldrb	r3, [r3, #0]
 8003698:	2b04      	cmp	r3, #4
 800369a:	d902      	bls.n	80036a2 <clamp_data+0x2a>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2204      	movs	r2, #4
 80036a0:	701a      	strb	r2, [r3, #0]

    for (uint8_t i = 0; i < d->pump_count; i++)
 80036a2:	2300      	movs	r3, #0
 80036a4:	73fb      	strb	r3, [r7, #15]
 80036a6:	e02c      	b.n	8003702 <clamp_data+0x8a>
    {
        if (d->pump[i].slave_addr == 0u) d->pump[i].slave_addr = 1u;
 80036a8:	7bfb      	ldrb	r3, [r7, #15]
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	009b      	lsls	r3, r3, #2
 80036ae:	4413      	add	r3, r2
 80036b0:	78db      	ldrb	r3, [r3, #3]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d105      	bne.n	80036c2 <clamp_data+0x4a>
 80036b6:	7bfb      	ldrb	r3, [r7, #15]
 80036b8:	687a      	ldr	r2, [r7, #4]
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	4413      	add	r3, r2
 80036be:	2201      	movs	r2, #1
 80036c0:	70da      	strb	r2, [r3, #3]
        if (d->pump[i].slave_addr > 32u) d->pump[i].slave_addr = 32u;
 80036c2:	7bfb      	ldrb	r3, [r7, #15]
 80036c4:	687a      	ldr	r2, [r7, #4]
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	4413      	add	r3, r2
 80036ca:	78db      	ldrb	r3, [r3, #3]
 80036cc:	2b20      	cmp	r3, #32
 80036ce:	d905      	bls.n	80036dc <clamp_data+0x64>
 80036d0:	7bfb      	ldrb	r3, [r7, #15]
 80036d2:	687a      	ldr	r2, [r7, #4]
 80036d4:	009b      	lsls	r3, r3, #2
 80036d6:	4413      	add	r3, r2
 80036d8:	2220      	movs	r2, #32
 80036da:	70da      	strb	r2, [r3, #3]
        if (d->pump[i].price > 9999u) d->pump[i].price = 9999u;
 80036dc:	7bfb      	ldrb	r3, [r7, #15]
 80036de:	687a      	ldr	r2, [r7, #4]
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	4413      	add	r3, r2
 80036e4:	889b      	ldrh	r3, [r3, #4]
 80036e6:	f242 720f 	movw	r2, #9999	@ 0x270f
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d906      	bls.n	80036fc <clamp_data+0x84>
 80036ee:	7bfb      	ldrb	r3, [r7, #15]
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	009b      	lsls	r3, r3, #2
 80036f4:	4413      	add	r3, r2
 80036f6:	f242 720f 	movw	r2, #9999	@ 0x270f
 80036fa:	809a      	strh	r2, [r3, #4]
    for (uint8_t i = 0; i < d->pump_count; i++)
 80036fc:	7bfb      	ldrb	r3, [r7, #15]
 80036fe:	3301      	adds	r3, #1
 8003700:	73fb      	strb	r3, [r7, #15]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	781b      	ldrb	r3, [r3, #0]
 8003706:	7bfa      	ldrb	r2, [r7, #15]
 8003708:	429a      	cmp	r2, r3
 800370a:	d3cd      	bcc.n	80036a8 <clamp_data+0x30>
 800370c:	e000      	b.n	8003710 <clamp_data+0x98>
    if (d == NULL) return;
 800370e:	bf00      	nop
    }
}
 8003710:	3714      	adds	r7, #20
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr

0800371a <Settings_Defaults>:

/* ---------------- Public API ---------------- */

void Settings_Defaults(Settings *s)
{
 800371a:	b580      	push	{r7, lr}
 800371c:	b082      	sub	sp, #8
 800371e:	af00      	add	r7, sp, #0
 8003720:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d038      	beq.n	800379a <Settings_Defaults+0x80>

    memset(&s->data, 0, sizeof(s->data));
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	3304      	adds	r3, #4
 800372c:	2212      	movs	r2, #18
 800372e:	2100      	movs	r1, #0
 8003730:	4618      	mov	r0, r3
 8003732:	f014 f9d9 	bl	8017ae8 <memset>
    s->data.pump_count = 2u;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2202      	movs	r2, #2
 800373a:	711a      	strb	r2, [r3, #4]

    /* TRK1 default */
    s->data.pump[0].ctrl_addr  = 0x00u;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2200      	movs	r2, #0
 8003740:	719a      	strb	r2, [r3, #6]
    s->data.pump[0].slave_addr = 0x01u;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2201      	movs	r2, #1
 8003746:	71da      	strb	r2, [r3, #7]
    s->data.pump[0].price      = 0u;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2200      	movs	r2, #0
 800374c:	811a      	strh	r2, [r3, #8]

    /* TRK2 default (different address for debug) */
    s->data.pump[1].ctrl_addr  = 0x00u;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	729a      	strb	r2, [r3, #10]
    s->data.pump[1].slave_addr = 0x02u;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2202      	movs	r2, #2
 8003758:	72da      	strb	r2, [r3, #11]
    s->data.pump[1].price      = 0u;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2200      	movs	r2, #0
 800375e:	819a      	strh	r2, [r3, #12]

    s->seq = 0u;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	619a      	str	r2, [r3, #24]
    s->last_slot = 0u;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	771a      	strb	r2, [r3, #28]

    s->save_state = SETTINGS_SAVE_IDLE;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2200      	movs	r2, #0
 8003770:	775a      	strb	r2, [r3, #29]
    s->save_error = 0u;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	779a      	strb	r2, [r3, #30]

    s->wr_active = 0u;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	77da      	strb	r2, [r3, #31]
    s->wr_inflight = 0u;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2200      	movs	r2, #0
 8003782:	f883 2020 	strb.w	r2, [r3, #32]
    s->wr_wait_ready = 0u;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2200      	movs	r2, #0
 800378a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    clamp_data(&s->data);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	3304      	adds	r3, #4
 8003792:	4618      	mov	r0, r3
 8003794:	f7ff ff70 	bl	8003678 <clamp_data>
 8003798:	e000      	b.n	800379c <Settings_Defaults+0x82>
    if (s == NULL) return;
 800379a:	bf00      	nop
}
 800379c:	3708      	adds	r7, #8
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
	...

080037a4 <Settings_Init>:

void Settings_Init(Settings *s, I2C_HandleTypeDef *hi2c)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b082      	sub	sp, #8
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	6039      	str	r1, [r7, #0]
    if (s == NULL) return;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d00e      	beq.n	80037d2 <Settings_Init+0x2e>
    memset(s, 0, sizeof(*s));
 80037b4:	22b0      	movs	r2, #176	@ 0xb0
 80037b6:	2100      	movs	r1, #0
 80037b8:	6878      	ldr	r0, [r7, #4]
 80037ba:	f014 f995 	bl	8017ae8 <memset>

    s->hi2c = hi2c;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	683a      	ldr	r2, [r7, #0]
 80037c2:	601a      	str	r2, [r3, #0]
    s_settings_singleton = s;
 80037c4:	4a05      	ldr	r2, [pc, #20]	@ (80037dc <Settings_Init+0x38>)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6013      	str	r3, [r2, #0]

    Settings_Defaults(s);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f7ff ffa5 	bl	800371a <Settings_Defaults>
 80037d0:	e000      	b.n	80037d4 <Settings_Init+0x30>
    if (s == NULL) return;
 80037d2:	bf00      	nop
}
 80037d4:	3708      	adds	r7, #8
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	bf00      	nop
 80037dc:	24001fb0 	.word	0x24001fb0

080037e0 <Settings_Load>:

bool Settings_Load(Settings *s)
{
 80037e0:	b5b0      	push	{r4, r5, r7, lr}
 80037e2:	b0d0      	sub	sp, #320	@ 0x140
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80037ea:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80037ee:	6018      	str	r0, [r3, #0]
    if (s == NULL || s->hi2c == NULL) return false;
 80037f0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80037f4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d007      	beq.n	800380e <Settings_Load+0x2e>
 80037fe:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003802:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d101      	bne.n	8003812 <Settings_Load+0x32>
 800380e:	2300      	movs	r3, #0
 8003810:	e0ef      	b.n	80039f2 <Settings_Load+0x212>

    uint8_t slot0[SETTINGS_SLOT_SIZE];
    uint8_t slot1[SETTINGS_SLOT_SIZE];

    bool r0 = eeprom_read_block(s->hi2c, (uint16_t)SETTINGS_SLOT0_ADDR, slot0, SETTINGS_SLOT_SIZE);
 8003812:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003816:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	6818      	ldr	r0, [r3, #0]
 800381e:	f107 02bc 	add.w	r2, r7, #188	@ 0xbc
 8003822:	2380      	movs	r3, #128	@ 0x80
 8003824:	2100      	movs	r1, #0
 8003826:	f7ff fe3d 	bl	80034a4 <eeprom_read_block>
 800382a:	4603      	mov	r3, r0
 800382c:	f887 313d 	strb.w	r3, [r7, #317]	@ 0x13d
    bool r1 = eeprom_read_block(s->hi2c, (uint16_t)SETTINGS_SLOT1_ADDR, slot1, SETTINGS_SLOT_SIZE);
 8003830:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003834:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	6818      	ldr	r0, [r3, #0]
 800383c:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8003840:	2380      	movs	r3, #128	@ 0x80
 8003842:	2180      	movs	r1, #128	@ 0x80
 8003844:	f7ff fe2e 	bl	80034a4 <eeprom_read_block>
 8003848:	4603      	mov	r3, r0
 800384a:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c

    SettingsData d0, d1;
    uint32_t seq0 = 0u, seq1 = 0u;
 800384e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003852:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003856:	2200      	movs	r2, #0
 8003858:	601a      	str	r2, [r3, #0]
 800385a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800385e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003862:	2200      	movs	r2, #0
 8003864:	601a      	str	r2, [r3, #0]

    bool v0 = false;
 8003866:	2300      	movs	r3, #0
 8003868:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
    bool v1 = false;
 800386c:	2300      	movs	r3, #0
 800386e:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e

    if (r0) v0 = parse_slot(slot0, &d0, &seq0);
 8003872:	f897 313d 	ldrb.w	r3, [r7, #317]	@ 0x13d
 8003876:	2b00      	cmp	r3, #0
 8003878:	d00b      	beq.n	8003892 <Settings_Load+0xb2>
 800387a:	f107 0210 	add.w	r2, r7, #16
 800387e:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8003882:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8003886:	4618      	mov	r0, r3
 8003888:	f7ff fe38 	bl	80034fc <parse_slot>
 800388c:	4603      	mov	r3, r0
 800388e:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
    if (r1) v1 = parse_slot(slot1, &d1, &seq1);
 8003892:	f897 313c 	ldrb.w	r3, [r7, #316]	@ 0x13c
 8003896:	2b00      	cmp	r3, #0
 8003898:	d00b      	beq.n	80038b2 <Settings_Load+0xd2>
 800389a:	f107 020c 	add.w	r2, r7, #12
 800389e:	f107 0114 	add.w	r1, r7, #20
 80038a2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80038a6:	4618      	mov	r0, r3
 80038a8:	f7ff fe28 	bl	80034fc <parse_slot>
 80038ac:	4603      	mov	r3, r0
 80038ae:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e

    if (!v0 && !v1)
 80038b2:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 80038b6:	f083 0301 	eor.w	r3, r3, #1
 80038ba:	b2db      	uxtb	r3, r3
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d00f      	beq.n	80038e0 <Settings_Load+0x100>
 80038c0:	f897 313e 	ldrb.w	r3, [r7, #318]	@ 0x13e
 80038c4:	f083 0301 	eor.w	r3, r3, #1
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d008      	beq.n	80038e0 <Settings_Load+0x100>
    {
        Settings_Defaults(s);
 80038ce:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80038d2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80038d6:	6818      	ldr	r0, [r3, #0]
 80038d8:	f7ff ff1f 	bl	800371a <Settings_Defaults>
        return false;
 80038dc:	2300      	movs	r3, #0
 80038de:	e088      	b.n	80039f2 <Settings_Load+0x212>
    }

    if (v0 && (!v1 || (seq0 >= seq1)))
 80038e0:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d034      	beq.n	8003952 <Settings_Load+0x172>
 80038e8:	f897 313e 	ldrb.w	r3, [r7, #318]	@ 0x13e
 80038ec:	f083 0301 	eor.w	r3, r3, #1
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d10b      	bne.n	800390e <Settings_Load+0x12e>
 80038f6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80038fa:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003904:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	429a      	cmp	r2, r3
 800390c:	d321      	bcc.n	8003952 <Settings_Load+0x172>
    {
        s->data = d0;
 800390e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003912:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800391c:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8003920:	1d1c      	adds	r4, r3, #4
 8003922:	4615      	mov	r5, r2
 8003924:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003926:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003928:	682b      	ldr	r3, [r5, #0]
 800392a:	8023      	strh	r3, [r4, #0]
        s->seq = seq0;
 800392c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003930:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800393a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	619a      	str	r2, [r3, #24]
        s->last_slot = 0u;
 8003942:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003946:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	2200      	movs	r2, #0
 800394e:	771a      	strb	r2, [r3, #28]
 8003950:	e020      	b.n	8003994 <Settings_Load+0x1b4>
    }
    else
    {
        s->data = d1;
 8003952:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003956:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003960:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8003964:	1d1c      	adds	r4, r3, #4
 8003966:	4615      	mov	r5, r2
 8003968:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800396a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800396c:	682b      	ldr	r3, [r5, #0]
 800396e:	8023      	strh	r3, [r4, #0]
        s->seq = seq1;
 8003970:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003974:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800397e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	619a      	str	r2, [r3, #24]
        s->last_slot = 1u;
 8003986:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800398a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	2201      	movs	r2, #1
 8003992:	771a      	strb	r2, [r3, #28]
    }

    clamp_data(&s->data);
 8003994:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003998:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	3304      	adds	r3, #4
 80039a0:	4618      	mov	r0, r3
 80039a2:	f7ff fe69 	bl	8003678 <clamp_data>
    s->save_state = SETTINGS_SAVE_IDLE;
 80039a6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80039aa:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	2200      	movs	r2, #0
 80039b2:	775a      	strb	r2, [r3, #29]
    s->save_error = 0u;
 80039b4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80039b8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	2200      	movs	r2, #0
 80039c0:	779a      	strb	r2, [r3, #30]
    s->wr_active = 0u;
 80039c2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80039c6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2200      	movs	r2, #0
 80039ce:	77da      	strb	r2, [r3, #31]
    s->wr_inflight = 0u;
 80039d0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80039d4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2200      	movs	r2, #0
 80039dc:	f883 2020 	strb.w	r2, [r3, #32]
    s->wr_wait_ready = 0u;
 80039e0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80039e4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	2200      	movs	r2, #0
 80039ec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    return true;
 80039f0:	2301      	movs	r3, #1
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bdb0      	pop	{r4, r5, r7, pc}

080039fc <min_u16>:

    return true;
}

static uint16_t min_u16(uint16_t a, uint16_t b)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b083      	sub	sp, #12
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	4603      	mov	r3, r0
 8003a04:	460a      	mov	r2, r1
 8003a06:	80fb      	strh	r3, [r7, #6]
 8003a08:	4613      	mov	r3, r2
 8003a0a:	80bb      	strh	r3, [r7, #4]
    return (a < b) ? a : b;
 8003a0c:	88ba      	ldrh	r2, [r7, #4]
 8003a0e:	88fb      	ldrh	r3, [r7, #6]
 8003a10:	4293      	cmp	r3, r2
 8003a12:	bf28      	it	cs
 8003a14:	4613      	movcs	r3, r2
 8003a16:	b29b      	uxth	r3, r3
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	370c      	adds	r7, #12
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a22:	4770      	bx	lr

08003a24 <Settings_Task>:

void Settings_Task(Settings *s)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b08a      	sub	sp, #40	@ 0x28
 8003a28:	af02      	add	r7, sp, #8
 8003a2a:	6078      	str	r0, [r7, #4]
    if (s == NULL || s->hi2c == NULL) return;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	f000 80ac 	beq.w	8003b8c <Settings_Task+0x168>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	f000 80a7 	beq.w	8003b8c <Settings_Task+0x168>
    if (!s->wr_active) return;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	7fdb      	ldrb	r3, [r3, #31]
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	f000 80a3 	beq.w	8003b90 <Settings_Task+0x16c>

    uint32_t now = HAL_GetTick();
 8003a4a:	f001 ff6d 	bl	8005928 <HAL_GetTick>
 8003a4e:	61b8      	str	r0, [r7, #24]

    /* 1) Wait for HAL TX complete callback */
    if (s->wr_inflight)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a56:	b2db      	uxtb	r3, r3
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	f040 809b 	bne.w	8003b94 <Settings_Task+0x170>
    {
        return;
    }

    /* 2) Wait EEPROM internal write cycle (ACK polling) */
    if (s->wr_wait_ready)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d02c      	beq.n	8003ac4 <Settings_Task+0xa0>
    {
        if (s->wr_ready_start_ms == 0u)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d102      	bne.n	8003a78 <Settings_Task+0x54>
        {
            s->wr_ready_start_ms = now;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	69ba      	ldr	r2, [r7, #24]
 8003a76:	62da      	str	r2, [r3, #44]	@ 0x2c
        }

        /* Lightweight poll: 1 trial, 1 ms timeout */
        if (HAL_I2C_IsDeviceReady(s->hi2c, SETTINGS_EEPROM_I2C_ADDR, 1u, 2u) == HAL_OK)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6818      	ldr	r0, [r3, #0]
 8003a7c:	2302      	movs	r3, #2
 8003a7e:	2201      	movs	r2, #1
 8003a80:	21a0      	movs	r1, #160	@ 0xa0
 8003a82:	f005 fb8d 	bl	80091a0 <HAL_I2C_IsDeviceReady>
 8003a86:	4603      	mov	r3, r0
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d107      	bne.n	8003a9c <Settings_Task+0x78>
        {
            s->wr_wait_ready = 0u;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            s->wr_ready_start_ms = 0u;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2200      	movs	r2, #0
 8003a98:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003a9a:	e013      	b.n	8003ac4 <Settings_Task+0xa0>
        }
        else
        {
            /* Give EEPROM some time (typical write cycle up to 5 ms) */
            if ((now - s->wr_ready_start_ms) > 50u)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aa0:	69ba      	ldr	r2, [r7, #24]
 8003aa2:	1ad3      	subs	r3, r2, r3
 8003aa4:	2b32      	cmp	r3, #50	@ 0x32
 8003aa6:	d977      	bls.n	8003b98 <Settings_Task+0x174>
            {
                s->wr_active = 0u;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	77da      	strb	r2, [r3, #31]
                s->wr_wait_ready = 0u;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
                s->save_state = SETTINGS_SAVE_ERROR;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2203      	movs	r2, #3
 8003aba:	775a      	strb	r2, [r3, #29]
                s->save_error = 1u; /* ready timeout */
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	779a      	strb	r2, [r3, #30]
            }
            return;
 8003ac2:	e069      	b.n	8003b98 <Settings_Task+0x174>
        }
    }

    /* 3) Done? */
    if (s->wr_off >= s->wr_len)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d317      	bcc.n	8003b00 <Settings_Task+0xdc>
    {
        /* Success */
        uint8_t next_slot = (uint8_t)(s->save_error & 0x01u);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	7f9b      	ldrb	r3, [r3, #30]
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	f003 0301 	and.w	r3, r3, #1
 8003ada:	73fb      	strb	r3, [r7, #15]
        s->last_slot = next_slot;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	7bfa      	ldrb	r2, [r7, #15]
 8003ae0:	771a      	strb	r2, [r3, #28]
        s->seq = s->seq + 1u;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	699b      	ldr	r3, [r3, #24]
 8003ae6:	1c5a      	adds	r2, r3, #1
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	619a      	str	r2, [r3, #24]

        s->wr_active = 0u;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2200      	movs	r2, #0
 8003af0:	77da      	strb	r2, [r3, #31]
        s->save_state = SETTINGS_SAVE_OK;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2202      	movs	r2, #2
 8003af6:	775a      	strb	r2, [r3, #29]
        s->save_error = 0u;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2200      	movs	r2, #0
 8003afc:	779a      	strb	r2, [r3, #30]
        return;
 8003afe:	e04c      	b.n	8003b9a <Settings_Task+0x176>
    }

    /* 4) Start next page write */
    uint16_t abs_addr = (uint16_t)(s->wr_base + s->wr_off);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003b08:	4413      	add	r3, r2
 8003b0a:	82fb      	strh	r3, [r7, #22]

    uint16_t remaining = (uint16_t)(s->wr_len - s->wr_off);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	82bb      	strh	r3, [r7, #20]

    uint16_t page_off = (uint16_t)(abs_addr % (uint16_t)SETTINGS_EEPROM_PAGE_SIZE);
 8003b18:	8afb      	ldrh	r3, [r7, #22]
 8003b1a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003b1e:	827b      	strh	r3, [r7, #18]
    uint16_t page_rem = (uint16_t)((uint16_t)SETTINGS_EEPROM_PAGE_SIZE - page_off);
 8003b20:	8a7b      	ldrh	r3, [r7, #18]
 8003b22:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8003b26:	823b      	strh	r3, [r7, #16]

    uint16_t chunk = min_u16(page_rem, remaining);
 8003b28:	8aba      	ldrh	r2, [r7, #20]
 8003b2a:	8a3b      	ldrh	r3, [r7, #16]
 8003b2c:	4611      	mov	r1, r2
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f7ff ff64 	bl	80039fc <min_u16>
 8003b34:	4603      	mov	r3, r0
 8003b36:	83fb      	strh	r3, [r7, #30]
    if (chunk == 0u) chunk = remaining;
 8003b38:	8bfb      	ldrh	r3, [r7, #30]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d101      	bne.n	8003b42 <Settings_Task+0x11e>
 8003b3e:	8abb      	ldrh	r3, [r7, #20]
 8003b40:	83fb      	strh	r3, [r7, #30]

    s->wr_chunk = chunk;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	8bfa      	ldrh	r2, [r7, #30]
 8003b46:	851a      	strh	r2, [r3, #40]	@ 0x28

    if (HAL_I2C_Mem_Write_IT(s->hi2c,
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6818      	ldr	r0, [r3, #0]
                            SETTINGS_EEPROM_I2C_ADDR,
                            abs_addr,
                            SETTINGS_EEPROM_MEMADD_SIZE,
                            (uint8_t*)&s->wr_buf[s->wr_off],
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
    if (HAL_I2C_Mem_Write_IT(s->hi2c,
 8003b50:	3330      	adds	r3, #48	@ 0x30
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	4413      	add	r3, r2
 8003b56:	8af9      	ldrh	r1, [r7, #22]
 8003b58:	8bfa      	ldrh	r2, [r7, #30]
 8003b5a:	9201      	str	r2, [sp, #4]
 8003b5c:	9300      	str	r3, [sp, #0]
 8003b5e:	2302      	movs	r3, #2
 8003b60:	460a      	mov	r2, r1
 8003b62:	21a0      	movs	r1, #160	@ 0xa0
 8003b64:	f005 fa92 	bl	800908c <HAL_I2C_Mem_Write_IT>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d009      	beq.n	8003b82 <Settings_Task+0x15e>
                            chunk) != HAL_OK)
    {
        s->wr_active = 0u;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	77da      	strb	r2, [r3, #31]
        s->save_state = SETTINGS_SAVE_ERROR;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2203      	movs	r2, #3
 8003b78:	775a      	strb	r2, [r3, #29]
        s->save_error = 2u; /* HAL write start error */
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2202      	movs	r2, #2
 8003b7e:	779a      	strb	r2, [r3, #30]
        return;
 8003b80:	e00b      	b.n	8003b9a <Settings_Task+0x176>
    }

    s->wr_inflight = 1u;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2201      	movs	r2, #1
 8003b86:	f883 2020 	strb.w	r2, [r3, #32]
 8003b8a:	e006      	b.n	8003b9a <Settings_Task+0x176>
    if (s == NULL || s->hi2c == NULL) return;
 8003b8c:	bf00      	nop
 8003b8e:	e004      	b.n	8003b9a <Settings_Task+0x176>
    if (!s->wr_active) return;
 8003b90:	bf00      	nop
 8003b92:	e002      	b.n	8003b9a <Settings_Task+0x176>
        return;
 8003b94:	bf00      	nop
 8003b96:	e000      	b.n	8003b9a <Settings_Task+0x176>
            return;
 8003b98:	bf00      	nop
}
 8003b9a:	3720      	adds	r7, #32
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}

08003ba0 <HAL_I2C_MemTxCpltCallback>:
}

/* ---------------- HAL I2C callbacks ---------------- */

void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b085      	sub	sp, #20
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
    Settings *s = s_settings_singleton;
 8003ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8003c18 <HAL_I2C_MemTxCpltCallback+0x78>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	60fb      	str	r3, [r7, #12]
    if (s == NULL || hi2c == NULL) return;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d029      	beq.n	8003c08 <HAL_I2C_MemTxCpltCallback+0x68>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d026      	beq.n	8003c08 <HAL_I2C_MemTxCpltCallback+0x68>
    if (hi2c != s->hi2c) return;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d123      	bne.n	8003c0c <HAL_I2C_MemTxCpltCallback+0x6c>

    if (s->wr_active && s->wr_inflight)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	7fdb      	ldrb	r3, [r3, #31]
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d01f      	beq.n	8003c0e <HAL_I2C_MemTxCpltCallback+0x6e>
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d019      	beq.n	8003c0e <HAL_I2C_MemTxCpltCallback+0x6e>
    {
        s->wr_inflight = 0u;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	f883 2020 	strb.w	r2, [r3, #32]
        s->wr_off = (uint16_t)(s->wr_off + s->wr_chunk);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bea:	4413      	add	r3, r2
 8003bec:	b29a      	uxth	r2, r3
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	849a      	strh	r2, [r3, #36]	@ 0x24
        s->wr_chunk = 0u;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	851a      	strh	r2, [r3, #40]	@ 0x28

        /* After each page write - wait internal cycle */
        s->wr_wait_ready = 1u;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        s->wr_ready_start_ms = 0u;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2200      	movs	r2, #0
 8003c04:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003c06:	e002      	b.n	8003c0e <HAL_I2C_MemTxCpltCallback+0x6e>
    if (s == NULL || hi2c == NULL) return;
 8003c08:	bf00      	nop
 8003c0a:	e000      	b.n	8003c0e <HAL_I2C_MemTxCpltCallback+0x6e>
    if (hi2c != s->hi2c) return;
 8003c0c:	bf00      	nop
    }
}
 8003c0e:	3714      	adds	r7, #20
 8003c10:	46bd      	mov	sp, r7
 8003c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c16:	4770      	bx	lr
 8003c18:	24001fb0 	.word	0x24001fb0

08003c1c <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b085      	sub	sp, #20
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
    Settings *s = s_settings_singleton;
 8003c24:	4b16      	ldr	r3, [pc, #88]	@ (8003c80 <HAL_I2C_ErrorCallback+0x64>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	60fb      	str	r3, [r7, #12]
    if (s == NULL || hi2c == NULL) return;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d01e      	beq.n	8003c6e <HAL_I2C_ErrorCallback+0x52>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d01b      	beq.n	8003c6e <HAL_I2C_ErrorCallback+0x52>
    if (hi2c != s->hi2c) return;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	687a      	ldr	r2, [r7, #4]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d118      	bne.n	8003c72 <HAL_I2C_ErrorCallback+0x56>

    if (s->wr_active)
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	7fdb      	ldrb	r3, [r3, #31]
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d014      	beq.n	8003c74 <HAL_I2C_ErrorCallback+0x58>
    {
        s->wr_active = 0u;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	77da      	strb	r2, [r3, #31]
        s->wr_inflight = 0u;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2200      	movs	r2, #0
 8003c54:	f883 2020 	strb.w	r2, [r3, #32]
        s->wr_wait_ready = 0u;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        s->save_state = SETTINGS_SAVE_ERROR;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2203      	movs	r2, #3
 8003c64:	775a      	strb	r2, [r3, #29]
        s->save_error = 3u; /* HAL I2C error */
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2203      	movs	r2, #3
 8003c6a:	779a      	strb	r2, [r3, #30]
 8003c6c:	e002      	b.n	8003c74 <HAL_I2C_ErrorCallback+0x58>
    if (s == NULL || hi2c == NULL) return;
 8003c6e:	bf00      	nop
 8003c70:	e000      	b.n	8003c74 <HAL_I2C_ErrorCallback+0x58>
    if (hi2c != s->hi2c) return;
 8003c72:	bf00      	nop
    }
}
 8003c74:	3714      	adds	r7, #20
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr
 8003c7e:	bf00      	nop
 8003c80:	24001fb0 	.word	0x24001fb0

08003c84 <SSD1309_WriteCommand>:
static uint8_t CurrentX = 0, CurrentY = 0;

/**
 *    
 */
static void SSD1309_WriteCommand(uint8_t byte) {
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b082      	sub	sp, #8
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SPI2_DC_GPIO_Port, SPI2_DC_Pin, GPIO_PIN_RESET);
 8003c8e:	2200      	movs	r2, #0
 8003c90:	2102      	movs	r1, #2
 8003c92:	480d      	ldr	r0, [pc, #52]	@ (8003cc8 <SSD1309_WriteCommand+0x44>)
 8003c94:	f005 f82a 	bl	8008cec <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8003c98:	2200      	movs	r2, #0
 8003c9a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003c9e:	480a      	ldr	r0, [pc, #40]	@ (8003cc8 <SSD1309_WriteCommand+0x44>)
 8003ca0:	f005 f824 	bl	8008cec <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, &byte, 1, HAL_MAX_DELAY);
 8003ca4:	1df9      	adds	r1, r7, #7
 8003ca6:	f04f 33ff 	mov.w	r3, #4294967295
 8003caa:	2201      	movs	r2, #1
 8003cac:	4807      	ldr	r0, [pc, #28]	@ (8003ccc <SSD1309_WriteCommand+0x48>)
 8003cae:	f00b fdc9 	bl	800f844 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003cb8:	4803      	ldr	r0, [pc, #12]	@ (8003cc8 <SSD1309_WriteCommand+0x44>)
 8003cba:	f005 f817 	bl	8008cec <HAL_GPIO_WritePin>
}
 8003cbe:	bf00      	nop
 8003cc0:	3708      	adds	r7, #8
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	bf00      	nop
 8003cc8:	58020400 	.word	0x58020400
 8003ccc:	24001b10 	.word	0x24001b10

08003cd0 <SSD1309_Init>:

void SSD1309_Init(void) {
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	af00      	add	r7, sp, #0
    //   (   main.h)
    HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_RESET);
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003cda:	4829      	ldr	r0, [pc, #164]	@ (8003d80 <SSD1309_Init+0xb0>)
 8003cdc:	f005 f806 	bl	8008cec <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8003ce0:	2032      	movs	r0, #50	@ 0x32
 8003ce2:	f001 fe2d 	bl	8005940 <HAL_Delay>
    HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_SET);
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003cec:	4824      	ldr	r0, [pc, #144]	@ (8003d80 <SSD1309_Init+0xb0>)
 8003cee:	f004 fffd 	bl	8008cec <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8003cf2:	2032      	movs	r0, #50	@ 0x32
 8003cf4:	f001 fe24 	bl	8005940 <HAL_Delay>

    SSD1309_WriteCommand(0xAE); // Display Off
 8003cf8:	20ae      	movs	r0, #174	@ 0xae
 8003cfa:	f7ff ffc3 	bl	8003c84 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x20); // Set Memory Addressing Mode
 8003cfe:	2020      	movs	r0, #32
 8003d00:	f7ff ffc0 	bl	8003c84 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x00); // Horizontal addressing mode
 8003d04:	2000      	movs	r0, #0
 8003d06:	f7ff ffbd 	bl	8003c84 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xA1); // Set Segment Re-map (X-flip)
 8003d0a:	20a1      	movs	r0, #161	@ 0xa1
 8003d0c:	f7ff ffba 	bl	8003c84 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xC8); // Set COM Output Scan Direction (Y-flip)
 8003d10:	20c8      	movs	r0, #200	@ 0xc8
 8003d12:	f7ff ffb7 	bl	8003c84 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xA8); // Set Multiplex Ratio
 8003d16:	20a8      	movs	r0, #168	@ 0xa8
 8003d18:	f7ff ffb4 	bl	8003c84 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x3F);
 8003d1c:	203f      	movs	r0, #63	@ 0x3f
 8003d1e:	f7ff ffb1 	bl	8003c84 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD3); // Set Display Offset
 8003d22:	20d3      	movs	r0, #211	@ 0xd3
 8003d24:	f7ff ffae 	bl	8003c84 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x00);
 8003d28:	2000      	movs	r0, #0
 8003d2a:	f7ff ffab 	bl	8003c84 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD5); // Set Display Clock Divide Ratio
 8003d2e:	20d5      	movs	r0, #213	@ 0xd5
 8003d30:	f7ff ffa8 	bl	8003c84 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x80);
 8003d34:	2080      	movs	r0, #128	@ 0x80
 8003d36:	f7ff ffa5 	bl	8003c84 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD9); // Set Pre-charge Period
 8003d3a:	20d9      	movs	r0, #217	@ 0xd9
 8003d3c:	f7ff ffa2 	bl	8003c84 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x22);
 8003d40:	2022      	movs	r0, #34	@ 0x22
 8003d42:	f7ff ff9f 	bl	8003c84 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xDA); // Set COM Pins Hardware Configuration
 8003d46:	20da      	movs	r0, #218	@ 0xda
 8003d48:	f7ff ff9c 	bl	8003c84 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x12);
 8003d4c:	2012      	movs	r0, #18
 8003d4e:	f7ff ff99 	bl	8003c84 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xDB); // Set VCOMH Deselect Level
 8003d52:	20db      	movs	r0, #219	@ 0xdb
 8003d54:	f7ff ff96 	bl	8003c84 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x20);
 8003d58:	2020      	movs	r0, #32
 8003d5a:	f7ff ff93 	bl	8003c84 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x8D); // Charge Pump Settings
 8003d5e:	208d      	movs	r0, #141	@ 0x8d
 8003d60:	f7ff ff90 	bl	8003c84 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x14);
 8003d64:	2014      	movs	r0, #20
 8003d66:	f7ff ff8d 	bl	8003c84 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xAF); // Display On
 8003d6a:	20af      	movs	r0, #175	@ 0xaf
 8003d6c:	f7ff ff8a 	bl	8003c84 <SSD1309_WriteCommand>

    SSD1309_Fill(0);
 8003d70:	2000      	movs	r0, #0
 8003d72:	f000 f807 	bl	8003d84 <SSD1309_Fill>
    SSD1309_UpdateScreen();
 8003d76:	f000 f81d 	bl	8003db4 <SSD1309_UpdateScreen>
}
 8003d7a:	bf00      	nop
 8003d7c:	bd80      	pop	{r7, pc}
 8003d7e:	bf00      	nop
 8003d80:	58020400 	.word	0x58020400

08003d84 <SSD1309_Fill>:

void SSD1309_Fill(uint8_t color) {
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b082      	sub	sp, #8
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1309_Buffer, (color ? 0xFF : 0x00), sizeof(SSD1309_Buffer));
 8003d8e:	79fb      	ldrb	r3, [r7, #7]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d001      	beq.n	8003d98 <SSD1309_Fill+0x14>
 8003d94:	23ff      	movs	r3, #255	@ 0xff
 8003d96:	e000      	b.n	8003d9a <SSD1309_Fill+0x16>
 8003d98:	2300      	movs	r3, #0
 8003d9a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d9e:	4619      	mov	r1, r3
 8003da0:	4803      	ldr	r0, [pc, #12]	@ (8003db0 <SSD1309_Fill+0x2c>)
 8003da2:	f013 fea1 	bl	8017ae8 <memset>
}
 8003da6:	bf00      	nop
 8003da8:	3708      	adds	r7, #8
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	24001fc0 	.word	0x24001fc0

08003db4 <SSD1309_UpdateScreen>:

/**
 *    DMA.
 *         .
 */
void SSD1309_UpdateScreen(void) {
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af00      	add	r7, sp, #0
    // 1.      
    SSD1309_WriteCommand(0x21); // Column address range
 8003dba:	2021      	movs	r0, #33	@ 0x21
 8003dbc:	f7ff ff62 	bl	8003c84 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0);    // Start
 8003dc0:	2000      	movs	r0, #0
 8003dc2:	f7ff ff5f 	bl	8003c84 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(127);  // End
 8003dc6:	207f      	movs	r0, #127	@ 0x7f
 8003dc8:	f7ff ff5c 	bl	8003c84 <SSD1309_WriteCommand>

    SSD1309_WriteCommand(0x22); // Page address range
 8003dcc:	2022      	movs	r0, #34	@ 0x22
 8003dce:	f7ff ff59 	bl	8003c84 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0);    // Start
 8003dd2:	2000      	movs	r0, #0
 8003dd4:	f7ff ff56 	bl	8003c84 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(7);    // End
 8003dd8:	2007      	movs	r0, #7
 8003dda:	f7ff ff53 	bl	8003c84 <SSD1309_WriteCommand>

    // 2.    
    HAL_GPIO_WritePin(SPI2_DC_GPIO_Port, SPI2_DC_Pin, GPIO_PIN_SET);
 8003dde:	2201      	movs	r2, #1
 8003de0:	2102      	movs	r1, #2
 8003de2:	481d      	ldr	r0, [pc, #116]	@ (8003e58 <SSD1309_UpdateScreen+0xa4>)
 8003de4:	f004 ff82 	bl	8008cec <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8003de8:	2200      	movs	r2, #0
 8003dea:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003dee:	481a      	ldr	r0, [pc, #104]	@ (8003e58 <SSD1309_UpdateScreen+0xa4>)
 8003df0:	f004 ff7c 	bl	8008cec <HAL_GPIO_WritePin>
 8003df4:	4b19      	ldr	r3, [pc, #100]	@ (8003e5c <SSD1309_UpdateScreen+0xa8>)
 8003df6:	60fb      	str	r3, [r7, #12]
 8003df8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003dfc:	60bb      	str	r3, [r7, #8]
    if ( dsize > 0 ) { 
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	dd1d      	ble.n	8003e40 <SSD1309_UpdateScreen+0x8c>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	f003 021f 	and.w	r2, r3, #31
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	4413      	add	r3, r2
 8003e0e:	607b      	str	r3, [r7, #4]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	603b      	str	r3, [r7, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8003e14:	f3bf 8f4f 	dsb	sy
}
 8003e18:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8003e1a:	4a11      	ldr	r2, [pc, #68]	@ (8003e60 <SSD1309_UpdateScreen+0xac>)
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	3320      	adds	r3, #32
 8003e26:	603b      	str	r3, [r7, #0]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	3b20      	subs	r3, #32
 8003e2c:	607b      	str	r3, [r7, #4]
      } while ( op_size > 0 );
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	dcf2      	bgt.n	8003e1a <SSD1309_UpdateScreen+0x66>
  __ASM volatile ("dsb 0xF":::"memory");
 8003e34:	f3bf 8f4f 	dsb	sy
}
 8003e38:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003e3a:	f3bf 8f6f 	isb	sy
}
 8003e3e:	bf00      	nop
}
 8003e40:	bf00      	nop

    //   H7:    RAM    DMA  
    SCB_CleanDCache_by_Addr((uint32_t*)SSD1309_Buffer, sizeof(SSD1309_Buffer));

    // 3.      DMA
    HAL_SPI_Transmit_DMA(&hspi2, SSD1309_Buffer, sizeof(SSD1309_Buffer));
 8003e42:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e46:	4905      	ldr	r1, [pc, #20]	@ (8003e5c <SSD1309_UpdateScreen+0xa8>)
 8003e48:	4806      	ldr	r0, [pc, #24]	@ (8003e64 <SSD1309_UpdateScreen+0xb0>)
 8003e4a:	f00b fee9 	bl	800fc20 <HAL_SPI_Transmit_DMA>

    // :      (while),  CPU    .
    // CS      DMA,    ,
    //    CS ,       .
}
 8003e4e:	bf00      	nop
 8003e50:	3710      	adds	r7, #16
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}
 8003e56:	bf00      	nop
 8003e58:	58020400 	.word	0x58020400
 8003e5c:	24001fc0 	.word	0x24001fc0
 8003e60:	e000ed00 	.word	0xe000ed00
 8003e64:	24001b10 	.word	0x24001b10

08003e68 <SSD1309_SetCursor>:

void SSD1309_SetCursor(uint8_t x, uint8_t y) {
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	4603      	mov	r3, r0
 8003e70:	460a      	mov	r2, r1
 8003e72:	71fb      	strb	r3, [r7, #7]
 8003e74:	4613      	mov	r3, r2
 8003e76:	71bb      	strb	r3, [r7, #6]
    CurrentX = x;
 8003e78:	4a05      	ldr	r2, [pc, #20]	@ (8003e90 <SSD1309_SetCursor+0x28>)
 8003e7a:	79fb      	ldrb	r3, [r7, #7]
 8003e7c:	7013      	strb	r3, [r2, #0]
    CurrentY = y;
 8003e7e:	4a05      	ldr	r2, [pc, #20]	@ (8003e94 <SSD1309_SetCursor+0x2c>)
 8003e80:	79bb      	ldrb	r3, [r7, #6]
 8003e82:	7013      	strb	r3, [r2, #0]
}
 8003e84:	bf00      	nop
 8003e86:	370c      	adds	r7, #12
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8e:	4770      	bx	lr
 8003e90:	240023c0 	.word	0x240023c0
 8003e94:	240023c1 	.word	0x240023c1

08003e98 <SSD1309_WriteChar>:

void SSD1309_WriteChar(char ch, uint8_t color) {
 8003e98:	b480      	push	{r7}
 8003e9a:	b085      	sub	sp, #20
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	460a      	mov	r2, r1
 8003ea2:	71fb      	strb	r3, [r7, #7]
 8003ea4:	4613      	mov	r3, r2
 8003ea6:	71bb      	strb	r3, [r7, #6]
    if (ch < 32 || ch > 126) return;
 8003ea8:	79fb      	ldrb	r3, [r7, #7]
 8003eaa:	2b1f      	cmp	r3, #31
 8003eac:	d979      	bls.n	8003fa2 <SSD1309_WriteChar+0x10a>
 8003eae:	79fb      	ldrb	r3, [r7, #7]
 8003eb0:	2b7e      	cmp	r3, #126	@ 0x7e
 8003eb2:	d876      	bhi.n	8003fa2 <SSD1309_WriteChar+0x10a>

    for (uint8_t i = 0; i < 5; i++) {
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	73fb      	strb	r3, [r7, #15]
 8003eb8:	e069      	b.n	8003f8e <SSD1309_WriteChar+0xf6>
        uint8_t b = Font5x7[(ch - 32) * 5 + i];
 8003eba:	79fb      	ldrb	r3, [r7, #7]
 8003ebc:	f1a3 0220 	sub.w	r2, r3, #32
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	441a      	add	r2, r3
 8003ec6:	7bfb      	ldrb	r3, [r7, #15]
 8003ec8:	4413      	add	r3, r2
 8003eca:	4a39      	ldr	r2, [pc, #228]	@ (8003fb0 <SSD1309_WriteChar+0x118>)
 8003ecc:	5cd3      	ldrb	r3, [r2, r3]
 8003ece:	737b      	strb	r3, [r7, #13]
        for (uint8_t j = 0; j < 8; j++) {
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	73bb      	strb	r3, [r7, #14]
 8003ed4:	e055      	b.n	8003f82 <SSD1309_WriteChar+0xea>
            if ((b >> j) & 0x01) {
 8003ed6:	7b7a      	ldrb	r2, [r7, #13]
 8003ed8:	7bbb      	ldrb	r3, [r7, #14]
 8003eda:	fa42 f303 	asr.w	r3, r2, r3
 8003ede:	f003 0301 	and.w	r3, r3, #1
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d04a      	beq.n	8003f7c <SSD1309_WriteChar+0xe4>
                uint8_t x = CurrentX + i;
 8003ee6:	4b33      	ldr	r3, [pc, #204]	@ (8003fb4 <SSD1309_WriteChar+0x11c>)
 8003ee8:	781a      	ldrb	r2, [r3, #0]
 8003eea:	7bfb      	ldrb	r3, [r7, #15]
 8003eec:	4413      	add	r3, r2
 8003eee:	733b      	strb	r3, [r7, #12]
                uint8_t y = CurrentY + j;
 8003ef0:	4b31      	ldr	r3, [pc, #196]	@ (8003fb8 <SSD1309_WriteChar+0x120>)
 8003ef2:	781a      	ldrb	r2, [r3, #0]
 8003ef4:	7bbb      	ldrb	r3, [r7, #14]
 8003ef6:	4413      	add	r3, r2
 8003ef8:	72fb      	strb	r3, [r7, #11]

                if (x < SSD1309_WIDTH && y < SSD1309_HEIGHT) {
 8003efa:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	db3c      	blt.n	8003f7c <SSD1309_WriteChar+0xe4>
 8003f02:	7afb      	ldrb	r3, [r7, #11]
 8003f04:	2b3f      	cmp	r3, #63	@ 0x3f
 8003f06:	d839      	bhi.n	8003f7c <SSD1309_WriteChar+0xe4>
                    if (color)
 8003f08:	79bb      	ldrb	r3, [r7, #6]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d01a      	beq.n	8003f44 <SSD1309_WriteChar+0xac>
                        SSD1309_Buffer[x + (y / 8) * SSD1309_WIDTH] |= (1 << (y % 8));
 8003f0e:	7b3a      	ldrb	r2, [r7, #12]
 8003f10:	7afb      	ldrb	r3, [r7, #11]
 8003f12:	08db      	lsrs	r3, r3, #3
 8003f14:	b2d8      	uxtb	r0, r3
 8003f16:	4603      	mov	r3, r0
 8003f18:	01db      	lsls	r3, r3, #7
 8003f1a:	4413      	add	r3, r2
 8003f1c:	4a27      	ldr	r2, [pc, #156]	@ (8003fbc <SSD1309_WriteChar+0x124>)
 8003f1e:	5cd3      	ldrb	r3, [r2, r3]
 8003f20:	b25a      	sxtb	r2, r3
 8003f22:	7afb      	ldrb	r3, [r7, #11]
 8003f24:	f003 0307 	and.w	r3, r3, #7
 8003f28:	2101      	movs	r1, #1
 8003f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f2e:	b25b      	sxtb	r3, r3
 8003f30:	4313      	orrs	r3, r2
 8003f32:	b259      	sxtb	r1, r3
 8003f34:	7b3a      	ldrb	r2, [r7, #12]
 8003f36:	4603      	mov	r3, r0
 8003f38:	01db      	lsls	r3, r3, #7
 8003f3a:	4413      	add	r3, r2
 8003f3c:	b2c9      	uxtb	r1, r1
 8003f3e:	4a1f      	ldr	r2, [pc, #124]	@ (8003fbc <SSD1309_WriteChar+0x124>)
 8003f40:	54d1      	strb	r1, [r2, r3]
 8003f42:	e01b      	b.n	8003f7c <SSD1309_WriteChar+0xe4>
                    else
                        SSD1309_Buffer[x + (y / 8) * SSD1309_WIDTH] &= ~(1 << (y % 8));
 8003f44:	7b3a      	ldrb	r2, [r7, #12]
 8003f46:	7afb      	ldrb	r3, [r7, #11]
 8003f48:	08db      	lsrs	r3, r3, #3
 8003f4a:	b2d8      	uxtb	r0, r3
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	01db      	lsls	r3, r3, #7
 8003f50:	4413      	add	r3, r2
 8003f52:	4a1a      	ldr	r2, [pc, #104]	@ (8003fbc <SSD1309_WriteChar+0x124>)
 8003f54:	5cd3      	ldrb	r3, [r2, r3]
 8003f56:	b25a      	sxtb	r2, r3
 8003f58:	7afb      	ldrb	r3, [r7, #11]
 8003f5a:	f003 0307 	and.w	r3, r3, #7
 8003f5e:	2101      	movs	r1, #1
 8003f60:	fa01 f303 	lsl.w	r3, r1, r3
 8003f64:	b25b      	sxtb	r3, r3
 8003f66:	43db      	mvns	r3, r3
 8003f68:	b25b      	sxtb	r3, r3
 8003f6a:	4013      	ands	r3, r2
 8003f6c:	b259      	sxtb	r1, r3
 8003f6e:	7b3a      	ldrb	r2, [r7, #12]
 8003f70:	4603      	mov	r3, r0
 8003f72:	01db      	lsls	r3, r3, #7
 8003f74:	4413      	add	r3, r2
 8003f76:	b2c9      	uxtb	r1, r1
 8003f78:	4a10      	ldr	r2, [pc, #64]	@ (8003fbc <SSD1309_WriteChar+0x124>)
 8003f7a:	54d1      	strb	r1, [r2, r3]
        for (uint8_t j = 0; j < 8; j++) {
 8003f7c:	7bbb      	ldrb	r3, [r7, #14]
 8003f7e:	3301      	adds	r3, #1
 8003f80:	73bb      	strb	r3, [r7, #14]
 8003f82:	7bbb      	ldrb	r3, [r7, #14]
 8003f84:	2b07      	cmp	r3, #7
 8003f86:	d9a6      	bls.n	8003ed6 <SSD1309_WriteChar+0x3e>
    for (uint8_t i = 0; i < 5; i++) {
 8003f88:	7bfb      	ldrb	r3, [r7, #15]
 8003f8a:	3301      	adds	r3, #1
 8003f8c:	73fb      	strb	r3, [r7, #15]
 8003f8e:	7bfb      	ldrb	r3, [r7, #15]
 8003f90:	2b04      	cmp	r3, #4
 8003f92:	d992      	bls.n	8003eba <SSD1309_WriteChar+0x22>
                }
            }
        }
    }
    CurrentX += 6;
 8003f94:	4b07      	ldr	r3, [pc, #28]	@ (8003fb4 <SSD1309_WriteChar+0x11c>)
 8003f96:	781b      	ldrb	r3, [r3, #0]
 8003f98:	3306      	adds	r3, #6
 8003f9a:	b2da      	uxtb	r2, r3
 8003f9c:	4b05      	ldr	r3, [pc, #20]	@ (8003fb4 <SSD1309_WriteChar+0x11c>)
 8003f9e:	701a      	strb	r2, [r3, #0]
 8003fa0:	e000      	b.n	8003fa4 <SSD1309_WriteChar+0x10c>
    if (ch < 32 || ch > 126) return;
 8003fa2:	bf00      	nop
}
 8003fa4:	3714      	adds	r7, #20
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fac:	4770      	bx	lr
 8003fae:	bf00      	nop
 8003fb0:	08018808 	.word	0x08018808
 8003fb4:	240023c0 	.word	0x240023c0
 8003fb8:	240023c1 	.word	0x240023c1
 8003fbc:	24001fc0 	.word	0x24001fc0

08003fc0 <SSD1309_WriteString>:

void SSD1309_WriteString(const char *str, uint8_t color) {
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b082      	sub	sp, #8
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
 8003fc8:	460b      	mov	r3, r1
 8003fca:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8003fcc:	e008      	b.n	8003fe0 <SSD1309_WriteString+0x20>
        SSD1309_WriteChar(*str++, color);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	1c5a      	adds	r2, r3, #1
 8003fd2:	607a      	str	r2, [r7, #4]
 8003fd4:	781b      	ldrb	r3, [r3, #0]
 8003fd6:	78fa      	ldrb	r2, [r7, #3]
 8003fd8:	4611      	mov	r1, r2
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f7ff ff5c 	bl	8003e98 <SSD1309_WriteChar>
    while (*str) {
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	781b      	ldrb	r3, [r3, #0]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d1f2      	bne.n	8003fce <SSD1309_WriteString+0xe>
    }
}
 8003fe8:	bf00      	nop
 8003fea:	bf00      	nop
 8003fec:	3708      	adds	r7, #8
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}
	...

08003ff4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ffa:	4b0a      	ldr	r3, [pc, #40]	@ (8004024 <HAL_MspInit+0x30>)
 8003ffc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004000:	4a08      	ldr	r2, [pc, #32]	@ (8004024 <HAL_MspInit+0x30>)
 8004002:	f043 0302 	orr.w	r3, r3, #2
 8004006:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800400a:	4b06      	ldr	r3, [pc, #24]	@ (8004024 <HAL_MspInit+0x30>)
 800400c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004010:	f003 0302 	and.w	r3, r3, #2
 8004014:	607b      	str	r3, [r7, #4]
 8004016:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004018:	bf00      	nop
 800401a:	370c      	adds	r7, #12
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr
 8004024:	58024400 	.word	0x58024400

08004028 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b0ba      	sub	sp, #232	@ 0xe8
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004030:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004034:	2200      	movs	r2, #0
 8004036:	601a      	str	r2, [r3, #0]
 8004038:	605a      	str	r2, [r3, #4]
 800403a:	609a      	str	r2, [r3, #8]
 800403c:	60da      	str	r2, [r3, #12]
 800403e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004040:	f107 0310 	add.w	r3, r7, #16
 8004044:	22c0      	movs	r2, #192	@ 0xc0
 8004046:	2100      	movs	r1, #0
 8004048:	4618      	mov	r0, r3
 800404a:	f013 fd4d 	bl	8017ae8 <memset>
  if(hi2c->Instance==I2C1)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4a2e      	ldr	r2, [pc, #184]	@ (800410c <HAL_I2C_MspInit+0xe4>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d155      	bne.n	8004104 <HAL_I2C_MspInit+0xdc>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004058:	f04f 0208 	mov.w	r2, #8
 800405c:	f04f 0300 	mov.w	r3, #0
 8004060:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8004064:	2300      	movs	r3, #0
 8004066:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800406a:	f107 0310 	add.w	r3, r7, #16
 800406e:	4618      	mov	r0, r3
 8004070:	f009 fc98 	bl	800d9a4 <HAL_RCCEx_PeriphCLKConfig>
 8004074:	4603      	mov	r3, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d001      	beq.n	800407e <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800407a:	f7fe f920 	bl	80022be <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800407e:	4b24      	ldr	r3, [pc, #144]	@ (8004110 <HAL_I2C_MspInit+0xe8>)
 8004080:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004084:	4a22      	ldr	r2, [pc, #136]	@ (8004110 <HAL_I2C_MspInit+0xe8>)
 8004086:	f043 0302 	orr.w	r3, r3, #2
 800408a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800408e:	4b20      	ldr	r3, [pc, #128]	@ (8004110 <HAL_I2C_MspInit+0xe8>)
 8004090:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004094:	f003 0302 	and.w	r3, r3, #2
 8004098:	60fb      	str	r3, [r7, #12]
 800409a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800409c:	23c0      	movs	r3, #192	@ 0xc0
 800409e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80040a2:	2312      	movs	r3, #18
 80040a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040a8:	2300      	movs	r3, #0
 80040aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80040ae:	2302      	movs	r3, #2
 80040b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80040b4:	2304      	movs	r3, #4
 80040b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040ba:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80040be:	4619      	mov	r1, r3
 80040c0:	4814      	ldr	r0, [pc, #80]	@ (8004114 <HAL_I2C_MspInit+0xec>)
 80040c2:	f004 fc4b 	bl	800895c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80040c6:	4b12      	ldr	r3, [pc, #72]	@ (8004110 <HAL_I2C_MspInit+0xe8>)
 80040c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80040cc:	4a10      	ldr	r2, [pc, #64]	@ (8004110 <HAL_I2C_MspInit+0xe8>)
 80040ce:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80040d2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80040d6:	4b0e      	ldr	r3, [pc, #56]	@ (8004110 <HAL_I2C_MspInit+0xe8>)
 80040d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80040dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040e0:	60bb      	str	r3, [r7, #8]
 80040e2:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 12, 0);
 80040e4:	2200      	movs	r2, #0
 80040e6:	210c      	movs	r1, #12
 80040e8:	201f      	movs	r0, #31
 80040ea:	f001 fd34 	bl	8005b56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80040ee:	201f      	movs	r0, #31
 80040f0:	f001 fd4b 	bl	8005b8a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 12, 0);
 80040f4:	2200      	movs	r2, #0
 80040f6:	210c      	movs	r1, #12
 80040f8:	2020      	movs	r0, #32
 80040fa:	f001 fd2c 	bl	8005b56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80040fe:	2020      	movs	r0, #32
 8004100:	f001 fd43 	bl	8005b8a <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004104:	bf00      	nop
 8004106:	37e8      	adds	r7, #232	@ 0xe8
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}
 800410c:	40005400 	.word	0x40005400
 8004110:	58024400 	.word	0x58024400
 8004114:	58020400 	.word	0x58020400

08004118 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b0ba      	sub	sp, #232	@ 0xe8
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004120:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004124:	2200      	movs	r2, #0
 8004126:	601a      	str	r2, [r3, #0]
 8004128:	605a      	str	r2, [r3, #4]
 800412a:	609a      	str	r2, [r3, #8]
 800412c:	60da      	str	r2, [r3, #12]
 800412e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004130:	f107 0310 	add.w	r3, r7, #16
 8004134:	22c0      	movs	r2, #192	@ 0xc0
 8004136:	2100      	movs	r1, #0
 8004138:	4618      	mov	r0, r3
 800413a:	f013 fcd5 	bl	8017ae8 <memset>
  if(hspi->Instance==SPI2)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a41      	ldr	r2, [pc, #260]	@ (8004248 <HAL_SPI_MspInit+0x130>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d17b      	bne.n	8004240 <HAL_SPI_MspInit+0x128>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8004148:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800414c:	f04f 0300 	mov.w	r3, #0
 8004150:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8004154:	2300      	movs	r3, #0
 8004156:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004158:	f107 0310 	add.w	r3, r7, #16
 800415c:	4618      	mov	r0, r3
 800415e:	f009 fc21 	bl	800d9a4 <HAL_RCCEx_PeriphCLKConfig>
 8004162:	4603      	mov	r3, r0
 8004164:	2b00      	cmp	r3, #0
 8004166:	d001      	beq.n	800416c <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8004168:	f7fe f8a9 	bl	80022be <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800416c:	4b37      	ldr	r3, [pc, #220]	@ (800424c <HAL_SPI_MspInit+0x134>)
 800416e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004172:	4a36      	ldr	r2, [pc, #216]	@ (800424c <HAL_SPI_MspInit+0x134>)
 8004174:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004178:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800417c:	4b33      	ldr	r3, [pc, #204]	@ (800424c <HAL_SPI_MspInit+0x134>)
 800417e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004182:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004186:	60fb      	str	r3, [r7, #12]
 8004188:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800418a:	4b30      	ldr	r3, [pc, #192]	@ (800424c <HAL_SPI_MspInit+0x134>)
 800418c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004190:	4a2e      	ldr	r2, [pc, #184]	@ (800424c <HAL_SPI_MspInit+0x134>)
 8004192:	f043 0302 	orr.w	r3, r3, #2
 8004196:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800419a:	4b2c      	ldr	r3, [pc, #176]	@ (800424c <HAL_SPI_MspInit+0x134>)
 800419c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041a0:	f003 0302 	and.w	r3, r3, #2
 80041a4:	60bb      	str	r3, [r7, #8]
 80041a6:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI2_SCK_Pin|SPI2_SDA_Pin;
 80041a8:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80041ac:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041b0:	2302      	movs	r3, #2
 80041b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041b6:	2300      	movs	r3, #0
 80041b8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80041bc:	2302      	movs	r3, #2
 80041be:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80041c2:	2305      	movs	r3, #5
 80041c4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041c8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80041cc:	4619      	mov	r1, r3
 80041ce:	4820      	ldr	r0, [pc, #128]	@ (8004250 <HAL_SPI_MspInit+0x138>)
 80041d0:	f004 fbc4 	bl	800895c <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream5;
 80041d4:	4b1f      	ldr	r3, [pc, #124]	@ (8004254 <HAL_SPI_MspInit+0x13c>)
 80041d6:	4a20      	ldr	r2, [pc, #128]	@ (8004258 <HAL_SPI_MspInit+0x140>)
 80041d8:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 80041da:	4b1e      	ldr	r3, [pc, #120]	@ (8004254 <HAL_SPI_MspInit+0x13c>)
 80041dc:	2228      	movs	r2, #40	@ 0x28
 80041de:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80041e0:	4b1c      	ldr	r3, [pc, #112]	@ (8004254 <HAL_SPI_MspInit+0x13c>)
 80041e2:	2240      	movs	r2, #64	@ 0x40
 80041e4:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80041e6:	4b1b      	ldr	r3, [pc, #108]	@ (8004254 <HAL_SPI_MspInit+0x13c>)
 80041e8:	2200      	movs	r2, #0
 80041ea:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80041ec:	4b19      	ldr	r3, [pc, #100]	@ (8004254 <HAL_SPI_MspInit+0x13c>)
 80041ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80041f2:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80041f4:	4b17      	ldr	r3, [pc, #92]	@ (8004254 <HAL_SPI_MspInit+0x13c>)
 80041f6:	2200      	movs	r2, #0
 80041f8:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80041fa:	4b16      	ldr	r3, [pc, #88]	@ (8004254 <HAL_SPI_MspInit+0x13c>)
 80041fc:	2200      	movs	r2, #0
 80041fe:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8004200:	4b14      	ldr	r3, [pc, #80]	@ (8004254 <HAL_SPI_MspInit+0x13c>)
 8004202:	2200      	movs	r2, #0
 8004204:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004206:	4b13      	ldr	r3, [pc, #76]	@ (8004254 <HAL_SPI_MspInit+0x13c>)
 8004208:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800420c:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800420e:	4b11      	ldr	r3, [pc, #68]	@ (8004254 <HAL_SPI_MspInit+0x13c>)
 8004210:	2200      	movs	r2, #0
 8004212:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8004214:	480f      	ldr	r0, [pc, #60]	@ (8004254 <HAL_SPI_MspInit+0x13c>)
 8004216:	f001 fd4b 	bl	8005cb0 <HAL_DMA_Init>
 800421a:	4603      	mov	r3, r0
 800421c:	2b00      	cmp	r3, #0
 800421e:	d001      	beq.n	8004224 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8004220:	f7fe f84d 	bl	80022be <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	4a0b      	ldr	r2, [pc, #44]	@ (8004254 <HAL_SPI_MspInit+0x13c>)
 8004228:	679a      	str	r2, [r3, #120]	@ 0x78
 800422a:	4a0a      	ldr	r2, [pc, #40]	@ (8004254 <HAL_SPI_MspInit+0x13c>)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 8004230:	2200      	movs	r2, #0
 8004232:	2102      	movs	r1, #2
 8004234:	2024      	movs	r0, #36	@ 0x24
 8004236:	f001 fc8e 	bl	8005b56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800423a:	2024      	movs	r0, #36	@ 0x24
 800423c:	f001 fca5 	bl	8005b8a <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8004240:	bf00      	nop
 8004242:	37e8      	adds	r7, #232	@ 0xe8
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}
 8004248:	40003800 	.word	0x40003800
 800424c:	58024400 	.word	0x58024400
 8004250:	58020400 	.word	0x58020400
 8004254:	24001b98 	.word	0x24001b98
 8004258:	40020088 	.word	0x40020088

0800425c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b084      	sub	sp, #16
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800426c:	d117      	bne.n	800429e <HAL_TIM_Base_MspInit+0x42>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800426e:	4b1c      	ldr	r3, [pc, #112]	@ (80042e0 <HAL_TIM_Base_MspInit+0x84>)
 8004270:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004274:	4a1a      	ldr	r2, [pc, #104]	@ (80042e0 <HAL_TIM_Base_MspInit+0x84>)
 8004276:	f043 0301 	orr.w	r3, r3, #1
 800427a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800427e:	4b18      	ldr	r3, [pc, #96]	@ (80042e0 <HAL_TIM_Base_MspInit+0x84>)
 8004280:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004284:	f003 0301 	and.w	r3, r3, #1
 8004288:	60fb      	str	r3, [r7, #12]
 800428a:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 10, 0);
 800428c:	2200      	movs	r2, #0
 800428e:	210a      	movs	r1, #10
 8004290:	201c      	movs	r0, #28
 8004292:	f001 fc60 	bl	8005b56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004296:	201c      	movs	r0, #28
 8004298:	f001 fc77 	bl	8005b8a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 800429c:	e01b      	b.n	80042d6 <HAL_TIM_Base_MspInit+0x7a>
  else if(htim_base->Instance==TIM3)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a10      	ldr	r2, [pc, #64]	@ (80042e4 <HAL_TIM_Base_MspInit+0x88>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d116      	bne.n	80042d6 <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80042a8:	4b0d      	ldr	r3, [pc, #52]	@ (80042e0 <HAL_TIM_Base_MspInit+0x84>)
 80042aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80042ae:	4a0c      	ldr	r2, [pc, #48]	@ (80042e0 <HAL_TIM_Base_MspInit+0x84>)
 80042b0:	f043 0302 	orr.w	r3, r3, #2
 80042b4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80042b8:	4b09      	ldr	r3, [pc, #36]	@ (80042e0 <HAL_TIM_Base_MspInit+0x84>)
 80042ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80042be:	f003 0302 	and.w	r3, r3, #2
 80042c2:	60bb      	str	r3, [r7, #8]
 80042c4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 80042c6:	2200      	movs	r2, #0
 80042c8:	2101      	movs	r1, #1
 80042ca:	201d      	movs	r0, #29
 80042cc:	f001 fc43 	bl	8005b56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80042d0:	201d      	movs	r0, #29
 80042d2:	f001 fc5a 	bl	8005b8a <HAL_NVIC_EnableIRQ>
}
 80042d6:	bf00      	nop
 80042d8:	3710      	adds	r7, #16
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	bf00      	nop
 80042e0:	58024400 	.word	0x58024400
 80042e4:	40000400 	.word	0x40000400

080042e8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b0bc      	sub	sp, #240	@ 0xf0
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042f0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80042f4:	2200      	movs	r2, #0
 80042f6:	601a      	str	r2, [r3, #0]
 80042f8:	605a      	str	r2, [r3, #4]
 80042fa:	609a      	str	r2, [r3, #8]
 80042fc:	60da      	str	r2, [r3, #12]
 80042fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004300:	f107 0318 	add.w	r3, r7, #24
 8004304:	22c0      	movs	r2, #192	@ 0xc0
 8004306:	2100      	movs	r1, #0
 8004308:	4618      	mov	r0, r3
 800430a:	f013 fbed 	bl	8017ae8 <memset>
  if(huart->Instance==USART2)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a58      	ldr	r2, [pc, #352]	@ (8004474 <HAL_UART_MspInit+0x18c>)
 8004314:	4293      	cmp	r3, r2
 8004316:	f040 80bb 	bne.w	8004490 <HAL_UART_MspInit+0x1a8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800431a:	f04f 0202 	mov.w	r2, #2
 800431e:	f04f 0300 	mov.w	r3, #0
 8004322:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004326:	2300      	movs	r3, #0
 8004328:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800432c:	f107 0318 	add.w	r3, r7, #24
 8004330:	4618      	mov	r0, r3
 8004332:	f009 fb37 	bl	800d9a4 <HAL_RCCEx_PeriphCLKConfig>
 8004336:	4603      	mov	r3, r0
 8004338:	2b00      	cmp	r3, #0
 800433a:	d001      	beq.n	8004340 <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 800433c:	f7fd ffbf 	bl	80022be <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004340:	4b4d      	ldr	r3, [pc, #308]	@ (8004478 <HAL_UART_MspInit+0x190>)
 8004342:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004346:	4a4c      	ldr	r2, [pc, #304]	@ (8004478 <HAL_UART_MspInit+0x190>)
 8004348:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800434c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004350:	4b49      	ldr	r3, [pc, #292]	@ (8004478 <HAL_UART_MspInit+0x190>)
 8004352:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004356:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800435a:	617b      	str	r3, [r7, #20]
 800435c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800435e:	4b46      	ldr	r3, [pc, #280]	@ (8004478 <HAL_UART_MspInit+0x190>)
 8004360:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004364:	4a44      	ldr	r2, [pc, #272]	@ (8004478 <HAL_UART_MspInit+0x190>)
 8004366:	f043 0301 	orr.w	r3, r3, #1
 800436a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800436e:	4b42      	ldr	r3, [pc, #264]	@ (8004478 <HAL_UART_MspInit+0x190>)
 8004370:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004374:	f003 0301 	and.w	r3, r3, #1
 8004378:	613b      	str	r3, [r7, #16]
 800437a:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800437c:	230c      	movs	r3, #12
 800437e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004382:	2302      	movs	r3, #2
 8004384:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004388:	2300      	movs	r3, #0
 800438a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800438e:	2302      	movs	r3, #2
 8004390:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004394:	2307      	movs	r3, #7
 8004396:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800439a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800439e:	4619      	mov	r1, r3
 80043a0:	4836      	ldr	r0, [pc, #216]	@ (800447c <HAL_UART_MspInit+0x194>)
 80043a2:	f004 fadb 	bl	800895c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream1;
 80043a6:	4b36      	ldr	r3, [pc, #216]	@ (8004480 <HAL_UART_MspInit+0x198>)
 80043a8:	4a36      	ldr	r2, [pc, #216]	@ (8004484 <HAL_UART_MspInit+0x19c>)
 80043aa:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80043ac:	4b34      	ldr	r3, [pc, #208]	@ (8004480 <HAL_UART_MspInit+0x198>)
 80043ae:	222b      	movs	r2, #43	@ 0x2b
 80043b0:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80043b2:	4b33      	ldr	r3, [pc, #204]	@ (8004480 <HAL_UART_MspInit+0x198>)
 80043b4:	2200      	movs	r2, #0
 80043b6:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80043b8:	4b31      	ldr	r3, [pc, #196]	@ (8004480 <HAL_UART_MspInit+0x198>)
 80043ba:	2200      	movs	r2, #0
 80043bc:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80043be:	4b30      	ldr	r3, [pc, #192]	@ (8004480 <HAL_UART_MspInit+0x198>)
 80043c0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80043c4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80043c6:	4b2e      	ldr	r3, [pc, #184]	@ (8004480 <HAL_UART_MspInit+0x198>)
 80043c8:	2200      	movs	r2, #0
 80043ca:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80043cc:	4b2c      	ldr	r3, [pc, #176]	@ (8004480 <HAL_UART_MspInit+0x198>)
 80043ce:	2200      	movs	r2, #0
 80043d0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80043d2:	4b2b      	ldr	r3, [pc, #172]	@ (8004480 <HAL_UART_MspInit+0x198>)
 80043d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80043d8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80043da:	4b29      	ldr	r3, [pc, #164]	@ (8004480 <HAL_UART_MspInit+0x198>)
 80043dc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80043e0:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80043e2:	4b27      	ldr	r3, [pc, #156]	@ (8004480 <HAL_UART_MspInit+0x198>)
 80043e4:	2200      	movs	r2, #0
 80043e6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80043e8:	4825      	ldr	r0, [pc, #148]	@ (8004480 <HAL_UART_MspInit+0x198>)
 80043ea:	f001 fc61 	bl	8005cb0 <HAL_DMA_Init>
 80043ee:	4603      	mov	r3, r0
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d001      	beq.n	80043f8 <HAL_UART_MspInit+0x110>
    {
      Error_Handler();
 80043f4:	f7fd ff63 	bl	80022be <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4a21      	ldr	r2, [pc, #132]	@ (8004480 <HAL_UART_MspInit+0x198>)
 80043fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004400:	4a1f      	ldr	r2, [pc, #124]	@ (8004480 <HAL_UART_MspInit+0x198>)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream2;
 8004406:	4b20      	ldr	r3, [pc, #128]	@ (8004488 <HAL_UART_MspInit+0x1a0>)
 8004408:	4a20      	ldr	r2, [pc, #128]	@ (800448c <HAL_UART_MspInit+0x1a4>)
 800440a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800440c:	4b1e      	ldr	r3, [pc, #120]	@ (8004488 <HAL_UART_MspInit+0x1a0>)
 800440e:	222c      	movs	r2, #44	@ 0x2c
 8004410:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004412:	4b1d      	ldr	r3, [pc, #116]	@ (8004488 <HAL_UART_MspInit+0x1a0>)
 8004414:	2240      	movs	r2, #64	@ 0x40
 8004416:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004418:	4b1b      	ldr	r3, [pc, #108]	@ (8004488 <HAL_UART_MspInit+0x1a0>)
 800441a:	2200      	movs	r2, #0
 800441c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800441e:	4b1a      	ldr	r3, [pc, #104]	@ (8004488 <HAL_UART_MspInit+0x1a0>)
 8004420:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004424:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004426:	4b18      	ldr	r3, [pc, #96]	@ (8004488 <HAL_UART_MspInit+0x1a0>)
 8004428:	2200      	movs	r2, #0
 800442a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800442c:	4b16      	ldr	r3, [pc, #88]	@ (8004488 <HAL_UART_MspInit+0x1a0>)
 800442e:	2200      	movs	r2, #0
 8004430:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004432:	4b15      	ldr	r3, [pc, #84]	@ (8004488 <HAL_UART_MspInit+0x1a0>)
 8004434:	2200      	movs	r2, #0
 8004436:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004438:	4b13      	ldr	r3, [pc, #76]	@ (8004488 <HAL_UART_MspInit+0x1a0>)
 800443a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800443e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004440:	4b11      	ldr	r3, [pc, #68]	@ (8004488 <HAL_UART_MspInit+0x1a0>)
 8004442:	2200      	movs	r2, #0
 8004444:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004446:	4810      	ldr	r0, [pc, #64]	@ (8004488 <HAL_UART_MspInit+0x1a0>)
 8004448:	f001 fc32 	bl	8005cb0 <HAL_DMA_Init>
 800444c:	4603      	mov	r3, r0
 800444e:	2b00      	cmp	r3, #0
 8004450:	d001      	beq.n	8004456 <HAL_UART_MspInit+0x16e>
    {
      Error_Handler();
 8004452:	f7fd ff34 	bl	80022be <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	4a0b      	ldr	r2, [pc, #44]	@ (8004488 <HAL_UART_MspInit+0x1a0>)
 800445a:	67da      	str	r2, [r3, #124]	@ 0x7c
 800445c:	4a0a      	ldr	r2, [pc, #40]	@ (8004488 <HAL_UART_MspInit+0x1a0>)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8004462:	2200      	movs	r2, #0
 8004464:	2102      	movs	r1, #2
 8004466:	2026      	movs	r0, #38	@ 0x26
 8004468:	f001 fb75 	bl	8005b56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800446c:	2026      	movs	r0, #38	@ 0x26
 800446e:	f001 fb8c 	bl	8005b8a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8004472:	e0c0      	b.n	80045f6 <HAL_UART_MspInit+0x30e>
 8004474:	40004400 	.word	0x40004400
 8004478:	58024400 	.word	0x58024400
 800447c:	58020000 	.word	0x58020000
 8004480:	24001dd0 	.word	0x24001dd0
 8004484:	40020028 	.word	0x40020028
 8004488:	24001e48 	.word	0x24001e48
 800448c:	40020040 	.word	0x40020040
  else if(huart->Instance==USART3)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a5a      	ldr	r2, [pc, #360]	@ (8004600 <HAL_UART_MspInit+0x318>)
 8004496:	4293      	cmp	r3, r2
 8004498:	f040 80ad 	bne.w	80045f6 <HAL_UART_MspInit+0x30e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800449c:	f04f 0202 	mov.w	r2, #2
 80044a0:	f04f 0300 	mov.w	r3, #0
 80044a4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80044a8:	2300      	movs	r3, #0
 80044aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80044ae:	f107 0318 	add.w	r3, r7, #24
 80044b2:	4618      	mov	r0, r3
 80044b4:	f009 fa76 	bl	800d9a4 <HAL_RCCEx_PeriphCLKConfig>
 80044b8:	4603      	mov	r3, r0
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d001      	beq.n	80044c2 <HAL_UART_MspInit+0x1da>
      Error_Handler();
 80044be:	f7fd fefe 	bl	80022be <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80044c2:	4b50      	ldr	r3, [pc, #320]	@ (8004604 <HAL_UART_MspInit+0x31c>)
 80044c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80044c8:	4a4e      	ldr	r2, [pc, #312]	@ (8004604 <HAL_UART_MspInit+0x31c>)
 80044ca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80044ce:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80044d2:	4b4c      	ldr	r3, [pc, #304]	@ (8004604 <HAL_UART_MspInit+0x31c>)
 80044d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80044d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044dc:	60fb      	str	r3, [r7, #12]
 80044de:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044e0:	4b48      	ldr	r3, [pc, #288]	@ (8004604 <HAL_UART_MspInit+0x31c>)
 80044e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80044e6:	4a47      	ldr	r2, [pc, #284]	@ (8004604 <HAL_UART_MspInit+0x31c>)
 80044e8:	f043 0302 	orr.w	r3, r3, #2
 80044ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80044f0:	4b44      	ldr	r3, [pc, #272]	@ (8004604 <HAL_UART_MspInit+0x31c>)
 80044f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80044f6:	f003 0302 	and.w	r3, r3, #2
 80044fa:	60bb      	str	r3, [r7, #8]
 80044fc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80044fe:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004502:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004506:	2302      	movs	r3, #2
 8004508:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800450c:	2300      	movs	r3, #0
 800450e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004512:	2302      	movs	r3, #2
 8004514:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004518:	2307      	movs	r3, #7
 800451a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800451e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004522:	4619      	mov	r1, r3
 8004524:	4838      	ldr	r0, [pc, #224]	@ (8004608 <HAL_UART_MspInit+0x320>)
 8004526:	f004 fa19 	bl	800895c <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream3;
 800452a:	4b38      	ldr	r3, [pc, #224]	@ (800460c <HAL_UART_MspInit+0x324>)
 800452c:	4a38      	ldr	r2, [pc, #224]	@ (8004610 <HAL_UART_MspInit+0x328>)
 800452e:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8004530:	4b36      	ldr	r3, [pc, #216]	@ (800460c <HAL_UART_MspInit+0x324>)
 8004532:	222d      	movs	r2, #45	@ 0x2d
 8004534:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004536:	4b35      	ldr	r3, [pc, #212]	@ (800460c <HAL_UART_MspInit+0x324>)
 8004538:	2200      	movs	r2, #0
 800453a:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800453c:	4b33      	ldr	r3, [pc, #204]	@ (800460c <HAL_UART_MspInit+0x324>)
 800453e:	2200      	movs	r2, #0
 8004540:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004542:	4b32      	ldr	r3, [pc, #200]	@ (800460c <HAL_UART_MspInit+0x324>)
 8004544:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004548:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800454a:	4b30      	ldr	r3, [pc, #192]	@ (800460c <HAL_UART_MspInit+0x324>)
 800454c:	2200      	movs	r2, #0
 800454e:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004550:	4b2e      	ldr	r3, [pc, #184]	@ (800460c <HAL_UART_MspInit+0x324>)
 8004552:	2200      	movs	r2, #0
 8004554:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8004556:	4b2d      	ldr	r3, [pc, #180]	@ (800460c <HAL_UART_MspInit+0x324>)
 8004558:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800455c:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800455e:	4b2b      	ldr	r3, [pc, #172]	@ (800460c <HAL_UART_MspInit+0x324>)
 8004560:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004564:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004566:	4b29      	ldr	r3, [pc, #164]	@ (800460c <HAL_UART_MspInit+0x324>)
 8004568:	2200      	movs	r2, #0
 800456a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800456c:	4827      	ldr	r0, [pc, #156]	@ (800460c <HAL_UART_MspInit+0x324>)
 800456e:	f001 fb9f 	bl	8005cb0 <HAL_DMA_Init>
 8004572:	4603      	mov	r3, r0
 8004574:	2b00      	cmp	r3, #0
 8004576:	d001      	beq.n	800457c <HAL_UART_MspInit+0x294>
      Error_Handler();
 8004578:	f7fd fea1 	bl	80022be <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	4a23      	ldr	r2, [pc, #140]	@ (800460c <HAL_UART_MspInit+0x324>)
 8004580:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004584:	4a21      	ldr	r2, [pc, #132]	@ (800460c <HAL_UART_MspInit+0x324>)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream4;
 800458a:	4b22      	ldr	r3, [pc, #136]	@ (8004614 <HAL_UART_MspInit+0x32c>)
 800458c:	4a22      	ldr	r2, [pc, #136]	@ (8004618 <HAL_UART_MspInit+0x330>)
 800458e:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8004590:	4b20      	ldr	r3, [pc, #128]	@ (8004614 <HAL_UART_MspInit+0x32c>)
 8004592:	222e      	movs	r2, #46	@ 0x2e
 8004594:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004596:	4b1f      	ldr	r3, [pc, #124]	@ (8004614 <HAL_UART_MspInit+0x32c>)
 8004598:	2240      	movs	r2, #64	@ 0x40
 800459a:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800459c:	4b1d      	ldr	r3, [pc, #116]	@ (8004614 <HAL_UART_MspInit+0x32c>)
 800459e:	2200      	movs	r2, #0
 80045a0:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80045a2:	4b1c      	ldr	r3, [pc, #112]	@ (8004614 <HAL_UART_MspInit+0x32c>)
 80045a4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80045a8:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80045aa:	4b1a      	ldr	r3, [pc, #104]	@ (8004614 <HAL_UART_MspInit+0x32c>)
 80045ac:	2200      	movs	r2, #0
 80045ae:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80045b0:	4b18      	ldr	r3, [pc, #96]	@ (8004614 <HAL_UART_MspInit+0x32c>)
 80045b2:	2200      	movs	r2, #0
 80045b4:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80045b6:	4b17      	ldr	r3, [pc, #92]	@ (8004614 <HAL_UART_MspInit+0x32c>)
 80045b8:	2200      	movs	r2, #0
 80045ba:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80045bc:	4b15      	ldr	r3, [pc, #84]	@ (8004614 <HAL_UART_MspInit+0x32c>)
 80045be:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80045c2:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80045c4:	4b13      	ldr	r3, [pc, #76]	@ (8004614 <HAL_UART_MspInit+0x32c>)
 80045c6:	2200      	movs	r2, #0
 80045c8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80045ca:	4812      	ldr	r0, [pc, #72]	@ (8004614 <HAL_UART_MspInit+0x32c>)
 80045cc:	f001 fb70 	bl	8005cb0 <HAL_DMA_Init>
 80045d0:	4603      	mov	r3, r0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d001      	beq.n	80045da <HAL_UART_MspInit+0x2f2>
      Error_Handler();
 80045d6:	f7fd fe72 	bl	80022be <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a0d      	ldr	r2, [pc, #52]	@ (8004614 <HAL_UART_MspInit+0x32c>)
 80045de:	67da      	str	r2, [r3, #124]	@ 0x7c
 80045e0:	4a0c      	ldr	r2, [pc, #48]	@ (8004614 <HAL_UART_MspInit+0x32c>)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 80045e6:	2200      	movs	r2, #0
 80045e8:	2102      	movs	r1, #2
 80045ea:	2027      	movs	r0, #39	@ 0x27
 80045ec:	f001 fab3 	bl	8005b56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80045f0:	2027      	movs	r0, #39	@ 0x27
 80045f2:	f001 faca 	bl	8005b8a <HAL_NVIC_EnableIRQ>
}
 80045f6:	bf00      	nop
 80045f8:	37f0      	adds	r7, #240	@ 0xf0
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bd80      	pop	{r7, pc}
 80045fe:	bf00      	nop
 8004600:	40004800 	.word	0x40004800
 8004604:	58024400 	.word	0x58024400
 8004608:	58020400 	.word	0x58020400
 800460c:	24001ec0 	.word	0x24001ec0
 8004610:	40020058 	.word	0x40020058
 8004614:	24001f38 	.word	0x24001f38
 8004618:	40020070 	.word	0x40020070

0800461c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800461c:	b480      	push	{r7}
 800461e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004620:	bf00      	nop
 8004622:	e7fd      	b.n	8004620 <NMI_Handler+0x4>

08004624 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004624:	b480      	push	{r7}
 8004626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004628:	bf00      	nop
 800462a:	e7fd      	b.n	8004628 <HardFault_Handler+0x4>

0800462c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800462c:	b480      	push	{r7}
 800462e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004630:	bf00      	nop
 8004632:	e7fd      	b.n	8004630 <MemManage_Handler+0x4>

08004634 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004634:	b480      	push	{r7}
 8004636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004638:	bf00      	nop
 800463a:	e7fd      	b.n	8004638 <BusFault_Handler+0x4>

0800463c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800463c:	b480      	push	{r7}
 800463e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004640:	bf00      	nop
 8004642:	e7fd      	b.n	8004640 <UsageFault_Handler+0x4>

08004644 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004644:	b480      	push	{r7}
 8004646:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004648:	bf00      	nop
 800464a:	46bd      	mov	sp, r7
 800464c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004650:	4770      	bx	lr

08004652 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004652:	b480      	push	{r7}
 8004654:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004656:	bf00      	nop
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr

08004660 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004660:	b480      	push	{r7}
 8004662:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004664:	bf00      	nop
 8004666:	46bd      	mov	sp, r7
 8004668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466c:	4770      	bx	lr

0800466e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800466e:	b580      	push	{r7, lr}
 8004670:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004672:	f001 f945 	bl	8005900 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004676:	bf00      	nop
 8004678:	bd80      	pop	{r7, pc}
	...

0800467c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004680:	4802      	ldr	r0, [pc, #8]	@ (800468c <DMA1_Stream1_IRQHandler+0x10>)
 8004682:	f002 fe3f 	bl	8007304 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8004686:	bf00      	nop
 8004688:	bd80      	pop	{r7, pc}
 800468a:	bf00      	nop
 800468c:	24001dd0 	.word	0x24001dd0

08004690 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004694:	4802      	ldr	r0, [pc, #8]	@ (80046a0 <DMA1_Stream2_IRQHandler+0x10>)
 8004696:	f002 fe35 	bl	8007304 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800469a:	bf00      	nop
 800469c:	bd80      	pop	{r7, pc}
 800469e:	bf00      	nop
 80046a0:	24001e48 	.word	0x24001e48

080046a4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80046a8:	4802      	ldr	r0, [pc, #8]	@ (80046b4 <DMA1_Stream3_IRQHandler+0x10>)
 80046aa:	f002 fe2b 	bl	8007304 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80046ae:	bf00      	nop
 80046b0:	bd80      	pop	{r7, pc}
 80046b2:	bf00      	nop
 80046b4:	24001ec0 	.word	0x24001ec0

080046b8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80046bc:	4802      	ldr	r0, [pc, #8]	@ (80046c8 <DMA1_Stream4_IRQHandler+0x10>)
 80046be:	f002 fe21 	bl	8007304 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80046c2:	bf00      	nop
 80046c4:	bd80      	pop	{r7, pc}
 80046c6:	bf00      	nop
 80046c8:	24001f38 	.word	0x24001f38

080046cc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80046d0:	4802      	ldr	r0, [pc, #8]	@ (80046dc <DMA1_Stream5_IRQHandler+0x10>)
 80046d2:	f002 fe17 	bl	8007304 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80046d6:	bf00      	nop
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	24001b98 	.word	0x24001b98

080046e0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80046e4:	4802      	ldr	r0, [pc, #8]	@ (80046f0 <TIM2_IRQHandler+0x10>)
 80046e6:	f00c f80d 	bl	8010704 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80046ea:	bf00      	nop
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop
 80046f0:	24001c10 	.word	0x24001c10

080046f4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80046f8:	4802      	ldr	r0, [pc, #8]	@ (8004704 <TIM3_IRQHandler+0x10>)
 80046fa:	f00c f803 	bl	8010704 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80046fe:	bf00      	nop
 8004700:	bd80      	pop	{r7, pc}
 8004702:	bf00      	nop
 8004704:	24001c5c 	.word	0x24001c5c

08004708 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800470c:	4802      	ldr	r0, [pc, #8]	@ (8004718 <I2C1_EV_IRQHandler+0x10>)
 800470e:	f004 fe4d 	bl	80093ac <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8004712:	bf00      	nop
 8004714:	bd80      	pop	{r7, pc}
 8004716:	bf00      	nop
 8004718:	24001abc 	.word	0x24001abc

0800471c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8004720:	4802      	ldr	r0, [pc, #8]	@ (800472c <I2C1_ER_IRQHandler+0x10>)
 8004722:	f004 fe5d 	bl	80093e0 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8004726:	bf00      	nop
 8004728:	bd80      	pop	{r7, pc}
 800472a:	bf00      	nop
 800472c:	24001abc 	.word	0x24001abc

08004730 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8004734:	4802      	ldr	r0, [pc, #8]	@ (8004740 <SPI2_IRQHandler+0x10>)
 8004736:	f00b fbb5 	bl	800fea4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800473a:	bf00      	nop
 800473c:	bd80      	pop	{r7, pc}
 800473e:	bf00      	nop
 8004740:	24001b10 	.word	0x24001b10

08004744 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004748:	4802      	ldr	r0, [pc, #8]	@ (8004754 <USART2_IRQHandler+0x10>)
 800474a:	f00c fdd7 	bl	80112fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800474e:	bf00      	nop
 8004750:	bd80      	pop	{r7, pc}
 8004752:	bf00      	nop
 8004754:	24001ca8 	.word	0x24001ca8

08004758 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800475c:	4802      	ldr	r0, [pc, #8]	@ (8004768 <USART3_IRQHandler+0x10>)
 800475e:	f00c fdcd 	bl	80112fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004762:	bf00      	nop
 8004764:	bd80      	pop	{r7, pc}
 8004766:	bf00      	nop
 8004768:	24001d3c 	.word	0x24001d3c

0800476c <OTG_FS_EP1_OUT_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 Out global interrupt.
  */
void OTG_FS_EP1_OUT_IRQHandler(void)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004770:	4802      	ldr	r0, [pc, #8]	@ (800477c <OTG_FS_EP1_OUT_IRQHandler+0x10>)
 8004772:	f006 ff88 	bl	800b686 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 1 */
}
 8004776:	bf00      	nop
 8004778:	bd80      	pop	{r7, pc}
 800477a:	bf00      	nop
 800477c:	240038ac 	.word	0x240038ac

08004780 <OTG_FS_EP1_IN_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 In global interrupt.
  */
void OTG_FS_EP1_IN_IRQHandler(void)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004784:	4802      	ldr	r0, [pc, #8]	@ (8004790 <OTG_FS_EP1_IN_IRQHandler+0x10>)
 8004786:	f006 ff7e 	bl	800b686 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 1 */
}
 800478a:	bf00      	nop
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	240038ac 	.word	0x240038ac

08004794 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004798:	4802      	ldr	r0, [pc, #8]	@ (80047a4 <OTG_FS_IRQHandler+0x10>)
 800479a:	f006 ff74 	bl	800b686 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800479e:	bf00      	nop
 80047a0:	bd80      	pop	{r7, pc}
 80047a2:	bf00      	nop
 80047a4:	240038ac 	.word	0x240038ac

080047a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b086      	sub	sp, #24
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80047b0:	4a14      	ldr	r2, [pc, #80]	@ (8004804 <_sbrk+0x5c>)
 80047b2:	4b15      	ldr	r3, [pc, #84]	@ (8004808 <_sbrk+0x60>)
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80047bc:	4b13      	ldr	r3, [pc, #76]	@ (800480c <_sbrk+0x64>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d102      	bne.n	80047ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80047c4:	4b11      	ldr	r3, [pc, #68]	@ (800480c <_sbrk+0x64>)
 80047c6:	4a12      	ldr	r2, [pc, #72]	@ (8004810 <_sbrk+0x68>)
 80047c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80047ca:	4b10      	ldr	r3, [pc, #64]	@ (800480c <_sbrk+0x64>)
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	4413      	add	r3, r2
 80047d2:	693a      	ldr	r2, [r7, #16]
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d207      	bcs.n	80047e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80047d8:	f013 f9a2 	bl	8017b20 <__errno>
 80047dc:	4603      	mov	r3, r0
 80047de:	220c      	movs	r2, #12
 80047e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80047e2:	f04f 33ff 	mov.w	r3, #4294967295
 80047e6:	e009      	b.n	80047fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80047e8:	4b08      	ldr	r3, [pc, #32]	@ (800480c <_sbrk+0x64>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80047ee:	4b07      	ldr	r3, [pc, #28]	@ (800480c <_sbrk+0x64>)
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	4413      	add	r3, r2
 80047f6:	4a05      	ldr	r2, [pc, #20]	@ (800480c <_sbrk+0x64>)
 80047f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80047fa:	68fb      	ldr	r3, [r7, #12]
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	3718      	adds	r7, #24
 8004800:	46bd      	mov	sp, r7
 8004802:	bd80      	pop	{r7, pc}
 8004804:	24080000 	.word	0x24080000
 8004808:	00001000 	.word	0x00001000
 800480c:	240023c4 	.word	0x240023c4
 8004810:	240040f8 	.word	0x240040f8

08004814 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004814:	b480      	push	{r7}
 8004816:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004818:	4b43      	ldr	r3, [pc, #268]	@ (8004928 <SystemInit+0x114>)
 800481a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800481e:	4a42      	ldr	r2, [pc, #264]	@ (8004928 <SystemInit+0x114>)
 8004820:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004824:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004828:	4b40      	ldr	r3, [pc, #256]	@ (800492c <SystemInit+0x118>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f003 030f 	and.w	r3, r3, #15
 8004830:	2b06      	cmp	r3, #6
 8004832:	d807      	bhi.n	8004844 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004834:	4b3d      	ldr	r3, [pc, #244]	@ (800492c <SystemInit+0x118>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f023 030f 	bic.w	r3, r3, #15
 800483c:	4a3b      	ldr	r2, [pc, #236]	@ (800492c <SystemInit+0x118>)
 800483e:	f043 0307 	orr.w	r3, r3, #7
 8004842:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004844:	4b3a      	ldr	r3, [pc, #232]	@ (8004930 <SystemInit+0x11c>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a39      	ldr	r2, [pc, #228]	@ (8004930 <SystemInit+0x11c>)
 800484a:	f043 0301 	orr.w	r3, r3, #1
 800484e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004850:	4b37      	ldr	r3, [pc, #220]	@ (8004930 <SystemInit+0x11c>)
 8004852:	2200      	movs	r2, #0
 8004854:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8004856:	4b36      	ldr	r3, [pc, #216]	@ (8004930 <SystemInit+0x11c>)
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	4935      	ldr	r1, [pc, #212]	@ (8004930 <SystemInit+0x11c>)
 800485c:	4b35      	ldr	r3, [pc, #212]	@ (8004934 <SystemInit+0x120>)
 800485e:	4013      	ands	r3, r2
 8004860:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004862:	4b32      	ldr	r3, [pc, #200]	@ (800492c <SystemInit+0x118>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 0308 	and.w	r3, r3, #8
 800486a:	2b00      	cmp	r3, #0
 800486c:	d007      	beq.n	800487e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800486e:	4b2f      	ldr	r3, [pc, #188]	@ (800492c <SystemInit+0x118>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f023 030f 	bic.w	r3, r3, #15
 8004876:	4a2d      	ldr	r2, [pc, #180]	@ (800492c <SystemInit+0x118>)
 8004878:	f043 0307 	orr.w	r3, r3, #7
 800487c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800487e:	4b2c      	ldr	r3, [pc, #176]	@ (8004930 <SystemInit+0x11c>)
 8004880:	2200      	movs	r2, #0
 8004882:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8004884:	4b2a      	ldr	r3, [pc, #168]	@ (8004930 <SystemInit+0x11c>)
 8004886:	2200      	movs	r2, #0
 8004888:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800488a:	4b29      	ldr	r3, [pc, #164]	@ (8004930 <SystemInit+0x11c>)
 800488c:	2200      	movs	r2, #0
 800488e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8004890:	4b27      	ldr	r3, [pc, #156]	@ (8004930 <SystemInit+0x11c>)
 8004892:	4a29      	ldr	r2, [pc, #164]	@ (8004938 <SystemInit+0x124>)
 8004894:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8004896:	4b26      	ldr	r3, [pc, #152]	@ (8004930 <SystemInit+0x11c>)
 8004898:	4a28      	ldr	r2, [pc, #160]	@ (800493c <SystemInit+0x128>)
 800489a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800489c:	4b24      	ldr	r3, [pc, #144]	@ (8004930 <SystemInit+0x11c>)
 800489e:	4a28      	ldr	r2, [pc, #160]	@ (8004940 <SystemInit+0x12c>)
 80048a0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80048a2:	4b23      	ldr	r3, [pc, #140]	@ (8004930 <SystemInit+0x11c>)
 80048a4:	2200      	movs	r2, #0
 80048a6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80048a8:	4b21      	ldr	r3, [pc, #132]	@ (8004930 <SystemInit+0x11c>)
 80048aa:	4a25      	ldr	r2, [pc, #148]	@ (8004940 <SystemInit+0x12c>)
 80048ac:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80048ae:	4b20      	ldr	r3, [pc, #128]	@ (8004930 <SystemInit+0x11c>)
 80048b0:	2200      	movs	r2, #0
 80048b2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80048b4:	4b1e      	ldr	r3, [pc, #120]	@ (8004930 <SystemInit+0x11c>)
 80048b6:	4a22      	ldr	r2, [pc, #136]	@ (8004940 <SystemInit+0x12c>)
 80048b8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80048ba:	4b1d      	ldr	r3, [pc, #116]	@ (8004930 <SystemInit+0x11c>)
 80048bc:	2200      	movs	r2, #0
 80048be:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80048c0:	4b1b      	ldr	r3, [pc, #108]	@ (8004930 <SystemInit+0x11c>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a1a      	ldr	r2, [pc, #104]	@ (8004930 <SystemInit+0x11c>)
 80048c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048ca:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80048cc:	4b18      	ldr	r3, [pc, #96]	@ (8004930 <SystemInit+0x11c>)
 80048ce:	2200      	movs	r2, #0
 80048d0:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80048d2:	4b1c      	ldr	r3, [pc, #112]	@ (8004944 <SystemInit+0x130>)
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	4b1c      	ldr	r3, [pc, #112]	@ (8004948 <SystemInit+0x134>)
 80048d8:	4013      	ands	r3, r2
 80048da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80048de:	d202      	bcs.n	80048e6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80048e0:	4b1a      	ldr	r3, [pc, #104]	@ (800494c <SystemInit+0x138>)
 80048e2:	2201      	movs	r2, #1
 80048e4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80048e6:	4b12      	ldr	r3, [pc, #72]	@ (8004930 <SystemInit+0x11c>)
 80048e8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80048ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d113      	bne.n	800491c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80048f4:	4b0e      	ldr	r3, [pc, #56]	@ (8004930 <SystemInit+0x11c>)
 80048f6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80048fa:	4a0d      	ldr	r2, [pc, #52]	@ (8004930 <SystemInit+0x11c>)
 80048fc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004900:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004904:	4b12      	ldr	r3, [pc, #72]	@ (8004950 <SystemInit+0x13c>)
 8004906:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800490a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800490c:	4b08      	ldr	r3, [pc, #32]	@ (8004930 <SystemInit+0x11c>)
 800490e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004912:	4a07      	ldr	r2, [pc, #28]	@ (8004930 <SystemInit+0x11c>)
 8004914:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004918:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800491c:	bf00      	nop
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr
 8004926:	bf00      	nop
 8004928:	e000ed00 	.word	0xe000ed00
 800492c:	52002000 	.word	0x52002000
 8004930:	58024400 	.word	0x58024400
 8004934:	eaf6ed7f 	.word	0xeaf6ed7f
 8004938:	02020200 	.word	0x02020200
 800493c:	01ff0000 	.word	0x01ff0000
 8004940:	01010280 	.word	0x01010280
 8004944:	5c001000 	.word	0x5c001000
 8004948:	ffff0000 	.word	0xffff0000
 800494c:	51008108 	.word	0x51008108
 8004950:	52004000 	.word	0x52004000

08004954 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8004954:	b480      	push	{r7}
 8004956:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8004958:	4b09      	ldr	r3, [pc, #36]	@ (8004980 <ExitRun0Mode+0x2c>)
 800495a:	68db      	ldr	r3, [r3, #12]
 800495c:	4a08      	ldr	r2, [pc, #32]	@ (8004980 <ExitRun0Mode+0x2c>)
 800495e:	f043 0302 	orr.w	r3, r3, #2
 8004962:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8004964:	bf00      	nop
 8004966:	4b06      	ldr	r3, [pc, #24]	@ (8004980 <ExitRun0Mode+0x2c>)
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800496e:	2b00      	cmp	r3, #0
 8004970:	d0f9      	beq.n	8004966 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8004972:	bf00      	nop
 8004974:	bf00      	nop
 8004976:	46bd      	mov	sp, r7
 8004978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497c:	4770      	bx	lr
 800497e:	bf00      	nop
 8004980:	58024800 	.word	0x58024800

08004984 <ui_clear_screen>:

#define UI_RENDER_PERIOD_MS   (100u)

/* Helper functions */
static void ui_clear_screen(void)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	af00      	add	r7, sp, #0
    SSD1309_Fill(0);
 8004988:	2000      	movs	r0, #0
 800498a:	f7ff f9fb 	bl	8003d84 <SSD1309_Fill>
}
 800498e:	bf00      	nop
 8004990:	bd80      	pop	{r7, pc}

08004992 <ui_draw_line>:

static void ui_draw_line(uint8_t row, const char *text)
{
 8004992:	b580      	push	{r7, lr}
 8004994:	b082      	sub	sp, #8
 8004996:	af00      	add	r7, sp, #0
 8004998:	4603      	mov	r3, r0
 800499a:	6039      	str	r1, [r7, #0]
 800499c:	71fb      	strb	r3, [r7, #7]
    SSD1309_SetCursor(0, (uint8_t)(row * 8u));
 800499e:	79fb      	ldrb	r3, [r7, #7]
 80049a0:	00db      	lsls	r3, r3, #3
 80049a2:	b2db      	uxtb	r3, r3
 80049a4:	4619      	mov	r1, r3
 80049a6:	2000      	movs	r0, #0
 80049a8:	f7ff fa5e 	bl	8003e68 <SSD1309_SetCursor>
    SSD1309_WriteString(text, 1);
 80049ac:	2101      	movs	r1, #1
 80049ae:	6838      	ldr	r0, [r7, #0]
 80049b0:	f7ff fb06 	bl	8003fc0 <SSD1309_WriteString>
}
 80049b4:	bf00      	nop
 80049b6:	3708      	adds	r7, #8
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}

080049bc <ui_toast>:

static void ui_toast(UI_Context *ui, const char *text, uint32_t ms)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b084      	sub	sp, #16
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	60f8      	str	r0, [r7, #12]
 80049c4:	60b9      	str	r1, [r7, #8]
 80049c6:	607a      	str	r2, [r7, #4]
    if (ui == NULL || text == NULL) return;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d015      	beq.n	80049fa <ui_toast+0x3e>
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d012      	beq.n	80049fa <ui_toast+0x3e>
    strncpy(ui->toast_line, text, sizeof(ui->toast_line) - 1u);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	3324      	adds	r3, #36	@ 0x24
 80049d8:	2217      	movs	r2, #23
 80049da:	68b9      	ldr	r1, [r7, #8]
 80049dc:	4618      	mov	r0, r3
 80049de:	f013 f88b 	bl	8017af8 <strncpy>
    ui->toast_line[sizeof(ui->toast_line) - 1u] = 0;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2200      	movs	r2, #0
 80049e6:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
    ui->toast_until_ms = HAL_GetTick() + ms;
 80049ea:	f000 ff9d 	bl	8005928 <HAL_GetTick>
 80049ee:	4602      	mov	r2, r0
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	441a      	add	r2, r3
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	621a      	str	r2, [r3, #32]
 80049f8:	e000      	b.n	80049fc <ui_toast+0x40>
    if (ui == NULL || text == NULL) return;
 80049fa:	bf00      	nop
}
 80049fc:	3710      	adds	r7, #16
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}
	...

08004a04 <format_volume>:

/* Format volume in dL as XXX.XX L */
static void format_volume(uint32_t volume_dL, char *buf, size_t len)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b088      	sub	sp, #32
 8004a08:	af02      	add	r7, sp, #8
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	60b9      	str	r1, [r7, #8]
 8004a0e:	607a      	str	r2, [r7, #4]
    uint32_t liters = volume_dL / 10;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	4a0e      	ldr	r2, [pc, #56]	@ (8004a4c <format_volume+0x48>)
 8004a14:	fba2 2303 	umull	r2, r3, r2, r3
 8004a18:	08db      	lsrs	r3, r3, #3
 8004a1a:	617b      	str	r3, [r7, #20]
    uint32_t frac = volume_dL % 10;
 8004a1c:	68fa      	ldr	r2, [r7, #12]
 8004a1e:	4b0b      	ldr	r3, [pc, #44]	@ (8004a4c <format_volume+0x48>)
 8004a20:	fba3 1302 	umull	r1, r3, r3, r2
 8004a24:	08d9      	lsrs	r1, r3, #3
 8004a26:	460b      	mov	r3, r1
 8004a28:	009b      	lsls	r3, r3, #2
 8004a2a:	440b      	add	r3, r1
 8004a2c:	005b      	lsls	r3, r3, #1
 8004a2e:	1ad3      	subs	r3, r2, r3
 8004a30:	613b      	str	r3, [r7, #16]
    snprintf(buf, len, "%03lu.%02lu", (unsigned long)liters, (unsigned long)frac);
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	9300      	str	r3, [sp, #0]
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	4a05      	ldr	r2, [pc, #20]	@ (8004a50 <format_volume+0x4c>)
 8004a3a:	6879      	ldr	r1, [r7, #4]
 8004a3c:	68b8      	ldr	r0, [r7, #8]
 8004a3e:	f013 f81d 	bl	8017a7c <sniprintf>
}
 8004a42:	bf00      	nop
 8004a44:	3718      	adds	r7, #24
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}
 8004a4a:	bf00      	nop
 8004a4c:	cccccccd 	.word	0xcccccccd
 8004a50:	08018654 	.word	0x08018654

08004a54 <ui_render_home>:
/* ============================================================================
 * HOME SCREEN - Simplified display
 * ========================================================================= */

static void ui_render_home(UI_Context *ui)
{
 8004a54:	b5b0      	push	{r4, r5, r7, lr}
 8004a56:	b092      	sub	sp, #72	@ 0x48
 8004a58:	af04      	add	r7, sp, #16
 8004a5a:	6078      	str	r0, [r7, #4]
    if (ui == NULL) return;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	f000 80e9 	beq.w	8004c36 <ui_render_home+0x1e2>

    ui_clear_screen();
 8004a64:	f7ff ff8e 	bl	8004984 <ui_clear_screen>

    char line[17];  /* 16 chars + null for 128px width */
    uint8_t row = 0;
 8004a68:	2300      	movs	r3, #0
 8004a6a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    /* Render each TRK */
    for (uint8_t i = 0; i < 2; i++)
 8004a6e:	2300      	movs	r3, #0
 8004a70:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8004a74:	e0d7      	b.n	8004c26 <ui_render_home+0x1d2>
    {
        uint8_t trk_id = i + 1;
 8004a76:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8004a7a:	3301      	adds	r3, #1
 8004a7c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        const PumpDevice *dev = PumpMgr_GetConst(ui->mgr, trk_id);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8004a88:	4611      	mov	r1, r2
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f7fd fd5e 	bl	800254c <PumpMgr_GetConst>
 8004a90:	62f8      	str	r0, [r7, #44]	@ 0x2c
        if (!dev) continue;
 8004a92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	f000 80c0 	beq.w	8004c1a <ui_render_home+0x1c6>

        /* Status symbols */
        char select = (ui->active_pump_id == trk_id) ? '>' : ' ';
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	7c9b      	ldrb	r3, [r3, #18]
 8004a9e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8004aa2:	429a      	cmp	r2, r3
 8004aa4:	d101      	bne.n	8004aaa <ui_render_home+0x56>
 8004aa6:	233e      	movs	r3, #62	@ 0x3e
 8004aa8:	e000      	b.n	8004aac <ui_render_home+0x58>
 8004aaa:	2320      	movs	r3, #32
 8004aac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        char pause = ' ';
 8004ab0:	2320      	movs	r3, #32
 8004ab2:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        char active = ' ';
 8004ab6:	2320      	movs	r3, #32
 8004ab8:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

        TrkDisplayState state = ui->trk[i].state;
 8004abc:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8004ac0:	6879      	ldr	r1, [r7, #4]
 8004ac2:	4613      	mov	r3, r2
 8004ac4:	005b      	lsls	r3, r3, #1
 8004ac6:	4413      	add	r3, r2
 8004ac8:	00db      	lsls	r3, r3, #3
 8004aca:	440b      	add	r3, r1
 8004acc:	333c      	adds	r3, #60	@ 0x3c
 8004ace:	781b      	ldrb	r3, [r3, #0]
 8004ad0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

        if (state == TRK_STATE_NOZZLE_UP) {
 8004ad4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004ad8:	2b04      	cmp	r3, #4
 8004ada:	d10c      	bne.n	8004af6 <ui_render_home+0xa2>
            /* Blinking !* */
            active = ui->blink_state ? '!' : ' ';
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	7c1b      	ldrb	r3, [r3, #16]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d001      	beq.n	8004ae8 <ui_render_home+0x94>
 8004ae4:	2321      	movs	r3, #33	@ 0x21
 8004ae6:	e000      	b.n	8004aea <ui_render_home+0x96>
 8004ae8:	2320      	movs	r3, #32
 8004aea:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            pause = '*';
 8004aee:	232a      	movs	r3, #42	@ 0x2a
 8004af0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8004af4:	e015      	b.n	8004b22 <ui_render_home+0xce>
        } else if (state == TRK_STATE_PAUSED) {
 8004af6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004afa:	2b03      	cmp	r3, #3
 8004afc:	d106      	bne.n	8004b0c <ui_render_home+0xb8>
            pause = 'P';
 8004afe:	2350      	movs	r3, #80	@ 0x50
 8004b00:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            active = '*';
 8004b04:	232a      	movs	r3, #42	@ 0x2a
 8004b06:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8004b0a:	e00a      	b.n	8004b22 <ui_render_home+0xce>
        } else if (state == TRK_STATE_FUELLING || state == TRK_STATE_ARMED) {
 8004b0c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004b10:	2b02      	cmp	r3, #2
 8004b12:	d003      	beq.n	8004b1c <ui_render_home+0xc8>
 8004b14:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d102      	bne.n	8004b22 <ui_render_home+0xce>
            active = '*';
 8004b1c:	232a      	movs	r3, #42	@ 0x2a
 8004b1e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /* TRK line */
        if (state != TRK_STATE_IDLE) {
 8004b22:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d05f      	beq.n	8004bea <ui_render_home+0x196>
            /* With transaction */
            snprintf(line, sizeof(line), "%c%c%cTRK%u: P%04u",
 8004b2a:	f897 502b 	ldrb.w	r5, [r7, #43]	@ 0x2b
 8004b2e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8004b32:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8004b36:	f897 1033 	ldrb.w	r1, [r7, #51]	@ 0x33
                     select, pause, active, trk_id, (unsigned)dev->price);
 8004b3a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004b3c:	6900      	ldr	r0, [r0, #16]
            snprintf(line, sizeof(line), "%c%c%cTRK%u: P%04u",
 8004b3e:	f107 0418 	add.w	r4, r7, #24
 8004b42:	9003      	str	r0, [sp, #12]
 8004b44:	9102      	str	r1, [sp, #8]
 8004b46:	9201      	str	r2, [sp, #4]
 8004b48:	9300      	str	r3, [sp, #0]
 8004b4a:	462b      	mov	r3, r5
 8004b4c:	4a3c      	ldr	r2, [pc, #240]	@ (8004c40 <ui_render_home+0x1ec>)
 8004b4e:	2111      	movs	r1, #17
 8004b50:	4620      	mov	r0, r4
 8004b52:	f012 ff93 	bl	8017a7c <sniprintf>
            ui_draw_line(row++, line);
 8004b56:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004b5a:	1c5a      	adds	r2, r3, #1
 8004b5c:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 8004b60:	f107 0218 	add.w	r2, r7, #24
 8004b64:	4611      	mov	r1, r2
 8004b66:	4618      	mov	r0, r3
 8004b68:	f7ff ff13 	bl	8004992 <ui_draw_line>

            /* Volume line */
            char vol_str[12];
            format_volume(ui->trk[i].rt_volume_dL, vol_str, sizeof(vol_str));
 8004b6c:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8004b70:	6879      	ldr	r1, [r7, #4]
 8004b72:	4613      	mov	r3, r2
 8004b74:	005b      	lsls	r3, r3, #1
 8004b76:	4413      	add	r3, r2
 8004b78:	00db      	lsls	r3, r3, #3
 8004b7a:	440b      	add	r3, r1
 8004b7c:	3348      	adds	r3, #72	@ 0x48
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f107 010c 	add.w	r1, r7, #12
 8004b84:	220c      	movs	r2, #12
 8004b86:	4618      	mov	r0, r3
 8004b88:	f7ff ff3c 	bl	8004a04 <format_volume>
            snprintf(line, sizeof(line), "  L: %s", vol_str);
 8004b8c:	f107 030c 	add.w	r3, r7, #12
 8004b90:	f107 0018 	add.w	r0, r7, #24
 8004b94:	4a2b      	ldr	r2, [pc, #172]	@ (8004c44 <ui_render_home+0x1f0>)
 8004b96:	2111      	movs	r1, #17
 8004b98:	f012 ff70 	bl	8017a7c <sniprintf>
            ui_draw_line(row++, line);
 8004b9c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004ba0:	1c5a      	adds	r2, r3, #1
 8004ba2:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 8004ba6:	f107 0218 	add.w	r2, r7, #24
 8004baa:	4611      	mov	r1, r2
 8004bac:	4618      	mov	r0, r3
 8004bae:	f7ff fef0 	bl	8004992 <ui_draw_line>

            /* Money line */
            snprintf(line, sizeof(line), "  P: %06lu", (unsigned long)ui->trk[i].rt_money);
 8004bb2:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8004bb6:	6879      	ldr	r1, [r7, #4]
 8004bb8:	4613      	mov	r3, r2
 8004bba:	005b      	lsls	r3, r3, #1
 8004bbc:	4413      	add	r3, r2
 8004bbe:	00db      	lsls	r3, r3, #3
 8004bc0:	440b      	add	r3, r1
 8004bc2:	334c      	adds	r3, #76	@ 0x4c
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f107 0018 	add.w	r0, r7, #24
 8004bca:	4a1f      	ldr	r2, [pc, #124]	@ (8004c48 <ui_render_home+0x1f4>)
 8004bcc:	2111      	movs	r1, #17
 8004bce:	f012 ff55 	bl	8017a7c <sniprintf>
            ui_draw_line(row++, line);
 8004bd2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004bd6:	1c5a      	adds	r2, r3, #1
 8004bd8:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 8004bdc:	f107 0218 	add.w	r2, r7, #24
 8004be0:	4611      	mov	r1, r2
 8004be2:	4618      	mov	r0, r3
 8004be4:	f7ff fed5 	bl	8004992 <ui_draw_line>
 8004be8:	e018      	b.n	8004c1c <ui_render_home+0x1c8>
        } else {
            /* Idle - just TRK name */
            snprintf(line, sizeof(line), "%cTRK%u", select, trk_id);
 8004bea:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8004bee:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004bf2:	f107 0018 	add.w	r0, r7, #24
 8004bf6:	9300      	str	r3, [sp, #0]
 8004bf8:	4613      	mov	r3, r2
 8004bfa:	4a14      	ldr	r2, [pc, #80]	@ (8004c4c <ui_render_home+0x1f8>)
 8004bfc:	2111      	movs	r1, #17
 8004bfe:	f012 ff3d 	bl	8017a7c <sniprintf>
            ui_draw_line(row++, line);
 8004c02:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004c06:	1c5a      	adds	r2, r3, #1
 8004c08:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 8004c0c:	f107 0218 	add.w	r2, r7, #24
 8004c10:	4611      	mov	r1, r2
 8004c12:	4618      	mov	r0, r3
 8004c14:	f7ff febd 	bl	8004992 <ui_draw_line>
 8004c18:	e000      	b.n	8004c1c <ui_render_home+0x1c8>
        if (!dev) continue;
 8004c1a:	bf00      	nop
    for (uint8_t i = 0; i < 2; i++)
 8004c1c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8004c20:	3301      	adds	r3, #1
 8004c22:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8004c26:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	f67f af23 	bls.w	8004a76 <ui_render_home+0x22>
        }
    }

    SSD1309_UpdateScreen();
 8004c30:	f7ff f8c0 	bl	8003db4 <SSD1309_UpdateScreen>
 8004c34:	e000      	b.n	8004c38 <ui_render_home+0x1e4>
    if (ui == NULL) return;
 8004c36:	bf00      	nop
}
 8004c38:	3738      	adds	r7, #56	@ 0x38
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bdb0      	pop	{r4, r5, r7, pc}
 8004c3e:	bf00      	nop
 8004c40:	08018660 	.word	0x08018660
 8004c44:	08018674 	.word	0x08018674
 8004c48:	0801867c 	.word	0x0801867c
 8004c4c:	08018688 	.word	0x08018688

08004c50 <ui_render_select_mode>:
/* ============================================================================
 * SELECT MODE SCREEN
 * ========================================================================= */

static void ui_render_select_mode(UI_Context *ui)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b088      	sub	sp, #32
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
    if (ui == NULL) return;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d04a      	beq.n	8004cf4 <ui_render_select_mode+0xa4>

    ui_clear_screen();
 8004c5e:	f7ff fe91 	bl	8004984 <ui_clear_screen>

    uint8_t idx = ui->active_pump_id - 1;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	7c9b      	ldrb	r3, [r3, #18]
 8004c66:	3b01      	subs	r3, #1
 8004c68:	77fb      	strb	r3, [r7, #31]
    DispenseMode mode = ui->trk[idx].mode;
 8004c6a:	7ffa      	ldrb	r2, [r7, #31]
 8004c6c:	6879      	ldr	r1, [r7, #4]
 8004c6e:	4613      	mov	r3, r2
 8004c70:	005b      	lsls	r3, r3, #1
 8004c72:	4413      	add	r3, r2
 8004c74:	00db      	lsls	r3, r3, #3
 8004c76:	440b      	add	r3, r1
 8004c78:	333d      	adds	r3, #61	@ 0x3d
 8004c7a:	781b      	ldrb	r3, [r3, #0]
 8004c7c:	77bb      	strb	r3, [r7, #30]

    char line[17];
    snprintf(line, sizeof(line), "TRK%u: MODE", ui->active_pump_id);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	7c9b      	ldrb	r3, [r3, #18]
 8004c82:	f107 000c 	add.w	r0, r7, #12
 8004c86:	4a1d      	ldr	r2, [pc, #116]	@ (8004cfc <ui_render_select_mode+0xac>)
 8004c88:	2111      	movs	r1, #17
 8004c8a:	f012 fef7 	bl	8017a7c <sniprintf>
    ui_draw_line(0, line);
 8004c8e:	f107 030c 	add.w	r3, r7, #12
 8004c92:	4619      	mov	r1, r3
 8004c94:	2000      	movs	r0, #0
 8004c96:	f7ff fe7c 	bl	8004992 <ui_draw_line>
    ui_draw_line(1, "");
 8004c9a:	4919      	ldr	r1, [pc, #100]	@ (8004d00 <ui_render_select_mode+0xb0>)
 8004c9c:	2001      	movs	r0, #1
 8004c9e:	f7ff fe78 	bl	8004992 <ui_draw_line>

    /* Options */
    ui_draw_line(2, (mode == DISPENSE_MODE_VOLUME) ? ">L: LITERS" : " L: LITERS");
 8004ca2:	7fbb      	ldrb	r3, [r7, #30]
 8004ca4:	2b01      	cmp	r3, #1
 8004ca6:	d101      	bne.n	8004cac <ui_render_select_mode+0x5c>
 8004ca8:	4b16      	ldr	r3, [pc, #88]	@ (8004d04 <ui_render_select_mode+0xb4>)
 8004caa:	e000      	b.n	8004cae <ui_render_select_mode+0x5e>
 8004cac:	4b16      	ldr	r3, [pc, #88]	@ (8004d08 <ui_render_select_mode+0xb8>)
 8004cae:	4619      	mov	r1, r3
 8004cb0:	2002      	movs	r0, #2
 8004cb2:	f7ff fe6e 	bl	8004992 <ui_draw_line>
    ui_draw_line(3, (mode == DISPENSE_MODE_MONEY)  ? ">P: MONEY"  : " P: MONEY");
 8004cb6:	7fbb      	ldrb	r3, [r7, #30]
 8004cb8:	2b02      	cmp	r3, #2
 8004cba:	d101      	bne.n	8004cc0 <ui_render_select_mode+0x70>
 8004cbc:	4b13      	ldr	r3, [pc, #76]	@ (8004d0c <ui_render_select_mode+0xbc>)
 8004cbe:	e000      	b.n	8004cc2 <ui_render_select_mode+0x72>
 8004cc0:	4b13      	ldr	r3, [pc, #76]	@ (8004d10 <ui_render_select_mode+0xc0>)
 8004cc2:	4619      	mov	r1, r3
 8004cc4:	2003      	movs	r0, #3
 8004cc6:	f7ff fe64 	bl	8004992 <ui_draw_line>
    ui_draw_line(4, (mode == DISPENSE_MODE_FULL)   ? ">F: FULL"   : " F: FULL");
 8004cca:	7fbb      	ldrb	r3, [r7, #30]
 8004ccc:	2b03      	cmp	r3, #3
 8004cce:	d101      	bne.n	8004cd4 <ui_render_select_mode+0x84>
 8004cd0:	4b10      	ldr	r3, [pc, #64]	@ (8004d14 <ui_render_select_mode+0xc4>)
 8004cd2:	e000      	b.n	8004cd6 <ui_render_select_mode+0x86>
 8004cd4:	4b10      	ldr	r3, [pc, #64]	@ (8004d18 <ui_render_select_mode+0xc8>)
 8004cd6:	4619      	mov	r1, r3
 8004cd8:	2004      	movs	r0, #4
 8004cda:	f7ff fe5a 	bl	8004992 <ui_draw_line>

    ui_draw_line(6, "SEL:next");
 8004cde:	490f      	ldr	r1, [pc, #60]	@ (8004d1c <ui_render_select_mode+0xcc>)
 8004ce0:	2006      	movs	r0, #6
 8004ce2:	f7ff fe56 	bl	8004992 <ui_draw_line>
    ui_draw_line(7, "OK:ok ESC:back");
 8004ce6:	490e      	ldr	r1, [pc, #56]	@ (8004d20 <ui_render_select_mode+0xd0>)
 8004ce8:	2007      	movs	r0, #7
 8004cea:	f7ff fe52 	bl	8004992 <ui_draw_line>

    SSD1309_UpdateScreen();
 8004cee:	f7ff f861 	bl	8003db4 <SSD1309_UpdateScreen>
 8004cf2:	e000      	b.n	8004cf6 <ui_render_select_mode+0xa6>
    if (ui == NULL) return;
 8004cf4:	bf00      	nop
}
 8004cf6:	3720      	adds	r7, #32
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}
 8004cfc:	08018690 	.word	0x08018690
 8004d00:	0801869c 	.word	0x0801869c
 8004d04:	080186a0 	.word	0x080186a0
 8004d08:	080186ac 	.word	0x080186ac
 8004d0c:	080186b8 	.word	0x080186b8
 8004d10:	080186c4 	.word	0x080186c4
 8004d14:	080186d0 	.word	0x080186d0
 8004d18:	080186dc 	.word	0x080186dc
 8004d1c:	080186e8 	.word	0x080186e8
 8004d20:	080186f4 	.word	0x080186f4

08004d24 <ui_handle_select_mode>:

static bool ui_handle_select_mode(UI_Context *ui, char key)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b084      	sub	sp, #16
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
 8004d2c:	460b      	mov	r3, r1
 8004d2e:	70fb      	strb	r3, [r7, #3]
    if (ui == NULL) return false;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d101      	bne.n	8004d3a <ui_handle_select_mode+0x16>
 8004d36:	2300      	movs	r3, #0
 8004d38:	e0c0      	b.n	8004ebc <ui_handle_select_mode+0x198>

    uint8_t idx = ui->active_pump_id - 1;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	7c9b      	ldrb	r3, [r3, #18]
 8004d3e:	3b01      	subs	r3, #1
 8004d40:	73fb      	strb	r3, [r7, #15]

    if (key == KEY_SEL || key == KEY_PRI) {
 8004d42:	78fb      	ldrb	r3, [r7, #3]
 8004d44:	2b43      	cmp	r3, #67	@ 0x43
 8004d46:	d002      	beq.n	8004d4e <ui_handle_select_mode+0x2a>
 8004d48:	78fb      	ldrb	r3, [r7, #3]
 8004d4a:	2b44      	cmp	r3, #68	@ 0x44
 8004d4c:	d137      	bne.n	8004dbe <ui_handle_select_mode+0x9a>
        /* Cycle through modes */
        if (ui->trk[idx].mode == DISPENSE_MODE_VOLUME)
 8004d4e:	7bfa      	ldrb	r2, [r7, #15]
 8004d50:	6879      	ldr	r1, [r7, #4]
 8004d52:	4613      	mov	r3, r2
 8004d54:	005b      	lsls	r3, r3, #1
 8004d56:	4413      	add	r3, r2
 8004d58:	00db      	lsls	r3, r3, #3
 8004d5a:	440b      	add	r3, r1
 8004d5c:	333d      	adds	r3, #61	@ 0x3d
 8004d5e:	781b      	ldrb	r3, [r3, #0]
 8004d60:	2b01      	cmp	r3, #1
 8004d62:	d10a      	bne.n	8004d7a <ui_handle_select_mode+0x56>
            ui->trk[idx].mode = DISPENSE_MODE_MONEY;
 8004d64:	7bfa      	ldrb	r2, [r7, #15]
 8004d66:	6879      	ldr	r1, [r7, #4]
 8004d68:	4613      	mov	r3, r2
 8004d6a:	005b      	lsls	r3, r3, #1
 8004d6c:	4413      	add	r3, r2
 8004d6e:	00db      	lsls	r3, r3, #3
 8004d70:	440b      	add	r3, r1
 8004d72:	333d      	adds	r3, #61	@ 0x3d
 8004d74:	2202      	movs	r2, #2
 8004d76:	701a      	strb	r2, [r3, #0]
 8004d78:	e01f      	b.n	8004dba <ui_handle_select_mode+0x96>
        else if (ui->trk[idx].mode == DISPENSE_MODE_MONEY)
 8004d7a:	7bfa      	ldrb	r2, [r7, #15]
 8004d7c:	6879      	ldr	r1, [r7, #4]
 8004d7e:	4613      	mov	r3, r2
 8004d80:	005b      	lsls	r3, r3, #1
 8004d82:	4413      	add	r3, r2
 8004d84:	00db      	lsls	r3, r3, #3
 8004d86:	440b      	add	r3, r1
 8004d88:	333d      	adds	r3, #61	@ 0x3d
 8004d8a:	781b      	ldrb	r3, [r3, #0]
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	d10a      	bne.n	8004da6 <ui_handle_select_mode+0x82>
            ui->trk[idx].mode = DISPENSE_MODE_FULL;
 8004d90:	7bfa      	ldrb	r2, [r7, #15]
 8004d92:	6879      	ldr	r1, [r7, #4]
 8004d94:	4613      	mov	r3, r2
 8004d96:	005b      	lsls	r3, r3, #1
 8004d98:	4413      	add	r3, r2
 8004d9a:	00db      	lsls	r3, r3, #3
 8004d9c:	440b      	add	r3, r1
 8004d9e:	333d      	adds	r3, #61	@ 0x3d
 8004da0:	2203      	movs	r2, #3
 8004da2:	701a      	strb	r2, [r3, #0]
 8004da4:	e009      	b.n	8004dba <ui_handle_select_mode+0x96>
        else
            ui->trk[idx].mode = DISPENSE_MODE_VOLUME;
 8004da6:	7bfa      	ldrb	r2, [r7, #15]
 8004da8:	6879      	ldr	r1, [r7, #4]
 8004daa:	4613      	mov	r3, r2
 8004dac:	005b      	lsls	r3, r3, #1
 8004dae:	4413      	add	r3, r2
 8004db0:	00db      	lsls	r3, r3, #3
 8004db2:	440b      	add	r3, r1
 8004db4:	333d      	adds	r3, #61	@ 0x3d
 8004db6:	2201      	movs	r2, #1
 8004db8:	701a      	strb	r2, [r3, #0]
        return true;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e07e      	b.n	8004ebc <ui_handle_select_mode+0x198>
    }
    else if (key == KEY_OK) {
 8004dbe:	78fb      	ldrb	r3, [r7, #3]
 8004dc0:	2b4b      	cmp	r3, #75	@ 0x4b
 8004dc2:	d168      	bne.n	8004e96 <ui_handle_select_mode+0x172>
        /* Confirm */
        if (ui->trk[idx].mode == DISPENSE_MODE_VOLUME) {
 8004dc4:	7bfa      	ldrb	r2, [r7, #15]
 8004dc6:	6879      	ldr	r1, [r7, #4]
 8004dc8:	4613      	mov	r3, r2
 8004dca:	005b      	lsls	r3, r3, #1
 8004dcc:	4413      	add	r3, r2
 8004dce:	00db      	lsls	r3, r3, #3
 8004dd0:	440b      	add	r3, r1
 8004dd2:	333d      	adds	r3, #61	@ 0x3d
 8004dd4:	781b      	ldrb	r3, [r3, #0]
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d10d      	bne.n	8004df6 <ui_handle_select_mode+0xd2>
            ui->screen = UI_SCREEN_PRESET_VOLUME;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2207      	movs	r2, #7
 8004dde:	745a      	strb	r2, [r3, #17]
            ui->edit_len = 0;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2200      	movs	r2, #0
 8004de4:	775a      	strb	r2, [r3, #29]
            memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	3315      	adds	r3, #21
 8004dea:	2208      	movs	r2, #8
 8004dec:	2100      	movs	r1, #0
 8004dee:	4618      	mov	r0, r3
 8004df0:	f012 fe7a 	bl	8017ae8 <memset>
 8004df4:	e04d      	b.n	8004e92 <ui_handle_select_mode+0x16e>
        } else if (ui->trk[idx].mode == DISPENSE_MODE_MONEY) {
 8004df6:	7bfa      	ldrb	r2, [r7, #15]
 8004df8:	6879      	ldr	r1, [r7, #4]
 8004dfa:	4613      	mov	r3, r2
 8004dfc:	005b      	lsls	r3, r3, #1
 8004dfe:	4413      	add	r3, r2
 8004e00:	00db      	lsls	r3, r3, #3
 8004e02:	440b      	add	r3, r1
 8004e04:	333d      	adds	r3, #61	@ 0x3d
 8004e06:	781b      	ldrb	r3, [r3, #0]
 8004e08:	2b02      	cmp	r3, #2
 8004e0a:	d10d      	bne.n	8004e28 <ui_handle_select_mode+0x104>
            ui->screen = UI_SCREEN_PRESET_MONEY;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2208      	movs	r2, #8
 8004e10:	745a      	strb	r2, [r3, #17]
            ui->edit_len = 0;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2200      	movs	r2, #0
 8004e16:	775a      	strb	r2, [r3, #29]
            memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	3315      	adds	r3, #21
 8004e1c:	2208      	movs	r2, #8
 8004e1e:	2100      	movs	r1, #0
 8004e20:	4618      	mov	r0, r3
 8004e22:	f012 fe61 	bl	8017ae8 <memset>
 8004e26:	e034      	b.n	8004e92 <ui_handle_select_mode+0x16e>
        } else {
            /* Full tank - start immediately */
            const PumpDevice *dev = PumpMgr_GetConst(ui->mgr, ui->active_pump_id);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681a      	ldr	r2, [r3, #0]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	7c9b      	ldrb	r3, [r3, #18]
 8004e30:	4619      	mov	r1, r3
 8004e32:	4610      	mov	r0, r2
 8004e34:	f7fd fb8a 	bl	800254c <PumpMgr_GetConst>
 8004e38:	60b8      	str	r0, [r7, #8]
            if (dev && dev->price > 0) {
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d028      	beq.n	8004e92 <ui_handle_select_mode+0x16e>
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	691b      	ldr	r3, [r3, #16]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d024      	beq.n	8004e92 <ui_handle_select_mode+0x16e>
                ui->trk[idx].preset_value = (999999UL * 10UL) / dev->price;
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	691b      	ldr	r3, [r3, #16]
 8004e4c:	7bfa      	ldrb	r2, [r7, #15]
 8004e4e:	491d      	ldr	r1, [pc, #116]	@ (8004ec4 <ui_handle_select_mode+0x1a0>)
 8004e50:	fbb1 f1f3 	udiv	r1, r1, r3
 8004e54:	6878      	ldr	r0, [r7, #4]
 8004e56:	4613      	mov	r3, r2
 8004e58:	005b      	lsls	r3, r3, #1
 8004e5a:	4413      	add	r3, r2
 8004e5c:	00db      	lsls	r3, r3, #3
 8004e5e:	4403      	add	r3, r0
 8004e60:	3340      	adds	r3, #64	@ 0x40
 8004e62:	6019      	str	r1, [r3, #0]
                ui->trk[idx].preset_nozzle = 1;
 8004e64:	7bfa      	ldrb	r2, [r7, #15]
 8004e66:	6879      	ldr	r1, [r7, #4]
 8004e68:	4613      	mov	r3, r2
 8004e6a:	005b      	lsls	r3, r3, #1
 8004e6c:	4413      	add	r3, r2
 8004e6e:	00db      	lsls	r3, r3, #3
 8004e70:	440b      	add	r3, r1
 8004e72:	3344      	adds	r3, #68	@ 0x44
 8004e74:	2201      	movs	r2, #1
 8004e76:	701a      	strb	r2, [r3, #0]
                ui->trk[idx].state = TRK_STATE_ARMED;
 8004e78:	7bfa      	ldrb	r2, [r7, #15]
 8004e7a:	6879      	ldr	r1, [r7, #4]
 8004e7c:	4613      	mov	r3, r2
 8004e7e:	005b      	lsls	r3, r3, #1
 8004e80:	4413      	add	r3, r2
 8004e82:	00db      	lsls	r3, r3, #3
 8004e84:	440b      	add	r3, r1
 8004e86:	333c      	adds	r3, #60	@ 0x3c
 8004e88:	2201      	movs	r2, #1
 8004e8a:	701a      	strb	r2, [r3, #0]

                /* Send preset command - TODO: use protocol */
                ui->screen = UI_SCREEN_HOME;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	745a      	strb	r2, [r3, #17]
            }
        }
        return true;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e012      	b.n	8004ebc <ui_handle_select_mode+0x198>
    }
    else if (key == KEY_ESC) {
 8004e96:	78fb      	ldrb	r3, [r7, #3]
 8004e98:	2b46      	cmp	r3, #70	@ 0x46
 8004e9a:	d10e      	bne.n	8004eba <ui_handle_select_mode+0x196>
        ui->screen = UI_SCREEN_HOME;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	745a      	strb	r2, [r3, #17]
        ui->trk[idx].mode = DISPENSE_MODE_IDLE;
 8004ea2:	7bfa      	ldrb	r2, [r7, #15]
 8004ea4:	6879      	ldr	r1, [r7, #4]
 8004ea6:	4613      	mov	r3, r2
 8004ea8:	005b      	lsls	r3, r3, #1
 8004eaa:	4413      	add	r3, r2
 8004eac:	00db      	lsls	r3, r3, #3
 8004eae:	440b      	add	r3, r1
 8004eb0:	333d      	adds	r3, #61	@ 0x3d
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	701a      	strb	r2, [r3, #0]
        return true;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e000      	b.n	8004ebc <ui_handle_select_mode+0x198>
    }

    return false;
 8004eba:	2300      	movs	r3, #0
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3710      	adds	r7, #16
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	00989676 	.word	0x00989676

08004ec8 <ui_render_preset_volume>:
/* ============================================================================
 * PRESET VOLUME SCREEN
 * ========================================================================= */

static void ui_render_preset_volume(UI_Context *ui)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b08a      	sub	sp, #40	@ 0x28
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
    if (ui == NULL) return;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d046      	beq.n	8004f64 <ui_render_preset_volume+0x9c>

    ui_clear_screen();
 8004ed6:	f7ff fd55 	bl	8004984 <ui_clear_screen>

    char line[17];
    snprintf(line, sizeof(line), "TRK%u: VOLUME", ui->active_pump_id);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	7c9b      	ldrb	r3, [r3, #18]
 8004ede:	f107 0014 	add.w	r0, r7, #20
 8004ee2:	4a22      	ldr	r2, [pc, #136]	@ (8004f6c <ui_render_preset_volume+0xa4>)
 8004ee4:	2111      	movs	r1, #17
 8004ee6:	f012 fdc9 	bl	8017a7c <sniprintf>
    ui_draw_line(0, line);
 8004eea:	f107 0314 	add.w	r3, r7, #20
 8004eee:	4619      	mov	r1, r3
 8004ef0:	2000      	movs	r0, #0
 8004ef2:	f7ff fd4e 	bl	8004992 <ui_draw_line>
    ui_draw_line(1, "");
 8004ef6:	491e      	ldr	r1, [pc, #120]	@ (8004f70 <ui_render_preset_volume+0xa8>)
 8004ef8:	2001      	movs	r0, #1
 8004efa:	f7ff fd4a 	bl	8004992 <ui_draw_line>

    /* Show input */
    char vol_str[8] = "0";
 8004efe:	2330      	movs	r3, #48	@ 0x30
 8004f00:	60fb      	str	r3, [r7, #12]
 8004f02:	2300      	movs	r3, #0
 8004f04:	613b      	str	r3, [r7, #16]
    if (ui->edit_len > 0) {
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	7f5b      	ldrb	r3, [r3, #29]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d011      	beq.n	8004f32 <ui_render_preset_volume+0x6a>
        strncpy(vol_str, ui->edit_buf, ui->edit_len);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	f103 0115 	add.w	r1, r3, #21
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	7f5b      	ldrb	r3, [r3, #29]
 8004f18:	461a      	mov	r2, r3
 8004f1a:	f107 030c 	add.w	r3, r7, #12
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f012 fdea 	bl	8017af8 <strncpy>
        vol_str[ui->edit_len] = '\0';
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	7f5b      	ldrb	r3, [r3, #29]
 8004f28:	3328      	adds	r3, #40	@ 0x28
 8004f2a:	443b      	add	r3, r7
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f803 2c1c 	strb.w	r2, [r3, #-28]
    }

    snprintf(line, sizeof(line), "L: %s", vol_str);
 8004f32:	f107 030c 	add.w	r3, r7, #12
 8004f36:	f107 0014 	add.w	r0, r7, #20
 8004f3a:	4a0e      	ldr	r2, [pc, #56]	@ (8004f74 <ui_render_preset_volume+0xac>)
 8004f3c:	2111      	movs	r1, #17
 8004f3e:	f012 fd9d 	bl	8017a7c <sniprintf>
    ui_draw_line(3, line);
 8004f42:	f107 0314 	add.w	r3, r7, #20
 8004f46:	4619      	mov	r1, r3
 8004f48:	2003      	movs	r0, #3
 8004f4a:	f7ff fd22 	bl	8004992 <ui_draw_line>

    ui_draw_line(6, "0-9:digit");
 8004f4e:	490a      	ldr	r1, [pc, #40]	@ (8004f78 <ui_render_preset_volume+0xb0>)
 8004f50:	2006      	movs	r0, #6
 8004f52:	f7ff fd1e 	bl	8004992 <ui_draw_line>
    ui_draw_line(7, "OK:start RES:clr");
 8004f56:	4909      	ldr	r1, [pc, #36]	@ (8004f7c <ui_render_preset_volume+0xb4>)
 8004f58:	2007      	movs	r0, #7
 8004f5a:	f7ff fd1a 	bl	8004992 <ui_draw_line>

    SSD1309_UpdateScreen();
 8004f5e:	f7fe ff29 	bl	8003db4 <SSD1309_UpdateScreen>
 8004f62:	e000      	b.n	8004f66 <ui_render_preset_volume+0x9e>
    if (ui == NULL) return;
 8004f64:	bf00      	nop
}
 8004f66:	3728      	adds	r7, #40	@ 0x28
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}
 8004f6c:	08018704 	.word	0x08018704
 8004f70:	0801869c 	.word	0x0801869c
 8004f74:	08018714 	.word	0x08018714
 8004f78:	0801871c 	.word	0x0801871c
 8004f7c:	08018728 	.word	0x08018728

08004f80 <ui_handle_preset_volume>:

static bool ui_handle_preset_volume(UI_Context *ui, char key)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b084      	sub	sp, #16
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
 8004f88:	460b      	mov	r3, r1
 8004f8a:	70fb      	strb	r3, [r7, #3]
    if (ui == NULL) return false;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d101      	bne.n	8004f96 <ui_handle_preset_volume+0x16>
 8004f92:	2300      	movs	r3, #0
 8004f94:	e096      	b.n	80050c4 <ui_handle_preset_volume+0x144>

    uint8_t idx = ui->active_pump_id - 1;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	7c9b      	ldrb	r3, [r3, #18]
 8004f9a:	3b01      	subs	r3, #1
 8004f9c:	72bb      	strb	r3, [r7, #10]

    if (key >= '0' && key <= '9') {
 8004f9e:	78fb      	ldrb	r3, [r7, #3]
 8004fa0:	2b2f      	cmp	r3, #47	@ 0x2f
 8004fa2:	d91a      	bls.n	8004fda <ui_handle_preset_volume+0x5a>
 8004fa4:	78fb      	ldrb	r3, [r7, #3]
 8004fa6:	2b39      	cmp	r3, #57	@ 0x39
 8004fa8:	d817      	bhi.n	8004fda <ui_handle_preset_volume+0x5a>
        if (ui->edit_len < 6) {
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	7f5b      	ldrb	r3, [r3, #29]
 8004fae:	2b05      	cmp	r3, #5
 8004fb0:	d811      	bhi.n	8004fd6 <ui_handle_preset_volume+0x56>
            ui->edit_buf[ui->edit_len++] = key;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	7f5b      	ldrb	r3, [r3, #29]
 8004fb6:	1c5a      	adds	r2, r3, #1
 8004fb8:	b2d1      	uxtb	r1, r2
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	7751      	strb	r1, [r2, #29]
 8004fbe:	461a      	mov	r2, r3
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	4413      	add	r3, r2
 8004fc4:	78fa      	ldrb	r2, [r7, #3]
 8004fc6:	755a      	strb	r2, [r3, #21]
            ui->edit_buf[ui->edit_len] = '\0';
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	7f5b      	ldrb	r3, [r3, #29]
 8004fcc:	461a      	mov	r2, r3
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	4413      	add	r3, r2
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	755a      	strb	r2, [r3, #21]
        }
        return true;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	e074      	b.n	80050c4 <ui_handle_preset_volume+0x144>
    }
    else if (key == KEY_RES) {
 8004fda:	78fb      	ldrb	r3, [r7, #3]
 8004fdc:	2b45      	cmp	r3, #69	@ 0x45
 8004fde:	d10b      	bne.n	8004ff8 <ui_handle_preset_volume+0x78>
        /* Clear input */
        ui->edit_len = 0;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	775a      	strb	r2, [r3, #29]
        memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	3315      	adds	r3, #21
 8004fea:	2208      	movs	r2, #8
 8004fec:	2100      	movs	r1, #0
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f012 fd7a 	bl	8017ae8 <memset>
        return true;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e065      	b.n	80050c4 <ui_handle_preset_volume+0x144>
    }
    else if (key == KEY_OK) {
 8004ff8:	78fb      	ldrb	r3, [r7, #3]
 8004ffa:	2b4b      	cmp	r3, #75	@ 0x4b
 8004ffc:	d159      	bne.n	80050b2 <ui_handle_preset_volume+0x132>
        if (ui->edit_len > 0) {
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	7f5b      	ldrb	r3, [r3, #29]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d053      	beq.n	80050ae <ui_handle_preset_volume+0x12e>
            /* Parse as liters, convert to dL */
            uint32_t value = 0;
 8005006:	2300      	movs	r3, #0
 8005008:	60fb      	str	r3, [r7, #12]
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 800500a:	2300      	movs	r3, #0
 800500c:	72fb      	strb	r3, [r7, #11]
 800500e:	e00f      	b.n	8005030 <ui_handle_preset_volume+0xb0>
                value = value * 10 + (ui->edit_buf[i] - '0');
 8005010:	68fa      	ldr	r2, [r7, #12]
 8005012:	4613      	mov	r3, r2
 8005014:	009b      	lsls	r3, r3, #2
 8005016:	4413      	add	r3, r2
 8005018:	005b      	lsls	r3, r3, #1
 800501a:	4619      	mov	r1, r3
 800501c:	7afb      	ldrb	r3, [r7, #11]
 800501e:	687a      	ldr	r2, [r7, #4]
 8005020:	4413      	add	r3, r2
 8005022:	7d5b      	ldrb	r3, [r3, #21]
 8005024:	440b      	add	r3, r1
 8005026:	3b30      	subs	r3, #48	@ 0x30
 8005028:	60fb      	str	r3, [r7, #12]
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 800502a:	7afb      	ldrb	r3, [r7, #11]
 800502c:	3301      	adds	r3, #1
 800502e:	72fb      	strb	r3, [r7, #11]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	7f5b      	ldrb	r3, [r3, #29]
 8005034:	7afa      	ldrb	r2, [r7, #11]
 8005036:	429a      	cmp	r2, r3
 8005038:	d3ea      	bcc.n	8005010 <ui_handle_preset_volume+0x90>
            }

            ui->trk[idx].preset_value = value * 10;  /* Convert to dL */
 800503a:	7aba      	ldrb	r2, [r7, #10]
 800503c:	68f9      	ldr	r1, [r7, #12]
 800503e:	460b      	mov	r3, r1
 8005040:	009b      	lsls	r3, r3, #2
 8005042:	440b      	add	r3, r1
 8005044:	005b      	lsls	r3, r3, #1
 8005046:	4618      	mov	r0, r3
 8005048:	6879      	ldr	r1, [r7, #4]
 800504a:	4613      	mov	r3, r2
 800504c:	005b      	lsls	r3, r3, #1
 800504e:	4413      	add	r3, r2
 8005050:	00db      	lsls	r3, r3, #3
 8005052:	440b      	add	r3, r1
 8005054:	3340      	adds	r3, #64	@ 0x40
 8005056:	6018      	str	r0, [r3, #0]
            ui->trk[idx].preset_nozzle = 1;
 8005058:	7aba      	ldrb	r2, [r7, #10]
 800505a:	6879      	ldr	r1, [r7, #4]
 800505c:	4613      	mov	r3, r2
 800505e:	005b      	lsls	r3, r3, #1
 8005060:	4413      	add	r3, r2
 8005062:	00db      	lsls	r3, r3, #3
 8005064:	440b      	add	r3, r1
 8005066:	3344      	adds	r3, #68	@ 0x44
 8005068:	2201      	movs	r2, #1
 800506a:	701a      	strb	r2, [r3, #0]
            ui->trk[idx].state = TRK_STATE_ARMED;
 800506c:	7aba      	ldrb	r2, [r7, #10]
 800506e:	6879      	ldr	r1, [r7, #4]
 8005070:	4613      	mov	r3, r2
 8005072:	005b      	lsls	r3, r3, #1
 8005074:	4413      	add	r3, r2
 8005076:	00db      	lsls	r3, r3, #3
 8005078:	440b      	add	r3, r1
 800507a:	333c      	adds	r3, #60	@ 0x3c
 800507c:	2201      	movs	r2, #1
 800507e:	701a      	strb	r2, [r3, #0]
            ui->trk[idx].rt_volume_dL = 0;
 8005080:	7aba      	ldrb	r2, [r7, #10]
 8005082:	6879      	ldr	r1, [r7, #4]
 8005084:	4613      	mov	r3, r2
 8005086:	005b      	lsls	r3, r3, #1
 8005088:	4413      	add	r3, r2
 800508a:	00db      	lsls	r3, r3, #3
 800508c:	440b      	add	r3, r1
 800508e:	3348      	adds	r3, #72	@ 0x48
 8005090:	2200      	movs	r2, #0
 8005092:	601a      	str	r2, [r3, #0]
            ui->trk[idx].rt_money = 0;
 8005094:	7aba      	ldrb	r2, [r7, #10]
 8005096:	6879      	ldr	r1, [r7, #4]
 8005098:	4613      	mov	r3, r2
 800509a:	005b      	lsls	r3, r3, #1
 800509c:	4413      	add	r3, r2
 800509e:	00db      	lsls	r3, r3, #3
 80050a0:	440b      	add	r3, r1
 80050a2:	334c      	adds	r3, #76	@ 0x4c
 80050a4:	2200      	movs	r2, #0
 80050a6:	601a      	str	r2, [r3, #0]

            /* Send preset command - TODO: use protocol when available */
            ui->screen = UI_SCREEN_HOME;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	745a      	strb	r2, [r3, #17]
        }
        return true;
 80050ae:	2301      	movs	r3, #1
 80050b0:	e008      	b.n	80050c4 <ui_handle_preset_volume+0x144>
    }
    else if (key == KEY_ESC) {
 80050b2:	78fb      	ldrb	r3, [r7, #3]
 80050b4:	2b46      	cmp	r3, #70	@ 0x46
 80050b6:	d104      	bne.n	80050c2 <ui_handle_preset_volume+0x142>
        ui->screen = UI_SCREEN_SELECT_MODE;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2206      	movs	r2, #6
 80050bc:	745a      	strb	r2, [r3, #17]
        return true;
 80050be:	2301      	movs	r3, #1
 80050c0:	e000      	b.n	80050c4 <ui_handle_preset_volume+0x144>
    }

    return false;
 80050c2:	2300      	movs	r3, #0
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	3710      	adds	r7, #16
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}

080050cc <ui_render_preset_money>:
/* ============================================================================
 * PRESET MONEY SCREEN
 * ========================================================================= */

static void ui_render_preset_money(UI_Context *ui)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b08a      	sub	sp, #40	@ 0x28
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
    if (ui == NULL) return;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d046      	beq.n	8005168 <ui_render_preset_money+0x9c>

    ui_clear_screen();
 80050da:	f7ff fc53 	bl	8004984 <ui_clear_screen>

    char line[17];
    snprintf(line, sizeof(line), "TRK%u: MONEY", ui->active_pump_id);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	7c9b      	ldrb	r3, [r3, #18]
 80050e2:	f107 0014 	add.w	r0, r7, #20
 80050e6:	4a22      	ldr	r2, [pc, #136]	@ (8005170 <ui_render_preset_money+0xa4>)
 80050e8:	2111      	movs	r1, #17
 80050ea:	f012 fcc7 	bl	8017a7c <sniprintf>
    ui_draw_line(0, line);
 80050ee:	f107 0314 	add.w	r3, r7, #20
 80050f2:	4619      	mov	r1, r3
 80050f4:	2000      	movs	r0, #0
 80050f6:	f7ff fc4c 	bl	8004992 <ui_draw_line>
    ui_draw_line(1, "");
 80050fa:	491e      	ldr	r1, [pc, #120]	@ (8005174 <ui_render_preset_money+0xa8>)
 80050fc:	2001      	movs	r0, #1
 80050fe:	f7ff fc48 	bl	8004992 <ui_draw_line>

    /* Show input */
    char money_str[8] = "0";
 8005102:	2330      	movs	r3, #48	@ 0x30
 8005104:	60fb      	str	r3, [r7, #12]
 8005106:	2300      	movs	r3, #0
 8005108:	613b      	str	r3, [r7, #16]
    if (ui->edit_len > 0) {
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	7f5b      	ldrb	r3, [r3, #29]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d011      	beq.n	8005136 <ui_render_preset_money+0x6a>
        strncpy(money_str, ui->edit_buf, ui->edit_len);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	f103 0115 	add.w	r1, r3, #21
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	7f5b      	ldrb	r3, [r3, #29]
 800511c:	461a      	mov	r2, r3
 800511e:	f107 030c 	add.w	r3, r7, #12
 8005122:	4618      	mov	r0, r3
 8005124:	f012 fce8 	bl	8017af8 <strncpy>
        money_str[ui->edit_len] = '\0';
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	7f5b      	ldrb	r3, [r3, #29]
 800512c:	3328      	adds	r3, #40	@ 0x28
 800512e:	443b      	add	r3, r7
 8005130:	2200      	movs	r2, #0
 8005132:	f803 2c1c 	strb.w	r2, [r3, #-28]
    }

    snprintf(line, sizeof(line), "P: %s", money_str);
 8005136:	f107 030c 	add.w	r3, r7, #12
 800513a:	f107 0014 	add.w	r0, r7, #20
 800513e:	4a0e      	ldr	r2, [pc, #56]	@ (8005178 <ui_render_preset_money+0xac>)
 8005140:	2111      	movs	r1, #17
 8005142:	f012 fc9b 	bl	8017a7c <sniprintf>
    ui_draw_line(3, line);
 8005146:	f107 0314 	add.w	r3, r7, #20
 800514a:	4619      	mov	r1, r3
 800514c:	2003      	movs	r0, #3
 800514e:	f7ff fc20 	bl	8004992 <ui_draw_line>

    ui_draw_line(6, "0-9:digit");
 8005152:	490a      	ldr	r1, [pc, #40]	@ (800517c <ui_render_preset_money+0xb0>)
 8005154:	2006      	movs	r0, #6
 8005156:	f7ff fc1c 	bl	8004992 <ui_draw_line>
    ui_draw_line(7, "OK:start RES:clr");
 800515a:	4909      	ldr	r1, [pc, #36]	@ (8005180 <ui_render_preset_money+0xb4>)
 800515c:	2007      	movs	r0, #7
 800515e:	f7ff fc18 	bl	8004992 <ui_draw_line>

    SSD1309_UpdateScreen();
 8005162:	f7fe fe27 	bl	8003db4 <SSD1309_UpdateScreen>
 8005166:	e000      	b.n	800516a <ui_render_preset_money+0x9e>
    if (ui == NULL) return;
 8005168:	bf00      	nop
}
 800516a:	3728      	adds	r7, #40	@ 0x28
 800516c:	46bd      	mov	sp, r7
 800516e:	bd80      	pop	{r7, pc}
 8005170:	0801873c 	.word	0x0801873c
 8005174:	0801869c 	.word	0x0801869c
 8005178:	0801874c 	.word	0x0801874c
 800517c:	0801871c 	.word	0x0801871c
 8005180:	08018728 	.word	0x08018728

08005184 <ui_handle_preset_money>:

static bool ui_handle_preset_money(UI_Context *ui, char key)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b084      	sub	sp, #16
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
 800518c:	460b      	mov	r3, r1
 800518e:	70fb      	strb	r3, [r7, #3]
    if (ui == NULL) return false;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d101      	bne.n	800519a <ui_handle_preset_money+0x16>
 8005196:	2300      	movs	r3, #0
 8005198:	e091      	b.n	80052be <ui_handle_preset_money+0x13a>

    uint8_t idx = ui->active_pump_id - 1;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	7c9b      	ldrb	r3, [r3, #18]
 800519e:	3b01      	subs	r3, #1
 80051a0:	72bb      	strb	r3, [r7, #10]

    if (key >= '0' && key <= '9') {
 80051a2:	78fb      	ldrb	r3, [r7, #3]
 80051a4:	2b2f      	cmp	r3, #47	@ 0x2f
 80051a6:	d91a      	bls.n	80051de <ui_handle_preset_money+0x5a>
 80051a8:	78fb      	ldrb	r3, [r7, #3]
 80051aa:	2b39      	cmp	r3, #57	@ 0x39
 80051ac:	d817      	bhi.n	80051de <ui_handle_preset_money+0x5a>
        if (ui->edit_len < 6) {
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	7f5b      	ldrb	r3, [r3, #29]
 80051b2:	2b05      	cmp	r3, #5
 80051b4:	d811      	bhi.n	80051da <ui_handle_preset_money+0x56>
            ui->edit_buf[ui->edit_len++] = key;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	7f5b      	ldrb	r3, [r3, #29]
 80051ba:	1c5a      	adds	r2, r3, #1
 80051bc:	b2d1      	uxtb	r1, r2
 80051be:	687a      	ldr	r2, [r7, #4]
 80051c0:	7751      	strb	r1, [r2, #29]
 80051c2:	461a      	mov	r2, r3
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	4413      	add	r3, r2
 80051c8:	78fa      	ldrb	r2, [r7, #3]
 80051ca:	755a      	strb	r2, [r3, #21]
            ui->edit_buf[ui->edit_len] = '\0';
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	7f5b      	ldrb	r3, [r3, #29]
 80051d0:	461a      	mov	r2, r3
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	4413      	add	r3, r2
 80051d6:	2200      	movs	r2, #0
 80051d8:	755a      	strb	r2, [r3, #21]
        }
        return true;
 80051da:	2301      	movs	r3, #1
 80051dc:	e06f      	b.n	80052be <ui_handle_preset_money+0x13a>
    }
    else if (key == KEY_RES) {
 80051de:	78fb      	ldrb	r3, [r7, #3]
 80051e0:	2b45      	cmp	r3, #69	@ 0x45
 80051e2:	d10b      	bne.n	80051fc <ui_handle_preset_money+0x78>
        /* Clear input */
        ui->edit_len = 0;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2200      	movs	r2, #0
 80051e8:	775a      	strb	r2, [r3, #29]
        memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	3315      	adds	r3, #21
 80051ee:	2208      	movs	r2, #8
 80051f0:	2100      	movs	r1, #0
 80051f2:	4618      	mov	r0, r3
 80051f4:	f012 fc78 	bl	8017ae8 <memset>
        return true;
 80051f8:	2301      	movs	r3, #1
 80051fa:	e060      	b.n	80052be <ui_handle_preset_money+0x13a>
    }
    else if (key == KEY_OK) {
 80051fc:	78fb      	ldrb	r3, [r7, #3]
 80051fe:	2b4b      	cmp	r3, #75	@ 0x4b
 8005200:	d154      	bne.n	80052ac <ui_handle_preset_money+0x128>
        if (ui->edit_len > 0) {
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	7f5b      	ldrb	r3, [r3, #29]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d04e      	beq.n	80052a8 <ui_handle_preset_money+0x124>
            /* Parse money */
            uint32_t value = 0;
 800520a:	2300      	movs	r3, #0
 800520c:	60fb      	str	r3, [r7, #12]
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 800520e:	2300      	movs	r3, #0
 8005210:	72fb      	strb	r3, [r7, #11]
 8005212:	e00f      	b.n	8005234 <ui_handle_preset_money+0xb0>
                value = value * 10 + (ui->edit_buf[i] - '0');
 8005214:	68fa      	ldr	r2, [r7, #12]
 8005216:	4613      	mov	r3, r2
 8005218:	009b      	lsls	r3, r3, #2
 800521a:	4413      	add	r3, r2
 800521c:	005b      	lsls	r3, r3, #1
 800521e:	4619      	mov	r1, r3
 8005220:	7afb      	ldrb	r3, [r7, #11]
 8005222:	687a      	ldr	r2, [r7, #4]
 8005224:	4413      	add	r3, r2
 8005226:	7d5b      	ldrb	r3, [r3, #21]
 8005228:	440b      	add	r3, r1
 800522a:	3b30      	subs	r3, #48	@ 0x30
 800522c:	60fb      	str	r3, [r7, #12]
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 800522e:	7afb      	ldrb	r3, [r7, #11]
 8005230:	3301      	adds	r3, #1
 8005232:	72fb      	strb	r3, [r7, #11]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	7f5b      	ldrb	r3, [r3, #29]
 8005238:	7afa      	ldrb	r2, [r7, #11]
 800523a:	429a      	cmp	r2, r3
 800523c:	d3ea      	bcc.n	8005214 <ui_handle_preset_money+0x90>
            }

            ui->trk[idx].preset_value = value;
 800523e:	7aba      	ldrb	r2, [r7, #10]
 8005240:	6879      	ldr	r1, [r7, #4]
 8005242:	4613      	mov	r3, r2
 8005244:	005b      	lsls	r3, r3, #1
 8005246:	4413      	add	r3, r2
 8005248:	00db      	lsls	r3, r3, #3
 800524a:	440b      	add	r3, r1
 800524c:	3340      	adds	r3, #64	@ 0x40
 800524e:	68fa      	ldr	r2, [r7, #12]
 8005250:	601a      	str	r2, [r3, #0]
            ui->trk[idx].preset_nozzle = 1;
 8005252:	7aba      	ldrb	r2, [r7, #10]
 8005254:	6879      	ldr	r1, [r7, #4]
 8005256:	4613      	mov	r3, r2
 8005258:	005b      	lsls	r3, r3, #1
 800525a:	4413      	add	r3, r2
 800525c:	00db      	lsls	r3, r3, #3
 800525e:	440b      	add	r3, r1
 8005260:	3344      	adds	r3, #68	@ 0x44
 8005262:	2201      	movs	r2, #1
 8005264:	701a      	strb	r2, [r3, #0]
            ui->trk[idx].state = TRK_STATE_ARMED;
 8005266:	7aba      	ldrb	r2, [r7, #10]
 8005268:	6879      	ldr	r1, [r7, #4]
 800526a:	4613      	mov	r3, r2
 800526c:	005b      	lsls	r3, r3, #1
 800526e:	4413      	add	r3, r2
 8005270:	00db      	lsls	r3, r3, #3
 8005272:	440b      	add	r3, r1
 8005274:	333c      	adds	r3, #60	@ 0x3c
 8005276:	2201      	movs	r2, #1
 8005278:	701a      	strb	r2, [r3, #0]
            ui->trk[idx].rt_volume_dL = 0;
 800527a:	7aba      	ldrb	r2, [r7, #10]
 800527c:	6879      	ldr	r1, [r7, #4]
 800527e:	4613      	mov	r3, r2
 8005280:	005b      	lsls	r3, r3, #1
 8005282:	4413      	add	r3, r2
 8005284:	00db      	lsls	r3, r3, #3
 8005286:	440b      	add	r3, r1
 8005288:	3348      	adds	r3, #72	@ 0x48
 800528a:	2200      	movs	r2, #0
 800528c:	601a      	str	r2, [r3, #0]
            ui->trk[idx].rt_money = 0;
 800528e:	7aba      	ldrb	r2, [r7, #10]
 8005290:	6879      	ldr	r1, [r7, #4]
 8005292:	4613      	mov	r3, r2
 8005294:	005b      	lsls	r3, r3, #1
 8005296:	4413      	add	r3, r2
 8005298:	00db      	lsls	r3, r3, #3
 800529a:	440b      	add	r3, r1
 800529c:	334c      	adds	r3, #76	@ 0x4c
 800529e:	2200      	movs	r2, #0
 80052a0:	601a      	str	r2, [r3, #0]

            /* Send preset command - TODO: use protocol when available */
            ui->screen = UI_SCREEN_HOME;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2200      	movs	r2, #0
 80052a6:	745a      	strb	r2, [r3, #17]
        }
        return true;
 80052a8:	2301      	movs	r3, #1
 80052aa:	e008      	b.n	80052be <ui_handle_preset_money+0x13a>
    }
    else if (key == KEY_ESC) {
 80052ac:	78fb      	ldrb	r3, [r7, #3]
 80052ae:	2b46      	cmp	r3, #70	@ 0x46
 80052b0:	d104      	bne.n	80052bc <ui_handle_preset_money+0x138>
        ui->screen = UI_SCREEN_SELECT_MODE;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2206      	movs	r2, #6
 80052b6:	745a      	strb	r2, [r3, #17]
        return true;
 80052b8:	2301      	movs	r3, #1
 80052ba:	e000      	b.n	80052be <ui_handle_preset_money+0x13a>
    }

    return false;
 80052bc:	2300      	movs	r3, #0
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3710      	adds	r7, #16
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
	...

080052c8 <ui_render_totalizer>:
/* ============================================================================
 * TOTALIZER SCREEN
 * ========================================================================= */

static void ui_render_totalizer(UI_Context *ui)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b088      	sub	sp, #32
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
    if (ui == NULL) return;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d02e      	beq.n	8005334 <ui_render_totalizer+0x6c>

    ui_clear_screen();
 80052d6:	f7ff fb55 	bl	8004984 <ui_clear_screen>

    ui_draw_line(0, "TOTALIZERS");
 80052da:	4918      	ldr	r1, [pc, #96]	@ (800533c <ui_render_totalizer+0x74>)
 80052dc:	2000      	movs	r0, #0
 80052de:	f7ff fb58 	bl	8004992 <ui_draw_line>
    ui_draw_line(1, "");
 80052e2:	4917      	ldr	r1, [pc, #92]	@ (8005340 <ui_render_totalizer+0x78>)
 80052e4:	2001      	movs	r0, #1
 80052e6:	f7ff fb54 	bl	8004992 <ui_draw_line>

    /* Show both TRKs - TODO: read from protocol when available */
    for (uint8_t i = 0; i < 2; i++) {
 80052ea:	2300      	movs	r3, #0
 80052ec:	77fb      	strb	r3, [r7, #31]
 80052ee:	e017      	b.n	8005320 <ui_render_totalizer+0x58>
        uint8_t trk_id = i + 1;
 80052f0:	7ffb      	ldrb	r3, [r7, #31]
 80052f2:	3301      	adds	r3, #1
 80052f4:	77bb      	strb	r3, [r7, #30]

        char line[17];
        snprintf(line, sizeof(line), "TRK%u: N/A", trk_id);
 80052f6:	7fbb      	ldrb	r3, [r7, #30]
 80052f8:	f107 000c 	add.w	r0, r7, #12
 80052fc:	4a11      	ldr	r2, [pc, #68]	@ (8005344 <ui_render_totalizer+0x7c>)
 80052fe:	2111      	movs	r1, #17
 8005300:	f012 fbbc 	bl	8017a7c <sniprintf>
        ui_draw_line(2 + i * 2, line);
 8005304:	7ffb      	ldrb	r3, [r7, #31]
 8005306:	3301      	adds	r3, #1
 8005308:	b2db      	uxtb	r3, r3
 800530a:	005b      	lsls	r3, r3, #1
 800530c:	b2db      	uxtb	r3, r3
 800530e:	f107 020c 	add.w	r2, r7, #12
 8005312:	4611      	mov	r1, r2
 8005314:	4618      	mov	r0, r3
 8005316:	f7ff fb3c 	bl	8004992 <ui_draw_line>
    for (uint8_t i = 0; i < 2; i++) {
 800531a:	7ffb      	ldrb	r3, [r7, #31]
 800531c:	3301      	adds	r3, #1
 800531e:	77fb      	strb	r3, [r7, #31]
 8005320:	7ffb      	ldrb	r3, [r7, #31]
 8005322:	2b01      	cmp	r3, #1
 8005324:	d9e4      	bls.n	80052f0 <ui_render_totalizer+0x28>
    }

    ui_draw_line(7, "ESC:back");
 8005326:	4908      	ldr	r1, [pc, #32]	@ (8005348 <ui_render_totalizer+0x80>)
 8005328:	2007      	movs	r0, #7
 800532a:	f7ff fb32 	bl	8004992 <ui_draw_line>

    SSD1309_UpdateScreen();
 800532e:	f7fe fd41 	bl	8003db4 <SSD1309_UpdateScreen>
 8005332:	e000      	b.n	8005336 <ui_render_totalizer+0x6e>
    if (ui == NULL) return;
 8005334:	bf00      	nop
}
 8005336:	3720      	adds	r7, #32
 8005338:	46bd      	mov	sp, r7
 800533a:	bd80      	pop	{r7, pc}
 800533c:	08018754 	.word	0x08018754
 8005340:	0801869c 	.word	0x0801869c
 8005344:	08018760 	.word	0x08018760
 8005348:	0801876c 	.word	0x0801876c

0800534c <ui_handle_totalizer>:

static bool ui_handle_totalizer(UI_Context *ui, char key)
{
 800534c:	b480      	push	{r7}
 800534e:	b083      	sub	sp, #12
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
 8005354:	460b      	mov	r3, r1
 8005356:	70fb      	strb	r3, [r7, #3]
    if (ui == NULL) return false;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d101      	bne.n	8005362 <ui_handle_totalizer+0x16>
 800535e:	2300      	movs	r3, #0
 8005360:	e00b      	b.n	800537a <ui_handle_totalizer+0x2e>

    if (key == KEY_ESC || key == KEY_OK) {
 8005362:	78fb      	ldrb	r3, [r7, #3]
 8005364:	2b46      	cmp	r3, #70	@ 0x46
 8005366:	d002      	beq.n	800536e <ui_handle_totalizer+0x22>
 8005368:	78fb      	ldrb	r3, [r7, #3]
 800536a:	2b4b      	cmp	r3, #75	@ 0x4b
 800536c:	d104      	bne.n	8005378 <ui_handle_totalizer+0x2c>
        ui->screen = UI_SCREEN_HOME;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2200      	movs	r2, #0
 8005372:	745a      	strb	r2, [r3, #17]
        return true;
 8005374:	2301      	movs	r3, #1
 8005376:	e000      	b.n	800537a <ui_handle_totalizer+0x2e>
    }

    return false;
 8005378:	2300      	movs	r3, #0
}
 800537a:	4618      	mov	r0, r3
 800537c:	370c      	adds	r7, #12
 800537e:	46bd      	mov	sp, r7
 8005380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005384:	4770      	bx	lr

08005386 <ui_update_states>:
/* ============================================================================
 * BACKGROUND TASK - Update states
 * ========================================================================= */

static void ui_update_states(UI_Context *ui)
{
 8005386:	b580      	push	{r7, lr}
 8005388:	b086      	sub	sp, #24
 800538a:	af00      	add	r7, sp, #0
 800538c:	6078      	str	r0, [r7, #4]
    if (ui == NULL) return;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2b00      	cmp	r3, #0
 8005392:	f000 80b6 	beq.w	8005502 <ui_update_states+0x17c>

    uint32_t now = HAL_GetTick();
 8005396:	f000 fac7 	bl	8005928 <HAL_GetTick>
 800539a:	6138      	str	r0, [r7, #16]

    /* Update blink */
    if ((now - ui->blink_timer_ms) > 500) {
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	68db      	ldr	r3, [r3, #12]
 80053a0:	693a      	ldr	r2, [r7, #16]
 80053a2:	1ad3      	subs	r3, r2, r3
 80053a4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80053a8:	d911      	bls.n	80053ce <ui_update_states+0x48>
        ui->blink_state = !ui->blink_state;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	7c1b      	ldrb	r3, [r3, #16]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	bf14      	ite	ne
 80053b2:	2301      	movne	r3, #1
 80053b4:	2300      	moveq	r3, #0
 80053b6:	b2db      	uxtb	r3, r3
 80053b8:	f083 0301 	eor.w	r3, r3, #1
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	f003 0301 	and.w	r3, r3, #1
 80053c2:	b2da      	uxtb	r2, r3
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	741a      	strb	r2, [r3, #16]
        ui->blink_timer_ms = now;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	693a      	ldr	r2, [r7, #16]
 80053cc:	60da      	str	r2, [r3, #12]
    }

    /* Update each TRK state based on pump status */
    for (uint8_t i = 0; i < 2; i++) {
 80053ce:	2300      	movs	r3, #0
 80053d0:	75fb      	strb	r3, [r7, #23]
 80053d2:	e091      	b.n	80054f8 <ui_update_states+0x172>
        uint8_t trk_id = i + 1;
 80053d4:	7dfb      	ldrb	r3, [r7, #23]
 80053d6:	3301      	adds	r3, #1
 80053d8:	73fb      	strb	r3, [r7, #15]
        const PumpDevice *dev = PumpMgr_GetConst(ui->mgr, trk_id);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	7bfa      	ldrb	r2, [r7, #15]
 80053e0:	4611      	mov	r1, r2
 80053e2:	4618      	mov	r0, r3
 80053e4:	f7fd f8b2 	bl	800254c <PumpMgr_GetConst>
 80053e8:	60b8      	str	r0, [r7, #8]
        if (!dev) continue;
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d07f      	beq.n	80054f0 <ui_update_states+0x16a>

        /* Update state based on pump status */
        if (ui->trk[i].state == TRK_STATE_ARMED && dev->status == 2) {
 80053f0:	7dfa      	ldrb	r2, [r7, #23]
 80053f2:	6879      	ldr	r1, [r7, #4]
 80053f4:	4613      	mov	r3, r2
 80053f6:	005b      	lsls	r3, r3, #1
 80053f8:	4413      	add	r3, r2
 80053fa:	00db      	lsls	r3, r3, #3
 80053fc:	440b      	add	r3, r1
 80053fe:	333c      	adds	r3, #60	@ 0x3c
 8005400:	781b      	ldrb	r3, [r3, #0]
 8005402:	2b01      	cmp	r3, #1
 8005404:	d10e      	bne.n	8005424 <ui_update_states+0x9e>
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	7d1b      	ldrb	r3, [r3, #20]
 800540a:	2b02      	cmp	r3, #2
 800540c:	d10a      	bne.n	8005424 <ui_update_states+0x9e>
            /* Started fuelling */
            ui->trk[i].state = TRK_STATE_FUELLING;
 800540e:	7dfa      	ldrb	r2, [r7, #23]
 8005410:	6879      	ldr	r1, [r7, #4]
 8005412:	4613      	mov	r3, r2
 8005414:	005b      	lsls	r3, r3, #1
 8005416:	4413      	add	r3, r2
 8005418:	00db      	lsls	r3, r3, #3
 800541a:	440b      	add	r3, r1
 800541c:	333c      	adds	r3, #60	@ 0x3c
 800541e:	2202      	movs	r2, #2
 8005420:	701a      	strb	r2, [r3, #0]
 8005422:	e018      	b.n	8005456 <ui_update_states+0xd0>
        }
        else if (ui->trk[i].state == TRK_STATE_FUELLING && dev->status == 3) {
 8005424:	7dfa      	ldrb	r2, [r7, #23]
 8005426:	6879      	ldr	r1, [r7, #4]
 8005428:	4613      	mov	r3, r2
 800542a:	005b      	lsls	r3, r3, #1
 800542c:	4413      	add	r3, r2
 800542e:	00db      	lsls	r3, r3, #3
 8005430:	440b      	add	r3, r1
 8005432:	333c      	adds	r3, #60	@ 0x3c
 8005434:	781b      	ldrb	r3, [r3, #0]
 8005436:	2b02      	cmp	r3, #2
 8005438:	d10d      	bne.n	8005456 <ui_update_states+0xd0>
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	7d1b      	ldrb	r3, [r3, #20]
 800543e:	2b03      	cmp	r3, #3
 8005440:	d109      	bne.n	8005456 <ui_update_states+0xd0>
            /* Completed */
            ui->trk[i].state = TRK_STATE_NOZZLE_UP;
 8005442:	7dfa      	ldrb	r2, [r7, #23]
 8005444:	6879      	ldr	r1, [r7, #4]
 8005446:	4613      	mov	r3, r2
 8005448:	005b      	lsls	r3, r3, #1
 800544a:	4413      	add	r3, r2
 800544c:	00db      	lsls	r3, r3, #3
 800544e:	440b      	add	r3, r1
 8005450:	333c      	adds	r3, #60	@ 0x3c
 8005452:	2204      	movs	r2, #4
 8005454:	701a      	strb	r2, [r3, #0]
        }

        /* TODO: Poll realtime data when protocol functions available */
        /* For now, use dummy data for testing */
        if (ui->trk[i].state == TRK_STATE_FUELLING) {
 8005456:	7dfa      	ldrb	r2, [r7, #23]
 8005458:	6879      	ldr	r1, [r7, #4]
 800545a:	4613      	mov	r3, r2
 800545c:	005b      	lsls	r3, r3, #1
 800545e:	4413      	add	r3, r2
 8005460:	00db      	lsls	r3, r3, #3
 8005462:	440b      	add	r3, r1
 8005464:	333c      	adds	r3, #60	@ 0x3c
 8005466:	781b      	ldrb	r3, [r3, #0]
 8005468:	2b02      	cmp	r3, #2
 800546a:	d142      	bne.n	80054f2 <ui_update_states+0x16c>
            /* Increment dummy values for visual feedback */
            if ((now - ui->trk[i].last_poll_ms) > 500) {
 800546c:	7dfa      	ldrb	r2, [r7, #23]
 800546e:	6879      	ldr	r1, [r7, #4]
 8005470:	4613      	mov	r3, r2
 8005472:	005b      	lsls	r3, r3, #1
 8005474:	4413      	add	r3, r2
 8005476:	00db      	lsls	r3, r3, #3
 8005478:	440b      	add	r3, r1
 800547a:	3350      	adds	r3, #80	@ 0x50
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	693a      	ldr	r2, [r7, #16]
 8005480:	1ad3      	subs	r3, r2, r3
 8005482:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8005486:	d934      	bls.n	80054f2 <ui_update_states+0x16c>
                ui->trk[i].last_poll_ms = now;
 8005488:	7dfa      	ldrb	r2, [r7, #23]
 800548a:	6879      	ldr	r1, [r7, #4]
 800548c:	4613      	mov	r3, r2
 800548e:	005b      	lsls	r3, r3, #1
 8005490:	4413      	add	r3, r2
 8005492:	00db      	lsls	r3, r3, #3
 8005494:	440b      	add	r3, r1
 8005496:	3350      	adds	r3, #80	@ 0x50
 8005498:	693a      	ldr	r2, [r7, #16]
 800549a:	601a      	str	r2, [r3, #0]
                ui->trk[i].rt_volume_dL += 5;  /* +0.5L */
 800549c:	7dfa      	ldrb	r2, [r7, #23]
 800549e:	6879      	ldr	r1, [r7, #4]
 80054a0:	4613      	mov	r3, r2
 80054a2:	005b      	lsls	r3, r3, #1
 80054a4:	4413      	add	r3, r2
 80054a6:	00db      	lsls	r3, r3, #3
 80054a8:	440b      	add	r3, r1
 80054aa:	3348      	adds	r3, #72	@ 0x48
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	7dfa      	ldrb	r2, [r7, #23]
 80054b0:	1d59      	adds	r1, r3, #5
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	4613      	mov	r3, r2
 80054b6:	005b      	lsls	r3, r3, #1
 80054b8:	4413      	add	r3, r2
 80054ba:	00db      	lsls	r3, r3, #3
 80054bc:	4403      	add	r3, r0
 80054be:	3348      	adds	r3, #72	@ 0x48
 80054c0:	6019      	str	r1, [r3, #0]
                ui->trk[i].rt_money += dev->price / 2;  /* corresponding money */
 80054c2:	7dfa      	ldrb	r2, [r7, #23]
 80054c4:	6879      	ldr	r1, [r7, #4]
 80054c6:	4613      	mov	r3, r2
 80054c8:	005b      	lsls	r3, r3, #1
 80054ca:	4413      	add	r3, r2
 80054cc:	00db      	lsls	r3, r3, #3
 80054ce:	440b      	add	r3, r1
 80054d0:	334c      	adds	r3, #76	@ 0x4c
 80054d2:	6819      	ldr	r1, [r3, #0]
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	691b      	ldr	r3, [r3, #16]
 80054d8:	085b      	lsrs	r3, r3, #1
 80054da:	7dfa      	ldrb	r2, [r7, #23]
 80054dc:	4419      	add	r1, r3
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	4613      	mov	r3, r2
 80054e2:	005b      	lsls	r3, r3, #1
 80054e4:	4413      	add	r3, r2
 80054e6:	00db      	lsls	r3, r3, #3
 80054e8:	4403      	add	r3, r0
 80054ea:	334c      	adds	r3, #76	@ 0x4c
 80054ec:	6019      	str	r1, [r3, #0]
 80054ee:	e000      	b.n	80054f2 <ui_update_states+0x16c>
        if (!dev) continue;
 80054f0:	bf00      	nop
    for (uint8_t i = 0; i < 2; i++) {
 80054f2:	7dfb      	ldrb	r3, [r7, #23]
 80054f4:	3301      	adds	r3, #1
 80054f6:	75fb      	strb	r3, [r7, #23]
 80054f8:	7dfb      	ldrb	r3, [r7, #23]
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	f67f af6a 	bls.w	80053d4 <ui_update_states+0x4e>
 8005500:	e000      	b.n	8005504 <ui_update_states+0x17e>
    if (ui == NULL) return;
 8005502:	bf00      	nop
            }
        }
    }
}
 8005504:	3718      	adds	r7, #24
 8005506:	46bd      	mov	sp, r7
 8005508:	bd80      	pop	{r7, pc}

0800550a <UI_Init>:
/* ============================================================================
 * INIT & MAIN TASK
 * ========================================================================= */

void UI_Init(UI_Context *ui, PumpMgr *mgr, Settings *settings)
{
 800550a:	b580      	push	{r7, lr}
 800550c:	b086      	sub	sp, #24
 800550e:	af00      	add	r7, sp, #0
 8005510:	60f8      	str	r0, [r7, #12]
 8005512:	60b9      	str	r1, [r7, #8]
 8005514:	607a      	str	r2, [r7, #4]
    if (ui == NULL) return;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d036      	beq.n	800558a <UI_Init+0x80>

    memset(ui, 0, sizeof(*ui));
 800551c:	226c      	movs	r2, #108	@ 0x6c
 800551e:	2100      	movs	r1, #0
 8005520:	68f8      	ldr	r0, [r7, #12]
 8005522:	f012 fae1 	bl	8017ae8 <memset>
    ui->mgr = mgr;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	68ba      	ldr	r2, [r7, #8]
 800552a:	601a      	str	r2, [r3, #0]
    ui->settings = settings;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	687a      	ldr	r2, [r7, #4]
 8005530:	605a      	str	r2, [r3, #4]
    ui->screen = UI_SCREEN_HOME;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2200      	movs	r2, #0
 8005536:	745a      	strb	r2, [r3, #17]
    ui->active_pump_id = 1;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2201      	movs	r2, #1
 800553c:	749a      	strb	r2, [r3, #18]
    ui->blink_state = false;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2200      	movs	r2, #0
 8005542:	741a      	strb	r2, [r3, #16]
    ui->blink_timer_ms = HAL_GetTick();
 8005544:	f000 f9f0 	bl	8005928 <HAL_GetTick>
 8005548:	4602      	mov	r2, r0
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	60da      	str	r2, [r3, #12]

    /* Initialize TRK states */
    for (uint8_t i = 0; i < 2; i++) {
 800554e:	2300      	movs	r3, #0
 8005550:	75fb      	strb	r3, [r7, #23]
 8005552:	e016      	b.n	8005582 <UI_Init+0x78>
        ui->trk[i].state = TRK_STATE_IDLE;
 8005554:	7dfa      	ldrb	r2, [r7, #23]
 8005556:	68f9      	ldr	r1, [r7, #12]
 8005558:	4613      	mov	r3, r2
 800555a:	005b      	lsls	r3, r3, #1
 800555c:	4413      	add	r3, r2
 800555e:	00db      	lsls	r3, r3, #3
 8005560:	440b      	add	r3, r1
 8005562:	333c      	adds	r3, #60	@ 0x3c
 8005564:	2200      	movs	r2, #0
 8005566:	701a      	strb	r2, [r3, #0]
        ui->trk[i].mode = DISPENSE_MODE_VOLUME;
 8005568:	7dfa      	ldrb	r2, [r7, #23]
 800556a:	68f9      	ldr	r1, [r7, #12]
 800556c:	4613      	mov	r3, r2
 800556e:	005b      	lsls	r3, r3, #1
 8005570:	4413      	add	r3, r2
 8005572:	00db      	lsls	r3, r3, #3
 8005574:	440b      	add	r3, r1
 8005576:	333d      	adds	r3, #61	@ 0x3d
 8005578:	2201      	movs	r2, #1
 800557a:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 2; i++) {
 800557c:	7dfb      	ldrb	r3, [r7, #23]
 800557e:	3301      	adds	r3, #1
 8005580:	75fb      	strb	r3, [r7, #23]
 8005582:	7dfb      	ldrb	r3, [r7, #23]
 8005584:	2b01      	cmp	r3, #1
 8005586:	d9e5      	bls.n	8005554 <UI_Init+0x4a>
 8005588:	e000      	b.n	800558c <UI_Init+0x82>
    if (ui == NULL) return;
 800558a:	bf00      	nop
    }
}
 800558c:	3718      	adds	r7, #24
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}
	...

08005594 <UI_Task>:

void UI_Task(UI_Context *ui, char key)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b084      	sub	sp, #16
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	460b      	mov	r3, r1
 800559e:	70fb      	strb	r3, [r7, #3]
    if (ui == NULL || ui->mgr == NULL) return;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	f000 8106 	beq.w	80057b4 <UI_Task+0x220>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	f000 8101 	beq.w	80057b4 <UI_Task+0x220>

    uint32_t now = HAL_GetTick();
 80055b2:	f000 f9b9 	bl	8005928 <HAL_GetTick>
 80055b6:	60f8      	str	r0, [r7, #12]

    /* Update states */
    ui_update_states(ui);
 80055b8:	6878      	ldr	r0, [r7, #4]
 80055ba:	f7ff fee4 	bl	8005386 <ui_update_states>

    /* Key handling */
    if (key != 0) {
 80055be:	78fb      	ldrb	r3, [r7, #3]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	f000 80c6 	beq.w	8005752 <UI_Task+0x1be>
        if (ui->screen == UI_SCREEN_HOME) {
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	7c5b      	ldrb	r3, [r3, #17]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	f040 809a 	bne.w	8005704 <UI_Task+0x170>
            if (key == KEY_TIM) {
 80055d0:	78fb      	ldrb	r3, [r7, #3]
 80055d2:	2b42      	cmp	r3, #66	@ 0x42
 80055d4:	d109      	bne.n	80055ea <UI_Task+0x56>
                /* Select TRK1 */
                ui->active_pump_id = 1;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2201      	movs	r2, #1
 80055da:	749a      	strb	r2, [r3, #18]
                ui_toast(ui, "TRK1 selected", 500);
 80055dc:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80055e0:	4976      	ldr	r1, [pc, #472]	@ (80057bc <UI_Task+0x228>)
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f7ff f9ea 	bl	80049bc <ui_toast>
 80055e8:	e0b3      	b.n	8005752 <UI_Task+0x1be>
            }
            else if (key == KEY_SEL) {
 80055ea:	78fb      	ldrb	r3, [r7, #3]
 80055ec:	2b43      	cmp	r3, #67	@ 0x43
 80055ee:	d109      	bne.n	8005604 <UI_Task+0x70>
                /* Select TRK2 */
                ui->active_pump_id = 2;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2202      	movs	r2, #2
 80055f4:	749a      	strb	r2, [r3, #18]
                ui_toast(ui, "TRK2 selected", 500);
 80055f6:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80055fa:	4971      	ldr	r1, [pc, #452]	@ (80057c0 <UI_Task+0x22c>)
 80055fc:	6878      	ldr	r0, [r7, #4]
 80055fe:	f7ff f9dd 	bl	80049bc <ui_toast>
 8005602:	e0a6      	b.n	8005752 <UI_Task+0x1be>
            }
            else if (key == KEY_PRI) {
 8005604:	78fb      	ldrb	r3, [r7, #3]
 8005606:	2b44      	cmp	r3, #68	@ 0x44
 8005608:	d111      	bne.n	800562e <UI_Task+0x9a>
                /* Start transaction */
                uint8_t idx = ui->active_pump_id - 1;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	7c9b      	ldrb	r3, [r3, #18]
 800560e:	3b01      	subs	r3, #1
 8005610:	727b      	strb	r3, [r7, #9]
                ui->trk[idx].mode = DISPENSE_MODE_VOLUME;  /* Default */
 8005612:	7a7a      	ldrb	r2, [r7, #9]
 8005614:	6879      	ldr	r1, [r7, #4]
 8005616:	4613      	mov	r3, r2
 8005618:	005b      	lsls	r3, r3, #1
 800561a:	4413      	add	r3, r2
 800561c:	00db      	lsls	r3, r3, #3
 800561e:	440b      	add	r3, r1
 8005620:	333d      	adds	r3, #61	@ 0x3d
 8005622:	2201      	movs	r2, #1
 8005624:	701a      	strb	r2, [r3, #0]
                ui->screen = UI_SCREEN_SELECT_MODE;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2206      	movs	r2, #6
 800562a:	745a      	strb	r2, [r3, #17]
 800562c:	e091      	b.n	8005752 <UI_Task+0x1be>
            }
            else if (key == KEY_TOT) {
 800562e:	78fb      	ldrb	r3, [r7, #3]
 8005630:	2b41      	cmp	r3, #65	@ 0x41
 8005632:	d103      	bne.n	800563c <UI_Task+0xa8>
                /* Show totalizers */
                ui->screen = UI_SCREEN_TOTALIZER;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2209      	movs	r2, #9
 8005638:	745a      	strb	r2, [r3, #17]
 800563a:	e08a      	b.n	8005752 <UI_Task+0x1be>
            }
            else if (key == KEY_RES) {
 800563c:	78fb      	ldrb	r3, [r7, #3]
 800563e:	2b45      	cmp	r3, #69	@ 0x45
 8005640:	d143      	bne.n	80056ca <UI_Task+0x136>
                /* Handle RES based on active TRK state */
                uint8_t idx = ui->active_pump_id - 1;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	7c9b      	ldrb	r3, [r3, #18]
 8005646:	3b01      	subs	r3, #1
 8005648:	72bb      	strb	r3, [r7, #10]
                if (ui->trk[idx].state == TRK_STATE_FUELLING) {
 800564a:	7aba      	ldrb	r2, [r7, #10]
 800564c:	6879      	ldr	r1, [r7, #4]
 800564e:	4613      	mov	r3, r2
 8005650:	005b      	lsls	r3, r3, #1
 8005652:	4413      	add	r3, r2
 8005654:	00db      	lsls	r3, r3, #3
 8005656:	440b      	add	r3, r1
 8005658:	333c      	adds	r3, #60	@ 0x3c
 800565a:	781b      	ldrb	r3, [r3, #0]
 800565c:	2b02      	cmp	r3, #2
 800565e:	d10a      	bne.n	8005676 <UI_Task+0xe2>
                    /* Pause */
                    ui->trk[idx].state = TRK_STATE_PAUSED;
 8005660:	7aba      	ldrb	r2, [r7, #10]
 8005662:	6879      	ldr	r1, [r7, #4]
 8005664:	4613      	mov	r3, r2
 8005666:	005b      	lsls	r3, r3, #1
 8005668:	4413      	add	r3, r2
 800566a:	00db      	lsls	r3, r3, #3
 800566c:	440b      	add	r3, r1
 800566e:	333c      	adds	r3, #60	@ 0x3c
 8005670:	2203      	movs	r2, #3
 8005672:	701a      	strb	r2, [r3, #0]
 8005674:	e06d      	b.n	8005752 <UI_Task+0x1be>
                    /* TODO: Send stop command when available */
                }
                else if (ui->trk[idx].state == TRK_STATE_NOZZLE_UP) {
 8005676:	7aba      	ldrb	r2, [r7, #10]
 8005678:	6879      	ldr	r1, [r7, #4]
 800567a:	4613      	mov	r3, r2
 800567c:	005b      	lsls	r3, r3, #1
 800567e:	4413      	add	r3, r2
 8005680:	00db      	lsls	r3, r3, #3
 8005682:	440b      	add	r3, r1
 8005684:	333c      	adds	r3, #60	@ 0x3c
 8005686:	781b      	ldrb	r3, [r3, #0]
 8005688:	2b04      	cmp	r3, #4
 800568a:	d162      	bne.n	8005752 <UI_Task+0x1be>
                    /* Close transaction */
                    ui->trk[idx].state = TRK_STATE_IDLE;
 800568c:	7aba      	ldrb	r2, [r7, #10]
 800568e:	6879      	ldr	r1, [r7, #4]
 8005690:	4613      	mov	r3, r2
 8005692:	005b      	lsls	r3, r3, #1
 8005694:	4413      	add	r3, r2
 8005696:	00db      	lsls	r3, r3, #3
 8005698:	440b      	add	r3, r1
 800569a:	333c      	adds	r3, #60	@ 0x3c
 800569c:	2200      	movs	r2, #0
 800569e:	701a      	strb	r2, [r3, #0]
                    ui->trk[idx].rt_volume_dL = 0;
 80056a0:	7aba      	ldrb	r2, [r7, #10]
 80056a2:	6879      	ldr	r1, [r7, #4]
 80056a4:	4613      	mov	r3, r2
 80056a6:	005b      	lsls	r3, r3, #1
 80056a8:	4413      	add	r3, r2
 80056aa:	00db      	lsls	r3, r3, #3
 80056ac:	440b      	add	r3, r1
 80056ae:	3348      	adds	r3, #72	@ 0x48
 80056b0:	2200      	movs	r2, #0
 80056b2:	601a      	str	r2, [r3, #0]
                    ui->trk[idx].rt_money = 0;
 80056b4:	7aba      	ldrb	r2, [r7, #10]
 80056b6:	6879      	ldr	r1, [r7, #4]
 80056b8:	4613      	mov	r3, r2
 80056ba:	005b      	lsls	r3, r3, #1
 80056bc:	4413      	add	r3, r2
 80056be:	00db      	lsls	r3, r3, #3
 80056c0:	440b      	add	r3, r1
 80056c2:	334c      	adds	r3, #76	@ 0x4c
 80056c4:	2200      	movs	r2, #0
 80056c6:	601a      	str	r2, [r3, #0]
 80056c8:	e043      	b.n	8005752 <UI_Task+0x1be>
                    /* TODO: Send end command when available */
                }
            }
            else if (key == KEY_OK) {
 80056ca:	78fb      	ldrb	r3, [r7, #3]
 80056cc:	2b4b      	cmp	r3, #75	@ 0x4b
 80056ce:	d140      	bne.n	8005752 <UI_Task+0x1be>
                /* Continue from pause */
                uint8_t idx = ui->active_pump_id - 1;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	7c9b      	ldrb	r3, [r3, #18]
 80056d4:	3b01      	subs	r3, #1
 80056d6:	72fb      	strb	r3, [r7, #11]
                if (ui->trk[idx].state == TRK_STATE_PAUSED) {
 80056d8:	7afa      	ldrb	r2, [r7, #11]
 80056da:	6879      	ldr	r1, [r7, #4]
 80056dc:	4613      	mov	r3, r2
 80056de:	005b      	lsls	r3, r3, #1
 80056e0:	4413      	add	r3, r2
 80056e2:	00db      	lsls	r3, r3, #3
 80056e4:	440b      	add	r3, r1
 80056e6:	333c      	adds	r3, #60	@ 0x3c
 80056e8:	781b      	ldrb	r3, [r3, #0]
 80056ea:	2b03      	cmp	r3, #3
 80056ec:	d131      	bne.n	8005752 <UI_Task+0x1be>
                    ui->trk[idx].state = TRK_STATE_FUELLING;
 80056ee:	7afa      	ldrb	r2, [r7, #11]
 80056f0:	6879      	ldr	r1, [r7, #4]
 80056f2:	4613      	mov	r3, r2
 80056f4:	005b      	lsls	r3, r3, #1
 80056f6:	4413      	add	r3, r2
 80056f8:	00db      	lsls	r3, r3, #3
 80056fa:	440b      	add	r3, r1
 80056fc:	333c      	adds	r3, #60	@ 0x3c
 80056fe:	2202      	movs	r2, #2
 8005700:	701a      	strb	r2, [r3, #0]
 8005702:	e026      	b.n	8005752 <UI_Task+0x1be>
                    /* TODO: Send resume command when available */
                }
            }
        }
        else if (ui->screen == UI_SCREEN_SELECT_MODE) {
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	7c5b      	ldrb	r3, [r3, #17]
 8005708:	2b06      	cmp	r3, #6
 800570a:	d105      	bne.n	8005718 <UI_Task+0x184>
            ui_handle_select_mode(ui, key);
 800570c:	78fb      	ldrb	r3, [r7, #3]
 800570e:	4619      	mov	r1, r3
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f7ff fb07 	bl	8004d24 <ui_handle_select_mode>
 8005716:	e01c      	b.n	8005752 <UI_Task+0x1be>
        }
        else if (ui->screen == UI_SCREEN_PRESET_VOLUME) {
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	7c5b      	ldrb	r3, [r3, #17]
 800571c:	2b07      	cmp	r3, #7
 800571e:	d105      	bne.n	800572c <UI_Task+0x198>
            ui_handle_preset_volume(ui, key);
 8005720:	78fb      	ldrb	r3, [r7, #3]
 8005722:	4619      	mov	r1, r3
 8005724:	6878      	ldr	r0, [r7, #4]
 8005726:	f7ff fc2b 	bl	8004f80 <ui_handle_preset_volume>
 800572a:	e012      	b.n	8005752 <UI_Task+0x1be>
        }
        else if (ui->screen == UI_SCREEN_PRESET_MONEY) {
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	7c5b      	ldrb	r3, [r3, #17]
 8005730:	2b08      	cmp	r3, #8
 8005732:	d105      	bne.n	8005740 <UI_Task+0x1ac>
            ui_handle_preset_money(ui, key);
 8005734:	78fb      	ldrb	r3, [r7, #3]
 8005736:	4619      	mov	r1, r3
 8005738:	6878      	ldr	r0, [r7, #4]
 800573a:	f7ff fd23 	bl	8005184 <ui_handle_preset_money>
 800573e:	e008      	b.n	8005752 <UI_Task+0x1be>
        }
        else if (ui->screen == UI_SCREEN_TOTALIZER) {
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	7c5b      	ldrb	r3, [r3, #17]
 8005744:	2b09      	cmp	r3, #9
 8005746:	d104      	bne.n	8005752 <UI_Task+0x1be>
            ui_handle_totalizer(ui, key);
 8005748:	78fb      	ldrb	r3, [r7, #3]
 800574a:	4619      	mov	r1, r3
 800574c:	6878      	ldr	r0, [r7, #4]
 800574e:	f7ff fdfd 	bl	800534c <ui_handle_totalizer>
        }
    }

    /* Periodic render */
    if ((now - ui->last_render_ms) >= UI_RENDER_PERIOD_MS) {
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	68fa      	ldr	r2, [r7, #12]
 8005758:	1ad3      	subs	r3, r2, r3
 800575a:	2b63      	cmp	r3, #99	@ 0x63
 800575c:	d92b      	bls.n	80057b6 <UI_Task+0x222>
        ui->last_render_ms = now;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	68fa      	ldr	r2, [r7, #12]
 8005762:	609a      	str	r2, [r3, #8]

        if (ui->screen == UI_SCREEN_HOME) {
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	7c5b      	ldrb	r3, [r3, #17]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d103      	bne.n	8005774 <UI_Task+0x1e0>
            ui_render_home(ui);
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	f7ff f971 	bl	8004a54 <ui_render_home>
 8005772:	e020      	b.n	80057b6 <UI_Task+0x222>
        }
        else if (ui->screen == UI_SCREEN_SELECT_MODE) {
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	7c5b      	ldrb	r3, [r3, #17]
 8005778:	2b06      	cmp	r3, #6
 800577a:	d103      	bne.n	8005784 <UI_Task+0x1f0>
            ui_render_select_mode(ui);
 800577c:	6878      	ldr	r0, [r7, #4]
 800577e:	f7ff fa67 	bl	8004c50 <ui_render_select_mode>
 8005782:	e018      	b.n	80057b6 <UI_Task+0x222>
        }
        else if (ui->screen == UI_SCREEN_PRESET_VOLUME) {
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	7c5b      	ldrb	r3, [r3, #17]
 8005788:	2b07      	cmp	r3, #7
 800578a:	d103      	bne.n	8005794 <UI_Task+0x200>
            ui_render_preset_volume(ui);
 800578c:	6878      	ldr	r0, [r7, #4]
 800578e:	f7ff fb9b 	bl	8004ec8 <ui_render_preset_volume>
 8005792:	e010      	b.n	80057b6 <UI_Task+0x222>
        }
        else if (ui->screen == UI_SCREEN_PRESET_MONEY) {
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	7c5b      	ldrb	r3, [r3, #17]
 8005798:	2b08      	cmp	r3, #8
 800579a:	d103      	bne.n	80057a4 <UI_Task+0x210>
            ui_render_preset_money(ui);
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	f7ff fc95 	bl	80050cc <ui_render_preset_money>
 80057a2:	e008      	b.n	80057b6 <UI_Task+0x222>
        }
        else if (ui->screen == UI_SCREEN_TOTALIZER) {
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	7c5b      	ldrb	r3, [r3, #17]
 80057a8:	2b09      	cmp	r3, #9
 80057aa:	d104      	bne.n	80057b6 <UI_Task+0x222>
            ui_render_totalizer(ui);
 80057ac:	6878      	ldr	r0, [r7, #4]
 80057ae:	f7ff fd8b 	bl	80052c8 <ui_render_totalizer>
 80057b2:	e000      	b.n	80057b6 <UI_Task+0x222>
    if (ui == NULL || ui->mgr == NULL) return;
 80057b4:	bf00      	nop
        }
    }
}
 80057b6:	3710      	adds	r7, #16
 80057b8:	46bd      	mov	sp, r7
 80057ba:	bd80      	pop	{r7, pc}
 80057bc:	08018778 	.word	0x08018778
 80057c0:	08018788 	.word	0x08018788

080057c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80057c4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8005800 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80057c8:	f7ff f8c4 	bl	8004954 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80057cc:	f7ff f822 	bl	8004814 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80057d0:	480c      	ldr	r0, [pc, #48]	@ (8005804 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80057d2:	490d      	ldr	r1, [pc, #52]	@ (8005808 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80057d4:	4a0d      	ldr	r2, [pc, #52]	@ (800580c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80057d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80057d8:	e002      	b.n	80057e0 <LoopCopyDataInit>

080057da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80057da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80057dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80057de:	3304      	adds	r3, #4

080057e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80057e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80057e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80057e4:	d3f9      	bcc.n	80057da <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80057e6:	4a0a      	ldr	r2, [pc, #40]	@ (8005810 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80057e8:	4c0a      	ldr	r4, [pc, #40]	@ (8005814 <LoopFillZerobss+0x22>)
  movs r3, #0
 80057ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80057ec:	e001      	b.n	80057f2 <LoopFillZerobss>

080057ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80057ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80057f0:	3204      	adds	r2, #4

080057f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80057f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80057f4:	d3fb      	bcc.n	80057ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80057f6:	f012 f999 	bl	8017b2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80057fa:	f7fc f97f 	bl	8001afc <main>
  bx  lr
 80057fe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005800:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8005804:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8005808:	2400018c 	.word	0x2400018c
  ldr r2, =_sidata
 800580c:	08018a5c 	.word	0x08018a5c
  ldr r2, =_sbss
 8005810:	240001a0 	.word	0x240001a0
  ldr r4, =_ebss
 8005814:	240040f8 	.word	0x240040f8

08005818 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005818:	e7fe      	b.n	8005818 <ADC3_IRQHandler>
	...

0800581c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b082      	sub	sp, #8
 8005820:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005822:	2003      	movs	r0, #3
 8005824:	f000 f98c 	bl	8005b40 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005828:	f007 fee6 	bl	800d5f8 <HAL_RCC_GetSysClockFreq>
 800582c:	4602      	mov	r2, r0
 800582e:	4b15      	ldr	r3, [pc, #84]	@ (8005884 <HAL_Init+0x68>)
 8005830:	699b      	ldr	r3, [r3, #24]
 8005832:	0a1b      	lsrs	r3, r3, #8
 8005834:	f003 030f 	and.w	r3, r3, #15
 8005838:	4913      	ldr	r1, [pc, #76]	@ (8005888 <HAL_Init+0x6c>)
 800583a:	5ccb      	ldrb	r3, [r1, r3]
 800583c:	f003 031f 	and.w	r3, r3, #31
 8005840:	fa22 f303 	lsr.w	r3, r2, r3
 8005844:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005846:	4b0f      	ldr	r3, [pc, #60]	@ (8005884 <HAL_Init+0x68>)
 8005848:	699b      	ldr	r3, [r3, #24]
 800584a:	f003 030f 	and.w	r3, r3, #15
 800584e:	4a0e      	ldr	r2, [pc, #56]	@ (8005888 <HAL_Init+0x6c>)
 8005850:	5cd3      	ldrb	r3, [r2, r3]
 8005852:	f003 031f 	and.w	r3, r3, #31
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	fa22 f303 	lsr.w	r3, r2, r3
 800585c:	4a0b      	ldr	r2, [pc, #44]	@ (800588c <HAL_Init+0x70>)
 800585e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005860:	4a0b      	ldr	r2, [pc, #44]	@ (8005890 <HAL_Init+0x74>)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005866:	200f      	movs	r0, #15
 8005868:	f000 f814 	bl	8005894 <HAL_InitTick>
 800586c:	4603      	mov	r3, r0
 800586e:	2b00      	cmp	r3, #0
 8005870:	d001      	beq.n	8005876 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	e002      	b.n	800587c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005876:	f7fe fbbd 	bl	8003ff4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800587a:	2300      	movs	r3, #0
}
 800587c:	4618      	mov	r0, r3
 800587e:	3708      	adds	r7, #8
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}
 8005884:	58024400 	.word	0x58024400
 8005888:	080189e8 	.word	0x080189e8
 800588c:	2400003c 	.word	0x2400003c
 8005890:	24000038 	.word	0x24000038

08005894 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b082      	sub	sp, #8
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800589c:	4b15      	ldr	r3, [pc, #84]	@ (80058f4 <HAL_InitTick+0x60>)
 800589e:	781b      	ldrb	r3, [r3, #0]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d101      	bne.n	80058a8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80058a4:	2301      	movs	r3, #1
 80058a6:	e021      	b.n	80058ec <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80058a8:	4b13      	ldr	r3, [pc, #76]	@ (80058f8 <HAL_InitTick+0x64>)
 80058aa:	681a      	ldr	r2, [r3, #0]
 80058ac:	4b11      	ldr	r3, [pc, #68]	@ (80058f4 <HAL_InitTick+0x60>)
 80058ae:	781b      	ldrb	r3, [r3, #0]
 80058b0:	4619      	mov	r1, r3
 80058b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80058b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80058ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80058be:	4618      	mov	r0, r3
 80058c0:	f000 f971 	bl	8005ba6 <HAL_SYSTICK_Config>
 80058c4:	4603      	mov	r3, r0
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d001      	beq.n	80058ce <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	e00e      	b.n	80058ec <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2b0f      	cmp	r3, #15
 80058d2:	d80a      	bhi.n	80058ea <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80058d4:	2200      	movs	r2, #0
 80058d6:	6879      	ldr	r1, [r7, #4]
 80058d8:	f04f 30ff 	mov.w	r0, #4294967295
 80058dc:	f000 f93b 	bl	8005b56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80058e0:	4a06      	ldr	r2, [pc, #24]	@ (80058fc <HAL_InitTick+0x68>)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80058e6:	2300      	movs	r3, #0
 80058e8:	e000      	b.n	80058ec <HAL_InitTick+0x58>
    return HAL_ERROR;
 80058ea:	2301      	movs	r3, #1
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	3708      	adds	r7, #8
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}
 80058f4:	24000044 	.word	0x24000044
 80058f8:	24000038 	.word	0x24000038
 80058fc:	24000040 	.word	0x24000040

08005900 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005900:	b480      	push	{r7}
 8005902:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005904:	4b06      	ldr	r3, [pc, #24]	@ (8005920 <HAL_IncTick+0x20>)
 8005906:	781b      	ldrb	r3, [r3, #0]
 8005908:	461a      	mov	r2, r3
 800590a:	4b06      	ldr	r3, [pc, #24]	@ (8005924 <HAL_IncTick+0x24>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4413      	add	r3, r2
 8005910:	4a04      	ldr	r2, [pc, #16]	@ (8005924 <HAL_IncTick+0x24>)
 8005912:	6013      	str	r3, [r2, #0]
}
 8005914:	bf00      	nop
 8005916:	46bd      	mov	sp, r7
 8005918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591c:	4770      	bx	lr
 800591e:	bf00      	nop
 8005920:	24000044 	.word	0x24000044
 8005924:	240023c8 	.word	0x240023c8

08005928 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005928:	b480      	push	{r7}
 800592a:	af00      	add	r7, sp, #0
  return uwTick;
 800592c:	4b03      	ldr	r3, [pc, #12]	@ (800593c <HAL_GetTick+0x14>)
 800592e:	681b      	ldr	r3, [r3, #0]
}
 8005930:	4618      	mov	r0, r3
 8005932:	46bd      	mov	sp, r7
 8005934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005938:	4770      	bx	lr
 800593a:	bf00      	nop
 800593c:	240023c8 	.word	0x240023c8

08005940 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b084      	sub	sp, #16
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005948:	f7ff ffee 	bl	8005928 <HAL_GetTick>
 800594c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005958:	d005      	beq.n	8005966 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800595a:	4b0a      	ldr	r3, [pc, #40]	@ (8005984 <HAL_Delay+0x44>)
 800595c:	781b      	ldrb	r3, [r3, #0]
 800595e:	461a      	mov	r2, r3
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	4413      	add	r3, r2
 8005964:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005966:	bf00      	nop
 8005968:	f7ff ffde 	bl	8005928 <HAL_GetTick>
 800596c:	4602      	mov	r2, r0
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	1ad3      	subs	r3, r2, r3
 8005972:	68fa      	ldr	r2, [r7, #12]
 8005974:	429a      	cmp	r2, r3
 8005976:	d8f7      	bhi.n	8005968 <HAL_Delay+0x28>
  {
  }
}
 8005978:	bf00      	nop
 800597a:	bf00      	nop
 800597c:	3710      	adds	r7, #16
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}
 8005982:	bf00      	nop
 8005984:	24000044 	.word	0x24000044

08005988 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8005988:	b480      	push	{r7}
 800598a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800598c:	4b03      	ldr	r3, [pc, #12]	@ (800599c <HAL_GetREVID+0x14>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	0c1b      	lsrs	r3, r3, #16
}
 8005992:	4618      	mov	r0, r3
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr
 800599c:	5c001000 	.word	0x5c001000

080059a0 <__NVIC_SetPriorityGrouping>:
{
 80059a0:	b480      	push	{r7}
 80059a2:	b085      	sub	sp, #20
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	f003 0307 	and.w	r3, r3, #7
 80059ae:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80059b0:	4b0b      	ldr	r3, [pc, #44]	@ (80059e0 <__NVIC_SetPriorityGrouping+0x40>)
 80059b2:	68db      	ldr	r3, [r3, #12]
 80059b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80059b6:	68ba      	ldr	r2, [r7, #8]
 80059b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80059bc:	4013      	ands	r3, r2
 80059be:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80059c8:	4b06      	ldr	r3, [pc, #24]	@ (80059e4 <__NVIC_SetPriorityGrouping+0x44>)
 80059ca:	4313      	orrs	r3, r2
 80059cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80059ce:	4a04      	ldr	r2, [pc, #16]	@ (80059e0 <__NVIC_SetPriorityGrouping+0x40>)
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	60d3      	str	r3, [r2, #12]
}
 80059d4:	bf00      	nop
 80059d6:	3714      	adds	r7, #20
 80059d8:	46bd      	mov	sp, r7
 80059da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059de:	4770      	bx	lr
 80059e0:	e000ed00 	.word	0xe000ed00
 80059e4:	05fa0000 	.word	0x05fa0000

080059e8 <__NVIC_GetPriorityGrouping>:
{
 80059e8:	b480      	push	{r7}
 80059ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80059ec:	4b04      	ldr	r3, [pc, #16]	@ (8005a00 <__NVIC_GetPriorityGrouping+0x18>)
 80059ee:	68db      	ldr	r3, [r3, #12]
 80059f0:	0a1b      	lsrs	r3, r3, #8
 80059f2:	f003 0307 	and.w	r3, r3, #7
}
 80059f6:	4618      	mov	r0, r3
 80059f8:	46bd      	mov	sp, r7
 80059fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fe:	4770      	bx	lr
 8005a00:	e000ed00 	.word	0xe000ed00

08005a04 <__NVIC_EnableIRQ>:
{
 8005a04:	b480      	push	{r7}
 8005a06:	b083      	sub	sp, #12
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005a0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	db0b      	blt.n	8005a2e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005a16:	88fb      	ldrh	r3, [r7, #6]
 8005a18:	f003 021f 	and.w	r2, r3, #31
 8005a1c:	4907      	ldr	r1, [pc, #28]	@ (8005a3c <__NVIC_EnableIRQ+0x38>)
 8005a1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005a22:	095b      	lsrs	r3, r3, #5
 8005a24:	2001      	movs	r0, #1
 8005a26:	fa00 f202 	lsl.w	r2, r0, r2
 8005a2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005a2e:	bf00      	nop
 8005a30:	370c      	adds	r7, #12
 8005a32:	46bd      	mov	sp, r7
 8005a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a38:	4770      	bx	lr
 8005a3a:	bf00      	nop
 8005a3c:	e000e100 	.word	0xe000e100

08005a40 <__NVIC_SetPriority>:
{
 8005a40:	b480      	push	{r7}
 8005a42:	b083      	sub	sp, #12
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	4603      	mov	r3, r0
 8005a48:	6039      	str	r1, [r7, #0]
 8005a4a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005a4c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	db0a      	blt.n	8005a6a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	b2da      	uxtb	r2, r3
 8005a58:	490c      	ldr	r1, [pc, #48]	@ (8005a8c <__NVIC_SetPriority+0x4c>)
 8005a5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005a5e:	0112      	lsls	r2, r2, #4
 8005a60:	b2d2      	uxtb	r2, r2
 8005a62:	440b      	add	r3, r1
 8005a64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005a68:	e00a      	b.n	8005a80 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	b2da      	uxtb	r2, r3
 8005a6e:	4908      	ldr	r1, [pc, #32]	@ (8005a90 <__NVIC_SetPriority+0x50>)
 8005a70:	88fb      	ldrh	r3, [r7, #6]
 8005a72:	f003 030f 	and.w	r3, r3, #15
 8005a76:	3b04      	subs	r3, #4
 8005a78:	0112      	lsls	r2, r2, #4
 8005a7a:	b2d2      	uxtb	r2, r2
 8005a7c:	440b      	add	r3, r1
 8005a7e:	761a      	strb	r2, [r3, #24]
}
 8005a80:	bf00      	nop
 8005a82:	370c      	adds	r7, #12
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr
 8005a8c:	e000e100 	.word	0xe000e100
 8005a90:	e000ed00 	.word	0xe000ed00

08005a94 <NVIC_EncodePriority>:
{
 8005a94:	b480      	push	{r7}
 8005a96:	b089      	sub	sp, #36	@ 0x24
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	60f8      	str	r0, [r7, #12]
 8005a9c:	60b9      	str	r1, [r7, #8]
 8005a9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f003 0307 	and.w	r3, r3, #7
 8005aa6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005aa8:	69fb      	ldr	r3, [r7, #28]
 8005aaa:	f1c3 0307 	rsb	r3, r3, #7
 8005aae:	2b04      	cmp	r3, #4
 8005ab0:	bf28      	it	cs
 8005ab2:	2304      	movcs	r3, #4
 8005ab4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005ab6:	69fb      	ldr	r3, [r7, #28]
 8005ab8:	3304      	adds	r3, #4
 8005aba:	2b06      	cmp	r3, #6
 8005abc:	d902      	bls.n	8005ac4 <NVIC_EncodePriority+0x30>
 8005abe:	69fb      	ldr	r3, [r7, #28]
 8005ac0:	3b03      	subs	r3, #3
 8005ac2:	e000      	b.n	8005ac6 <NVIC_EncodePriority+0x32>
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ac8:	f04f 32ff 	mov.w	r2, #4294967295
 8005acc:	69bb      	ldr	r3, [r7, #24]
 8005ace:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad2:	43da      	mvns	r2, r3
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	401a      	ands	r2, r3
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005adc:	f04f 31ff 	mov.w	r1, #4294967295
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	fa01 f303 	lsl.w	r3, r1, r3
 8005ae6:	43d9      	mvns	r1, r3
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005aec:	4313      	orrs	r3, r2
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3724      	adds	r7, #36	@ 0x24
 8005af2:	46bd      	mov	sp, r7
 8005af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af8:	4770      	bx	lr
	...

08005afc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b082      	sub	sp, #8
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	3b01      	subs	r3, #1
 8005b08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005b0c:	d301      	bcc.n	8005b12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005b0e:	2301      	movs	r3, #1
 8005b10:	e00f      	b.n	8005b32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005b12:	4a0a      	ldr	r2, [pc, #40]	@ (8005b3c <SysTick_Config+0x40>)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	3b01      	subs	r3, #1
 8005b18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005b1a:	210f      	movs	r1, #15
 8005b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8005b20:	f7ff ff8e 	bl	8005a40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005b24:	4b05      	ldr	r3, [pc, #20]	@ (8005b3c <SysTick_Config+0x40>)
 8005b26:	2200      	movs	r2, #0
 8005b28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005b2a:	4b04      	ldr	r3, [pc, #16]	@ (8005b3c <SysTick_Config+0x40>)
 8005b2c:	2207      	movs	r2, #7
 8005b2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005b30:	2300      	movs	r3, #0
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	3708      	adds	r7, #8
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bd80      	pop	{r7, pc}
 8005b3a:	bf00      	nop
 8005b3c:	e000e010 	.word	0xe000e010

08005b40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b082      	sub	sp, #8
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	f7ff ff29 	bl	80059a0 <__NVIC_SetPriorityGrouping>
}
 8005b4e:	bf00      	nop
 8005b50:	3708      	adds	r7, #8
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bd80      	pop	{r7, pc}

08005b56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b56:	b580      	push	{r7, lr}
 8005b58:	b086      	sub	sp, #24
 8005b5a:	af00      	add	r7, sp, #0
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	60b9      	str	r1, [r7, #8]
 8005b60:	607a      	str	r2, [r7, #4]
 8005b62:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005b64:	f7ff ff40 	bl	80059e8 <__NVIC_GetPriorityGrouping>
 8005b68:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005b6a:	687a      	ldr	r2, [r7, #4]
 8005b6c:	68b9      	ldr	r1, [r7, #8]
 8005b6e:	6978      	ldr	r0, [r7, #20]
 8005b70:	f7ff ff90 	bl	8005a94 <NVIC_EncodePriority>
 8005b74:	4602      	mov	r2, r0
 8005b76:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005b7a:	4611      	mov	r1, r2
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	f7ff ff5f 	bl	8005a40 <__NVIC_SetPriority>
}
 8005b82:	bf00      	nop
 8005b84:	3718      	adds	r7, #24
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}

08005b8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005b8a:	b580      	push	{r7, lr}
 8005b8c:	b082      	sub	sp, #8
 8005b8e:	af00      	add	r7, sp, #0
 8005b90:	4603      	mov	r3, r0
 8005b92:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005b94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005b98:	4618      	mov	r0, r3
 8005b9a:	f7ff ff33 	bl	8005a04 <__NVIC_EnableIRQ>
}
 8005b9e:	bf00      	nop
 8005ba0:	3708      	adds	r7, #8
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bd80      	pop	{r7, pc}

08005ba6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005ba6:	b580      	push	{r7, lr}
 8005ba8:	b082      	sub	sp, #8
 8005baa:	af00      	add	r7, sp, #0
 8005bac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f7ff ffa4 	bl	8005afc <SysTick_Config>
 8005bb4:	4603      	mov	r3, r0
}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	3708      	adds	r7, #8
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}
	...

08005bc0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8005bc4:	f3bf 8f5f 	dmb	sy
}
 8005bc8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8005bca:	4b07      	ldr	r3, [pc, #28]	@ (8005be8 <HAL_MPU_Disable+0x28>)
 8005bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bce:	4a06      	ldr	r2, [pc, #24]	@ (8005be8 <HAL_MPU_Disable+0x28>)
 8005bd0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005bd4:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8005bd6:	4b05      	ldr	r3, [pc, #20]	@ (8005bec <HAL_MPU_Disable+0x2c>)
 8005bd8:	2200      	movs	r2, #0
 8005bda:	605a      	str	r2, [r3, #4]
}
 8005bdc:	bf00      	nop
 8005bde:	46bd      	mov	sp, r7
 8005be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be4:	4770      	bx	lr
 8005be6:	bf00      	nop
 8005be8:	e000ed00 	.word	0xe000ed00
 8005bec:	e000ed90 	.word	0xe000ed90

08005bf0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b083      	sub	sp, #12
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8005bf8:	4a0b      	ldr	r2, [pc, #44]	@ (8005c28 <HAL_MPU_Enable+0x38>)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f043 0301 	orr.w	r3, r3, #1
 8005c00:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8005c02:	4b0a      	ldr	r3, [pc, #40]	@ (8005c2c <HAL_MPU_Enable+0x3c>)
 8005c04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c06:	4a09      	ldr	r2, [pc, #36]	@ (8005c2c <HAL_MPU_Enable+0x3c>)
 8005c08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c0c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8005c0e:	f3bf 8f4f 	dsb	sy
}
 8005c12:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005c14:	f3bf 8f6f 	isb	sy
}
 8005c18:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8005c1a:	bf00      	nop
 8005c1c:	370c      	adds	r7, #12
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c24:	4770      	bx	lr
 8005c26:	bf00      	nop
 8005c28:	e000ed90 	.word	0xe000ed90
 8005c2c:	e000ed00 	.word	0xe000ed00

08005c30 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b083      	sub	sp, #12
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	785a      	ldrb	r2, [r3, #1]
 8005c3c:	4b1b      	ldr	r3, [pc, #108]	@ (8005cac <HAL_MPU_ConfigRegion+0x7c>)
 8005c3e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8005c40:	4b1a      	ldr	r3, [pc, #104]	@ (8005cac <HAL_MPU_ConfigRegion+0x7c>)
 8005c42:	691b      	ldr	r3, [r3, #16]
 8005c44:	4a19      	ldr	r2, [pc, #100]	@ (8005cac <HAL_MPU_ConfigRegion+0x7c>)
 8005c46:	f023 0301 	bic.w	r3, r3, #1
 8005c4a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8005c4c:	4a17      	ldr	r2, [pc, #92]	@ (8005cac <HAL_MPU_ConfigRegion+0x7c>)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	7b1b      	ldrb	r3, [r3, #12]
 8005c58:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	7adb      	ldrb	r3, [r3, #11]
 8005c5e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005c60:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	7a9b      	ldrb	r3, [r3, #10]
 8005c66:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005c68:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	7b5b      	ldrb	r3, [r3, #13]
 8005c6e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005c70:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	7b9b      	ldrb	r3, [r3, #14]
 8005c76:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005c78:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	7bdb      	ldrb	r3, [r3, #15]
 8005c7e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005c80:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	7a5b      	ldrb	r3, [r3, #9]
 8005c86:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005c88:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	7a1b      	ldrb	r3, [r3, #8]
 8005c8e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005c90:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8005c92:	687a      	ldr	r2, [r7, #4]
 8005c94:	7812      	ldrb	r2, [r2, #0]
 8005c96:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005c98:	4a04      	ldr	r2, [pc, #16]	@ (8005cac <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005c9a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005c9c:	6113      	str	r3, [r2, #16]
}
 8005c9e:	bf00      	nop
 8005ca0:	370c      	adds	r7, #12
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca8:	4770      	bx	lr
 8005caa:	bf00      	nop
 8005cac:	e000ed90 	.word	0xe000ed90

08005cb0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b086      	sub	sp, #24
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8005cb8:	f7ff fe36 	bl	8005928 <HAL_GetTick>
 8005cbc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d101      	bne.n	8005cc8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	e316      	b.n	80062f6 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a66      	ldr	r2, [pc, #408]	@ (8005e68 <HAL_DMA_Init+0x1b8>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d04a      	beq.n	8005d68 <HAL_DMA_Init+0xb8>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a65      	ldr	r2, [pc, #404]	@ (8005e6c <HAL_DMA_Init+0x1bc>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d045      	beq.n	8005d68 <HAL_DMA_Init+0xb8>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a63      	ldr	r2, [pc, #396]	@ (8005e70 <HAL_DMA_Init+0x1c0>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d040      	beq.n	8005d68 <HAL_DMA_Init+0xb8>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a62      	ldr	r2, [pc, #392]	@ (8005e74 <HAL_DMA_Init+0x1c4>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d03b      	beq.n	8005d68 <HAL_DMA_Init+0xb8>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a60      	ldr	r2, [pc, #384]	@ (8005e78 <HAL_DMA_Init+0x1c8>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d036      	beq.n	8005d68 <HAL_DMA_Init+0xb8>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a5f      	ldr	r2, [pc, #380]	@ (8005e7c <HAL_DMA_Init+0x1cc>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d031      	beq.n	8005d68 <HAL_DMA_Init+0xb8>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a5d      	ldr	r2, [pc, #372]	@ (8005e80 <HAL_DMA_Init+0x1d0>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d02c      	beq.n	8005d68 <HAL_DMA_Init+0xb8>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a5c      	ldr	r2, [pc, #368]	@ (8005e84 <HAL_DMA_Init+0x1d4>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d027      	beq.n	8005d68 <HAL_DMA_Init+0xb8>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a5a      	ldr	r2, [pc, #360]	@ (8005e88 <HAL_DMA_Init+0x1d8>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d022      	beq.n	8005d68 <HAL_DMA_Init+0xb8>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a59      	ldr	r2, [pc, #356]	@ (8005e8c <HAL_DMA_Init+0x1dc>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d01d      	beq.n	8005d68 <HAL_DMA_Init+0xb8>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a57      	ldr	r2, [pc, #348]	@ (8005e90 <HAL_DMA_Init+0x1e0>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d018      	beq.n	8005d68 <HAL_DMA_Init+0xb8>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a56      	ldr	r2, [pc, #344]	@ (8005e94 <HAL_DMA_Init+0x1e4>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d013      	beq.n	8005d68 <HAL_DMA_Init+0xb8>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a54      	ldr	r2, [pc, #336]	@ (8005e98 <HAL_DMA_Init+0x1e8>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d00e      	beq.n	8005d68 <HAL_DMA_Init+0xb8>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a53      	ldr	r2, [pc, #332]	@ (8005e9c <HAL_DMA_Init+0x1ec>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d009      	beq.n	8005d68 <HAL_DMA_Init+0xb8>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a51      	ldr	r2, [pc, #324]	@ (8005ea0 <HAL_DMA_Init+0x1f0>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d004      	beq.n	8005d68 <HAL_DMA_Init+0xb8>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4a50      	ldr	r2, [pc, #320]	@ (8005ea4 <HAL_DMA_Init+0x1f4>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d101      	bne.n	8005d6c <HAL_DMA_Init+0xbc>
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e000      	b.n	8005d6e <HAL_DMA_Init+0xbe>
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	f000 813b 	beq.w	8005fea <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2202      	movs	r2, #2
 8005d78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a37      	ldr	r2, [pc, #220]	@ (8005e68 <HAL_DMA_Init+0x1b8>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d04a      	beq.n	8005e24 <HAL_DMA_Init+0x174>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a36      	ldr	r2, [pc, #216]	@ (8005e6c <HAL_DMA_Init+0x1bc>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d045      	beq.n	8005e24 <HAL_DMA_Init+0x174>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a34      	ldr	r2, [pc, #208]	@ (8005e70 <HAL_DMA_Init+0x1c0>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d040      	beq.n	8005e24 <HAL_DMA_Init+0x174>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a33      	ldr	r2, [pc, #204]	@ (8005e74 <HAL_DMA_Init+0x1c4>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d03b      	beq.n	8005e24 <HAL_DMA_Init+0x174>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a31      	ldr	r2, [pc, #196]	@ (8005e78 <HAL_DMA_Init+0x1c8>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d036      	beq.n	8005e24 <HAL_DMA_Init+0x174>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a30      	ldr	r2, [pc, #192]	@ (8005e7c <HAL_DMA_Init+0x1cc>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d031      	beq.n	8005e24 <HAL_DMA_Init+0x174>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a2e      	ldr	r2, [pc, #184]	@ (8005e80 <HAL_DMA_Init+0x1d0>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d02c      	beq.n	8005e24 <HAL_DMA_Init+0x174>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a2d      	ldr	r2, [pc, #180]	@ (8005e84 <HAL_DMA_Init+0x1d4>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d027      	beq.n	8005e24 <HAL_DMA_Init+0x174>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a2b      	ldr	r2, [pc, #172]	@ (8005e88 <HAL_DMA_Init+0x1d8>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d022      	beq.n	8005e24 <HAL_DMA_Init+0x174>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a2a      	ldr	r2, [pc, #168]	@ (8005e8c <HAL_DMA_Init+0x1dc>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d01d      	beq.n	8005e24 <HAL_DMA_Init+0x174>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a28      	ldr	r2, [pc, #160]	@ (8005e90 <HAL_DMA_Init+0x1e0>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d018      	beq.n	8005e24 <HAL_DMA_Init+0x174>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a27      	ldr	r2, [pc, #156]	@ (8005e94 <HAL_DMA_Init+0x1e4>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d013      	beq.n	8005e24 <HAL_DMA_Init+0x174>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a25      	ldr	r2, [pc, #148]	@ (8005e98 <HAL_DMA_Init+0x1e8>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d00e      	beq.n	8005e24 <HAL_DMA_Init+0x174>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4a24      	ldr	r2, [pc, #144]	@ (8005e9c <HAL_DMA_Init+0x1ec>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d009      	beq.n	8005e24 <HAL_DMA_Init+0x174>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a22      	ldr	r2, [pc, #136]	@ (8005ea0 <HAL_DMA_Init+0x1f0>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d004      	beq.n	8005e24 <HAL_DMA_Init+0x174>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a21      	ldr	r2, [pc, #132]	@ (8005ea4 <HAL_DMA_Init+0x1f4>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d108      	bne.n	8005e36 <HAL_DMA_Init+0x186>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f022 0201 	bic.w	r2, r2, #1
 8005e32:	601a      	str	r2, [r3, #0]
 8005e34:	e007      	b.n	8005e46 <HAL_DMA_Init+0x196>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	681a      	ldr	r2, [r3, #0]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f022 0201 	bic.w	r2, r2, #1
 8005e44:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005e46:	e02f      	b.n	8005ea8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005e48:	f7ff fd6e 	bl	8005928 <HAL_GetTick>
 8005e4c:	4602      	mov	r2, r0
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	1ad3      	subs	r3, r2, r3
 8005e52:	2b05      	cmp	r3, #5
 8005e54:	d928      	bls.n	8005ea8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2220      	movs	r2, #32
 8005e5a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2203      	movs	r2, #3
 8005e60:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8005e64:	2301      	movs	r3, #1
 8005e66:	e246      	b.n	80062f6 <HAL_DMA_Init+0x646>
 8005e68:	40020010 	.word	0x40020010
 8005e6c:	40020028 	.word	0x40020028
 8005e70:	40020040 	.word	0x40020040
 8005e74:	40020058 	.word	0x40020058
 8005e78:	40020070 	.word	0x40020070
 8005e7c:	40020088 	.word	0x40020088
 8005e80:	400200a0 	.word	0x400200a0
 8005e84:	400200b8 	.word	0x400200b8
 8005e88:	40020410 	.word	0x40020410
 8005e8c:	40020428 	.word	0x40020428
 8005e90:	40020440 	.word	0x40020440
 8005e94:	40020458 	.word	0x40020458
 8005e98:	40020470 	.word	0x40020470
 8005e9c:	40020488 	.word	0x40020488
 8005ea0:	400204a0 	.word	0x400204a0
 8005ea4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f003 0301 	and.w	r3, r3, #1
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d1c8      	bne.n	8005e48 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005ebe:	697a      	ldr	r2, [r7, #20]
 8005ec0:	4b83      	ldr	r3, [pc, #524]	@ (80060d0 <HAL_DMA_Init+0x420>)
 8005ec2:	4013      	ands	r3, r2
 8005ec4:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8005ece:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	691b      	ldr	r3, [r3, #16]
 8005ed4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005eda:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	699b      	ldr	r3, [r3, #24]
 8005ee0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005ee6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6a1b      	ldr	r3, [r3, #32]
 8005eec:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8005eee:	697a      	ldr	r2, [r7, #20]
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ef8:	2b04      	cmp	r3, #4
 8005efa:	d107      	bne.n	8005f0c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f04:	4313      	orrs	r3, r2
 8005f06:	697a      	ldr	r2, [r7, #20]
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005f0c:	4b71      	ldr	r3, [pc, #452]	@ (80060d4 <HAL_DMA_Init+0x424>)
 8005f0e:	681a      	ldr	r2, [r3, #0]
 8005f10:	4b71      	ldr	r3, [pc, #452]	@ (80060d8 <HAL_DMA_Init+0x428>)
 8005f12:	4013      	ands	r3, r2
 8005f14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f18:	d328      	bcc.n	8005f6c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	2b28      	cmp	r3, #40	@ 0x28
 8005f20:	d903      	bls.n	8005f2a <HAL_DMA_Init+0x27a>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	2b2e      	cmp	r3, #46	@ 0x2e
 8005f28:	d917      	bls.n	8005f5a <HAL_DMA_Init+0x2aa>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	2b3e      	cmp	r3, #62	@ 0x3e
 8005f30:	d903      	bls.n	8005f3a <HAL_DMA_Init+0x28a>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	2b42      	cmp	r3, #66	@ 0x42
 8005f38:	d90f      	bls.n	8005f5a <HAL_DMA_Init+0x2aa>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	2b46      	cmp	r3, #70	@ 0x46
 8005f40:	d903      	bls.n	8005f4a <HAL_DMA_Init+0x29a>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	2b48      	cmp	r3, #72	@ 0x48
 8005f48:	d907      	bls.n	8005f5a <HAL_DMA_Init+0x2aa>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	2b4e      	cmp	r3, #78	@ 0x4e
 8005f50:	d905      	bls.n	8005f5e <HAL_DMA_Init+0x2ae>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	2b52      	cmp	r3, #82	@ 0x52
 8005f58:	d801      	bhi.n	8005f5e <HAL_DMA_Init+0x2ae>
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e000      	b.n	8005f60 <HAL_DMA_Init+0x2b0>
 8005f5e:	2300      	movs	r3, #0
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d003      	beq.n	8005f6c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8005f64:	697b      	ldr	r3, [r7, #20]
 8005f66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f6a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	697a      	ldr	r2, [r7, #20]
 8005f72:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	695b      	ldr	r3, [r3, #20]
 8005f7a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	f023 0307 	bic.w	r3, r3, #7
 8005f82:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f88:	697a      	ldr	r2, [r7, #20]
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f92:	2b04      	cmp	r3, #4
 8005f94:	d117      	bne.n	8005fc6 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f9a:	697a      	ldr	r2, [r7, #20]
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d00e      	beq.n	8005fc6 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005fa8:	6878      	ldr	r0, [r7, #4]
 8005faa:	f002 fb4d 	bl	8008648 <DMA_CheckFifoParam>
 8005fae:	4603      	mov	r3, r0
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d008      	beq.n	8005fc6 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2240      	movs	r2, #64	@ 0x40
 8005fb8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2201      	movs	r2, #1
 8005fbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	e197      	b.n	80062f6 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	697a      	ldr	r2, [r7, #20]
 8005fcc:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f002 fa88 	bl	80084e4 <DMA_CalcBaseAndBitshift>
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fdc:	f003 031f 	and.w	r3, r3, #31
 8005fe0:	223f      	movs	r2, #63	@ 0x3f
 8005fe2:	409a      	lsls	r2, r3
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	609a      	str	r2, [r3, #8]
 8005fe8:	e0cd      	b.n	8006186 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a3b      	ldr	r2, [pc, #236]	@ (80060dc <HAL_DMA_Init+0x42c>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d022      	beq.n	800603a <HAL_DMA_Init+0x38a>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a39      	ldr	r2, [pc, #228]	@ (80060e0 <HAL_DMA_Init+0x430>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d01d      	beq.n	800603a <HAL_DMA_Init+0x38a>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a38      	ldr	r2, [pc, #224]	@ (80060e4 <HAL_DMA_Init+0x434>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d018      	beq.n	800603a <HAL_DMA_Init+0x38a>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4a36      	ldr	r2, [pc, #216]	@ (80060e8 <HAL_DMA_Init+0x438>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d013      	beq.n	800603a <HAL_DMA_Init+0x38a>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4a35      	ldr	r2, [pc, #212]	@ (80060ec <HAL_DMA_Init+0x43c>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d00e      	beq.n	800603a <HAL_DMA_Init+0x38a>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a33      	ldr	r2, [pc, #204]	@ (80060f0 <HAL_DMA_Init+0x440>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d009      	beq.n	800603a <HAL_DMA_Init+0x38a>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4a32      	ldr	r2, [pc, #200]	@ (80060f4 <HAL_DMA_Init+0x444>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d004      	beq.n	800603a <HAL_DMA_Init+0x38a>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a30      	ldr	r2, [pc, #192]	@ (80060f8 <HAL_DMA_Init+0x448>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d101      	bne.n	800603e <HAL_DMA_Init+0x38e>
 800603a:	2301      	movs	r3, #1
 800603c:	e000      	b.n	8006040 <HAL_DMA_Init+0x390>
 800603e:	2300      	movs	r3, #0
 8006040:	2b00      	cmp	r3, #0
 8006042:	f000 8097 	beq.w	8006174 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a24      	ldr	r2, [pc, #144]	@ (80060dc <HAL_DMA_Init+0x42c>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d021      	beq.n	8006094 <HAL_DMA_Init+0x3e4>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a22      	ldr	r2, [pc, #136]	@ (80060e0 <HAL_DMA_Init+0x430>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d01c      	beq.n	8006094 <HAL_DMA_Init+0x3e4>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a21      	ldr	r2, [pc, #132]	@ (80060e4 <HAL_DMA_Init+0x434>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d017      	beq.n	8006094 <HAL_DMA_Init+0x3e4>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a1f      	ldr	r2, [pc, #124]	@ (80060e8 <HAL_DMA_Init+0x438>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d012      	beq.n	8006094 <HAL_DMA_Init+0x3e4>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4a1e      	ldr	r2, [pc, #120]	@ (80060ec <HAL_DMA_Init+0x43c>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d00d      	beq.n	8006094 <HAL_DMA_Init+0x3e4>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a1c      	ldr	r2, [pc, #112]	@ (80060f0 <HAL_DMA_Init+0x440>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d008      	beq.n	8006094 <HAL_DMA_Init+0x3e4>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a1b      	ldr	r2, [pc, #108]	@ (80060f4 <HAL_DMA_Init+0x444>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d003      	beq.n	8006094 <HAL_DMA_Init+0x3e4>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a19      	ldr	r2, [pc, #100]	@ (80060f8 <HAL_DMA_Init+0x448>)
 8006092:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2202      	movs	r2, #2
 8006098:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2200      	movs	r2, #0
 80060a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80060ac:	697a      	ldr	r2, [r7, #20]
 80060ae:	4b13      	ldr	r3, [pc, #76]	@ (80060fc <HAL_DMA_Init+0x44c>)
 80060b0:	4013      	ands	r3, r2
 80060b2:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	2b40      	cmp	r3, #64	@ 0x40
 80060ba:	d021      	beq.n	8006100 <HAL_DMA_Init+0x450>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	2b80      	cmp	r3, #128	@ 0x80
 80060c2:	d102      	bne.n	80060ca <HAL_DMA_Init+0x41a>
 80060c4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80060c8:	e01b      	b.n	8006102 <HAL_DMA_Init+0x452>
 80060ca:	2300      	movs	r3, #0
 80060cc:	e019      	b.n	8006102 <HAL_DMA_Init+0x452>
 80060ce:	bf00      	nop
 80060d0:	fe10803f 	.word	0xfe10803f
 80060d4:	5c001000 	.word	0x5c001000
 80060d8:	ffff0000 	.word	0xffff0000
 80060dc:	58025408 	.word	0x58025408
 80060e0:	5802541c 	.word	0x5802541c
 80060e4:	58025430 	.word	0x58025430
 80060e8:	58025444 	.word	0x58025444
 80060ec:	58025458 	.word	0x58025458
 80060f0:	5802546c 	.word	0x5802546c
 80060f4:	58025480 	.word	0x58025480
 80060f8:	58025494 	.word	0x58025494
 80060fc:	fffe000f 	.word	0xfffe000f
 8006100:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006102:	687a      	ldr	r2, [r7, #4]
 8006104:	68d2      	ldr	r2, [r2, #12]
 8006106:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006108:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	691b      	ldr	r3, [r3, #16]
 800610e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006110:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	695b      	ldr	r3, [r3, #20]
 8006116:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8006118:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	699b      	ldr	r3, [r3, #24]
 800611e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006120:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	69db      	ldr	r3, [r3, #28]
 8006126:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8006128:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6a1b      	ldr	r3, [r3, #32]
 800612e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006130:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006132:	697a      	ldr	r2, [r7, #20]
 8006134:	4313      	orrs	r3, r2
 8006136:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	697a      	ldr	r2, [r7, #20]
 800613e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	461a      	mov	r2, r3
 8006146:	4b6e      	ldr	r3, [pc, #440]	@ (8006300 <HAL_DMA_Init+0x650>)
 8006148:	4413      	add	r3, r2
 800614a:	4a6e      	ldr	r2, [pc, #440]	@ (8006304 <HAL_DMA_Init+0x654>)
 800614c:	fba2 2303 	umull	r2, r3, r2, r3
 8006150:	091b      	lsrs	r3, r3, #4
 8006152:	009a      	lsls	r2, r3, #2
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006158:	6878      	ldr	r0, [r7, #4]
 800615a:	f002 f9c3 	bl	80084e4 <DMA_CalcBaseAndBitshift>
 800615e:	4603      	mov	r3, r0
 8006160:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006166:	f003 031f 	and.w	r3, r3, #31
 800616a:	2201      	movs	r2, #1
 800616c:	409a      	lsls	r2, r3
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	605a      	str	r2, [r3, #4]
 8006172:	e008      	b.n	8006186 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2240      	movs	r2, #64	@ 0x40
 8006178:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2203      	movs	r2, #3
 800617e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8006182:	2301      	movs	r3, #1
 8006184:	e0b7      	b.n	80062f6 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4a5f      	ldr	r2, [pc, #380]	@ (8006308 <HAL_DMA_Init+0x658>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d072      	beq.n	8006276 <HAL_DMA_Init+0x5c6>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4a5d      	ldr	r2, [pc, #372]	@ (800630c <HAL_DMA_Init+0x65c>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d06d      	beq.n	8006276 <HAL_DMA_Init+0x5c6>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4a5c      	ldr	r2, [pc, #368]	@ (8006310 <HAL_DMA_Init+0x660>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d068      	beq.n	8006276 <HAL_DMA_Init+0x5c6>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4a5a      	ldr	r2, [pc, #360]	@ (8006314 <HAL_DMA_Init+0x664>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d063      	beq.n	8006276 <HAL_DMA_Init+0x5c6>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4a59      	ldr	r2, [pc, #356]	@ (8006318 <HAL_DMA_Init+0x668>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d05e      	beq.n	8006276 <HAL_DMA_Init+0x5c6>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4a57      	ldr	r2, [pc, #348]	@ (800631c <HAL_DMA_Init+0x66c>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d059      	beq.n	8006276 <HAL_DMA_Init+0x5c6>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4a56      	ldr	r2, [pc, #344]	@ (8006320 <HAL_DMA_Init+0x670>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d054      	beq.n	8006276 <HAL_DMA_Init+0x5c6>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a54      	ldr	r2, [pc, #336]	@ (8006324 <HAL_DMA_Init+0x674>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d04f      	beq.n	8006276 <HAL_DMA_Init+0x5c6>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a53      	ldr	r2, [pc, #332]	@ (8006328 <HAL_DMA_Init+0x678>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d04a      	beq.n	8006276 <HAL_DMA_Init+0x5c6>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4a51      	ldr	r2, [pc, #324]	@ (800632c <HAL_DMA_Init+0x67c>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d045      	beq.n	8006276 <HAL_DMA_Init+0x5c6>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4a50      	ldr	r2, [pc, #320]	@ (8006330 <HAL_DMA_Init+0x680>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d040      	beq.n	8006276 <HAL_DMA_Init+0x5c6>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4a4e      	ldr	r2, [pc, #312]	@ (8006334 <HAL_DMA_Init+0x684>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d03b      	beq.n	8006276 <HAL_DMA_Init+0x5c6>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4a4d      	ldr	r2, [pc, #308]	@ (8006338 <HAL_DMA_Init+0x688>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d036      	beq.n	8006276 <HAL_DMA_Init+0x5c6>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a4b      	ldr	r2, [pc, #300]	@ (800633c <HAL_DMA_Init+0x68c>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d031      	beq.n	8006276 <HAL_DMA_Init+0x5c6>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a4a      	ldr	r2, [pc, #296]	@ (8006340 <HAL_DMA_Init+0x690>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d02c      	beq.n	8006276 <HAL_DMA_Init+0x5c6>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4a48      	ldr	r2, [pc, #288]	@ (8006344 <HAL_DMA_Init+0x694>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d027      	beq.n	8006276 <HAL_DMA_Init+0x5c6>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4a47      	ldr	r2, [pc, #284]	@ (8006348 <HAL_DMA_Init+0x698>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d022      	beq.n	8006276 <HAL_DMA_Init+0x5c6>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a45      	ldr	r2, [pc, #276]	@ (800634c <HAL_DMA_Init+0x69c>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d01d      	beq.n	8006276 <HAL_DMA_Init+0x5c6>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	4a44      	ldr	r2, [pc, #272]	@ (8006350 <HAL_DMA_Init+0x6a0>)
 8006240:	4293      	cmp	r3, r2
 8006242:	d018      	beq.n	8006276 <HAL_DMA_Init+0x5c6>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a42      	ldr	r2, [pc, #264]	@ (8006354 <HAL_DMA_Init+0x6a4>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d013      	beq.n	8006276 <HAL_DMA_Init+0x5c6>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4a41      	ldr	r2, [pc, #260]	@ (8006358 <HAL_DMA_Init+0x6a8>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d00e      	beq.n	8006276 <HAL_DMA_Init+0x5c6>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4a3f      	ldr	r2, [pc, #252]	@ (800635c <HAL_DMA_Init+0x6ac>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d009      	beq.n	8006276 <HAL_DMA_Init+0x5c6>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a3e      	ldr	r2, [pc, #248]	@ (8006360 <HAL_DMA_Init+0x6b0>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d004      	beq.n	8006276 <HAL_DMA_Init+0x5c6>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4a3c      	ldr	r2, [pc, #240]	@ (8006364 <HAL_DMA_Init+0x6b4>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d101      	bne.n	800627a <HAL_DMA_Init+0x5ca>
 8006276:	2301      	movs	r3, #1
 8006278:	e000      	b.n	800627c <HAL_DMA_Init+0x5cc>
 800627a:	2300      	movs	r3, #0
 800627c:	2b00      	cmp	r3, #0
 800627e:	d032      	beq.n	80062e6 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006280:	6878      	ldr	r0, [r7, #4]
 8006282:	f002 fa5d 	bl	8008740 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	2b80      	cmp	r3, #128	@ 0x80
 800628c:	d102      	bne.n	8006294 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	685a      	ldr	r2, [r3, #4]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800629c:	b2d2      	uxtb	r2, r2
 800629e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80062a4:	687a      	ldr	r2, [r7, #4]
 80062a6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80062a8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d010      	beq.n	80062d4 <HAL_DMA_Init+0x624>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	685b      	ldr	r3, [r3, #4]
 80062b6:	2b08      	cmp	r3, #8
 80062b8:	d80c      	bhi.n	80062d4 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	f002 fada 	bl	8008874 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80062c4:	2200      	movs	r2, #0
 80062c6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062cc:	687a      	ldr	r2, [r7, #4]
 80062ce:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80062d0:	605a      	str	r2, [r3, #4]
 80062d2:	e008      	b.n	80062e6 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2200      	movs	r2, #0
 80062d8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2200      	movs	r2, #0
 80062de:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2200      	movs	r2, #0
 80062e4:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2200      	movs	r2, #0
 80062ea:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2201      	movs	r2, #1
 80062f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80062f4:	2300      	movs	r3, #0
}
 80062f6:	4618      	mov	r0, r3
 80062f8:	3718      	adds	r7, #24
 80062fa:	46bd      	mov	sp, r7
 80062fc:	bd80      	pop	{r7, pc}
 80062fe:	bf00      	nop
 8006300:	a7fdabf8 	.word	0xa7fdabf8
 8006304:	cccccccd 	.word	0xcccccccd
 8006308:	40020010 	.word	0x40020010
 800630c:	40020028 	.word	0x40020028
 8006310:	40020040 	.word	0x40020040
 8006314:	40020058 	.word	0x40020058
 8006318:	40020070 	.word	0x40020070
 800631c:	40020088 	.word	0x40020088
 8006320:	400200a0 	.word	0x400200a0
 8006324:	400200b8 	.word	0x400200b8
 8006328:	40020410 	.word	0x40020410
 800632c:	40020428 	.word	0x40020428
 8006330:	40020440 	.word	0x40020440
 8006334:	40020458 	.word	0x40020458
 8006338:	40020470 	.word	0x40020470
 800633c:	40020488 	.word	0x40020488
 8006340:	400204a0 	.word	0x400204a0
 8006344:	400204b8 	.word	0x400204b8
 8006348:	58025408 	.word	0x58025408
 800634c:	5802541c 	.word	0x5802541c
 8006350:	58025430 	.word	0x58025430
 8006354:	58025444 	.word	0x58025444
 8006358:	58025458 	.word	0x58025458
 800635c:	5802546c 	.word	0x5802546c
 8006360:	58025480 	.word	0x58025480
 8006364:	58025494 	.word	0x58025494

08006368 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b086      	sub	sp, #24
 800636c:	af00      	add	r7, sp, #0
 800636e:	60f8      	str	r0, [r7, #12]
 8006370:	60b9      	str	r1, [r7, #8]
 8006372:	607a      	str	r2, [r7, #4]
 8006374:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006376:	2300      	movs	r3, #0
 8006378:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d101      	bne.n	8006384 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8006380:	2301      	movs	r3, #1
 8006382:	e226      	b.n	80067d2 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800638a:	2b01      	cmp	r3, #1
 800638c:	d101      	bne.n	8006392 <HAL_DMA_Start_IT+0x2a>
 800638e:	2302      	movs	r3, #2
 8006390:	e21f      	b.n	80067d2 <HAL_DMA_Start_IT+0x46a>
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2201      	movs	r2, #1
 8006396:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	f040 820a 	bne.w	80067bc <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	2202      	movs	r2, #2
 80063ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	2200      	movs	r2, #0
 80063b4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4a68      	ldr	r2, [pc, #416]	@ (800655c <HAL_DMA_Start_IT+0x1f4>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d04a      	beq.n	8006456 <HAL_DMA_Start_IT+0xee>
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4a66      	ldr	r2, [pc, #408]	@ (8006560 <HAL_DMA_Start_IT+0x1f8>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d045      	beq.n	8006456 <HAL_DMA_Start_IT+0xee>
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a65      	ldr	r2, [pc, #404]	@ (8006564 <HAL_DMA_Start_IT+0x1fc>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d040      	beq.n	8006456 <HAL_DMA_Start_IT+0xee>
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a63      	ldr	r2, [pc, #396]	@ (8006568 <HAL_DMA_Start_IT+0x200>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d03b      	beq.n	8006456 <HAL_DMA_Start_IT+0xee>
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a62      	ldr	r2, [pc, #392]	@ (800656c <HAL_DMA_Start_IT+0x204>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d036      	beq.n	8006456 <HAL_DMA_Start_IT+0xee>
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a60      	ldr	r2, [pc, #384]	@ (8006570 <HAL_DMA_Start_IT+0x208>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d031      	beq.n	8006456 <HAL_DMA_Start_IT+0xee>
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a5f      	ldr	r2, [pc, #380]	@ (8006574 <HAL_DMA_Start_IT+0x20c>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d02c      	beq.n	8006456 <HAL_DMA_Start_IT+0xee>
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a5d      	ldr	r2, [pc, #372]	@ (8006578 <HAL_DMA_Start_IT+0x210>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d027      	beq.n	8006456 <HAL_DMA_Start_IT+0xee>
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a5c      	ldr	r2, [pc, #368]	@ (800657c <HAL_DMA_Start_IT+0x214>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d022      	beq.n	8006456 <HAL_DMA_Start_IT+0xee>
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a5a      	ldr	r2, [pc, #360]	@ (8006580 <HAL_DMA_Start_IT+0x218>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d01d      	beq.n	8006456 <HAL_DMA_Start_IT+0xee>
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4a59      	ldr	r2, [pc, #356]	@ (8006584 <HAL_DMA_Start_IT+0x21c>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d018      	beq.n	8006456 <HAL_DMA_Start_IT+0xee>
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4a57      	ldr	r2, [pc, #348]	@ (8006588 <HAL_DMA_Start_IT+0x220>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d013      	beq.n	8006456 <HAL_DMA_Start_IT+0xee>
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4a56      	ldr	r2, [pc, #344]	@ (800658c <HAL_DMA_Start_IT+0x224>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d00e      	beq.n	8006456 <HAL_DMA_Start_IT+0xee>
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4a54      	ldr	r2, [pc, #336]	@ (8006590 <HAL_DMA_Start_IT+0x228>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d009      	beq.n	8006456 <HAL_DMA_Start_IT+0xee>
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a53      	ldr	r2, [pc, #332]	@ (8006594 <HAL_DMA_Start_IT+0x22c>)
 8006448:	4293      	cmp	r3, r2
 800644a:	d004      	beq.n	8006456 <HAL_DMA_Start_IT+0xee>
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4a51      	ldr	r2, [pc, #324]	@ (8006598 <HAL_DMA_Start_IT+0x230>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d108      	bne.n	8006468 <HAL_DMA_Start_IT+0x100>
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f022 0201 	bic.w	r2, r2, #1
 8006464:	601a      	str	r2, [r3, #0]
 8006466:	e007      	b.n	8006478 <HAL_DMA_Start_IT+0x110>
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	681a      	ldr	r2, [r3, #0]
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f022 0201 	bic.w	r2, r2, #1
 8006476:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	687a      	ldr	r2, [r7, #4]
 800647c:	68b9      	ldr	r1, [r7, #8]
 800647e:	68f8      	ldr	r0, [r7, #12]
 8006480:	f001 fe84 	bl	800818c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4a34      	ldr	r2, [pc, #208]	@ (800655c <HAL_DMA_Start_IT+0x1f4>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d04a      	beq.n	8006524 <HAL_DMA_Start_IT+0x1bc>
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4a33      	ldr	r2, [pc, #204]	@ (8006560 <HAL_DMA_Start_IT+0x1f8>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d045      	beq.n	8006524 <HAL_DMA_Start_IT+0x1bc>
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a31      	ldr	r2, [pc, #196]	@ (8006564 <HAL_DMA_Start_IT+0x1fc>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d040      	beq.n	8006524 <HAL_DMA_Start_IT+0x1bc>
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4a30      	ldr	r2, [pc, #192]	@ (8006568 <HAL_DMA_Start_IT+0x200>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d03b      	beq.n	8006524 <HAL_DMA_Start_IT+0x1bc>
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a2e      	ldr	r2, [pc, #184]	@ (800656c <HAL_DMA_Start_IT+0x204>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d036      	beq.n	8006524 <HAL_DMA_Start_IT+0x1bc>
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a2d      	ldr	r2, [pc, #180]	@ (8006570 <HAL_DMA_Start_IT+0x208>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d031      	beq.n	8006524 <HAL_DMA_Start_IT+0x1bc>
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a2b      	ldr	r2, [pc, #172]	@ (8006574 <HAL_DMA_Start_IT+0x20c>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d02c      	beq.n	8006524 <HAL_DMA_Start_IT+0x1bc>
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a2a      	ldr	r2, [pc, #168]	@ (8006578 <HAL_DMA_Start_IT+0x210>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d027      	beq.n	8006524 <HAL_DMA_Start_IT+0x1bc>
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a28      	ldr	r2, [pc, #160]	@ (800657c <HAL_DMA_Start_IT+0x214>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d022      	beq.n	8006524 <HAL_DMA_Start_IT+0x1bc>
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a27      	ldr	r2, [pc, #156]	@ (8006580 <HAL_DMA_Start_IT+0x218>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d01d      	beq.n	8006524 <HAL_DMA_Start_IT+0x1bc>
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4a25      	ldr	r2, [pc, #148]	@ (8006584 <HAL_DMA_Start_IT+0x21c>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d018      	beq.n	8006524 <HAL_DMA_Start_IT+0x1bc>
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a24      	ldr	r2, [pc, #144]	@ (8006588 <HAL_DMA_Start_IT+0x220>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d013      	beq.n	8006524 <HAL_DMA_Start_IT+0x1bc>
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a22      	ldr	r2, [pc, #136]	@ (800658c <HAL_DMA_Start_IT+0x224>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d00e      	beq.n	8006524 <HAL_DMA_Start_IT+0x1bc>
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a21      	ldr	r2, [pc, #132]	@ (8006590 <HAL_DMA_Start_IT+0x228>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d009      	beq.n	8006524 <HAL_DMA_Start_IT+0x1bc>
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a1f      	ldr	r2, [pc, #124]	@ (8006594 <HAL_DMA_Start_IT+0x22c>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d004      	beq.n	8006524 <HAL_DMA_Start_IT+0x1bc>
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a1e      	ldr	r2, [pc, #120]	@ (8006598 <HAL_DMA_Start_IT+0x230>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d101      	bne.n	8006528 <HAL_DMA_Start_IT+0x1c0>
 8006524:	2301      	movs	r3, #1
 8006526:	e000      	b.n	800652a <HAL_DMA_Start_IT+0x1c2>
 8006528:	2300      	movs	r3, #0
 800652a:	2b00      	cmp	r3, #0
 800652c:	d036      	beq.n	800659c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f023 021e 	bic.w	r2, r3, #30
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f042 0216 	orr.w	r2, r2, #22
 8006540:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006546:	2b00      	cmp	r3, #0
 8006548:	d03e      	beq.n	80065c8 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	681a      	ldr	r2, [r3, #0]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f042 0208 	orr.w	r2, r2, #8
 8006558:	601a      	str	r2, [r3, #0]
 800655a:	e035      	b.n	80065c8 <HAL_DMA_Start_IT+0x260>
 800655c:	40020010 	.word	0x40020010
 8006560:	40020028 	.word	0x40020028
 8006564:	40020040 	.word	0x40020040
 8006568:	40020058 	.word	0x40020058
 800656c:	40020070 	.word	0x40020070
 8006570:	40020088 	.word	0x40020088
 8006574:	400200a0 	.word	0x400200a0
 8006578:	400200b8 	.word	0x400200b8
 800657c:	40020410 	.word	0x40020410
 8006580:	40020428 	.word	0x40020428
 8006584:	40020440 	.word	0x40020440
 8006588:	40020458 	.word	0x40020458
 800658c:	40020470 	.word	0x40020470
 8006590:	40020488 	.word	0x40020488
 8006594:	400204a0 	.word	0x400204a0
 8006598:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f023 020e 	bic.w	r2, r3, #14
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f042 020a 	orr.w	r2, r2, #10
 80065ae:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d007      	beq.n	80065c8 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	681a      	ldr	r2, [r3, #0]
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f042 0204 	orr.w	r2, r2, #4
 80065c6:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a83      	ldr	r2, [pc, #524]	@ (80067dc <HAL_DMA_Start_IT+0x474>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d072      	beq.n	80066b8 <HAL_DMA_Start_IT+0x350>
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4a82      	ldr	r2, [pc, #520]	@ (80067e0 <HAL_DMA_Start_IT+0x478>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d06d      	beq.n	80066b8 <HAL_DMA_Start_IT+0x350>
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a80      	ldr	r2, [pc, #512]	@ (80067e4 <HAL_DMA_Start_IT+0x47c>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d068      	beq.n	80066b8 <HAL_DMA_Start_IT+0x350>
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	4a7f      	ldr	r2, [pc, #508]	@ (80067e8 <HAL_DMA_Start_IT+0x480>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d063      	beq.n	80066b8 <HAL_DMA_Start_IT+0x350>
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	4a7d      	ldr	r2, [pc, #500]	@ (80067ec <HAL_DMA_Start_IT+0x484>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d05e      	beq.n	80066b8 <HAL_DMA_Start_IT+0x350>
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4a7c      	ldr	r2, [pc, #496]	@ (80067f0 <HAL_DMA_Start_IT+0x488>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d059      	beq.n	80066b8 <HAL_DMA_Start_IT+0x350>
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4a7a      	ldr	r2, [pc, #488]	@ (80067f4 <HAL_DMA_Start_IT+0x48c>)
 800660a:	4293      	cmp	r3, r2
 800660c:	d054      	beq.n	80066b8 <HAL_DMA_Start_IT+0x350>
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4a79      	ldr	r2, [pc, #484]	@ (80067f8 <HAL_DMA_Start_IT+0x490>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d04f      	beq.n	80066b8 <HAL_DMA_Start_IT+0x350>
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a77      	ldr	r2, [pc, #476]	@ (80067fc <HAL_DMA_Start_IT+0x494>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d04a      	beq.n	80066b8 <HAL_DMA_Start_IT+0x350>
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a76      	ldr	r2, [pc, #472]	@ (8006800 <HAL_DMA_Start_IT+0x498>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d045      	beq.n	80066b8 <HAL_DMA_Start_IT+0x350>
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a74      	ldr	r2, [pc, #464]	@ (8006804 <HAL_DMA_Start_IT+0x49c>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d040      	beq.n	80066b8 <HAL_DMA_Start_IT+0x350>
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a73      	ldr	r2, [pc, #460]	@ (8006808 <HAL_DMA_Start_IT+0x4a0>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d03b      	beq.n	80066b8 <HAL_DMA_Start_IT+0x350>
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a71      	ldr	r2, [pc, #452]	@ (800680c <HAL_DMA_Start_IT+0x4a4>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d036      	beq.n	80066b8 <HAL_DMA_Start_IT+0x350>
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a70      	ldr	r2, [pc, #448]	@ (8006810 <HAL_DMA_Start_IT+0x4a8>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d031      	beq.n	80066b8 <HAL_DMA_Start_IT+0x350>
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a6e      	ldr	r2, [pc, #440]	@ (8006814 <HAL_DMA_Start_IT+0x4ac>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d02c      	beq.n	80066b8 <HAL_DMA_Start_IT+0x350>
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4a6d      	ldr	r2, [pc, #436]	@ (8006818 <HAL_DMA_Start_IT+0x4b0>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d027      	beq.n	80066b8 <HAL_DMA_Start_IT+0x350>
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a6b      	ldr	r2, [pc, #428]	@ (800681c <HAL_DMA_Start_IT+0x4b4>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d022      	beq.n	80066b8 <HAL_DMA_Start_IT+0x350>
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4a6a      	ldr	r2, [pc, #424]	@ (8006820 <HAL_DMA_Start_IT+0x4b8>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d01d      	beq.n	80066b8 <HAL_DMA_Start_IT+0x350>
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a68      	ldr	r2, [pc, #416]	@ (8006824 <HAL_DMA_Start_IT+0x4bc>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d018      	beq.n	80066b8 <HAL_DMA_Start_IT+0x350>
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a67      	ldr	r2, [pc, #412]	@ (8006828 <HAL_DMA_Start_IT+0x4c0>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d013      	beq.n	80066b8 <HAL_DMA_Start_IT+0x350>
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4a65      	ldr	r2, [pc, #404]	@ (800682c <HAL_DMA_Start_IT+0x4c4>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d00e      	beq.n	80066b8 <HAL_DMA_Start_IT+0x350>
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4a64      	ldr	r2, [pc, #400]	@ (8006830 <HAL_DMA_Start_IT+0x4c8>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d009      	beq.n	80066b8 <HAL_DMA_Start_IT+0x350>
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4a62      	ldr	r2, [pc, #392]	@ (8006834 <HAL_DMA_Start_IT+0x4cc>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d004      	beq.n	80066b8 <HAL_DMA_Start_IT+0x350>
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4a61      	ldr	r2, [pc, #388]	@ (8006838 <HAL_DMA_Start_IT+0x4d0>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d101      	bne.n	80066bc <HAL_DMA_Start_IT+0x354>
 80066b8:	2301      	movs	r3, #1
 80066ba:	e000      	b.n	80066be <HAL_DMA_Start_IT+0x356>
 80066bc:	2300      	movs	r3, #0
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d01a      	beq.n	80066f8 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d007      	beq.n	80066e0 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066d4:	681a      	ldr	r2, [r3, #0]
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80066de:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d007      	beq.n	80066f8 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80066ec:	681a      	ldr	r2, [r3, #0]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80066f2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80066f6:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4a37      	ldr	r2, [pc, #220]	@ (80067dc <HAL_DMA_Start_IT+0x474>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d04a      	beq.n	8006798 <HAL_DMA_Start_IT+0x430>
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4a36      	ldr	r2, [pc, #216]	@ (80067e0 <HAL_DMA_Start_IT+0x478>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d045      	beq.n	8006798 <HAL_DMA_Start_IT+0x430>
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4a34      	ldr	r2, [pc, #208]	@ (80067e4 <HAL_DMA_Start_IT+0x47c>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d040      	beq.n	8006798 <HAL_DMA_Start_IT+0x430>
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4a33      	ldr	r2, [pc, #204]	@ (80067e8 <HAL_DMA_Start_IT+0x480>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d03b      	beq.n	8006798 <HAL_DMA_Start_IT+0x430>
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	4a31      	ldr	r2, [pc, #196]	@ (80067ec <HAL_DMA_Start_IT+0x484>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d036      	beq.n	8006798 <HAL_DMA_Start_IT+0x430>
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a30      	ldr	r2, [pc, #192]	@ (80067f0 <HAL_DMA_Start_IT+0x488>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d031      	beq.n	8006798 <HAL_DMA_Start_IT+0x430>
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	4a2e      	ldr	r2, [pc, #184]	@ (80067f4 <HAL_DMA_Start_IT+0x48c>)
 800673a:	4293      	cmp	r3, r2
 800673c:	d02c      	beq.n	8006798 <HAL_DMA_Start_IT+0x430>
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	4a2d      	ldr	r2, [pc, #180]	@ (80067f8 <HAL_DMA_Start_IT+0x490>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d027      	beq.n	8006798 <HAL_DMA_Start_IT+0x430>
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a2b      	ldr	r2, [pc, #172]	@ (80067fc <HAL_DMA_Start_IT+0x494>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d022      	beq.n	8006798 <HAL_DMA_Start_IT+0x430>
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4a2a      	ldr	r2, [pc, #168]	@ (8006800 <HAL_DMA_Start_IT+0x498>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d01d      	beq.n	8006798 <HAL_DMA_Start_IT+0x430>
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a28      	ldr	r2, [pc, #160]	@ (8006804 <HAL_DMA_Start_IT+0x49c>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d018      	beq.n	8006798 <HAL_DMA_Start_IT+0x430>
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4a27      	ldr	r2, [pc, #156]	@ (8006808 <HAL_DMA_Start_IT+0x4a0>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d013      	beq.n	8006798 <HAL_DMA_Start_IT+0x430>
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	4a25      	ldr	r2, [pc, #148]	@ (800680c <HAL_DMA_Start_IT+0x4a4>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d00e      	beq.n	8006798 <HAL_DMA_Start_IT+0x430>
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4a24      	ldr	r2, [pc, #144]	@ (8006810 <HAL_DMA_Start_IT+0x4a8>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d009      	beq.n	8006798 <HAL_DMA_Start_IT+0x430>
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4a22      	ldr	r2, [pc, #136]	@ (8006814 <HAL_DMA_Start_IT+0x4ac>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d004      	beq.n	8006798 <HAL_DMA_Start_IT+0x430>
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a21      	ldr	r2, [pc, #132]	@ (8006818 <HAL_DMA_Start_IT+0x4b0>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d108      	bne.n	80067aa <HAL_DMA_Start_IT+0x442>
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f042 0201 	orr.w	r2, r2, #1
 80067a6:	601a      	str	r2, [r3, #0]
 80067a8:	e012      	b.n	80067d0 <HAL_DMA_Start_IT+0x468>
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	681a      	ldr	r2, [r3, #0]
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f042 0201 	orr.w	r2, r2, #1
 80067b8:	601a      	str	r2, [r3, #0]
 80067ba:	e009      	b.n	80067d0 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80067c2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	2200      	movs	r2, #0
 80067c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 80067cc:	2301      	movs	r3, #1
 80067ce:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80067d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3718      	adds	r7, #24
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	bf00      	nop
 80067dc:	40020010 	.word	0x40020010
 80067e0:	40020028 	.word	0x40020028
 80067e4:	40020040 	.word	0x40020040
 80067e8:	40020058 	.word	0x40020058
 80067ec:	40020070 	.word	0x40020070
 80067f0:	40020088 	.word	0x40020088
 80067f4:	400200a0 	.word	0x400200a0
 80067f8:	400200b8 	.word	0x400200b8
 80067fc:	40020410 	.word	0x40020410
 8006800:	40020428 	.word	0x40020428
 8006804:	40020440 	.word	0x40020440
 8006808:	40020458 	.word	0x40020458
 800680c:	40020470 	.word	0x40020470
 8006810:	40020488 	.word	0x40020488
 8006814:	400204a0 	.word	0x400204a0
 8006818:	400204b8 	.word	0x400204b8
 800681c:	58025408 	.word	0x58025408
 8006820:	5802541c 	.word	0x5802541c
 8006824:	58025430 	.word	0x58025430
 8006828:	58025444 	.word	0x58025444
 800682c:	58025458 	.word	0x58025458
 8006830:	5802546c 	.word	0x5802546c
 8006834:	58025480 	.word	0x58025480
 8006838:	58025494 	.word	0x58025494

0800683c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b086      	sub	sp, #24
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8006844:	f7ff f870 	bl	8005928 <HAL_GetTick>
 8006848:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d101      	bne.n	8006854 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8006850:	2301      	movs	r3, #1
 8006852:	e2dc      	b.n	8006e0e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800685a:	b2db      	uxtb	r3, r3
 800685c:	2b02      	cmp	r3, #2
 800685e:	d008      	beq.n	8006872 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2280      	movs	r2, #128	@ 0x80
 8006864:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2200      	movs	r2, #0
 800686a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800686e:	2301      	movs	r3, #1
 8006870:	e2cd      	b.n	8006e0e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a76      	ldr	r2, [pc, #472]	@ (8006a50 <HAL_DMA_Abort+0x214>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d04a      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a74      	ldr	r2, [pc, #464]	@ (8006a54 <HAL_DMA_Abort+0x218>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d045      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a73      	ldr	r2, [pc, #460]	@ (8006a58 <HAL_DMA_Abort+0x21c>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d040      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a71      	ldr	r2, [pc, #452]	@ (8006a5c <HAL_DMA_Abort+0x220>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d03b      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a70      	ldr	r2, [pc, #448]	@ (8006a60 <HAL_DMA_Abort+0x224>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d036      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a6e      	ldr	r2, [pc, #440]	@ (8006a64 <HAL_DMA_Abort+0x228>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d031      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4a6d      	ldr	r2, [pc, #436]	@ (8006a68 <HAL_DMA_Abort+0x22c>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d02c      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a6b      	ldr	r2, [pc, #428]	@ (8006a6c <HAL_DMA_Abort+0x230>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d027      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a6a      	ldr	r2, [pc, #424]	@ (8006a70 <HAL_DMA_Abort+0x234>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d022      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a68      	ldr	r2, [pc, #416]	@ (8006a74 <HAL_DMA_Abort+0x238>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d01d      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a67      	ldr	r2, [pc, #412]	@ (8006a78 <HAL_DMA_Abort+0x23c>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d018      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a65      	ldr	r2, [pc, #404]	@ (8006a7c <HAL_DMA_Abort+0x240>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d013      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a64      	ldr	r2, [pc, #400]	@ (8006a80 <HAL_DMA_Abort+0x244>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d00e      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a62      	ldr	r2, [pc, #392]	@ (8006a84 <HAL_DMA_Abort+0x248>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d009      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a61      	ldr	r2, [pc, #388]	@ (8006a88 <HAL_DMA_Abort+0x24c>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d004      	beq.n	8006912 <HAL_DMA_Abort+0xd6>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a5f      	ldr	r2, [pc, #380]	@ (8006a8c <HAL_DMA_Abort+0x250>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d101      	bne.n	8006916 <HAL_DMA_Abort+0xda>
 8006912:	2301      	movs	r3, #1
 8006914:	e000      	b.n	8006918 <HAL_DMA_Abort+0xdc>
 8006916:	2300      	movs	r3, #0
 8006918:	2b00      	cmp	r3, #0
 800691a:	d013      	beq.n	8006944 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	681a      	ldr	r2, [r3, #0]
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f022 021e 	bic.w	r2, r2, #30
 800692a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	695a      	ldr	r2, [r3, #20]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800693a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	617b      	str	r3, [r7, #20]
 8006942:	e00a      	b.n	800695a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	681a      	ldr	r2, [r3, #0]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f022 020e 	bic.w	r2, r2, #14
 8006952:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4a3c      	ldr	r2, [pc, #240]	@ (8006a50 <HAL_DMA_Abort+0x214>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d072      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	4a3a      	ldr	r2, [pc, #232]	@ (8006a54 <HAL_DMA_Abort+0x218>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d06d      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4a39      	ldr	r2, [pc, #228]	@ (8006a58 <HAL_DMA_Abort+0x21c>)
 8006974:	4293      	cmp	r3, r2
 8006976:	d068      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4a37      	ldr	r2, [pc, #220]	@ (8006a5c <HAL_DMA_Abort+0x220>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d063      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4a36      	ldr	r2, [pc, #216]	@ (8006a60 <HAL_DMA_Abort+0x224>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d05e      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4a34      	ldr	r2, [pc, #208]	@ (8006a64 <HAL_DMA_Abort+0x228>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d059      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4a33      	ldr	r2, [pc, #204]	@ (8006a68 <HAL_DMA_Abort+0x22c>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d054      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	4a31      	ldr	r2, [pc, #196]	@ (8006a6c <HAL_DMA_Abort+0x230>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d04f      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4a30      	ldr	r2, [pc, #192]	@ (8006a70 <HAL_DMA_Abort+0x234>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d04a      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	4a2e      	ldr	r2, [pc, #184]	@ (8006a74 <HAL_DMA_Abort+0x238>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d045      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	4a2d      	ldr	r2, [pc, #180]	@ (8006a78 <HAL_DMA_Abort+0x23c>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d040      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4a2b      	ldr	r2, [pc, #172]	@ (8006a7c <HAL_DMA_Abort+0x240>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d03b      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4a2a      	ldr	r2, [pc, #168]	@ (8006a80 <HAL_DMA_Abort+0x244>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d036      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a28      	ldr	r2, [pc, #160]	@ (8006a84 <HAL_DMA_Abort+0x248>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d031      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	4a27      	ldr	r2, [pc, #156]	@ (8006a88 <HAL_DMA_Abort+0x24c>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d02c      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a25      	ldr	r2, [pc, #148]	@ (8006a8c <HAL_DMA_Abort+0x250>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d027      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4a24      	ldr	r2, [pc, #144]	@ (8006a90 <HAL_DMA_Abort+0x254>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d022      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4a22      	ldr	r2, [pc, #136]	@ (8006a94 <HAL_DMA_Abort+0x258>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d01d      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a21      	ldr	r2, [pc, #132]	@ (8006a98 <HAL_DMA_Abort+0x25c>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d018      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a1f      	ldr	r2, [pc, #124]	@ (8006a9c <HAL_DMA_Abort+0x260>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d013      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4a1e      	ldr	r2, [pc, #120]	@ (8006aa0 <HAL_DMA_Abort+0x264>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d00e      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4a1c      	ldr	r2, [pc, #112]	@ (8006aa4 <HAL_DMA_Abort+0x268>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d009      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4a1b      	ldr	r2, [pc, #108]	@ (8006aa8 <HAL_DMA_Abort+0x26c>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d004      	beq.n	8006a4a <HAL_DMA_Abort+0x20e>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a19      	ldr	r2, [pc, #100]	@ (8006aac <HAL_DMA_Abort+0x270>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d132      	bne.n	8006ab0 <HAL_DMA_Abort+0x274>
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	e031      	b.n	8006ab2 <HAL_DMA_Abort+0x276>
 8006a4e:	bf00      	nop
 8006a50:	40020010 	.word	0x40020010
 8006a54:	40020028 	.word	0x40020028
 8006a58:	40020040 	.word	0x40020040
 8006a5c:	40020058 	.word	0x40020058
 8006a60:	40020070 	.word	0x40020070
 8006a64:	40020088 	.word	0x40020088
 8006a68:	400200a0 	.word	0x400200a0
 8006a6c:	400200b8 	.word	0x400200b8
 8006a70:	40020410 	.word	0x40020410
 8006a74:	40020428 	.word	0x40020428
 8006a78:	40020440 	.word	0x40020440
 8006a7c:	40020458 	.word	0x40020458
 8006a80:	40020470 	.word	0x40020470
 8006a84:	40020488 	.word	0x40020488
 8006a88:	400204a0 	.word	0x400204a0
 8006a8c:	400204b8 	.word	0x400204b8
 8006a90:	58025408 	.word	0x58025408
 8006a94:	5802541c 	.word	0x5802541c
 8006a98:	58025430 	.word	0x58025430
 8006a9c:	58025444 	.word	0x58025444
 8006aa0:	58025458 	.word	0x58025458
 8006aa4:	5802546c 	.word	0x5802546c
 8006aa8:	58025480 	.word	0x58025480
 8006aac:	58025494 	.word	0x58025494
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d007      	beq.n	8006ac6 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006aba:	681a      	ldr	r2, [r3, #0]
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ac0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006ac4:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4a6d      	ldr	r2, [pc, #436]	@ (8006c80 <HAL_DMA_Abort+0x444>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d04a      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a6b      	ldr	r2, [pc, #428]	@ (8006c84 <HAL_DMA_Abort+0x448>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d045      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a6a      	ldr	r2, [pc, #424]	@ (8006c88 <HAL_DMA_Abort+0x44c>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d040      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a68      	ldr	r2, [pc, #416]	@ (8006c8c <HAL_DMA_Abort+0x450>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d03b      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	4a67      	ldr	r2, [pc, #412]	@ (8006c90 <HAL_DMA_Abort+0x454>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d036      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a65      	ldr	r2, [pc, #404]	@ (8006c94 <HAL_DMA_Abort+0x458>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d031      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4a64      	ldr	r2, [pc, #400]	@ (8006c98 <HAL_DMA_Abort+0x45c>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d02c      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	4a62      	ldr	r2, [pc, #392]	@ (8006c9c <HAL_DMA_Abort+0x460>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d027      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4a61      	ldr	r2, [pc, #388]	@ (8006ca0 <HAL_DMA_Abort+0x464>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d022      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4a5f      	ldr	r2, [pc, #380]	@ (8006ca4 <HAL_DMA_Abort+0x468>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d01d      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4a5e      	ldr	r2, [pc, #376]	@ (8006ca8 <HAL_DMA_Abort+0x46c>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d018      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4a5c      	ldr	r2, [pc, #368]	@ (8006cac <HAL_DMA_Abort+0x470>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d013      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a5b      	ldr	r2, [pc, #364]	@ (8006cb0 <HAL_DMA_Abort+0x474>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d00e      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a59      	ldr	r2, [pc, #356]	@ (8006cb4 <HAL_DMA_Abort+0x478>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d009      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a58      	ldr	r2, [pc, #352]	@ (8006cb8 <HAL_DMA_Abort+0x47c>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d004      	beq.n	8006b66 <HAL_DMA_Abort+0x32a>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	4a56      	ldr	r2, [pc, #344]	@ (8006cbc <HAL_DMA_Abort+0x480>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d108      	bne.n	8006b78 <HAL_DMA_Abort+0x33c>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	681a      	ldr	r2, [r3, #0]
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f022 0201 	bic.w	r2, r2, #1
 8006b74:	601a      	str	r2, [r3, #0]
 8006b76:	e007      	b.n	8006b88 <HAL_DMA_Abort+0x34c>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	681a      	ldr	r2, [r3, #0]
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f022 0201 	bic.w	r2, r2, #1
 8006b86:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006b88:	e013      	b.n	8006bb2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006b8a:	f7fe fecd 	bl	8005928 <HAL_GetTick>
 8006b8e:	4602      	mov	r2, r0
 8006b90:	693b      	ldr	r3, [r7, #16]
 8006b92:	1ad3      	subs	r3, r2, r3
 8006b94:	2b05      	cmp	r3, #5
 8006b96:	d90c      	bls.n	8006bb2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2220      	movs	r2, #32
 8006b9c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2203      	movs	r2, #3
 8006ba2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e12d      	b.n	8006e0e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006bb2:	697b      	ldr	r3, [r7, #20]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f003 0301 	and.w	r3, r3, #1
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d1e5      	bne.n	8006b8a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a2f      	ldr	r2, [pc, #188]	@ (8006c80 <HAL_DMA_Abort+0x444>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d04a      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a2d      	ldr	r2, [pc, #180]	@ (8006c84 <HAL_DMA_Abort+0x448>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d045      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a2c      	ldr	r2, [pc, #176]	@ (8006c88 <HAL_DMA_Abort+0x44c>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d040      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	4a2a      	ldr	r2, [pc, #168]	@ (8006c8c <HAL_DMA_Abort+0x450>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d03b      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	4a29      	ldr	r2, [pc, #164]	@ (8006c90 <HAL_DMA_Abort+0x454>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d036      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4a27      	ldr	r2, [pc, #156]	@ (8006c94 <HAL_DMA_Abort+0x458>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d031      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	4a26      	ldr	r2, [pc, #152]	@ (8006c98 <HAL_DMA_Abort+0x45c>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d02c      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a24      	ldr	r2, [pc, #144]	@ (8006c9c <HAL_DMA_Abort+0x460>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d027      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a23      	ldr	r2, [pc, #140]	@ (8006ca0 <HAL_DMA_Abort+0x464>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d022      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	4a21      	ldr	r2, [pc, #132]	@ (8006ca4 <HAL_DMA_Abort+0x468>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d01d      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	4a20      	ldr	r2, [pc, #128]	@ (8006ca8 <HAL_DMA_Abort+0x46c>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d018      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	4a1e      	ldr	r2, [pc, #120]	@ (8006cac <HAL_DMA_Abort+0x470>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d013      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	4a1d      	ldr	r2, [pc, #116]	@ (8006cb0 <HAL_DMA_Abort+0x474>)
 8006c3c:	4293      	cmp	r3, r2
 8006c3e:	d00e      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4a1b      	ldr	r2, [pc, #108]	@ (8006cb4 <HAL_DMA_Abort+0x478>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d009      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4a1a      	ldr	r2, [pc, #104]	@ (8006cb8 <HAL_DMA_Abort+0x47c>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d004      	beq.n	8006c5e <HAL_DMA_Abort+0x422>
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	4a18      	ldr	r2, [pc, #96]	@ (8006cbc <HAL_DMA_Abort+0x480>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d101      	bne.n	8006c62 <HAL_DMA_Abort+0x426>
 8006c5e:	2301      	movs	r3, #1
 8006c60:	e000      	b.n	8006c64 <HAL_DMA_Abort+0x428>
 8006c62:	2300      	movs	r3, #0
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d02b      	beq.n	8006cc0 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c6c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c72:	f003 031f 	and.w	r3, r3, #31
 8006c76:	223f      	movs	r2, #63	@ 0x3f
 8006c78:	409a      	lsls	r2, r3
 8006c7a:	68bb      	ldr	r3, [r7, #8]
 8006c7c:	609a      	str	r2, [r3, #8]
 8006c7e:	e02a      	b.n	8006cd6 <HAL_DMA_Abort+0x49a>
 8006c80:	40020010 	.word	0x40020010
 8006c84:	40020028 	.word	0x40020028
 8006c88:	40020040 	.word	0x40020040
 8006c8c:	40020058 	.word	0x40020058
 8006c90:	40020070 	.word	0x40020070
 8006c94:	40020088 	.word	0x40020088
 8006c98:	400200a0 	.word	0x400200a0
 8006c9c:	400200b8 	.word	0x400200b8
 8006ca0:	40020410 	.word	0x40020410
 8006ca4:	40020428 	.word	0x40020428
 8006ca8:	40020440 	.word	0x40020440
 8006cac:	40020458 	.word	0x40020458
 8006cb0:	40020470 	.word	0x40020470
 8006cb4:	40020488 	.word	0x40020488
 8006cb8:	400204a0 	.word	0x400204a0
 8006cbc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cc4:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cca:	f003 031f 	and.w	r3, r3, #31
 8006cce:	2201      	movs	r2, #1
 8006cd0:	409a      	lsls	r2, r3
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4a4f      	ldr	r2, [pc, #316]	@ (8006e18 <HAL_DMA_Abort+0x5dc>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d072      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a4d      	ldr	r2, [pc, #308]	@ (8006e1c <HAL_DMA_Abort+0x5e0>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d06d      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a4c      	ldr	r2, [pc, #304]	@ (8006e20 <HAL_DMA_Abort+0x5e4>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d068      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a4a      	ldr	r2, [pc, #296]	@ (8006e24 <HAL_DMA_Abort+0x5e8>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d063      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a49      	ldr	r2, [pc, #292]	@ (8006e28 <HAL_DMA_Abort+0x5ec>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d05e      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a47      	ldr	r2, [pc, #284]	@ (8006e2c <HAL_DMA_Abort+0x5f0>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d059      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a46      	ldr	r2, [pc, #280]	@ (8006e30 <HAL_DMA_Abort+0x5f4>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d054      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a44      	ldr	r2, [pc, #272]	@ (8006e34 <HAL_DMA_Abort+0x5f8>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d04f      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a43      	ldr	r2, [pc, #268]	@ (8006e38 <HAL_DMA_Abort+0x5fc>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d04a      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4a41      	ldr	r2, [pc, #260]	@ (8006e3c <HAL_DMA_Abort+0x600>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d045      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a40      	ldr	r2, [pc, #256]	@ (8006e40 <HAL_DMA_Abort+0x604>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d040      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	4a3e      	ldr	r2, [pc, #248]	@ (8006e44 <HAL_DMA_Abort+0x608>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d03b      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4a3d      	ldr	r2, [pc, #244]	@ (8006e48 <HAL_DMA_Abort+0x60c>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d036      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	4a3b      	ldr	r2, [pc, #236]	@ (8006e4c <HAL_DMA_Abort+0x610>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d031      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	4a3a      	ldr	r2, [pc, #232]	@ (8006e50 <HAL_DMA_Abort+0x614>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d02c      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4a38      	ldr	r2, [pc, #224]	@ (8006e54 <HAL_DMA_Abort+0x618>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d027      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4a37      	ldr	r2, [pc, #220]	@ (8006e58 <HAL_DMA_Abort+0x61c>)
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d022      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4a35      	ldr	r2, [pc, #212]	@ (8006e5c <HAL_DMA_Abort+0x620>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d01d      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4a34      	ldr	r2, [pc, #208]	@ (8006e60 <HAL_DMA_Abort+0x624>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d018      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4a32      	ldr	r2, [pc, #200]	@ (8006e64 <HAL_DMA_Abort+0x628>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d013      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	4a31      	ldr	r2, [pc, #196]	@ (8006e68 <HAL_DMA_Abort+0x62c>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d00e      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4a2f      	ldr	r2, [pc, #188]	@ (8006e6c <HAL_DMA_Abort+0x630>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d009      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4a2e      	ldr	r2, [pc, #184]	@ (8006e70 <HAL_DMA_Abort+0x634>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d004      	beq.n	8006dc6 <HAL_DMA_Abort+0x58a>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a2c      	ldr	r2, [pc, #176]	@ (8006e74 <HAL_DMA_Abort+0x638>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d101      	bne.n	8006dca <HAL_DMA_Abort+0x58e>
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	e000      	b.n	8006dcc <HAL_DMA_Abort+0x590>
 8006dca:	2300      	movs	r3, #0
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d015      	beq.n	8006dfc <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006dd4:	687a      	ldr	r2, [r7, #4]
 8006dd6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006dd8:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d00c      	beq.n	8006dfc <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006de6:	681a      	ldr	r2, [r3, #0]
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006dec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006df0:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006df6:	687a      	ldr	r2, [r7, #4]
 8006df8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006dfa:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2201      	movs	r2, #1
 8006e00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2200      	movs	r2, #0
 8006e08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8006e0c:	2300      	movs	r3, #0
}
 8006e0e:	4618      	mov	r0, r3
 8006e10:	3718      	adds	r7, #24
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bd80      	pop	{r7, pc}
 8006e16:	bf00      	nop
 8006e18:	40020010 	.word	0x40020010
 8006e1c:	40020028 	.word	0x40020028
 8006e20:	40020040 	.word	0x40020040
 8006e24:	40020058 	.word	0x40020058
 8006e28:	40020070 	.word	0x40020070
 8006e2c:	40020088 	.word	0x40020088
 8006e30:	400200a0 	.word	0x400200a0
 8006e34:	400200b8 	.word	0x400200b8
 8006e38:	40020410 	.word	0x40020410
 8006e3c:	40020428 	.word	0x40020428
 8006e40:	40020440 	.word	0x40020440
 8006e44:	40020458 	.word	0x40020458
 8006e48:	40020470 	.word	0x40020470
 8006e4c:	40020488 	.word	0x40020488
 8006e50:	400204a0 	.word	0x400204a0
 8006e54:	400204b8 	.word	0x400204b8
 8006e58:	58025408 	.word	0x58025408
 8006e5c:	5802541c 	.word	0x5802541c
 8006e60:	58025430 	.word	0x58025430
 8006e64:	58025444 	.word	0x58025444
 8006e68:	58025458 	.word	0x58025458
 8006e6c:	5802546c 	.word	0x5802546c
 8006e70:	58025480 	.word	0x58025480
 8006e74:	58025494 	.word	0x58025494

08006e78 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b084      	sub	sp, #16
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d101      	bne.n	8006e8a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8006e86:	2301      	movs	r3, #1
 8006e88:	e237      	b.n	80072fa <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006e90:	b2db      	uxtb	r3, r3
 8006e92:	2b02      	cmp	r3, #2
 8006e94:	d004      	beq.n	8006ea0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2280      	movs	r2, #128	@ 0x80
 8006e9a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	e22c      	b.n	80072fa <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4a5c      	ldr	r2, [pc, #368]	@ (8007018 <HAL_DMA_Abort_IT+0x1a0>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d04a      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	4a5b      	ldr	r2, [pc, #364]	@ (800701c <HAL_DMA_Abort_IT+0x1a4>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d045      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a59      	ldr	r2, [pc, #356]	@ (8007020 <HAL_DMA_Abort_IT+0x1a8>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d040      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a58      	ldr	r2, [pc, #352]	@ (8007024 <HAL_DMA_Abort_IT+0x1ac>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d03b      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a56      	ldr	r2, [pc, #344]	@ (8007028 <HAL_DMA_Abort_IT+0x1b0>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d036      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	4a55      	ldr	r2, [pc, #340]	@ (800702c <HAL_DMA_Abort_IT+0x1b4>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d031      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4a53      	ldr	r2, [pc, #332]	@ (8007030 <HAL_DMA_Abort_IT+0x1b8>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d02c      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a52      	ldr	r2, [pc, #328]	@ (8007034 <HAL_DMA_Abort_IT+0x1bc>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d027      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a50      	ldr	r2, [pc, #320]	@ (8007038 <HAL_DMA_Abort_IT+0x1c0>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d022      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4a4f      	ldr	r2, [pc, #316]	@ (800703c <HAL_DMA_Abort_IT+0x1c4>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d01d      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a4d      	ldr	r2, [pc, #308]	@ (8007040 <HAL_DMA_Abort_IT+0x1c8>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d018      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a4c      	ldr	r2, [pc, #304]	@ (8007044 <HAL_DMA_Abort_IT+0x1cc>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d013      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a4a      	ldr	r2, [pc, #296]	@ (8007048 <HAL_DMA_Abort_IT+0x1d0>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d00e      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a49      	ldr	r2, [pc, #292]	@ (800704c <HAL_DMA_Abort_IT+0x1d4>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d009      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a47      	ldr	r2, [pc, #284]	@ (8007050 <HAL_DMA_Abort_IT+0x1d8>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d004      	beq.n	8006f40 <HAL_DMA_Abort_IT+0xc8>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4a46      	ldr	r2, [pc, #280]	@ (8007054 <HAL_DMA_Abort_IT+0x1dc>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d101      	bne.n	8006f44 <HAL_DMA_Abort_IT+0xcc>
 8006f40:	2301      	movs	r3, #1
 8006f42:	e000      	b.n	8006f46 <HAL_DMA_Abort_IT+0xce>
 8006f44:	2300      	movs	r3, #0
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	f000 8086 	beq.w	8007058 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2204      	movs	r2, #4
 8006f50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	4a2f      	ldr	r2, [pc, #188]	@ (8007018 <HAL_DMA_Abort_IT+0x1a0>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d04a      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	4a2e      	ldr	r2, [pc, #184]	@ (800701c <HAL_DMA_Abort_IT+0x1a4>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d045      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	4a2c      	ldr	r2, [pc, #176]	@ (8007020 <HAL_DMA_Abort_IT+0x1a8>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d040      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4a2b      	ldr	r2, [pc, #172]	@ (8007024 <HAL_DMA_Abort_IT+0x1ac>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d03b      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4a29      	ldr	r2, [pc, #164]	@ (8007028 <HAL_DMA_Abort_IT+0x1b0>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d036      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4a28      	ldr	r2, [pc, #160]	@ (800702c <HAL_DMA_Abort_IT+0x1b4>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d031      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	4a26      	ldr	r2, [pc, #152]	@ (8007030 <HAL_DMA_Abort_IT+0x1b8>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d02c      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a25      	ldr	r2, [pc, #148]	@ (8007034 <HAL_DMA_Abort_IT+0x1bc>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d027      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a23      	ldr	r2, [pc, #140]	@ (8007038 <HAL_DMA_Abort_IT+0x1c0>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d022      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4a22      	ldr	r2, [pc, #136]	@ (800703c <HAL_DMA_Abort_IT+0x1c4>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d01d      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4a20      	ldr	r2, [pc, #128]	@ (8007040 <HAL_DMA_Abort_IT+0x1c8>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d018      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a1f      	ldr	r2, [pc, #124]	@ (8007044 <HAL_DMA_Abort_IT+0x1cc>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d013      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a1d      	ldr	r2, [pc, #116]	@ (8007048 <HAL_DMA_Abort_IT+0x1d0>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d00e      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4a1c      	ldr	r2, [pc, #112]	@ (800704c <HAL_DMA_Abort_IT+0x1d4>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d009      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a1a      	ldr	r2, [pc, #104]	@ (8007050 <HAL_DMA_Abort_IT+0x1d8>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d004      	beq.n	8006ff4 <HAL_DMA_Abort_IT+0x17c>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a19      	ldr	r2, [pc, #100]	@ (8007054 <HAL_DMA_Abort_IT+0x1dc>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d108      	bne.n	8007006 <HAL_DMA_Abort_IT+0x18e>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	681a      	ldr	r2, [r3, #0]
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f022 0201 	bic.w	r2, r2, #1
 8007002:	601a      	str	r2, [r3, #0]
 8007004:	e178      	b.n	80072f8 <HAL_DMA_Abort_IT+0x480>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	681a      	ldr	r2, [r3, #0]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f022 0201 	bic.w	r2, r2, #1
 8007014:	601a      	str	r2, [r3, #0]
 8007016:	e16f      	b.n	80072f8 <HAL_DMA_Abort_IT+0x480>
 8007018:	40020010 	.word	0x40020010
 800701c:	40020028 	.word	0x40020028
 8007020:	40020040 	.word	0x40020040
 8007024:	40020058 	.word	0x40020058
 8007028:	40020070 	.word	0x40020070
 800702c:	40020088 	.word	0x40020088
 8007030:	400200a0 	.word	0x400200a0
 8007034:	400200b8 	.word	0x400200b8
 8007038:	40020410 	.word	0x40020410
 800703c:	40020428 	.word	0x40020428
 8007040:	40020440 	.word	0x40020440
 8007044:	40020458 	.word	0x40020458
 8007048:	40020470 	.word	0x40020470
 800704c:	40020488 	.word	0x40020488
 8007050:	400204a0 	.word	0x400204a0
 8007054:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	681a      	ldr	r2, [r3, #0]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f022 020e 	bic.w	r2, r2, #14
 8007066:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4a6c      	ldr	r2, [pc, #432]	@ (8007220 <HAL_DMA_Abort_IT+0x3a8>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d04a      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4a6b      	ldr	r2, [pc, #428]	@ (8007224 <HAL_DMA_Abort_IT+0x3ac>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d045      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4a69      	ldr	r2, [pc, #420]	@ (8007228 <HAL_DMA_Abort_IT+0x3b0>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d040      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	4a68      	ldr	r2, [pc, #416]	@ (800722c <HAL_DMA_Abort_IT+0x3b4>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d03b      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a66      	ldr	r2, [pc, #408]	@ (8007230 <HAL_DMA_Abort_IT+0x3b8>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d036      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4a65      	ldr	r2, [pc, #404]	@ (8007234 <HAL_DMA_Abort_IT+0x3bc>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d031      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a63      	ldr	r2, [pc, #396]	@ (8007238 <HAL_DMA_Abort_IT+0x3c0>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d02c      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4a62      	ldr	r2, [pc, #392]	@ (800723c <HAL_DMA_Abort_IT+0x3c4>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d027      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a60      	ldr	r2, [pc, #384]	@ (8007240 <HAL_DMA_Abort_IT+0x3c8>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d022      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a5f      	ldr	r2, [pc, #380]	@ (8007244 <HAL_DMA_Abort_IT+0x3cc>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d01d      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a5d      	ldr	r2, [pc, #372]	@ (8007248 <HAL_DMA_Abort_IT+0x3d0>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d018      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a5c      	ldr	r2, [pc, #368]	@ (800724c <HAL_DMA_Abort_IT+0x3d4>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d013      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4a5a      	ldr	r2, [pc, #360]	@ (8007250 <HAL_DMA_Abort_IT+0x3d8>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d00e      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	4a59      	ldr	r2, [pc, #356]	@ (8007254 <HAL_DMA_Abort_IT+0x3dc>)
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d009      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	4a57      	ldr	r2, [pc, #348]	@ (8007258 <HAL_DMA_Abort_IT+0x3e0>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d004      	beq.n	8007108 <HAL_DMA_Abort_IT+0x290>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	4a56      	ldr	r2, [pc, #344]	@ (800725c <HAL_DMA_Abort_IT+0x3e4>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d108      	bne.n	800711a <HAL_DMA_Abort_IT+0x2a2>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	681a      	ldr	r2, [r3, #0]
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f022 0201 	bic.w	r2, r2, #1
 8007116:	601a      	str	r2, [r3, #0]
 8007118:	e007      	b.n	800712a <HAL_DMA_Abort_IT+0x2b2>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	681a      	ldr	r2, [r3, #0]
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f022 0201 	bic.w	r2, r2, #1
 8007128:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4a3c      	ldr	r2, [pc, #240]	@ (8007220 <HAL_DMA_Abort_IT+0x3a8>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d072      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a3a      	ldr	r2, [pc, #232]	@ (8007224 <HAL_DMA_Abort_IT+0x3ac>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d06d      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4a39      	ldr	r2, [pc, #228]	@ (8007228 <HAL_DMA_Abort_IT+0x3b0>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d068      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	4a37      	ldr	r2, [pc, #220]	@ (800722c <HAL_DMA_Abort_IT+0x3b4>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d063      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a36      	ldr	r2, [pc, #216]	@ (8007230 <HAL_DMA_Abort_IT+0x3b8>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d05e      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4a34      	ldr	r2, [pc, #208]	@ (8007234 <HAL_DMA_Abort_IT+0x3bc>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d059      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	4a33      	ldr	r2, [pc, #204]	@ (8007238 <HAL_DMA_Abort_IT+0x3c0>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d054      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4a31      	ldr	r2, [pc, #196]	@ (800723c <HAL_DMA_Abort_IT+0x3c4>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d04f      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4a30      	ldr	r2, [pc, #192]	@ (8007240 <HAL_DMA_Abort_IT+0x3c8>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d04a      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	4a2e      	ldr	r2, [pc, #184]	@ (8007244 <HAL_DMA_Abort_IT+0x3cc>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d045      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	4a2d      	ldr	r2, [pc, #180]	@ (8007248 <HAL_DMA_Abort_IT+0x3d0>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d040      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4a2b      	ldr	r2, [pc, #172]	@ (800724c <HAL_DMA_Abort_IT+0x3d4>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d03b      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	4a2a      	ldr	r2, [pc, #168]	@ (8007250 <HAL_DMA_Abort_IT+0x3d8>)
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d036      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4a28      	ldr	r2, [pc, #160]	@ (8007254 <HAL_DMA_Abort_IT+0x3dc>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d031      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	4a27      	ldr	r2, [pc, #156]	@ (8007258 <HAL_DMA_Abort_IT+0x3e0>)
 80071bc:	4293      	cmp	r3, r2
 80071be:	d02c      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	4a25      	ldr	r2, [pc, #148]	@ (800725c <HAL_DMA_Abort_IT+0x3e4>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d027      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4a24      	ldr	r2, [pc, #144]	@ (8007260 <HAL_DMA_Abort_IT+0x3e8>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d022      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4a22      	ldr	r2, [pc, #136]	@ (8007264 <HAL_DMA_Abort_IT+0x3ec>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d01d      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	4a21      	ldr	r2, [pc, #132]	@ (8007268 <HAL_DMA_Abort_IT+0x3f0>)
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d018      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	4a1f      	ldr	r2, [pc, #124]	@ (800726c <HAL_DMA_Abort_IT+0x3f4>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d013      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4a1e      	ldr	r2, [pc, #120]	@ (8007270 <HAL_DMA_Abort_IT+0x3f8>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d00e      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4a1c      	ldr	r2, [pc, #112]	@ (8007274 <HAL_DMA_Abort_IT+0x3fc>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d009      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	4a1b      	ldr	r2, [pc, #108]	@ (8007278 <HAL_DMA_Abort_IT+0x400>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d004      	beq.n	800721a <HAL_DMA_Abort_IT+0x3a2>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	4a19      	ldr	r2, [pc, #100]	@ (800727c <HAL_DMA_Abort_IT+0x404>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d132      	bne.n	8007280 <HAL_DMA_Abort_IT+0x408>
 800721a:	2301      	movs	r3, #1
 800721c:	e031      	b.n	8007282 <HAL_DMA_Abort_IT+0x40a>
 800721e:	bf00      	nop
 8007220:	40020010 	.word	0x40020010
 8007224:	40020028 	.word	0x40020028
 8007228:	40020040 	.word	0x40020040
 800722c:	40020058 	.word	0x40020058
 8007230:	40020070 	.word	0x40020070
 8007234:	40020088 	.word	0x40020088
 8007238:	400200a0 	.word	0x400200a0
 800723c:	400200b8 	.word	0x400200b8
 8007240:	40020410 	.word	0x40020410
 8007244:	40020428 	.word	0x40020428
 8007248:	40020440 	.word	0x40020440
 800724c:	40020458 	.word	0x40020458
 8007250:	40020470 	.word	0x40020470
 8007254:	40020488 	.word	0x40020488
 8007258:	400204a0 	.word	0x400204a0
 800725c:	400204b8 	.word	0x400204b8
 8007260:	58025408 	.word	0x58025408
 8007264:	5802541c 	.word	0x5802541c
 8007268:	58025430 	.word	0x58025430
 800726c:	58025444 	.word	0x58025444
 8007270:	58025458 	.word	0x58025458
 8007274:	5802546c 	.word	0x5802546c
 8007278:	58025480 	.word	0x58025480
 800727c:	58025494 	.word	0x58025494
 8007280:	2300      	movs	r3, #0
 8007282:	2b00      	cmp	r3, #0
 8007284:	d028      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800728a:	681a      	ldr	r2, [r3, #0]
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007290:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007294:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800729a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072a0:	f003 031f 	and.w	r3, r3, #31
 80072a4:	2201      	movs	r2, #1
 80072a6:	409a      	lsls	r2, r3
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80072b0:	687a      	ldr	r2, [r7, #4]
 80072b2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80072b4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d00c      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80072c2:	681a      	ldr	r2, [r3, #0]
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80072c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80072cc:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072d2:	687a      	ldr	r2, [r7, #4]
 80072d4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80072d6:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2201      	movs	r2, #1
 80072dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2200      	movs	r2, #0
 80072e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d003      	beq.n	80072f8 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072f4:	6878      	ldr	r0, [r7, #4]
 80072f6:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80072f8:	2300      	movs	r3, #0
}
 80072fa:	4618      	mov	r0, r3
 80072fc:	3710      	adds	r7, #16
 80072fe:	46bd      	mov	sp, r7
 8007300:	bd80      	pop	{r7, pc}
 8007302:	bf00      	nop

08007304 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b08a      	sub	sp, #40	@ 0x28
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800730c:	2300      	movs	r3, #0
 800730e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007310:	4b67      	ldr	r3, [pc, #412]	@ (80074b0 <HAL_DMA_IRQHandler+0x1ac>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	4a67      	ldr	r2, [pc, #412]	@ (80074b4 <HAL_DMA_IRQHandler+0x1b0>)
 8007316:	fba2 2303 	umull	r2, r3, r2, r3
 800731a:	0a9b      	lsrs	r3, r3, #10
 800731c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007322:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007328:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800732a:	6a3b      	ldr	r3, [r7, #32]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8007330:	69fb      	ldr	r3, [r7, #28]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a5f      	ldr	r2, [pc, #380]	@ (80074b8 <HAL_DMA_IRQHandler+0x1b4>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d04a      	beq.n	80073d6 <HAL_DMA_IRQHandler+0xd2>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a5d      	ldr	r2, [pc, #372]	@ (80074bc <HAL_DMA_IRQHandler+0x1b8>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d045      	beq.n	80073d6 <HAL_DMA_IRQHandler+0xd2>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a5c      	ldr	r2, [pc, #368]	@ (80074c0 <HAL_DMA_IRQHandler+0x1bc>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d040      	beq.n	80073d6 <HAL_DMA_IRQHandler+0xd2>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a5a      	ldr	r2, [pc, #360]	@ (80074c4 <HAL_DMA_IRQHandler+0x1c0>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d03b      	beq.n	80073d6 <HAL_DMA_IRQHandler+0xd2>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	4a59      	ldr	r2, [pc, #356]	@ (80074c8 <HAL_DMA_IRQHandler+0x1c4>)
 8007364:	4293      	cmp	r3, r2
 8007366:	d036      	beq.n	80073d6 <HAL_DMA_IRQHandler+0xd2>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a57      	ldr	r2, [pc, #348]	@ (80074cc <HAL_DMA_IRQHandler+0x1c8>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d031      	beq.n	80073d6 <HAL_DMA_IRQHandler+0xd2>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	4a56      	ldr	r2, [pc, #344]	@ (80074d0 <HAL_DMA_IRQHandler+0x1cc>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d02c      	beq.n	80073d6 <HAL_DMA_IRQHandler+0xd2>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a54      	ldr	r2, [pc, #336]	@ (80074d4 <HAL_DMA_IRQHandler+0x1d0>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d027      	beq.n	80073d6 <HAL_DMA_IRQHandler+0xd2>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4a53      	ldr	r2, [pc, #332]	@ (80074d8 <HAL_DMA_IRQHandler+0x1d4>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d022      	beq.n	80073d6 <HAL_DMA_IRQHandler+0xd2>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a51      	ldr	r2, [pc, #324]	@ (80074dc <HAL_DMA_IRQHandler+0x1d8>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d01d      	beq.n	80073d6 <HAL_DMA_IRQHandler+0xd2>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	4a50      	ldr	r2, [pc, #320]	@ (80074e0 <HAL_DMA_IRQHandler+0x1dc>)
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d018      	beq.n	80073d6 <HAL_DMA_IRQHandler+0xd2>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4a4e      	ldr	r2, [pc, #312]	@ (80074e4 <HAL_DMA_IRQHandler+0x1e0>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d013      	beq.n	80073d6 <HAL_DMA_IRQHandler+0xd2>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a4d      	ldr	r2, [pc, #308]	@ (80074e8 <HAL_DMA_IRQHandler+0x1e4>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d00e      	beq.n	80073d6 <HAL_DMA_IRQHandler+0xd2>
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	4a4b      	ldr	r2, [pc, #300]	@ (80074ec <HAL_DMA_IRQHandler+0x1e8>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d009      	beq.n	80073d6 <HAL_DMA_IRQHandler+0xd2>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a4a      	ldr	r2, [pc, #296]	@ (80074f0 <HAL_DMA_IRQHandler+0x1ec>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d004      	beq.n	80073d6 <HAL_DMA_IRQHandler+0xd2>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a48      	ldr	r2, [pc, #288]	@ (80074f4 <HAL_DMA_IRQHandler+0x1f0>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d101      	bne.n	80073da <HAL_DMA_IRQHandler+0xd6>
 80073d6:	2301      	movs	r3, #1
 80073d8:	e000      	b.n	80073dc <HAL_DMA_IRQHandler+0xd8>
 80073da:	2300      	movs	r3, #0
 80073dc:	2b00      	cmp	r3, #0
 80073de:	f000 842b 	beq.w	8007c38 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073e6:	f003 031f 	and.w	r3, r3, #31
 80073ea:	2208      	movs	r2, #8
 80073ec:	409a      	lsls	r2, r3
 80073ee:	69bb      	ldr	r3, [r7, #24]
 80073f0:	4013      	ands	r3, r2
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	f000 80a2 	beq.w	800753c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	4a2e      	ldr	r2, [pc, #184]	@ (80074b8 <HAL_DMA_IRQHandler+0x1b4>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d04a      	beq.n	8007498 <HAL_DMA_IRQHandler+0x194>
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	4a2d      	ldr	r2, [pc, #180]	@ (80074bc <HAL_DMA_IRQHandler+0x1b8>)
 8007408:	4293      	cmp	r3, r2
 800740a:	d045      	beq.n	8007498 <HAL_DMA_IRQHandler+0x194>
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	4a2b      	ldr	r2, [pc, #172]	@ (80074c0 <HAL_DMA_IRQHandler+0x1bc>)
 8007412:	4293      	cmp	r3, r2
 8007414:	d040      	beq.n	8007498 <HAL_DMA_IRQHandler+0x194>
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4a2a      	ldr	r2, [pc, #168]	@ (80074c4 <HAL_DMA_IRQHandler+0x1c0>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d03b      	beq.n	8007498 <HAL_DMA_IRQHandler+0x194>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	4a28      	ldr	r2, [pc, #160]	@ (80074c8 <HAL_DMA_IRQHandler+0x1c4>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d036      	beq.n	8007498 <HAL_DMA_IRQHandler+0x194>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	4a27      	ldr	r2, [pc, #156]	@ (80074cc <HAL_DMA_IRQHandler+0x1c8>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d031      	beq.n	8007498 <HAL_DMA_IRQHandler+0x194>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	4a25      	ldr	r2, [pc, #148]	@ (80074d0 <HAL_DMA_IRQHandler+0x1cc>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d02c      	beq.n	8007498 <HAL_DMA_IRQHandler+0x194>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	4a24      	ldr	r2, [pc, #144]	@ (80074d4 <HAL_DMA_IRQHandler+0x1d0>)
 8007444:	4293      	cmp	r3, r2
 8007446:	d027      	beq.n	8007498 <HAL_DMA_IRQHandler+0x194>
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	4a22      	ldr	r2, [pc, #136]	@ (80074d8 <HAL_DMA_IRQHandler+0x1d4>)
 800744e:	4293      	cmp	r3, r2
 8007450:	d022      	beq.n	8007498 <HAL_DMA_IRQHandler+0x194>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	4a21      	ldr	r2, [pc, #132]	@ (80074dc <HAL_DMA_IRQHandler+0x1d8>)
 8007458:	4293      	cmp	r3, r2
 800745a:	d01d      	beq.n	8007498 <HAL_DMA_IRQHandler+0x194>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	4a1f      	ldr	r2, [pc, #124]	@ (80074e0 <HAL_DMA_IRQHandler+0x1dc>)
 8007462:	4293      	cmp	r3, r2
 8007464:	d018      	beq.n	8007498 <HAL_DMA_IRQHandler+0x194>
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	4a1e      	ldr	r2, [pc, #120]	@ (80074e4 <HAL_DMA_IRQHandler+0x1e0>)
 800746c:	4293      	cmp	r3, r2
 800746e:	d013      	beq.n	8007498 <HAL_DMA_IRQHandler+0x194>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	4a1c      	ldr	r2, [pc, #112]	@ (80074e8 <HAL_DMA_IRQHandler+0x1e4>)
 8007476:	4293      	cmp	r3, r2
 8007478:	d00e      	beq.n	8007498 <HAL_DMA_IRQHandler+0x194>
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	4a1b      	ldr	r2, [pc, #108]	@ (80074ec <HAL_DMA_IRQHandler+0x1e8>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d009      	beq.n	8007498 <HAL_DMA_IRQHandler+0x194>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4a19      	ldr	r2, [pc, #100]	@ (80074f0 <HAL_DMA_IRQHandler+0x1ec>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d004      	beq.n	8007498 <HAL_DMA_IRQHandler+0x194>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	4a18      	ldr	r2, [pc, #96]	@ (80074f4 <HAL_DMA_IRQHandler+0x1f0>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d12f      	bne.n	80074f8 <HAL_DMA_IRQHandler+0x1f4>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f003 0304 	and.w	r3, r3, #4
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	bf14      	ite	ne
 80074a6:	2301      	movne	r3, #1
 80074a8:	2300      	moveq	r3, #0
 80074aa:	b2db      	uxtb	r3, r3
 80074ac:	e02e      	b.n	800750c <HAL_DMA_IRQHandler+0x208>
 80074ae:	bf00      	nop
 80074b0:	24000038 	.word	0x24000038
 80074b4:	1b4e81b5 	.word	0x1b4e81b5
 80074b8:	40020010 	.word	0x40020010
 80074bc:	40020028 	.word	0x40020028
 80074c0:	40020040 	.word	0x40020040
 80074c4:	40020058 	.word	0x40020058
 80074c8:	40020070 	.word	0x40020070
 80074cc:	40020088 	.word	0x40020088
 80074d0:	400200a0 	.word	0x400200a0
 80074d4:	400200b8 	.word	0x400200b8
 80074d8:	40020410 	.word	0x40020410
 80074dc:	40020428 	.word	0x40020428
 80074e0:	40020440 	.word	0x40020440
 80074e4:	40020458 	.word	0x40020458
 80074e8:	40020470 	.word	0x40020470
 80074ec:	40020488 	.word	0x40020488
 80074f0:	400204a0 	.word	0x400204a0
 80074f4:	400204b8 	.word	0x400204b8
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f003 0308 	and.w	r3, r3, #8
 8007502:	2b00      	cmp	r3, #0
 8007504:	bf14      	ite	ne
 8007506:	2301      	movne	r3, #1
 8007508:	2300      	moveq	r3, #0
 800750a:	b2db      	uxtb	r3, r3
 800750c:	2b00      	cmp	r3, #0
 800750e:	d015      	beq.n	800753c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	681a      	ldr	r2, [r3, #0]
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f022 0204 	bic.w	r2, r2, #4
 800751e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007524:	f003 031f 	and.w	r3, r3, #31
 8007528:	2208      	movs	r2, #8
 800752a:	409a      	lsls	r2, r3
 800752c:	6a3b      	ldr	r3, [r7, #32]
 800752e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007534:	f043 0201 	orr.w	r2, r3, #1
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007540:	f003 031f 	and.w	r3, r3, #31
 8007544:	69ba      	ldr	r2, [r7, #24]
 8007546:	fa22 f303 	lsr.w	r3, r2, r3
 800754a:	f003 0301 	and.w	r3, r3, #1
 800754e:	2b00      	cmp	r3, #0
 8007550:	d06e      	beq.n	8007630 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	4a69      	ldr	r2, [pc, #420]	@ (80076fc <HAL_DMA_IRQHandler+0x3f8>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d04a      	beq.n	80075f2 <HAL_DMA_IRQHandler+0x2ee>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	4a67      	ldr	r2, [pc, #412]	@ (8007700 <HAL_DMA_IRQHandler+0x3fc>)
 8007562:	4293      	cmp	r3, r2
 8007564:	d045      	beq.n	80075f2 <HAL_DMA_IRQHandler+0x2ee>
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	4a66      	ldr	r2, [pc, #408]	@ (8007704 <HAL_DMA_IRQHandler+0x400>)
 800756c:	4293      	cmp	r3, r2
 800756e:	d040      	beq.n	80075f2 <HAL_DMA_IRQHandler+0x2ee>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	4a64      	ldr	r2, [pc, #400]	@ (8007708 <HAL_DMA_IRQHandler+0x404>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d03b      	beq.n	80075f2 <HAL_DMA_IRQHandler+0x2ee>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	4a63      	ldr	r2, [pc, #396]	@ (800770c <HAL_DMA_IRQHandler+0x408>)
 8007580:	4293      	cmp	r3, r2
 8007582:	d036      	beq.n	80075f2 <HAL_DMA_IRQHandler+0x2ee>
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4a61      	ldr	r2, [pc, #388]	@ (8007710 <HAL_DMA_IRQHandler+0x40c>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d031      	beq.n	80075f2 <HAL_DMA_IRQHandler+0x2ee>
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	4a60      	ldr	r2, [pc, #384]	@ (8007714 <HAL_DMA_IRQHandler+0x410>)
 8007594:	4293      	cmp	r3, r2
 8007596:	d02c      	beq.n	80075f2 <HAL_DMA_IRQHandler+0x2ee>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	4a5e      	ldr	r2, [pc, #376]	@ (8007718 <HAL_DMA_IRQHandler+0x414>)
 800759e:	4293      	cmp	r3, r2
 80075a0:	d027      	beq.n	80075f2 <HAL_DMA_IRQHandler+0x2ee>
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	4a5d      	ldr	r2, [pc, #372]	@ (800771c <HAL_DMA_IRQHandler+0x418>)
 80075a8:	4293      	cmp	r3, r2
 80075aa:	d022      	beq.n	80075f2 <HAL_DMA_IRQHandler+0x2ee>
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	4a5b      	ldr	r2, [pc, #364]	@ (8007720 <HAL_DMA_IRQHandler+0x41c>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d01d      	beq.n	80075f2 <HAL_DMA_IRQHandler+0x2ee>
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	4a5a      	ldr	r2, [pc, #360]	@ (8007724 <HAL_DMA_IRQHandler+0x420>)
 80075bc:	4293      	cmp	r3, r2
 80075be:	d018      	beq.n	80075f2 <HAL_DMA_IRQHandler+0x2ee>
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	4a58      	ldr	r2, [pc, #352]	@ (8007728 <HAL_DMA_IRQHandler+0x424>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d013      	beq.n	80075f2 <HAL_DMA_IRQHandler+0x2ee>
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	4a57      	ldr	r2, [pc, #348]	@ (800772c <HAL_DMA_IRQHandler+0x428>)
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d00e      	beq.n	80075f2 <HAL_DMA_IRQHandler+0x2ee>
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	4a55      	ldr	r2, [pc, #340]	@ (8007730 <HAL_DMA_IRQHandler+0x42c>)
 80075da:	4293      	cmp	r3, r2
 80075dc:	d009      	beq.n	80075f2 <HAL_DMA_IRQHandler+0x2ee>
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	4a54      	ldr	r2, [pc, #336]	@ (8007734 <HAL_DMA_IRQHandler+0x430>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d004      	beq.n	80075f2 <HAL_DMA_IRQHandler+0x2ee>
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	4a52      	ldr	r2, [pc, #328]	@ (8007738 <HAL_DMA_IRQHandler+0x434>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d10a      	bne.n	8007608 <HAL_DMA_IRQHandler+0x304>
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	695b      	ldr	r3, [r3, #20]
 80075f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	bf14      	ite	ne
 8007600:	2301      	movne	r3, #1
 8007602:	2300      	moveq	r3, #0
 8007604:	b2db      	uxtb	r3, r3
 8007606:	e003      	b.n	8007610 <HAL_DMA_IRQHandler+0x30c>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	2300      	movs	r3, #0
 8007610:	2b00      	cmp	r3, #0
 8007612:	d00d      	beq.n	8007630 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007618:	f003 031f 	and.w	r3, r3, #31
 800761c:	2201      	movs	r2, #1
 800761e:	409a      	lsls	r2, r3
 8007620:	6a3b      	ldr	r3, [r7, #32]
 8007622:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007628:	f043 0202 	orr.w	r2, r3, #2
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007634:	f003 031f 	and.w	r3, r3, #31
 8007638:	2204      	movs	r2, #4
 800763a:	409a      	lsls	r2, r3
 800763c:	69bb      	ldr	r3, [r7, #24]
 800763e:	4013      	ands	r3, r2
 8007640:	2b00      	cmp	r3, #0
 8007642:	f000 808f 	beq.w	8007764 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	4a2c      	ldr	r2, [pc, #176]	@ (80076fc <HAL_DMA_IRQHandler+0x3f8>)
 800764c:	4293      	cmp	r3, r2
 800764e:	d04a      	beq.n	80076e6 <HAL_DMA_IRQHandler+0x3e2>
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	4a2a      	ldr	r2, [pc, #168]	@ (8007700 <HAL_DMA_IRQHandler+0x3fc>)
 8007656:	4293      	cmp	r3, r2
 8007658:	d045      	beq.n	80076e6 <HAL_DMA_IRQHandler+0x3e2>
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	4a29      	ldr	r2, [pc, #164]	@ (8007704 <HAL_DMA_IRQHandler+0x400>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d040      	beq.n	80076e6 <HAL_DMA_IRQHandler+0x3e2>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4a27      	ldr	r2, [pc, #156]	@ (8007708 <HAL_DMA_IRQHandler+0x404>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d03b      	beq.n	80076e6 <HAL_DMA_IRQHandler+0x3e2>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4a26      	ldr	r2, [pc, #152]	@ (800770c <HAL_DMA_IRQHandler+0x408>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d036      	beq.n	80076e6 <HAL_DMA_IRQHandler+0x3e2>
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4a24      	ldr	r2, [pc, #144]	@ (8007710 <HAL_DMA_IRQHandler+0x40c>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d031      	beq.n	80076e6 <HAL_DMA_IRQHandler+0x3e2>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	4a23      	ldr	r2, [pc, #140]	@ (8007714 <HAL_DMA_IRQHandler+0x410>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d02c      	beq.n	80076e6 <HAL_DMA_IRQHandler+0x3e2>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4a21      	ldr	r2, [pc, #132]	@ (8007718 <HAL_DMA_IRQHandler+0x414>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d027      	beq.n	80076e6 <HAL_DMA_IRQHandler+0x3e2>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	4a20      	ldr	r2, [pc, #128]	@ (800771c <HAL_DMA_IRQHandler+0x418>)
 800769c:	4293      	cmp	r3, r2
 800769e:	d022      	beq.n	80076e6 <HAL_DMA_IRQHandler+0x3e2>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a1e      	ldr	r2, [pc, #120]	@ (8007720 <HAL_DMA_IRQHandler+0x41c>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d01d      	beq.n	80076e6 <HAL_DMA_IRQHandler+0x3e2>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	4a1d      	ldr	r2, [pc, #116]	@ (8007724 <HAL_DMA_IRQHandler+0x420>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d018      	beq.n	80076e6 <HAL_DMA_IRQHandler+0x3e2>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	4a1b      	ldr	r2, [pc, #108]	@ (8007728 <HAL_DMA_IRQHandler+0x424>)
 80076ba:	4293      	cmp	r3, r2
 80076bc:	d013      	beq.n	80076e6 <HAL_DMA_IRQHandler+0x3e2>
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	4a1a      	ldr	r2, [pc, #104]	@ (800772c <HAL_DMA_IRQHandler+0x428>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d00e      	beq.n	80076e6 <HAL_DMA_IRQHandler+0x3e2>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	4a18      	ldr	r2, [pc, #96]	@ (8007730 <HAL_DMA_IRQHandler+0x42c>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d009      	beq.n	80076e6 <HAL_DMA_IRQHandler+0x3e2>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	4a17      	ldr	r2, [pc, #92]	@ (8007734 <HAL_DMA_IRQHandler+0x430>)
 80076d8:	4293      	cmp	r3, r2
 80076da:	d004      	beq.n	80076e6 <HAL_DMA_IRQHandler+0x3e2>
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	4a15      	ldr	r2, [pc, #84]	@ (8007738 <HAL_DMA_IRQHandler+0x434>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d12a      	bne.n	800773c <HAL_DMA_IRQHandler+0x438>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f003 0302 	and.w	r3, r3, #2
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	bf14      	ite	ne
 80076f4:	2301      	movne	r3, #1
 80076f6:	2300      	moveq	r3, #0
 80076f8:	b2db      	uxtb	r3, r3
 80076fa:	e023      	b.n	8007744 <HAL_DMA_IRQHandler+0x440>
 80076fc:	40020010 	.word	0x40020010
 8007700:	40020028 	.word	0x40020028
 8007704:	40020040 	.word	0x40020040
 8007708:	40020058 	.word	0x40020058
 800770c:	40020070 	.word	0x40020070
 8007710:	40020088 	.word	0x40020088
 8007714:	400200a0 	.word	0x400200a0
 8007718:	400200b8 	.word	0x400200b8
 800771c:	40020410 	.word	0x40020410
 8007720:	40020428 	.word	0x40020428
 8007724:	40020440 	.word	0x40020440
 8007728:	40020458 	.word	0x40020458
 800772c:	40020470 	.word	0x40020470
 8007730:	40020488 	.word	0x40020488
 8007734:	400204a0 	.word	0x400204a0
 8007738:	400204b8 	.word	0x400204b8
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	2300      	movs	r3, #0
 8007744:	2b00      	cmp	r3, #0
 8007746:	d00d      	beq.n	8007764 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800774c:	f003 031f 	and.w	r3, r3, #31
 8007750:	2204      	movs	r2, #4
 8007752:	409a      	lsls	r2, r3
 8007754:	6a3b      	ldr	r3, [r7, #32]
 8007756:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800775c:	f043 0204 	orr.w	r2, r3, #4
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007768:	f003 031f 	and.w	r3, r3, #31
 800776c:	2210      	movs	r2, #16
 800776e:	409a      	lsls	r2, r3
 8007770:	69bb      	ldr	r3, [r7, #24]
 8007772:	4013      	ands	r3, r2
 8007774:	2b00      	cmp	r3, #0
 8007776:	f000 80a6 	beq.w	80078c6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	4a85      	ldr	r2, [pc, #532]	@ (8007994 <HAL_DMA_IRQHandler+0x690>)
 8007780:	4293      	cmp	r3, r2
 8007782:	d04a      	beq.n	800781a <HAL_DMA_IRQHandler+0x516>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	4a83      	ldr	r2, [pc, #524]	@ (8007998 <HAL_DMA_IRQHandler+0x694>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d045      	beq.n	800781a <HAL_DMA_IRQHandler+0x516>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	4a82      	ldr	r2, [pc, #520]	@ (800799c <HAL_DMA_IRQHandler+0x698>)
 8007794:	4293      	cmp	r3, r2
 8007796:	d040      	beq.n	800781a <HAL_DMA_IRQHandler+0x516>
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	4a80      	ldr	r2, [pc, #512]	@ (80079a0 <HAL_DMA_IRQHandler+0x69c>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	d03b      	beq.n	800781a <HAL_DMA_IRQHandler+0x516>
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	4a7f      	ldr	r2, [pc, #508]	@ (80079a4 <HAL_DMA_IRQHandler+0x6a0>)
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d036      	beq.n	800781a <HAL_DMA_IRQHandler+0x516>
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	4a7d      	ldr	r2, [pc, #500]	@ (80079a8 <HAL_DMA_IRQHandler+0x6a4>)
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d031      	beq.n	800781a <HAL_DMA_IRQHandler+0x516>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	4a7c      	ldr	r2, [pc, #496]	@ (80079ac <HAL_DMA_IRQHandler+0x6a8>)
 80077bc:	4293      	cmp	r3, r2
 80077be:	d02c      	beq.n	800781a <HAL_DMA_IRQHandler+0x516>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	4a7a      	ldr	r2, [pc, #488]	@ (80079b0 <HAL_DMA_IRQHandler+0x6ac>)
 80077c6:	4293      	cmp	r3, r2
 80077c8:	d027      	beq.n	800781a <HAL_DMA_IRQHandler+0x516>
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	4a79      	ldr	r2, [pc, #484]	@ (80079b4 <HAL_DMA_IRQHandler+0x6b0>)
 80077d0:	4293      	cmp	r3, r2
 80077d2:	d022      	beq.n	800781a <HAL_DMA_IRQHandler+0x516>
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	4a77      	ldr	r2, [pc, #476]	@ (80079b8 <HAL_DMA_IRQHandler+0x6b4>)
 80077da:	4293      	cmp	r3, r2
 80077dc:	d01d      	beq.n	800781a <HAL_DMA_IRQHandler+0x516>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	4a76      	ldr	r2, [pc, #472]	@ (80079bc <HAL_DMA_IRQHandler+0x6b8>)
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d018      	beq.n	800781a <HAL_DMA_IRQHandler+0x516>
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	4a74      	ldr	r2, [pc, #464]	@ (80079c0 <HAL_DMA_IRQHandler+0x6bc>)
 80077ee:	4293      	cmp	r3, r2
 80077f0:	d013      	beq.n	800781a <HAL_DMA_IRQHandler+0x516>
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	4a73      	ldr	r2, [pc, #460]	@ (80079c4 <HAL_DMA_IRQHandler+0x6c0>)
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d00e      	beq.n	800781a <HAL_DMA_IRQHandler+0x516>
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	4a71      	ldr	r2, [pc, #452]	@ (80079c8 <HAL_DMA_IRQHandler+0x6c4>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d009      	beq.n	800781a <HAL_DMA_IRQHandler+0x516>
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	4a70      	ldr	r2, [pc, #448]	@ (80079cc <HAL_DMA_IRQHandler+0x6c8>)
 800780c:	4293      	cmp	r3, r2
 800780e:	d004      	beq.n	800781a <HAL_DMA_IRQHandler+0x516>
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	4a6e      	ldr	r2, [pc, #440]	@ (80079d0 <HAL_DMA_IRQHandler+0x6cc>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d10a      	bne.n	8007830 <HAL_DMA_IRQHandler+0x52c>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f003 0308 	and.w	r3, r3, #8
 8007824:	2b00      	cmp	r3, #0
 8007826:	bf14      	ite	ne
 8007828:	2301      	movne	r3, #1
 800782a:	2300      	moveq	r3, #0
 800782c:	b2db      	uxtb	r3, r3
 800782e:	e009      	b.n	8007844 <HAL_DMA_IRQHandler+0x540>
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f003 0304 	and.w	r3, r3, #4
 800783a:	2b00      	cmp	r3, #0
 800783c:	bf14      	ite	ne
 800783e:	2301      	movne	r3, #1
 8007840:	2300      	moveq	r3, #0
 8007842:	b2db      	uxtb	r3, r3
 8007844:	2b00      	cmp	r3, #0
 8007846:	d03e      	beq.n	80078c6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800784c:	f003 031f 	and.w	r3, r3, #31
 8007850:	2210      	movs	r2, #16
 8007852:	409a      	lsls	r2, r3
 8007854:	6a3b      	ldr	r3, [r7, #32]
 8007856:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007862:	2b00      	cmp	r3, #0
 8007864:	d018      	beq.n	8007898 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007870:	2b00      	cmp	r3, #0
 8007872:	d108      	bne.n	8007886 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007878:	2b00      	cmp	r3, #0
 800787a:	d024      	beq.n	80078c6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007880:	6878      	ldr	r0, [r7, #4]
 8007882:	4798      	blx	r3
 8007884:	e01f      	b.n	80078c6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800788a:	2b00      	cmp	r3, #0
 800788c:	d01b      	beq.n	80078c6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007892:	6878      	ldr	r0, [r7, #4]
 8007894:	4798      	blx	r3
 8007896:	e016      	b.n	80078c6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d107      	bne.n	80078b6 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	681a      	ldr	r2, [r3, #0]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f022 0208 	bic.w	r2, r2, #8
 80078b4:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d003      	beq.n	80078c6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078c2:	6878      	ldr	r0, [r7, #4]
 80078c4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078ca:	f003 031f 	and.w	r3, r3, #31
 80078ce:	2220      	movs	r2, #32
 80078d0:	409a      	lsls	r2, r3
 80078d2:	69bb      	ldr	r3, [r7, #24]
 80078d4:	4013      	ands	r3, r2
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	f000 8110 	beq.w	8007afc <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	4a2c      	ldr	r2, [pc, #176]	@ (8007994 <HAL_DMA_IRQHandler+0x690>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d04a      	beq.n	800797c <HAL_DMA_IRQHandler+0x678>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	4a2b      	ldr	r2, [pc, #172]	@ (8007998 <HAL_DMA_IRQHandler+0x694>)
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d045      	beq.n	800797c <HAL_DMA_IRQHandler+0x678>
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4a29      	ldr	r2, [pc, #164]	@ (800799c <HAL_DMA_IRQHandler+0x698>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d040      	beq.n	800797c <HAL_DMA_IRQHandler+0x678>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	4a28      	ldr	r2, [pc, #160]	@ (80079a0 <HAL_DMA_IRQHandler+0x69c>)
 8007900:	4293      	cmp	r3, r2
 8007902:	d03b      	beq.n	800797c <HAL_DMA_IRQHandler+0x678>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4a26      	ldr	r2, [pc, #152]	@ (80079a4 <HAL_DMA_IRQHandler+0x6a0>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d036      	beq.n	800797c <HAL_DMA_IRQHandler+0x678>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4a25      	ldr	r2, [pc, #148]	@ (80079a8 <HAL_DMA_IRQHandler+0x6a4>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d031      	beq.n	800797c <HAL_DMA_IRQHandler+0x678>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4a23      	ldr	r2, [pc, #140]	@ (80079ac <HAL_DMA_IRQHandler+0x6a8>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d02c      	beq.n	800797c <HAL_DMA_IRQHandler+0x678>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	4a22      	ldr	r2, [pc, #136]	@ (80079b0 <HAL_DMA_IRQHandler+0x6ac>)
 8007928:	4293      	cmp	r3, r2
 800792a:	d027      	beq.n	800797c <HAL_DMA_IRQHandler+0x678>
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	4a20      	ldr	r2, [pc, #128]	@ (80079b4 <HAL_DMA_IRQHandler+0x6b0>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d022      	beq.n	800797c <HAL_DMA_IRQHandler+0x678>
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	4a1f      	ldr	r2, [pc, #124]	@ (80079b8 <HAL_DMA_IRQHandler+0x6b4>)
 800793c:	4293      	cmp	r3, r2
 800793e:	d01d      	beq.n	800797c <HAL_DMA_IRQHandler+0x678>
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	4a1d      	ldr	r2, [pc, #116]	@ (80079bc <HAL_DMA_IRQHandler+0x6b8>)
 8007946:	4293      	cmp	r3, r2
 8007948:	d018      	beq.n	800797c <HAL_DMA_IRQHandler+0x678>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	4a1c      	ldr	r2, [pc, #112]	@ (80079c0 <HAL_DMA_IRQHandler+0x6bc>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d013      	beq.n	800797c <HAL_DMA_IRQHandler+0x678>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4a1a      	ldr	r2, [pc, #104]	@ (80079c4 <HAL_DMA_IRQHandler+0x6c0>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d00e      	beq.n	800797c <HAL_DMA_IRQHandler+0x678>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	4a19      	ldr	r2, [pc, #100]	@ (80079c8 <HAL_DMA_IRQHandler+0x6c4>)
 8007964:	4293      	cmp	r3, r2
 8007966:	d009      	beq.n	800797c <HAL_DMA_IRQHandler+0x678>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	4a17      	ldr	r2, [pc, #92]	@ (80079cc <HAL_DMA_IRQHandler+0x6c8>)
 800796e:	4293      	cmp	r3, r2
 8007970:	d004      	beq.n	800797c <HAL_DMA_IRQHandler+0x678>
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	4a16      	ldr	r2, [pc, #88]	@ (80079d0 <HAL_DMA_IRQHandler+0x6cc>)
 8007978:	4293      	cmp	r3, r2
 800797a:	d12b      	bne.n	80079d4 <HAL_DMA_IRQHandler+0x6d0>
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f003 0310 	and.w	r3, r3, #16
 8007986:	2b00      	cmp	r3, #0
 8007988:	bf14      	ite	ne
 800798a:	2301      	movne	r3, #1
 800798c:	2300      	moveq	r3, #0
 800798e:	b2db      	uxtb	r3, r3
 8007990:	e02a      	b.n	80079e8 <HAL_DMA_IRQHandler+0x6e4>
 8007992:	bf00      	nop
 8007994:	40020010 	.word	0x40020010
 8007998:	40020028 	.word	0x40020028
 800799c:	40020040 	.word	0x40020040
 80079a0:	40020058 	.word	0x40020058
 80079a4:	40020070 	.word	0x40020070
 80079a8:	40020088 	.word	0x40020088
 80079ac:	400200a0 	.word	0x400200a0
 80079b0:	400200b8 	.word	0x400200b8
 80079b4:	40020410 	.word	0x40020410
 80079b8:	40020428 	.word	0x40020428
 80079bc:	40020440 	.word	0x40020440
 80079c0:	40020458 	.word	0x40020458
 80079c4:	40020470 	.word	0x40020470
 80079c8:	40020488 	.word	0x40020488
 80079cc:	400204a0 	.word	0x400204a0
 80079d0:	400204b8 	.word	0x400204b8
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f003 0302 	and.w	r3, r3, #2
 80079de:	2b00      	cmp	r3, #0
 80079e0:	bf14      	ite	ne
 80079e2:	2301      	movne	r3, #1
 80079e4:	2300      	moveq	r3, #0
 80079e6:	b2db      	uxtb	r3, r3
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	f000 8087 	beq.w	8007afc <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80079f2:	f003 031f 	and.w	r3, r3, #31
 80079f6:	2220      	movs	r2, #32
 80079f8:	409a      	lsls	r2, r3
 80079fa:	6a3b      	ldr	r3, [r7, #32]
 80079fc:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007a04:	b2db      	uxtb	r3, r3
 8007a06:	2b04      	cmp	r3, #4
 8007a08:	d139      	bne.n	8007a7e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	681a      	ldr	r2, [r3, #0]
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f022 0216 	bic.w	r2, r2, #22
 8007a18:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	695a      	ldr	r2, [r3, #20]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007a28:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d103      	bne.n	8007a3a <HAL_DMA_IRQHandler+0x736>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d007      	beq.n	8007a4a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	681a      	ldr	r2, [r3, #0]
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f022 0208 	bic.w	r2, r2, #8
 8007a48:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a4e:	f003 031f 	and.w	r3, r3, #31
 8007a52:	223f      	movs	r2, #63	@ 0x3f
 8007a54:	409a      	lsls	r2, r3
 8007a56:	6a3b      	ldr	r3, [r7, #32]
 8007a58:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2201      	movs	r2, #1
 8007a5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2200      	movs	r2, #0
 8007a66:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	f000 834a 	beq.w	8008108 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a78:	6878      	ldr	r0, [r7, #4]
 8007a7a:	4798      	blx	r3
          }
          return;
 8007a7c:	e344      	b.n	8008108 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d018      	beq.n	8007abe <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d108      	bne.n	8007aac <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d02c      	beq.n	8007afc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007aa6:	6878      	ldr	r0, [r7, #4]
 8007aa8:	4798      	blx	r3
 8007aaa:	e027      	b.n	8007afc <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d023      	beq.n	8007afc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ab8:	6878      	ldr	r0, [r7, #4]
 8007aba:	4798      	blx	r3
 8007abc:	e01e      	b.n	8007afc <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d10f      	bne.n	8007aec <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	681a      	ldr	r2, [r3, #0]
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f022 0210 	bic.w	r2, r2, #16
 8007ada:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2201      	movs	r2, #1
 8007ae0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d003      	beq.n	8007afc <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007af8:	6878      	ldr	r0, [r7, #4]
 8007afa:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	f000 8306 	beq.w	8008112 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b0a:	f003 0301 	and.w	r3, r3, #1
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	f000 8088 	beq.w	8007c24 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2204      	movs	r2, #4
 8007b18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4a7a      	ldr	r2, [pc, #488]	@ (8007d0c <HAL_DMA_IRQHandler+0xa08>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d04a      	beq.n	8007bbc <HAL_DMA_IRQHandler+0x8b8>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	4a79      	ldr	r2, [pc, #484]	@ (8007d10 <HAL_DMA_IRQHandler+0xa0c>)
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	d045      	beq.n	8007bbc <HAL_DMA_IRQHandler+0x8b8>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	4a77      	ldr	r2, [pc, #476]	@ (8007d14 <HAL_DMA_IRQHandler+0xa10>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d040      	beq.n	8007bbc <HAL_DMA_IRQHandler+0x8b8>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	4a76      	ldr	r2, [pc, #472]	@ (8007d18 <HAL_DMA_IRQHandler+0xa14>)
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d03b      	beq.n	8007bbc <HAL_DMA_IRQHandler+0x8b8>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	4a74      	ldr	r2, [pc, #464]	@ (8007d1c <HAL_DMA_IRQHandler+0xa18>)
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	d036      	beq.n	8007bbc <HAL_DMA_IRQHandler+0x8b8>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4a73      	ldr	r2, [pc, #460]	@ (8007d20 <HAL_DMA_IRQHandler+0xa1c>)
 8007b54:	4293      	cmp	r3, r2
 8007b56:	d031      	beq.n	8007bbc <HAL_DMA_IRQHandler+0x8b8>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	4a71      	ldr	r2, [pc, #452]	@ (8007d24 <HAL_DMA_IRQHandler+0xa20>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d02c      	beq.n	8007bbc <HAL_DMA_IRQHandler+0x8b8>
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	4a70      	ldr	r2, [pc, #448]	@ (8007d28 <HAL_DMA_IRQHandler+0xa24>)
 8007b68:	4293      	cmp	r3, r2
 8007b6a:	d027      	beq.n	8007bbc <HAL_DMA_IRQHandler+0x8b8>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4a6e      	ldr	r2, [pc, #440]	@ (8007d2c <HAL_DMA_IRQHandler+0xa28>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d022      	beq.n	8007bbc <HAL_DMA_IRQHandler+0x8b8>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4a6d      	ldr	r2, [pc, #436]	@ (8007d30 <HAL_DMA_IRQHandler+0xa2c>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d01d      	beq.n	8007bbc <HAL_DMA_IRQHandler+0x8b8>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4a6b      	ldr	r2, [pc, #428]	@ (8007d34 <HAL_DMA_IRQHandler+0xa30>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d018      	beq.n	8007bbc <HAL_DMA_IRQHandler+0x8b8>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	4a6a      	ldr	r2, [pc, #424]	@ (8007d38 <HAL_DMA_IRQHandler+0xa34>)
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d013      	beq.n	8007bbc <HAL_DMA_IRQHandler+0x8b8>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4a68      	ldr	r2, [pc, #416]	@ (8007d3c <HAL_DMA_IRQHandler+0xa38>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d00e      	beq.n	8007bbc <HAL_DMA_IRQHandler+0x8b8>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	4a67      	ldr	r2, [pc, #412]	@ (8007d40 <HAL_DMA_IRQHandler+0xa3c>)
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d009      	beq.n	8007bbc <HAL_DMA_IRQHandler+0x8b8>
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	4a65      	ldr	r2, [pc, #404]	@ (8007d44 <HAL_DMA_IRQHandler+0xa40>)
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d004      	beq.n	8007bbc <HAL_DMA_IRQHandler+0x8b8>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4a64      	ldr	r2, [pc, #400]	@ (8007d48 <HAL_DMA_IRQHandler+0xa44>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d108      	bne.n	8007bce <HAL_DMA_IRQHandler+0x8ca>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	681a      	ldr	r2, [r3, #0]
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f022 0201 	bic.w	r2, r2, #1
 8007bca:	601a      	str	r2, [r3, #0]
 8007bcc:	e007      	b.n	8007bde <HAL_DMA_IRQHandler+0x8da>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	681a      	ldr	r2, [r3, #0]
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f022 0201 	bic.w	r2, r2, #1
 8007bdc:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	3301      	adds	r3, #1
 8007be2:	60fb      	str	r3, [r7, #12]
 8007be4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007be6:	429a      	cmp	r2, r3
 8007be8:	d307      	bcc.n	8007bfa <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f003 0301 	and.w	r3, r3, #1
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d1f2      	bne.n	8007bde <HAL_DMA_IRQHandler+0x8da>
 8007bf8:	e000      	b.n	8007bfc <HAL_DMA_IRQHandler+0x8f8>
            break;
 8007bfa:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f003 0301 	and.w	r3, r3, #1
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d004      	beq.n	8007c14 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2203      	movs	r2, #3
 8007c0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8007c12:	e003      	b.n	8007c1c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2201      	movs	r2, #1
 8007c18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	f000 8272 	beq.w	8008112 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	4798      	blx	r3
 8007c36:	e26c      	b.n	8008112 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	4a43      	ldr	r2, [pc, #268]	@ (8007d4c <HAL_DMA_IRQHandler+0xa48>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	d022      	beq.n	8007c88 <HAL_DMA_IRQHandler+0x984>
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	4a42      	ldr	r2, [pc, #264]	@ (8007d50 <HAL_DMA_IRQHandler+0xa4c>)
 8007c48:	4293      	cmp	r3, r2
 8007c4a:	d01d      	beq.n	8007c88 <HAL_DMA_IRQHandler+0x984>
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	4a40      	ldr	r2, [pc, #256]	@ (8007d54 <HAL_DMA_IRQHandler+0xa50>)
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d018      	beq.n	8007c88 <HAL_DMA_IRQHandler+0x984>
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	4a3f      	ldr	r2, [pc, #252]	@ (8007d58 <HAL_DMA_IRQHandler+0xa54>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d013      	beq.n	8007c88 <HAL_DMA_IRQHandler+0x984>
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	4a3d      	ldr	r2, [pc, #244]	@ (8007d5c <HAL_DMA_IRQHandler+0xa58>)
 8007c66:	4293      	cmp	r3, r2
 8007c68:	d00e      	beq.n	8007c88 <HAL_DMA_IRQHandler+0x984>
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	4a3c      	ldr	r2, [pc, #240]	@ (8007d60 <HAL_DMA_IRQHandler+0xa5c>)
 8007c70:	4293      	cmp	r3, r2
 8007c72:	d009      	beq.n	8007c88 <HAL_DMA_IRQHandler+0x984>
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	4a3a      	ldr	r2, [pc, #232]	@ (8007d64 <HAL_DMA_IRQHandler+0xa60>)
 8007c7a:	4293      	cmp	r3, r2
 8007c7c:	d004      	beq.n	8007c88 <HAL_DMA_IRQHandler+0x984>
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	4a39      	ldr	r2, [pc, #228]	@ (8007d68 <HAL_DMA_IRQHandler+0xa64>)
 8007c84:	4293      	cmp	r3, r2
 8007c86:	d101      	bne.n	8007c8c <HAL_DMA_IRQHandler+0x988>
 8007c88:	2301      	movs	r3, #1
 8007c8a:	e000      	b.n	8007c8e <HAL_DMA_IRQHandler+0x98a>
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	f000 823f 	beq.w	8008112 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ca0:	f003 031f 	and.w	r3, r3, #31
 8007ca4:	2204      	movs	r2, #4
 8007ca6:	409a      	lsls	r2, r3
 8007ca8:	697b      	ldr	r3, [r7, #20]
 8007caa:	4013      	ands	r3, r2
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	f000 80cd 	beq.w	8007e4c <HAL_DMA_IRQHandler+0xb48>
 8007cb2:	693b      	ldr	r3, [r7, #16]
 8007cb4:	f003 0304 	and.w	r3, r3, #4
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	f000 80c7 	beq.w	8007e4c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007cc2:	f003 031f 	and.w	r3, r3, #31
 8007cc6:	2204      	movs	r2, #4
 8007cc8:	409a      	lsls	r2, r3
 8007cca:	69fb      	ldr	r3, [r7, #28]
 8007ccc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007cce:	693b      	ldr	r3, [r7, #16]
 8007cd0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d049      	beq.n	8007d6c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007cd8:	693b      	ldr	r3, [r7, #16]
 8007cda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d109      	bne.n	8007cf6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	f000 8210 	beq.w	800810c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007cf0:	6878      	ldr	r0, [r7, #4]
 8007cf2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007cf4:	e20a      	b.n	800810c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	f000 8206 	beq.w	800810c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d04:	6878      	ldr	r0, [r7, #4]
 8007d06:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007d08:	e200      	b.n	800810c <HAL_DMA_IRQHandler+0xe08>
 8007d0a:	bf00      	nop
 8007d0c:	40020010 	.word	0x40020010
 8007d10:	40020028 	.word	0x40020028
 8007d14:	40020040 	.word	0x40020040
 8007d18:	40020058 	.word	0x40020058
 8007d1c:	40020070 	.word	0x40020070
 8007d20:	40020088 	.word	0x40020088
 8007d24:	400200a0 	.word	0x400200a0
 8007d28:	400200b8 	.word	0x400200b8
 8007d2c:	40020410 	.word	0x40020410
 8007d30:	40020428 	.word	0x40020428
 8007d34:	40020440 	.word	0x40020440
 8007d38:	40020458 	.word	0x40020458
 8007d3c:	40020470 	.word	0x40020470
 8007d40:	40020488 	.word	0x40020488
 8007d44:	400204a0 	.word	0x400204a0
 8007d48:	400204b8 	.word	0x400204b8
 8007d4c:	58025408 	.word	0x58025408
 8007d50:	5802541c 	.word	0x5802541c
 8007d54:	58025430 	.word	0x58025430
 8007d58:	58025444 	.word	0x58025444
 8007d5c:	58025458 	.word	0x58025458
 8007d60:	5802546c 	.word	0x5802546c
 8007d64:	58025480 	.word	0x58025480
 8007d68:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007d6c:	693b      	ldr	r3, [r7, #16]
 8007d6e:	f003 0320 	and.w	r3, r3, #32
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d160      	bne.n	8007e38 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	4a7f      	ldr	r2, [pc, #508]	@ (8007f78 <HAL_DMA_IRQHandler+0xc74>)
 8007d7c:	4293      	cmp	r3, r2
 8007d7e:	d04a      	beq.n	8007e16 <HAL_DMA_IRQHandler+0xb12>
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	4a7d      	ldr	r2, [pc, #500]	@ (8007f7c <HAL_DMA_IRQHandler+0xc78>)
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d045      	beq.n	8007e16 <HAL_DMA_IRQHandler+0xb12>
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	4a7c      	ldr	r2, [pc, #496]	@ (8007f80 <HAL_DMA_IRQHandler+0xc7c>)
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d040      	beq.n	8007e16 <HAL_DMA_IRQHandler+0xb12>
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	4a7a      	ldr	r2, [pc, #488]	@ (8007f84 <HAL_DMA_IRQHandler+0xc80>)
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d03b      	beq.n	8007e16 <HAL_DMA_IRQHandler+0xb12>
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4a79      	ldr	r2, [pc, #484]	@ (8007f88 <HAL_DMA_IRQHandler+0xc84>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d036      	beq.n	8007e16 <HAL_DMA_IRQHandler+0xb12>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	4a77      	ldr	r2, [pc, #476]	@ (8007f8c <HAL_DMA_IRQHandler+0xc88>)
 8007dae:	4293      	cmp	r3, r2
 8007db0:	d031      	beq.n	8007e16 <HAL_DMA_IRQHandler+0xb12>
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	4a76      	ldr	r2, [pc, #472]	@ (8007f90 <HAL_DMA_IRQHandler+0xc8c>)
 8007db8:	4293      	cmp	r3, r2
 8007dba:	d02c      	beq.n	8007e16 <HAL_DMA_IRQHandler+0xb12>
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	4a74      	ldr	r2, [pc, #464]	@ (8007f94 <HAL_DMA_IRQHandler+0xc90>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d027      	beq.n	8007e16 <HAL_DMA_IRQHandler+0xb12>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	4a73      	ldr	r2, [pc, #460]	@ (8007f98 <HAL_DMA_IRQHandler+0xc94>)
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d022      	beq.n	8007e16 <HAL_DMA_IRQHandler+0xb12>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a71      	ldr	r2, [pc, #452]	@ (8007f9c <HAL_DMA_IRQHandler+0xc98>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d01d      	beq.n	8007e16 <HAL_DMA_IRQHandler+0xb12>
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4a70      	ldr	r2, [pc, #448]	@ (8007fa0 <HAL_DMA_IRQHandler+0xc9c>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d018      	beq.n	8007e16 <HAL_DMA_IRQHandler+0xb12>
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	4a6e      	ldr	r2, [pc, #440]	@ (8007fa4 <HAL_DMA_IRQHandler+0xca0>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d013      	beq.n	8007e16 <HAL_DMA_IRQHandler+0xb12>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	4a6d      	ldr	r2, [pc, #436]	@ (8007fa8 <HAL_DMA_IRQHandler+0xca4>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d00e      	beq.n	8007e16 <HAL_DMA_IRQHandler+0xb12>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4a6b      	ldr	r2, [pc, #428]	@ (8007fac <HAL_DMA_IRQHandler+0xca8>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d009      	beq.n	8007e16 <HAL_DMA_IRQHandler+0xb12>
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	4a6a      	ldr	r2, [pc, #424]	@ (8007fb0 <HAL_DMA_IRQHandler+0xcac>)
 8007e08:	4293      	cmp	r3, r2
 8007e0a:	d004      	beq.n	8007e16 <HAL_DMA_IRQHandler+0xb12>
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	4a68      	ldr	r2, [pc, #416]	@ (8007fb4 <HAL_DMA_IRQHandler+0xcb0>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d108      	bne.n	8007e28 <HAL_DMA_IRQHandler+0xb24>
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	681a      	ldr	r2, [r3, #0]
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f022 0208 	bic.w	r2, r2, #8
 8007e24:	601a      	str	r2, [r3, #0]
 8007e26:	e007      	b.n	8007e38 <HAL_DMA_IRQHandler+0xb34>
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	681a      	ldr	r2, [r3, #0]
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f022 0204 	bic.w	r2, r2, #4
 8007e36:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	f000 8165 	beq.w	800810c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007e4a:	e15f      	b.n	800810c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e50:	f003 031f 	and.w	r3, r3, #31
 8007e54:	2202      	movs	r2, #2
 8007e56:	409a      	lsls	r2, r3
 8007e58:	697b      	ldr	r3, [r7, #20]
 8007e5a:	4013      	ands	r3, r2
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	f000 80c5 	beq.w	8007fec <HAL_DMA_IRQHandler+0xce8>
 8007e62:	693b      	ldr	r3, [r7, #16]
 8007e64:	f003 0302 	and.w	r3, r3, #2
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	f000 80bf 	beq.w	8007fec <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e72:	f003 031f 	and.w	r3, r3, #31
 8007e76:	2202      	movs	r2, #2
 8007e78:	409a      	lsls	r2, r3
 8007e7a:	69fb      	ldr	r3, [r7, #28]
 8007e7c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007e7e:	693b      	ldr	r3, [r7, #16]
 8007e80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d018      	beq.n	8007eba <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007e88:	693b      	ldr	r3, [r7, #16]
 8007e8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d109      	bne.n	8007ea6 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	f000 813a 	beq.w	8008110 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ea0:	6878      	ldr	r0, [r7, #4]
 8007ea2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007ea4:	e134      	b.n	8008110 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	f000 8130 	beq.w	8008110 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007eb4:	6878      	ldr	r0, [r7, #4]
 8007eb6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007eb8:	e12a      	b.n	8008110 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007eba:	693b      	ldr	r3, [r7, #16]
 8007ebc:	f003 0320 	and.w	r3, r3, #32
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	f040 8089 	bne.w	8007fd8 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	4a2b      	ldr	r2, [pc, #172]	@ (8007f78 <HAL_DMA_IRQHandler+0xc74>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d04a      	beq.n	8007f66 <HAL_DMA_IRQHandler+0xc62>
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	4a29      	ldr	r2, [pc, #164]	@ (8007f7c <HAL_DMA_IRQHandler+0xc78>)
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d045      	beq.n	8007f66 <HAL_DMA_IRQHandler+0xc62>
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4a28      	ldr	r2, [pc, #160]	@ (8007f80 <HAL_DMA_IRQHandler+0xc7c>)
 8007ee0:	4293      	cmp	r3, r2
 8007ee2:	d040      	beq.n	8007f66 <HAL_DMA_IRQHandler+0xc62>
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4a26      	ldr	r2, [pc, #152]	@ (8007f84 <HAL_DMA_IRQHandler+0xc80>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d03b      	beq.n	8007f66 <HAL_DMA_IRQHandler+0xc62>
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	4a25      	ldr	r2, [pc, #148]	@ (8007f88 <HAL_DMA_IRQHandler+0xc84>)
 8007ef4:	4293      	cmp	r3, r2
 8007ef6:	d036      	beq.n	8007f66 <HAL_DMA_IRQHandler+0xc62>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	4a23      	ldr	r2, [pc, #140]	@ (8007f8c <HAL_DMA_IRQHandler+0xc88>)
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d031      	beq.n	8007f66 <HAL_DMA_IRQHandler+0xc62>
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	4a22      	ldr	r2, [pc, #136]	@ (8007f90 <HAL_DMA_IRQHandler+0xc8c>)
 8007f08:	4293      	cmp	r3, r2
 8007f0a:	d02c      	beq.n	8007f66 <HAL_DMA_IRQHandler+0xc62>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	4a20      	ldr	r2, [pc, #128]	@ (8007f94 <HAL_DMA_IRQHandler+0xc90>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d027      	beq.n	8007f66 <HAL_DMA_IRQHandler+0xc62>
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	4a1f      	ldr	r2, [pc, #124]	@ (8007f98 <HAL_DMA_IRQHandler+0xc94>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d022      	beq.n	8007f66 <HAL_DMA_IRQHandler+0xc62>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	4a1d      	ldr	r2, [pc, #116]	@ (8007f9c <HAL_DMA_IRQHandler+0xc98>)
 8007f26:	4293      	cmp	r3, r2
 8007f28:	d01d      	beq.n	8007f66 <HAL_DMA_IRQHandler+0xc62>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4a1c      	ldr	r2, [pc, #112]	@ (8007fa0 <HAL_DMA_IRQHandler+0xc9c>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d018      	beq.n	8007f66 <HAL_DMA_IRQHandler+0xc62>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	4a1a      	ldr	r2, [pc, #104]	@ (8007fa4 <HAL_DMA_IRQHandler+0xca0>)
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d013      	beq.n	8007f66 <HAL_DMA_IRQHandler+0xc62>
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	4a19      	ldr	r2, [pc, #100]	@ (8007fa8 <HAL_DMA_IRQHandler+0xca4>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d00e      	beq.n	8007f66 <HAL_DMA_IRQHandler+0xc62>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	4a17      	ldr	r2, [pc, #92]	@ (8007fac <HAL_DMA_IRQHandler+0xca8>)
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d009      	beq.n	8007f66 <HAL_DMA_IRQHandler+0xc62>
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	4a16      	ldr	r2, [pc, #88]	@ (8007fb0 <HAL_DMA_IRQHandler+0xcac>)
 8007f58:	4293      	cmp	r3, r2
 8007f5a:	d004      	beq.n	8007f66 <HAL_DMA_IRQHandler+0xc62>
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	4a14      	ldr	r2, [pc, #80]	@ (8007fb4 <HAL_DMA_IRQHandler+0xcb0>)
 8007f62:	4293      	cmp	r3, r2
 8007f64:	d128      	bne.n	8007fb8 <HAL_DMA_IRQHandler+0xcb4>
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	681a      	ldr	r2, [r3, #0]
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f022 0214 	bic.w	r2, r2, #20
 8007f74:	601a      	str	r2, [r3, #0]
 8007f76:	e027      	b.n	8007fc8 <HAL_DMA_IRQHandler+0xcc4>
 8007f78:	40020010 	.word	0x40020010
 8007f7c:	40020028 	.word	0x40020028
 8007f80:	40020040 	.word	0x40020040
 8007f84:	40020058 	.word	0x40020058
 8007f88:	40020070 	.word	0x40020070
 8007f8c:	40020088 	.word	0x40020088
 8007f90:	400200a0 	.word	0x400200a0
 8007f94:	400200b8 	.word	0x400200b8
 8007f98:	40020410 	.word	0x40020410
 8007f9c:	40020428 	.word	0x40020428
 8007fa0:	40020440 	.word	0x40020440
 8007fa4:	40020458 	.word	0x40020458
 8007fa8:	40020470 	.word	0x40020470
 8007fac:	40020488 	.word	0x40020488
 8007fb0:	400204a0 	.word	0x400204a0
 8007fb4:	400204b8 	.word	0x400204b8
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	681a      	ldr	r2, [r3, #0]
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f022 020a 	bic.w	r2, r2, #10
 8007fc6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2201      	movs	r2, #1
 8007fcc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	f000 8097 	beq.w	8008110 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007fea:	e091      	b.n	8008110 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ff0:	f003 031f 	and.w	r3, r3, #31
 8007ff4:	2208      	movs	r2, #8
 8007ff6:	409a      	lsls	r2, r3
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	4013      	ands	r3, r2
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	f000 8088 	beq.w	8008112 <HAL_DMA_IRQHandler+0xe0e>
 8008002:	693b      	ldr	r3, [r7, #16]
 8008004:	f003 0308 	and.w	r3, r3, #8
 8008008:	2b00      	cmp	r3, #0
 800800a:	f000 8082 	beq.w	8008112 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	4a41      	ldr	r2, [pc, #260]	@ (8008118 <HAL_DMA_IRQHandler+0xe14>)
 8008014:	4293      	cmp	r3, r2
 8008016:	d04a      	beq.n	80080ae <HAL_DMA_IRQHandler+0xdaa>
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	4a3f      	ldr	r2, [pc, #252]	@ (800811c <HAL_DMA_IRQHandler+0xe18>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d045      	beq.n	80080ae <HAL_DMA_IRQHandler+0xdaa>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	4a3e      	ldr	r2, [pc, #248]	@ (8008120 <HAL_DMA_IRQHandler+0xe1c>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d040      	beq.n	80080ae <HAL_DMA_IRQHandler+0xdaa>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a3c      	ldr	r2, [pc, #240]	@ (8008124 <HAL_DMA_IRQHandler+0xe20>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d03b      	beq.n	80080ae <HAL_DMA_IRQHandler+0xdaa>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	4a3b      	ldr	r2, [pc, #236]	@ (8008128 <HAL_DMA_IRQHandler+0xe24>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d036      	beq.n	80080ae <HAL_DMA_IRQHandler+0xdaa>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	4a39      	ldr	r2, [pc, #228]	@ (800812c <HAL_DMA_IRQHandler+0xe28>)
 8008046:	4293      	cmp	r3, r2
 8008048:	d031      	beq.n	80080ae <HAL_DMA_IRQHandler+0xdaa>
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	4a38      	ldr	r2, [pc, #224]	@ (8008130 <HAL_DMA_IRQHandler+0xe2c>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d02c      	beq.n	80080ae <HAL_DMA_IRQHandler+0xdaa>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	4a36      	ldr	r2, [pc, #216]	@ (8008134 <HAL_DMA_IRQHandler+0xe30>)
 800805a:	4293      	cmp	r3, r2
 800805c:	d027      	beq.n	80080ae <HAL_DMA_IRQHandler+0xdaa>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4a35      	ldr	r2, [pc, #212]	@ (8008138 <HAL_DMA_IRQHandler+0xe34>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d022      	beq.n	80080ae <HAL_DMA_IRQHandler+0xdaa>
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	4a33      	ldr	r2, [pc, #204]	@ (800813c <HAL_DMA_IRQHandler+0xe38>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d01d      	beq.n	80080ae <HAL_DMA_IRQHandler+0xdaa>
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	4a32      	ldr	r2, [pc, #200]	@ (8008140 <HAL_DMA_IRQHandler+0xe3c>)
 8008078:	4293      	cmp	r3, r2
 800807a:	d018      	beq.n	80080ae <HAL_DMA_IRQHandler+0xdaa>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	4a30      	ldr	r2, [pc, #192]	@ (8008144 <HAL_DMA_IRQHandler+0xe40>)
 8008082:	4293      	cmp	r3, r2
 8008084:	d013      	beq.n	80080ae <HAL_DMA_IRQHandler+0xdaa>
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	4a2f      	ldr	r2, [pc, #188]	@ (8008148 <HAL_DMA_IRQHandler+0xe44>)
 800808c:	4293      	cmp	r3, r2
 800808e:	d00e      	beq.n	80080ae <HAL_DMA_IRQHandler+0xdaa>
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	4a2d      	ldr	r2, [pc, #180]	@ (800814c <HAL_DMA_IRQHandler+0xe48>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d009      	beq.n	80080ae <HAL_DMA_IRQHandler+0xdaa>
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	4a2c      	ldr	r2, [pc, #176]	@ (8008150 <HAL_DMA_IRQHandler+0xe4c>)
 80080a0:	4293      	cmp	r3, r2
 80080a2:	d004      	beq.n	80080ae <HAL_DMA_IRQHandler+0xdaa>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	4a2a      	ldr	r2, [pc, #168]	@ (8008154 <HAL_DMA_IRQHandler+0xe50>)
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d108      	bne.n	80080c0 <HAL_DMA_IRQHandler+0xdbc>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	681a      	ldr	r2, [r3, #0]
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f022 021c 	bic.w	r2, r2, #28
 80080bc:	601a      	str	r2, [r3, #0]
 80080be:	e007      	b.n	80080d0 <HAL_DMA_IRQHandler+0xdcc>
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	681a      	ldr	r2, [r3, #0]
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f022 020e 	bic.w	r2, r2, #14
 80080ce:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80080d4:	f003 031f 	and.w	r3, r3, #31
 80080d8:	2201      	movs	r2, #1
 80080da:	409a      	lsls	r2, r3
 80080dc:	69fb      	ldr	r3, [r7, #28]
 80080de:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2201      	movs	r2, #1
 80080e4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2201      	movs	r2, #1
 80080ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2200      	movs	r2, #0
 80080f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d009      	beq.n	8008112 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008102:	6878      	ldr	r0, [r7, #4]
 8008104:	4798      	blx	r3
 8008106:	e004      	b.n	8008112 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8008108:	bf00      	nop
 800810a:	e002      	b.n	8008112 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800810c:	bf00      	nop
 800810e:	e000      	b.n	8008112 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008110:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8008112:	3728      	adds	r7, #40	@ 0x28
 8008114:	46bd      	mov	sp, r7
 8008116:	bd80      	pop	{r7, pc}
 8008118:	40020010 	.word	0x40020010
 800811c:	40020028 	.word	0x40020028
 8008120:	40020040 	.word	0x40020040
 8008124:	40020058 	.word	0x40020058
 8008128:	40020070 	.word	0x40020070
 800812c:	40020088 	.word	0x40020088
 8008130:	400200a0 	.word	0x400200a0
 8008134:	400200b8 	.word	0x400200b8
 8008138:	40020410 	.word	0x40020410
 800813c:	40020428 	.word	0x40020428
 8008140:	40020440 	.word	0x40020440
 8008144:	40020458 	.word	0x40020458
 8008148:	40020470 	.word	0x40020470
 800814c:	40020488 	.word	0x40020488
 8008150:	400204a0 	.word	0x400204a0
 8008154:	400204b8 	.word	0x400204b8

08008158 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(const DMA_HandleTypeDef *hdma)
{
 8008158:	b480      	push	{r7}
 800815a:	b083      	sub	sp, #12
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008166:	b2db      	uxtb	r3, r3
}
 8008168:	4618      	mov	r0, r3
 800816a:	370c      	adds	r7, #12
 800816c:	46bd      	mov	sp, r7
 800816e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008172:	4770      	bx	lr

08008174 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8008174:	b480      	push	{r7}
 8008176:	b083      	sub	sp, #12
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8008180:	4618      	mov	r0, r3
 8008182:	370c      	adds	r7, #12
 8008184:	46bd      	mov	sp, r7
 8008186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818a:	4770      	bx	lr

0800818c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800818c:	b480      	push	{r7}
 800818e:	b087      	sub	sp, #28
 8008190:	af00      	add	r7, sp, #0
 8008192:	60f8      	str	r0, [r7, #12]
 8008194:	60b9      	str	r1, [r7, #8]
 8008196:	607a      	str	r2, [r7, #4]
 8008198:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800819e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081a4:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	4a7f      	ldr	r2, [pc, #508]	@ (80083a8 <DMA_SetConfig+0x21c>)
 80081ac:	4293      	cmp	r3, r2
 80081ae:	d072      	beq.n	8008296 <DMA_SetConfig+0x10a>
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	4a7d      	ldr	r2, [pc, #500]	@ (80083ac <DMA_SetConfig+0x220>)
 80081b6:	4293      	cmp	r3, r2
 80081b8:	d06d      	beq.n	8008296 <DMA_SetConfig+0x10a>
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	4a7c      	ldr	r2, [pc, #496]	@ (80083b0 <DMA_SetConfig+0x224>)
 80081c0:	4293      	cmp	r3, r2
 80081c2:	d068      	beq.n	8008296 <DMA_SetConfig+0x10a>
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	4a7a      	ldr	r2, [pc, #488]	@ (80083b4 <DMA_SetConfig+0x228>)
 80081ca:	4293      	cmp	r3, r2
 80081cc:	d063      	beq.n	8008296 <DMA_SetConfig+0x10a>
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4a79      	ldr	r2, [pc, #484]	@ (80083b8 <DMA_SetConfig+0x22c>)
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d05e      	beq.n	8008296 <DMA_SetConfig+0x10a>
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4a77      	ldr	r2, [pc, #476]	@ (80083bc <DMA_SetConfig+0x230>)
 80081de:	4293      	cmp	r3, r2
 80081e0:	d059      	beq.n	8008296 <DMA_SetConfig+0x10a>
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	4a76      	ldr	r2, [pc, #472]	@ (80083c0 <DMA_SetConfig+0x234>)
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d054      	beq.n	8008296 <DMA_SetConfig+0x10a>
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	4a74      	ldr	r2, [pc, #464]	@ (80083c4 <DMA_SetConfig+0x238>)
 80081f2:	4293      	cmp	r3, r2
 80081f4:	d04f      	beq.n	8008296 <DMA_SetConfig+0x10a>
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	4a73      	ldr	r2, [pc, #460]	@ (80083c8 <DMA_SetConfig+0x23c>)
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d04a      	beq.n	8008296 <DMA_SetConfig+0x10a>
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	4a71      	ldr	r2, [pc, #452]	@ (80083cc <DMA_SetConfig+0x240>)
 8008206:	4293      	cmp	r3, r2
 8008208:	d045      	beq.n	8008296 <DMA_SetConfig+0x10a>
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	4a70      	ldr	r2, [pc, #448]	@ (80083d0 <DMA_SetConfig+0x244>)
 8008210:	4293      	cmp	r3, r2
 8008212:	d040      	beq.n	8008296 <DMA_SetConfig+0x10a>
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	4a6e      	ldr	r2, [pc, #440]	@ (80083d4 <DMA_SetConfig+0x248>)
 800821a:	4293      	cmp	r3, r2
 800821c:	d03b      	beq.n	8008296 <DMA_SetConfig+0x10a>
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	4a6d      	ldr	r2, [pc, #436]	@ (80083d8 <DMA_SetConfig+0x24c>)
 8008224:	4293      	cmp	r3, r2
 8008226:	d036      	beq.n	8008296 <DMA_SetConfig+0x10a>
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	4a6b      	ldr	r2, [pc, #428]	@ (80083dc <DMA_SetConfig+0x250>)
 800822e:	4293      	cmp	r3, r2
 8008230:	d031      	beq.n	8008296 <DMA_SetConfig+0x10a>
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	4a6a      	ldr	r2, [pc, #424]	@ (80083e0 <DMA_SetConfig+0x254>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d02c      	beq.n	8008296 <DMA_SetConfig+0x10a>
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4a68      	ldr	r2, [pc, #416]	@ (80083e4 <DMA_SetConfig+0x258>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d027      	beq.n	8008296 <DMA_SetConfig+0x10a>
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	4a67      	ldr	r2, [pc, #412]	@ (80083e8 <DMA_SetConfig+0x25c>)
 800824c:	4293      	cmp	r3, r2
 800824e:	d022      	beq.n	8008296 <DMA_SetConfig+0x10a>
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	4a65      	ldr	r2, [pc, #404]	@ (80083ec <DMA_SetConfig+0x260>)
 8008256:	4293      	cmp	r3, r2
 8008258:	d01d      	beq.n	8008296 <DMA_SetConfig+0x10a>
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	4a64      	ldr	r2, [pc, #400]	@ (80083f0 <DMA_SetConfig+0x264>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d018      	beq.n	8008296 <DMA_SetConfig+0x10a>
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	4a62      	ldr	r2, [pc, #392]	@ (80083f4 <DMA_SetConfig+0x268>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d013      	beq.n	8008296 <DMA_SetConfig+0x10a>
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	4a61      	ldr	r2, [pc, #388]	@ (80083f8 <DMA_SetConfig+0x26c>)
 8008274:	4293      	cmp	r3, r2
 8008276:	d00e      	beq.n	8008296 <DMA_SetConfig+0x10a>
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	4a5f      	ldr	r2, [pc, #380]	@ (80083fc <DMA_SetConfig+0x270>)
 800827e:	4293      	cmp	r3, r2
 8008280:	d009      	beq.n	8008296 <DMA_SetConfig+0x10a>
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	4a5e      	ldr	r2, [pc, #376]	@ (8008400 <DMA_SetConfig+0x274>)
 8008288:	4293      	cmp	r3, r2
 800828a:	d004      	beq.n	8008296 <DMA_SetConfig+0x10a>
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	4a5c      	ldr	r2, [pc, #368]	@ (8008404 <DMA_SetConfig+0x278>)
 8008292:	4293      	cmp	r3, r2
 8008294:	d101      	bne.n	800829a <DMA_SetConfig+0x10e>
 8008296:	2301      	movs	r3, #1
 8008298:	e000      	b.n	800829c <DMA_SetConfig+0x110>
 800829a:	2300      	movs	r3, #0
 800829c:	2b00      	cmp	r3, #0
 800829e:	d00d      	beq.n	80082bc <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80082a4:	68fa      	ldr	r2, [r7, #12]
 80082a6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80082a8:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d004      	beq.n	80082bc <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082b6:	68fa      	ldr	r2, [r7, #12]
 80082b8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80082ba:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4a39      	ldr	r2, [pc, #228]	@ (80083a8 <DMA_SetConfig+0x21c>)
 80082c2:	4293      	cmp	r3, r2
 80082c4:	d04a      	beq.n	800835c <DMA_SetConfig+0x1d0>
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	4a38      	ldr	r2, [pc, #224]	@ (80083ac <DMA_SetConfig+0x220>)
 80082cc:	4293      	cmp	r3, r2
 80082ce:	d045      	beq.n	800835c <DMA_SetConfig+0x1d0>
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	4a36      	ldr	r2, [pc, #216]	@ (80083b0 <DMA_SetConfig+0x224>)
 80082d6:	4293      	cmp	r3, r2
 80082d8:	d040      	beq.n	800835c <DMA_SetConfig+0x1d0>
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	4a35      	ldr	r2, [pc, #212]	@ (80083b4 <DMA_SetConfig+0x228>)
 80082e0:	4293      	cmp	r3, r2
 80082e2:	d03b      	beq.n	800835c <DMA_SetConfig+0x1d0>
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	4a33      	ldr	r2, [pc, #204]	@ (80083b8 <DMA_SetConfig+0x22c>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d036      	beq.n	800835c <DMA_SetConfig+0x1d0>
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	4a32      	ldr	r2, [pc, #200]	@ (80083bc <DMA_SetConfig+0x230>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d031      	beq.n	800835c <DMA_SetConfig+0x1d0>
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	4a30      	ldr	r2, [pc, #192]	@ (80083c0 <DMA_SetConfig+0x234>)
 80082fe:	4293      	cmp	r3, r2
 8008300:	d02c      	beq.n	800835c <DMA_SetConfig+0x1d0>
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	4a2f      	ldr	r2, [pc, #188]	@ (80083c4 <DMA_SetConfig+0x238>)
 8008308:	4293      	cmp	r3, r2
 800830a:	d027      	beq.n	800835c <DMA_SetConfig+0x1d0>
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	4a2d      	ldr	r2, [pc, #180]	@ (80083c8 <DMA_SetConfig+0x23c>)
 8008312:	4293      	cmp	r3, r2
 8008314:	d022      	beq.n	800835c <DMA_SetConfig+0x1d0>
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	4a2c      	ldr	r2, [pc, #176]	@ (80083cc <DMA_SetConfig+0x240>)
 800831c:	4293      	cmp	r3, r2
 800831e:	d01d      	beq.n	800835c <DMA_SetConfig+0x1d0>
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4a2a      	ldr	r2, [pc, #168]	@ (80083d0 <DMA_SetConfig+0x244>)
 8008326:	4293      	cmp	r3, r2
 8008328:	d018      	beq.n	800835c <DMA_SetConfig+0x1d0>
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4a29      	ldr	r2, [pc, #164]	@ (80083d4 <DMA_SetConfig+0x248>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d013      	beq.n	800835c <DMA_SetConfig+0x1d0>
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	4a27      	ldr	r2, [pc, #156]	@ (80083d8 <DMA_SetConfig+0x24c>)
 800833a:	4293      	cmp	r3, r2
 800833c:	d00e      	beq.n	800835c <DMA_SetConfig+0x1d0>
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	4a26      	ldr	r2, [pc, #152]	@ (80083dc <DMA_SetConfig+0x250>)
 8008344:	4293      	cmp	r3, r2
 8008346:	d009      	beq.n	800835c <DMA_SetConfig+0x1d0>
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	4a24      	ldr	r2, [pc, #144]	@ (80083e0 <DMA_SetConfig+0x254>)
 800834e:	4293      	cmp	r3, r2
 8008350:	d004      	beq.n	800835c <DMA_SetConfig+0x1d0>
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	4a23      	ldr	r2, [pc, #140]	@ (80083e4 <DMA_SetConfig+0x258>)
 8008358:	4293      	cmp	r3, r2
 800835a:	d101      	bne.n	8008360 <DMA_SetConfig+0x1d4>
 800835c:	2301      	movs	r3, #1
 800835e:	e000      	b.n	8008362 <DMA_SetConfig+0x1d6>
 8008360:	2300      	movs	r3, #0
 8008362:	2b00      	cmp	r3, #0
 8008364:	d059      	beq.n	800841a <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800836a:	f003 031f 	and.w	r3, r3, #31
 800836e:	223f      	movs	r2, #63	@ 0x3f
 8008370:	409a      	lsls	r2, r3
 8008372:	697b      	ldr	r3, [r7, #20]
 8008374:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	681a      	ldr	r2, [r3, #0]
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008384:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	683a      	ldr	r2, [r7, #0]
 800838c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	689b      	ldr	r3, [r3, #8]
 8008392:	2b40      	cmp	r3, #64	@ 0x40
 8008394:	d138      	bne.n	8008408 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	687a      	ldr	r2, [r7, #4]
 800839c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	68ba      	ldr	r2, [r7, #8]
 80083a4:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80083a6:	e086      	b.n	80084b6 <DMA_SetConfig+0x32a>
 80083a8:	40020010 	.word	0x40020010
 80083ac:	40020028 	.word	0x40020028
 80083b0:	40020040 	.word	0x40020040
 80083b4:	40020058 	.word	0x40020058
 80083b8:	40020070 	.word	0x40020070
 80083bc:	40020088 	.word	0x40020088
 80083c0:	400200a0 	.word	0x400200a0
 80083c4:	400200b8 	.word	0x400200b8
 80083c8:	40020410 	.word	0x40020410
 80083cc:	40020428 	.word	0x40020428
 80083d0:	40020440 	.word	0x40020440
 80083d4:	40020458 	.word	0x40020458
 80083d8:	40020470 	.word	0x40020470
 80083dc:	40020488 	.word	0x40020488
 80083e0:	400204a0 	.word	0x400204a0
 80083e4:	400204b8 	.word	0x400204b8
 80083e8:	58025408 	.word	0x58025408
 80083ec:	5802541c 	.word	0x5802541c
 80083f0:	58025430 	.word	0x58025430
 80083f4:	58025444 	.word	0x58025444
 80083f8:	58025458 	.word	0x58025458
 80083fc:	5802546c 	.word	0x5802546c
 8008400:	58025480 	.word	0x58025480
 8008404:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	68ba      	ldr	r2, [r7, #8]
 800840e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	687a      	ldr	r2, [r7, #4]
 8008416:	60da      	str	r2, [r3, #12]
}
 8008418:	e04d      	b.n	80084b6 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	4a29      	ldr	r2, [pc, #164]	@ (80084c4 <DMA_SetConfig+0x338>)
 8008420:	4293      	cmp	r3, r2
 8008422:	d022      	beq.n	800846a <DMA_SetConfig+0x2de>
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	4a27      	ldr	r2, [pc, #156]	@ (80084c8 <DMA_SetConfig+0x33c>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d01d      	beq.n	800846a <DMA_SetConfig+0x2de>
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	4a26      	ldr	r2, [pc, #152]	@ (80084cc <DMA_SetConfig+0x340>)
 8008434:	4293      	cmp	r3, r2
 8008436:	d018      	beq.n	800846a <DMA_SetConfig+0x2de>
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	4a24      	ldr	r2, [pc, #144]	@ (80084d0 <DMA_SetConfig+0x344>)
 800843e:	4293      	cmp	r3, r2
 8008440:	d013      	beq.n	800846a <DMA_SetConfig+0x2de>
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	4a23      	ldr	r2, [pc, #140]	@ (80084d4 <DMA_SetConfig+0x348>)
 8008448:	4293      	cmp	r3, r2
 800844a:	d00e      	beq.n	800846a <DMA_SetConfig+0x2de>
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	4a21      	ldr	r2, [pc, #132]	@ (80084d8 <DMA_SetConfig+0x34c>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d009      	beq.n	800846a <DMA_SetConfig+0x2de>
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	4a20      	ldr	r2, [pc, #128]	@ (80084dc <DMA_SetConfig+0x350>)
 800845c:	4293      	cmp	r3, r2
 800845e:	d004      	beq.n	800846a <DMA_SetConfig+0x2de>
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4a1e      	ldr	r2, [pc, #120]	@ (80084e0 <DMA_SetConfig+0x354>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d101      	bne.n	800846e <DMA_SetConfig+0x2e2>
 800846a:	2301      	movs	r3, #1
 800846c:	e000      	b.n	8008470 <DMA_SetConfig+0x2e4>
 800846e:	2300      	movs	r3, #0
 8008470:	2b00      	cmp	r3, #0
 8008472:	d020      	beq.n	80084b6 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008478:	f003 031f 	and.w	r3, r3, #31
 800847c:	2201      	movs	r2, #1
 800847e:	409a      	lsls	r2, r3
 8008480:	693b      	ldr	r3, [r7, #16]
 8008482:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	683a      	ldr	r2, [r7, #0]
 800848a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	689b      	ldr	r3, [r3, #8]
 8008490:	2b40      	cmp	r3, #64	@ 0x40
 8008492:	d108      	bne.n	80084a6 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	687a      	ldr	r2, [r7, #4]
 800849a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	68ba      	ldr	r2, [r7, #8]
 80084a2:	60da      	str	r2, [r3, #12]
}
 80084a4:	e007      	b.n	80084b6 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	68ba      	ldr	r2, [r7, #8]
 80084ac:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	687a      	ldr	r2, [r7, #4]
 80084b4:	60da      	str	r2, [r3, #12]
}
 80084b6:	bf00      	nop
 80084b8:	371c      	adds	r7, #28
 80084ba:	46bd      	mov	sp, r7
 80084bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c0:	4770      	bx	lr
 80084c2:	bf00      	nop
 80084c4:	58025408 	.word	0x58025408
 80084c8:	5802541c 	.word	0x5802541c
 80084cc:	58025430 	.word	0x58025430
 80084d0:	58025444 	.word	0x58025444
 80084d4:	58025458 	.word	0x58025458
 80084d8:	5802546c 	.word	0x5802546c
 80084dc:	58025480 	.word	0x58025480
 80084e0:	58025494 	.word	0x58025494

080084e4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80084e4:	b480      	push	{r7}
 80084e6:	b085      	sub	sp, #20
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	4a42      	ldr	r2, [pc, #264]	@ (80085fc <DMA_CalcBaseAndBitshift+0x118>)
 80084f2:	4293      	cmp	r3, r2
 80084f4:	d04a      	beq.n	800858c <DMA_CalcBaseAndBitshift+0xa8>
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	4a41      	ldr	r2, [pc, #260]	@ (8008600 <DMA_CalcBaseAndBitshift+0x11c>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d045      	beq.n	800858c <DMA_CalcBaseAndBitshift+0xa8>
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	4a3f      	ldr	r2, [pc, #252]	@ (8008604 <DMA_CalcBaseAndBitshift+0x120>)
 8008506:	4293      	cmp	r3, r2
 8008508:	d040      	beq.n	800858c <DMA_CalcBaseAndBitshift+0xa8>
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	4a3e      	ldr	r2, [pc, #248]	@ (8008608 <DMA_CalcBaseAndBitshift+0x124>)
 8008510:	4293      	cmp	r3, r2
 8008512:	d03b      	beq.n	800858c <DMA_CalcBaseAndBitshift+0xa8>
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	4a3c      	ldr	r2, [pc, #240]	@ (800860c <DMA_CalcBaseAndBitshift+0x128>)
 800851a:	4293      	cmp	r3, r2
 800851c:	d036      	beq.n	800858c <DMA_CalcBaseAndBitshift+0xa8>
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	4a3b      	ldr	r2, [pc, #236]	@ (8008610 <DMA_CalcBaseAndBitshift+0x12c>)
 8008524:	4293      	cmp	r3, r2
 8008526:	d031      	beq.n	800858c <DMA_CalcBaseAndBitshift+0xa8>
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4a39      	ldr	r2, [pc, #228]	@ (8008614 <DMA_CalcBaseAndBitshift+0x130>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d02c      	beq.n	800858c <DMA_CalcBaseAndBitshift+0xa8>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	4a38      	ldr	r2, [pc, #224]	@ (8008618 <DMA_CalcBaseAndBitshift+0x134>)
 8008538:	4293      	cmp	r3, r2
 800853a:	d027      	beq.n	800858c <DMA_CalcBaseAndBitshift+0xa8>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	4a36      	ldr	r2, [pc, #216]	@ (800861c <DMA_CalcBaseAndBitshift+0x138>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d022      	beq.n	800858c <DMA_CalcBaseAndBitshift+0xa8>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	4a35      	ldr	r2, [pc, #212]	@ (8008620 <DMA_CalcBaseAndBitshift+0x13c>)
 800854c:	4293      	cmp	r3, r2
 800854e:	d01d      	beq.n	800858c <DMA_CalcBaseAndBitshift+0xa8>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	4a33      	ldr	r2, [pc, #204]	@ (8008624 <DMA_CalcBaseAndBitshift+0x140>)
 8008556:	4293      	cmp	r3, r2
 8008558:	d018      	beq.n	800858c <DMA_CalcBaseAndBitshift+0xa8>
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	4a32      	ldr	r2, [pc, #200]	@ (8008628 <DMA_CalcBaseAndBitshift+0x144>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d013      	beq.n	800858c <DMA_CalcBaseAndBitshift+0xa8>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	4a30      	ldr	r2, [pc, #192]	@ (800862c <DMA_CalcBaseAndBitshift+0x148>)
 800856a:	4293      	cmp	r3, r2
 800856c:	d00e      	beq.n	800858c <DMA_CalcBaseAndBitshift+0xa8>
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	4a2f      	ldr	r2, [pc, #188]	@ (8008630 <DMA_CalcBaseAndBitshift+0x14c>)
 8008574:	4293      	cmp	r3, r2
 8008576:	d009      	beq.n	800858c <DMA_CalcBaseAndBitshift+0xa8>
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	4a2d      	ldr	r2, [pc, #180]	@ (8008634 <DMA_CalcBaseAndBitshift+0x150>)
 800857e:	4293      	cmp	r3, r2
 8008580:	d004      	beq.n	800858c <DMA_CalcBaseAndBitshift+0xa8>
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	4a2c      	ldr	r2, [pc, #176]	@ (8008638 <DMA_CalcBaseAndBitshift+0x154>)
 8008588:	4293      	cmp	r3, r2
 800858a:	d101      	bne.n	8008590 <DMA_CalcBaseAndBitshift+0xac>
 800858c:	2301      	movs	r3, #1
 800858e:	e000      	b.n	8008592 <DMA_CalcBaseAndBitshift+0xae>
 8008590:	2300      	movs	r3, #0
 8008592:	2b00      	cmp	r3, #0
 8008594:	d024      	beq.n	80085e0 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	b2db      	uxtb	r3, r3
 800859c:	3b10      	subs	r3, #16
 800859e:	4a27      	ldr	r2, [pc, #156]	@ (800863c <DMA_CalcBaseAndBitshift+0x158>)
 80085a0:	fba2 2303 	umull	r2, r3, r2, r3
 80085a4:	091b      	lsrs	r3, r3, #4
 80085a6:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	f003 0307 	and.w	r3, r3, #7
 80085ae:	4a24      	ldr	r2, [pc, #144]	@ (8008640 <DMA_CalcBaseAndBitshift+0x15c>)
 80085b0:	5cd3      	ldrb	r3, [r2, r3]
 80085b2:	461a      	mov	r2, r3
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	2b03      	cmp	r3, #3
 80085bc:	d908      	bls.n	80085d0 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	461a      	mov	r2, r3
 80085c4:	4b1f      	ldr	r3, [pc, #124]	@ (8008644 <DMA_CalcBaseAndBitshift+0x160>)
 80085c6:	4013      	ands	r3, r2
 80085c8:	1d1a      	adds	r2, r3, #4
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	659a      	str	r2, [r3, #88]	@ 0x58
 80085ce:	e00d      	b.n	80085ec <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	461a      	mov	r2, r3
 80085d6:	4b1b      	ldr	r3, [pc, #108]	@ (8008644 <DMA_CalcBaseAndBitshift+0x160>)
 80085d8:	4013      	ands	r3, r2
 80085da:	687a      	ldr	r2, [r7, #4]
 80085dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80085de:	e005      	b.n	80085ec <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80085f0:	4618      	mov	r0, r3
 80085f2:	3714      	adds	r7, #20
 80085f4:	46bd      	mov	sp, r7
 80085f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fa:	4770      	bx	lr
 80085fc:	40020010 	.word	0x40020010
 8008600:	40020028 	.word	0x40020028
 8008604:	40020040 	.word	0x40020040
 8008608:	40020058 	.word	0x40020058
 800860c:	40020070 	.word	0x40020070
 8008610:	40020088 	.word	0x40020088
 8008614:	400200a0 	.word	0x400200a0
 8008618:	400200b8 	.word	0x400200b8
 800861c:	40020410 	.word	0x40020410
 8008620:	40020428 	.word	0x40020428
 8008624:	40020440 	.word	0x40020440
 8008628:	40020458 	.word	0x40020458
 800862c:	40020470 	.word	0x40020470
 8008630:	40020488 	.word	0x40020488
 8008634:	400204a0 	.word	0x400204a0
 8008638:	400204b8 	.word	0x400204b8
 800863c:	aaaaaaab 	.word	0xaaaaaaab
 8008640:	080189f8 	.word	0x080189f8
 8008644:	fffffc00 	.word	0xfffffc00

08008648 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8008648:	b480      	push	{r7}
 800864a:	b085      	sub	sp, #20
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008650:	2300      	movs	r3, #0
 8008652:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	699b      	ldr	r3, [r3, #24]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d120      	bne.n	800869e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008660:	2b03      	cmp	r3, #3
 8008662:	d858      	bhi.n	8008716 <DMA_CheckFifoParam+0xce>
 8008664:	a201      	add	r2, pc, #4	@ (adr r2, 800866c <DMA_CheckFifoParam+0x24>)
 8008666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800866a:	bf00      	nop
 800866c:	0800867d 	.word	0x0800867d
 8008670:	0800868f 	.word	0x0800868f
 8008674:	0800867d 	.word	0x0800867d
 8008678:	08008717 	.word	0x08008717
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008680:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008684:	2b00      	cmp	r3, #0
 8008686:	d048      	beq.n	800871a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8008688:	2301      	movs	r3, #1
 800868a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800868c:	e045      	b.n	800871a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008692:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008696:	d142      	bne.n	800871e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8008698:	2301      	movs	r3, #1
 800869a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800869c:	e03f      	b.n	800871e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	699b      	ldr	r3, [r3, #24]
 80086a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80086a6:	d123      	bne.n	80086f0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086ac:	2b03      	cmp	r3, #3
 80086ae:	d838      	bhi.n	8008722 <DMA_CheckFifoParam+0xda>
 80086b0:	a201      	add	r2, pc, #4	@ (adr r2, 80086b8 <DMA_CheckFifoParam+0x70>)
 80086b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086b6:	bf00      	nop
 80086b8:	080086c9 	.word	0x080086c9
 80086bc:	080086cf 	.word	0x080086cf
 80086c0:	080086c9 	.word	0x080086c9
 80086c4:	080086e1 	.word	0x080086e1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80086c8:	2301      	movs	r3, #1
 80086ca:	73fb      	strb	r3, [r7, #15]
        break;
 80086cc:	e030      	b.n	8008730 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086d2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d025      	beq.n	8008726 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80086da:	2301      	movs	r3, #1
 80086dc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80086de:	e022      	b.n	8008726 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086e4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80086e8:	d11f      	bne.n	800872a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80086ea:	2301      	movs	r3, #1
 80086ec:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80086ee:	e01c      	b.n	800872a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086f4:	2b02      	cmp	r3, #2
 80086f6:	d902      	bls.n	80086fe <DMA_CheckFifoParam+0xb6>
 80086f8:	2b03      	cmp	r3, #3
 80086fa:	d003      	beq.n	8008704 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80086fc:	e018      	b.n	8008730 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80086fe:	2301      	movs	r3, #1
 8008700:	73fb      	strb	r3, [r7, #15]
        break;
 8008702:	e015      	b.n	8008730 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008708:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800870c:	2b00      	cmp	r3, #0
 800870e:	d00e      	beq.n	800872e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8008710:	2301      	movs	r3, #1
 8008712:	73fb      	strb	r3, [r7, #15]
    break;
 8008714:	e00b      	b.n	800872e <DMA_CheckFifoParam+0xe6>
        break;
 8008716:	bf00      	nop
 8008718:	e00a      	b.n	8008730 <DMA_CheckFifoParam+0xe8>
        break;
 800871a:	bf00      	nop
 800871c:	e008      	b.n	8008730 <DMA_CheckFifoParam+0xe8>
        break;
 800871e:	bf00      	nop
 8008720:	e006      	b.n	8008730 <DMA_CheckFifoParam+0xe8>
        break;
 8008722:	bf00      	nop
 8008724:	e004      	b.n	8008730 <DMA_CheckFifoParam+0xe8>
        break;
 8008726:	bf00      	nop
 8008728:	e002      	b.n	8008730 <DMA_CheckFifoParam+0xe8>
        break;
 800872a:	bf00      	nop
 800872c:	e000      	b.n	8008730 <DMA_CheckFifoParam+0xe8>
    break;
 800872e:	bf00      	nop
    }
  }

  return status;
 8008730:	7bfb      	ldrb	r3, [r7, #15]
}
 8008732:	4618      	mov	r0, r3
 8008734:	3714      	adds	r7, #20
 8008736:	46bd      	mov	sp, r7
 8008738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873c:	4770      	bx	lr
 800873e:	bf00      	nop

08008740 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008740:	b480      	push	{r7}
 8008742:	b085      	sub	sp, #20
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4a38      	ldr	r2, [pc, #224]	@ (8008834 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8008754:	4293      	cmp	r3, r2
 8008756:	d022      	beq.n	800879e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	4a36      	ldr	r2, [pc, #216]	@ (8008838 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d01d      	beq.n	800879e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	4a35      	ldr	r2, [pc, #212]	@ (800883c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8008768:	4293      	cmp	r3, r2
 800876a:	d018      	beq.n	800879e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	4a33      	ldr	r2, [pc, #204]	@ (8008840 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8008772:	4293      	cmp	r3, r2
 8008774:	d013      	beq.n	800879e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	4a32      	ldr	r2, [pc, #200]	@ (8008844 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800877c:	4293      	cmp	r3, r2
 800877e:	d00e      	beq.n	800879e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	4a30      	ldr	r2, [pc, #192]	@ (8008848 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8008786:	4293      	cmp	r3, r2
 8008788:	d009      	beq.n	800879e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	4a2f      	ldr	r2, [pc, #188]	@ (800884c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8008790:	4293      	cmp	r3, r2
 8008792:	d004      	beq.n	800879e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	4a2d      	ldr	r2, [pc, #180]	@ (8008850 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800879a:	4293      	cmp	r3, r2
 800879c:	d101      	bne.n	80087a2 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800879e:	2301      	movs	r3, #1
 80087a0:	e000      	b.n	80087a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80087a2:	2300      	movs	r3, #0
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d01a      	beq.n	80087de <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	b2db      	uxtb	r3, r3
 80087ae:	3b08      	subs	r3, #8
 80087b0:	4a28      	ldr	r2, [pc, #160]	@ (8008854 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80087b2:	fba2 2303 	umull	r2, r3, r2, r3
 80087b6:	091b      	lsrs	r3, r3, #4
 80087b8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80087ba:	68fa      	ldr	r2, [r7, #12]
 80087bc:	4b26      	ldr	r3, [pc, #152]	@ (8008858 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80087be:	4413      	add	r3, r2
 80087c0:	009b      	lsls	r3, r3, #2
 80087c2:	461a      	mov	r2, r3
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	4a24      	ldr	r2, [pc, #144]	@ (800885c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80087cc:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	f003 031f 	and.w	r3, r3, #31
 80087d4:	2201      	movs	r2, #1
 80087d6:	409a      	lsls	r2, r3
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80087dc:	e024      	b.n	8008828 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	b2db      	uxtb	r3, r3
 80087e4:	3b10      	subs	r3, #16
 80087e6:	4a1e      	ldr	r2, [pc, #120]	@ (8008860 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80087e8:	fba2 2303 	umull	r2, r3, r2, r3
 80087ec:	091b      	lsrs	r3, r3, #4
 80087ee:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	4a1c      	ldr	r2, [pc, #112]	@ (8008864 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80087f4:	4293      	cmp	r3, r2
 80087f6:	d806      	bhi.n	8008806 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80087f8:	68bb      	ldr	r3, [r7, #8]
 80087fa:	4a1b      	ldr	r2, [pc, #108]	@ (8008868 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80087fc:	4293      	cmp	r3, r2
 80087fe:	d902      	bls.n	8008806 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	3308      	adds	r3, #8
 8008804:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008806:	68fa      	ldr	r2, [r7, #12]
 8008808:	4b18      	ldr	r3, [pc, #96]	@ (800886c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800880a:	4413      	add	r3, r2
 800880c:	009b      	lsls	r3, r3, #2
 800880e:	461a      	mov	r2, r3
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	4a16      	ldr	r2, [pc, #88]	@ (8008870 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8008818:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	f003 031f 	and.w	r3, r3, #31
 8008820:	2201      	movs	r2, #1
 8008822:	409a      	lsls	r2, r3
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008828:	bf00      	nop
 800882a:	3714      	adds	r7, #20
 800882c:	46bd      	mov	sp, r7
 800882e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008832:	4770      	bx	lr
 8008834:	58025408 	.word	0x58025408
 8008838:	5802541c 	.word	0x5802541c
 800883c:	58025430 	.word	0x58025430
 8008840:	58025444 	.word	0x58025444
 8008844:	58025458 	.word	0x58025458
 8008848:	5802546c 	.word	0x5802546c
 800884c:	58025480 	.word	0x58025480
 8008850:	58025494 	.word	0x58025494
 8008854:	cccccccd 	.word	0xcccccccd
 8008858:	16009600 	.word	0x16009600
 800885c:	58025880 	.word	0x58025880
 8008860:	aaaaaaab 	.word	0xaaaaaaab
 8008864:	400204b8 	.word	0x400204b8
 8008868:	4002040f 	.word	0x4002040f
 800886c:	10008200 	.word	0x10008200
 8008870:	40020880 	.word	0x40020880

08008874 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008874:	b480      	push	{r7}
 8008876:	b085      	sub	sp, #20
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	685b      	ldr	r3, [r3, #4]
 8008880:	b2db      	uxtb	r3, r3
 8008882:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d04a      	beq.n	8008920 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	2b08      	cmp	r3, #8
 800888e:	d847      	bhi.n	8008920 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	4a25      	ldr	r2, [pc, #148]	@ (800892c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8008896:	4293      	cmp	r3, r2
 8008898:	d022      	beq.n	80088e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	4a24      	ldr	r2, [pc, #144]	@ (8008930 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80088a0:	4293      	cmp	r3, r2
 80088a2:	d01d      	beq.n	80088e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	4a22      	ldr	r2, [pc, #136]	@ (8008934 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80088aa:	4293      	cmp	r3, r2
 80088ac:	d018      	beq.n	80088e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	4a21      	ldr	r2, [pc, #132]	@ (8008938 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80088b4:	4293      	cmp	r3, r2
 80088b6:	d013      	beq.n	80088e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4a1f      	ldr	r2, [pc, #124]	@ (800893c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d00e      	beq.n	80088e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	4a1e      	ldr	r2, [pc, #120]	@ (8008940 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80088c8:	4293      	cmp	r3, r2
 80088ca:	d009      	beq.n	80088e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	4a1c      	ldr	r2, [pc, #112]	@ (8008944 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d004      	beq.n	80088e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	4a1b      	ldr	r2, [pc, #108]	@ (8008948 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80088dc:	4293      	cmp	r3, r2
 80088de:	d101      	bne.n	80088e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80088e0:	2301      	movs	r3, #1
 80088e2:	e000      	b.n	80088e6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80088e4:	2300      	movs	r3, #0
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d00a      	beq.n	8008900 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80088ea:	68fa      	ldr	r2, [r7, #12]
 80088ec:	4b17      	ldr	r3, [pc, #92]	@ (800894c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80088ee:	4413      	add	r3, r2
 80088f0:	009b      	lsls	r3, r3, #2
 80088f2:	461a      	mov	r2, r3
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	4a15      	ldr	r2, [pc, #84]	@ (8008950 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80088fc:	671a      	str	r2, [r3, #112]	@ 0x70
 80088fe:	e009      	b.n	8008914 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008900:	68fa      	ldr	r2, [r7, #12]
 8008902:	4b14      	ldr	r3, [pc, #80]	@ (8008954 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8008904:	4413      	add	r3, r2
 8008906:	009b      	lsls	r3, r3, #2
 8008908:	461a      	mov	r2, r3
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	4a11      	ldr	r2, [pc, #68]	@ (8008958 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8008912:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	3b01      	subs	r3, #1
 8008918:	2201      	movs	r2, #1
 800891a:	409a      	lsls	r2, r3
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8008920:	bf00      	nop
 8008922:	3714      	adds	r7, #20
 8008924:	46bd      	mov	sp, r7
 8008926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892a:	4770      	bx	lr
 800892c:	58025408 	.word	0x58025408
 8008930:	5802541c 	.word	0x5802541c
 8008934:	58025430 	.word	0x58025430
 8008938:	58025444 	.word	0x58025444
 800893c:	58025458 	.word	0x58025458
 8008940:	5802546c 	.word	0x5802546c
 8008944:	58025480 	.word	0x58025480
 8008948:	58025494 	.word	0x58025494
 800894c:	1600963f 	.word	0x1600963f
 8008950:	58025940 	.word	0x58025940
 8008954:	1000823f 	.word	0x1000823f
 8008958:	40020940 	.word	0x40020940

0800895c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800895c:	b480      	push	{r7}
 800895e:	b089      	sub	sp, #36	@ 0x24
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
 8008964:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008966:	2300      	movs	r3, #0
 8008968:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800896a:	4b89      	ldr	r3, [pc, #548]	@ (8008b90 <HAL_GPIO_Init+0x234>)
 800896c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800896e:	e194      	b.n	8008c9a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	681a      	ldr	r2, [r3, #0]
 8008974:	2101      	movs	r1, #1
 8008976:	69fb      	ldr	r3, [r7, #28]
 8008978:	fa01 f303 	lsl.w	r3, r1, r3
 800897c:	4013      	ands	r3, r2
 800897e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008980:	693b      	ldr	r3, [r7, #16]
 8008982:	2b00      	cmp	r3, #0
 8008984:	f000 8186 	beq.w	8008c94 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	685b      	ldr	r3, [r3, #4]
 800898c:	f003 0303 	and.w	r3, r3, #3
 8008990:	2b01      	cmp	r3, #1
 8008992:	d005      	beq.n	80089a0 <HAL_GPIO_Init+0x44>
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	685b      	ldr	r3, [r3, #4]
 8008998:	f003 0303 	and.w	r3, r3, #3
 800899c:	2b02      	cmp	r3, #2
 800899e:	d130      	bne.n	8008a02 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	689b      	ldr	r3, [r3, #8]
 80089a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80089a6:	69fb      	ldr	r3, [r7, #28]
 80089a8:	005b      	lsls	r3, r3, #1
 80089aa:	2203      	movs	r2, #3
 80089ac:	fa02 f303 	lsl.w	r3, r2, r3
 80089b0:	43db      	mvns	r3, r3
 80089b2:	69ba      	ldr	r2, [r7, #24]
 80089b4:	4013      	ands	r3, r2
 80089b6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	68da      	ldr	r2, [r3, #12]
 80089bc:	69fb      	ldr	r3, [r7, #28]
 80089be:	005b      	lsls	r3, r3, #1
 80089c0:	fa02 f303 	lsl.w	r3, r2, r3
 80089c4:	69ba      	ldr	r2, [r7, #24]
 80089c6:	4313      	orrs	r3, r2
 80089c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	69ba      	ldr	r2, [r7, #24]
 80089ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80089d6:	2201      	movs	r2, #1
 80089d8:	69fb      	ldr	r3, [r7, #28]
 80089da:	fa02 f303 	lsl.w	r3, r2, r3
 80089de:	43db      	mvns	r3, r3
 80089e0:	69ba      	ldr	r2, [r7, #24]
 80089e2:	4013      	ands	r3, r2
 80089e4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80089e6:	683b      	ldr	r3, [r7, #0]
 80089e8:	685b      	ldr	r3, [r3, #4]
 80089ea:	091b      	lsrs	r3, r3, #4
 80089ec:	f003 0201 	and.w	r2, r3, #1
 80089f0:	69fb      	ldr	r3, [r7, #28]
 80089f2:	fa02 f303 	lsl.w	r3, r2, r3
 80089f6:	69ba      	ldr	r2, [r7, #24]
 80089f8:	4313      	orrs	r3, r2
 80089fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	69ba      	ldr	r2, [r7, #24]
 8008a00:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	685b      	ldr	r3, [r3, #4]
 8008a06:	f003 0303 	and.w	r3, r3, #3
 8008a0a:	2b03      	cmp	r3, #3
 8008a0c:	d017      	beq.n	8008a3e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	68db      	ldr	r3, [r3, #12]
 8008a12:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008a14:	69fb      	ldr	r3, [r7, #28]
 8008a16:	005b      	lsls	r3, r3, #1
 8008a18:	2203      	movs	r2, #3
 8008a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8008a1e:	43db      	mvns	r3, r3
 8008a20:	69ba      	ldr	r2, [r7, #24]
 8008a22:	4013      	ands	r3, r2
 8008a24:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	689a      	ldr	r2, [r3, #8]
 8008a2a:	69fb      	ldr	r3, [r7, #28]
 8008a2c:	005b      	lsls	r3, r3, #1
 8008a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8008a32:	69ba      	ldr	r2, [r7, #24]
 8008a34:	4313      	orrs	r3, r2
 8008a36:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	69ba      	ldr	r2, [r7, #24]
 8008a3c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	685b      	ldr	r3, [r3, #4]
 8008a42:	f003 0303 	and.w	r3, r3, #3
 8008a46:	2b02      	cmp	r3, #2
 8008a48:	d123      	bne.n	8008a92 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008a4a:	69fb      	ldr	r3, [r7, #28]
 8008a4c:	08da      	lsrs	r2, r3, #3
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	3208      	adds	r2, #8
 8008a52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a56:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008a58:	69fb      	ldr	r3, [r7, #28]
 8008a5a:	f003 0307 	and.w	r3, r3, #7
 8008a5e:	009b      	lsls	r3, r3, #2
 8008a60:	220f      	movs	r2, #15
 8008a62:	fa02 f303 	lsl.w	r3, r2, r3
 8008a66:	43db      	mvns	r3, r3
 8008a68:	69ba      	ldr	r2, [r7, #24]
 8008a6a:	4013      	ands	r3, r2
 8008a6c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	691a      	ldr	r2, [r3, #16]
 8008a72:	69fb      	ldr	r3, [r7, #28]
 8008a74:	f003 0307 	and.w	r3, r3, #7
 8008a78:	009b      	lsls	r3, r3, #2
 8008a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8008a7e:	69ba      	ldr	r2, [r7, #24]
 8008a80:	4313      	orrs	r3, r2
 8008a82:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008a84:	69fb      	ldr	r3, [r7, #28]
 8008a86:	08da      	lsrs	r2, r3, #3
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	3208      	adds	r2, #8
 8008a8c:	69b9      	ldr	r1, [r7, #24]
 8008a8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008a98:	69fb      	ldr	r3, [r7, #28]
 8008a9a:	005b      	lsls	r3, r3, #1
 8008a9c:	2203      	movs	r2, #3
 8008a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8008aa2:	43db      	mvns	r3, r3
 8008aa4:	69ba      	ldr	r2, [r7, #24]
 8008aa6:	4013      	ands	r3, r2
 8008aa8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	685b      	ldr	r3, [r3, #4]
 8008aae:	f003 0203 	and.w	r2, r3, #3
 8008ab2:	69fb      	ldr	r3, [r7, #28]
 8008ab4:	005b      	lsls	r3, r3, #1
 8008ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8008aba:	69ba      	ldr	r2, [r7, #24]
 8008abc:	4313      	orrs	r3, r2
 8008abe:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	69ba      	ldr	r2, [r7, #24]
 8008ac4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008ac6:	683b      	ldr	r3, [r7, #0]
 8008ac8:	685b      	ldr	r3, [r3, #4]
 8008aca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	f000 80e0 	beq.w	8008c94 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008ad4:	4b2f      	ldr	r3, [pc, #188]	@ (8008b94 <HAL_GPIO_Init+0x238>)
 8008ad6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008ada:	4a2e      	ldr	r2, [pc, #184]	@ (8008b94 <HAL_GPIO_Init+0x238>)
 8008adc:	f043 0302 	orr.w	r3, r3, #2
 8008ae0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8008ae4:	4b2b      	ldr	r3, [pc, #172]	@ (8008b94 <HAL_GPIO_Init+0x238>)
 8008ae6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008aea:	f003 0302 	and.w	r3, r3, #2
 8008aee:	60fb      	str	r3, [r7, #12]
 8008af0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008af2:	4a29      	ldr	r2, [pc, #164]	@ (8008b98 <HAL_GPIO_Init+0x23c>)
 8008af4:	69fb      	ldr	r3, [r7, #28]
 8008af6:	089b      	lsrs	r3, r3, #2
 8008af8:	3302      	adds	r3, #2
 8008afa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008afe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008b00:	69fb      	ldr	r3, [r7, #28]
 8008b02:	f003 0303 	and.w	r3, r3, #3
 8008b06:	009b      	lsls	r3, r3, #2
 8008b08:	220f      	movs	r2, #15
 8008b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8008b0e:	43db      	mvns	r3, r3
 8008b10:	69ba      	ldr	r2, [r7, #24]
 8008b12:	4013      	ands	r3, r2
 8008b14:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	4a20      	ldr	r2, [pc, #128]	@ (8008b9c <HAL_GPIO_Init+0x240>)
 8008b1a:	4293      	cmp	r3, r2
 8008b1c:	d052      	beq.n	8008bc4 <HAL_GPIO_Init+0x268>
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	4a1f      	ldr	r2, [pc, #124]	@ (8008ba0 <HAL_GPIO_Init+0x244>)
 8008b22:	4293      	cmp	r3, r2
 8008b24:	d031      	beq.n	8008b8a <HAL_GPIO_Init+0x22e>
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	4a1e      	ldr	r2, [pc, #120]	@ (8008ba4 <HAL_GPIO_Init+0x248>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d02b      	beq.n	8008b86 <HAL_GPIO_Init+0x22a>
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	4a1d      	ldr	r2, [pc, #116]	@ (8008ba8 <HAL_GPIO_Init+0x24c>)
 8008b32:	4293      	cmp	r3, r2
 8008b34:	d025      	beq.n	8008b82 <HAL_GPIO_Init+0x226>
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	4a1c      	ldr	r2, [pc, #112]	@ (8008bac <HAL_GPIO_Init+0x250>)
 8008b3a:	4293      	cmp	r3, r2
 8008b3c:	d01f      	beq.n	8008b7e <HAL_GPIO_Init+0x222>
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	4a1b      	ldr	r2, [pc, #108]	@ (8008bb0 <HAL_GPIO_Init+0x254>)
 8008b42:	4293      	cmp	r3, r2
 8008b44:	d019      	beq.n	8008b7a <HAL_GPIO_Init+0x21e>
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	4a1a      	ldr	r2, [pc, #104]	@ (8008bb4 <HAL_GPIO_Init+0x258>)
 8008b4a:	4293      	cmp	r3, r2
 8008b4c:	d013      	beq.n	8008b76 <HAL_GPIO_Init+0x21a>
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	4a19      	ldr	r2, [pc, #100]	@ (8008bb8 <HAL_GPIO_Init+0x25c>)
 8008b52:	4293      	cmp	r3, r2
 8008b54:	d00d      	beq.n	8008b72 <HAL_GPIO_Init+0x216>
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	4a18      	ldr	r2, [pc, #96]	@ (8008bbc <HAL_GPIO_Init+0x260>)
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	d007      	beq.n	8008b6e <HAL_GPIO_Init+0x212>
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	4a17      	ldr	r2, [pc, #92]	@ (8008bc0 <HAL_GPIO_Init+0x264>)
 8008b62:	4293      	cmp	r3, r2
 8008b64:	d101      	bne.n	8008b6a <HAL_GPIO_Init+0x20e>
 8008b66:	2309      	movs	r3, #9
 8008b68:	e02d      	b.n	8008bc6 <HAL_GPIO_Init+0x26a>
 8008b6a:	230a      	movs	r3, #10
 8008b6c:	e02b      	b.n	8008bc6 <HAL_GPIO_Init+0x26a>
 8008b6e:	2308      	movs	r3, #8
 8008b70:	e029      	b.n	8008bc6 <HAL_GPIO_Init+0x26a>
 8008b72:	2307      	movs	r3, #7
 8008b74:	e027      	b.n	8008bc6 <HAL_GPIO_Init+0x26a>
 8008b76:	2306      	movs	r3, #6
 8008b78:	e025      	b.n	8008bc6 <HAL_GPIO_Init+0x26a>
 8008b7a:	2305      	movs	r3, #5
 8008b7c:	e023      	b.n	8008bc6 <HAL_GPIO_Init+0x26a>
 8008b7e:	2304      	movs	r3, #4
 8008b80:	e021      	b.n	8008bc6 <HAL_GPIO_Init+0x26a>
 8008b82:	2303      	movs	r3, #3
 8008b84:	e01f      	b.n	8008bc6 <HAL_GPIO_Init+0x26a>
 8008b86:	2302      	movs	r3, #2
 8008b88:	e01d      	b.n	8008bc6 <HAL_GPIO_Init+0x26a>
 8008b8a:	2301      	movs	r3, #1
 8008b8c:	e01b      	b.n	8008bc6 <HAL_GPIO_Init+0x26a>
 8008b8e:	bf00      	nop
 8008b90:	58000080 	.word	0x58000080
 8008b94:	58024400 	.word	0x58024400
 8008b98:	58000400 	.word	0x58000400
 8008b9c:	58020000 	.word	0x58020000
 8008ba0:	58020400 	.word	0x58020400
 8008ba4:	58020800 	.word	0x58020800
 8008ba8:	58020c00 	.word	0x58020c00
 8008bac:	58021000 	.word	0x58021000
 8008bb0:	58021400 	.word	0x58021400
 8008bb4:	58021800 	.word	0x58021800
 8008bb8:	58021c00 	.word	0x58021c00
 8008bbc:	58022000 	.word	0x58022000
 8008bc0:	58022400 	.word	0x58022400
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	69fa      	ldr	r2, [r7, #28]
 8008bc8:	f002 0203 	and.w	r2, r2, #3
 8008bcc:	0092      	lsls	r2, r2, #2
 8008bce:	4093      	lsls	r3, r2
 8008bd0:	69ba      	ldr	r2, [r7, #24]
 8008bd2:	4313      	orrs	r3, r2
 8008bd4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008bd6:	4938      	ldr	r1, [pc, #224]	@ (8008cb8 <HAL_GPIO_Init+0x35c>)
 8008bd8:	69fb      	ldr	r3, [r7, #28]
 8008bda:	089b      	lsrs	r3, r3, #2
 8008bdc:	3302      	adds	r3, #2
 8008bde:	69ba      	ldr	r2, [r7, #24]
 8008be0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008be4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008bec:	693b      	ldr	r3, [r7, #16]
 8008bee:	43db      	mvns	r3, r3
 8008bf0:	69ba      	ldr	r2, [r7, #24]
 8008bf2:	4013      	ands	r3, r2
 8008bf4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	685b      	ldr	r3, [r3, #4]
 8008bfa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d003      	beq.n	8008c0a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8008c02:	69ba      	ldr	r2, [r7, #24]
 8008c04:	693b      	ldr	r3, [r7, #16]
 8008c06:	4313      	orrs	r3, r2
 8008c08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008c0a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008c0e:	69bb      	ldr	r3, [r7, #24]
 8008c10:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008c12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008c16:	685b      	ldr	r3, [r3, #4]
 8008c18:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008c1a:	693b      	ldr	r3, [r7, #16]
 8008c1c:	43db      	mvns	r3, r3
 8008c1e:	69ba      	ldr	r2, [r7, #24]
 8008c20:	4013      	ands	r3, r2
 8008c22:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008c24:	683b      	ldr	r3, [r7, #0]
 8008c26:	685b      	ldr	r3, [r3, #4]
 8008c28:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d003      	beq.n	8008c38 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008c30:	69ba      	ldr	r2, [r7, #24]
 8008c32:	693b      	ldr	r3, [r7, #16]
 8008c34:	4313      	orrs	r3, r2
 8008c36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008c38:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008c3c:	69bb      	ldr	r3, [r7, #24]
 8008c3e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008c40:	697b      	ldr	r3, [r7, #20]
 8008c42:	685b      	ldr	r3, [r3, #4]
 8008c44:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008c46:	693b      	ldr	r3, [r7, #16]
 8008c48:	43db      	mvns	r3, r3
 8008c4a:	69ba      	ldr	r2, [r7, #24]
 8008c4c:	4013      	ands	r3, r2
 8008c4e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	685b      	ldr	r3, [r3, #4]
 8008c54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d003      	beq.n	8008c64 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8008c5c:	69ba      	ldr	r2, [r7, #24]
 8008c5e:	693b      	ldr	r3, [r7, #16]
 8008c60:	4313      	orrs	r3, r2
 8008c62:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008c64:	697b      	ldr	r3, [r7, #20]
 8008c66:	69ba      	ldr	r2, [r7, #24]
 8008c68:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008c6a:	697b      	ldr	r3, [r7, #20]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008c70:	693b      	ldr	r3, [r7, #16]
 8008c72:	43db      	mvns	r3, r3
 8008c74:	69ba      	ldr	r2, [r7, #24]
 8008c76:	4013      	ands	r3, r2
 8008c78:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008c7a:	683b      	ldr	r3, [r7, #0]
 8008c7c:	685b      	ldr	r3, [r3, #4]
 8008c7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d003      	beq.n	8008c8e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8008c86:	69ba      	ldr	r2, [r7, #24]
 8008c88:	693b      	ldr	r3, [r7, #16]
 8008c8a:	4313      	orrs	r3, r2
 8008c8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008c8e:	697b      	ldr	r3, [r7, #20]
 8008c90:	69ba      	ldr	r2, [r7, #24]
 8008c92:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8008c94:	69fb      	ldr	r3, [r7, #28]
 8008c96:	3301      	adds	r3, #1
 8008c98:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	681a      	ldr	r2, [r3, #0]
 8008c9e:	69fb      	ldr	r3, [r7, #28]
 8008ca0:	fa22 f303 	lsr.w	r3, r2, r3
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	f47f ae63 	bne.w	8008970 <HAL_GPIO_Init+0x14>
  }
}
 8008caa:	bf00      	nop
 8008cac:	bf00      	nop
 8008cae:	3724      	adds	r7, #36	@ 0x24
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb6:	4770      	bx	lr
 8008cb8:	58000400 	.word	0x58000400

08008cbc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008cbc:	b480      	push	{r7}
 8008cbe:	b085      	sub	sp, #20
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
 8008cc4:	460b      	mov	r3, r1
 8008cc6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	691a      	ldr	r2, [r3, #16]
 8008ccc:	887b      	ldrh	r3, [r7, #2]
 8008cce:	4013      	ands	r3, r2
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d002      	beq.n	8008cda <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008cd4:	2301      	movs	r3, #1
 8008cd6:	73fb      	strb	r3, [r7, #15]
 8008cd8:	e001      	b.n	8008cde <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008cda:	2300      	movs	r3, #0
 8008cdc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008cde:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	3714      	adds	r7, #20
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cea:	4770      	bx	lr

08008cec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008cec:	b480      	push	{r7}
 8008cee:	b083      	sub	sp, #12
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
 8008cf4:	460b      	mov	r3, r1
 8008cf6:	807b      	strh	r3, [r7, #2]
 8008cf8:	4613      	mov	r3, r2
 8008cfa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008cfc:	787b      	ldrb	r3, [r7, #1]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d003      	beq.n	8008d0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008d02:	887a      	ldrh	r2, [r7, #2]
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8008d08:	e003      	b.n	8008d12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8008d0a:	887b      	ldrh	r3, [r7, #2]
 8008d0c:	041a      	lsls	r2, r3, #16
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	619a      	str	r2, [r3, #24]
}
 8008d12:	bf00      	nop
 8008d14:	370c      	adds	r7, #12
 8008d16:	46bd      	mov	sp, r7
 8008d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1c:	4770      	bx	lr
	...

08008d20 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008d20:	b580      	push	{r7, lr}
 8008d22:	b082      	sub	sp, #8
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d101      	bne.n	8008d32 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008d2e:	2301      	movs	r3, #1
 8008d30:	e08b      	b.n	8008e4a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d38:	b2db      	uxtb	r3, r3
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d106      	bne.n	8008d4c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2200      	movs	r2, #0
 8008d42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008d46:	6878      	ldr	r0, [r7, #4]
 8008d48:	f7fb f96e 	bl	8004028 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2224      	movs	r2, #36	@ 0x24
 8008d50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	681a      	ldr	r2, [r3, #0]
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	f022 0201 	bic.w	r2, r2, #1
 8008d62:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	685a      	ldr	r2, [r3, #4]
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008d70:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	689a      	ldr	r2, [r3, #8]
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008d80:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	68db      	ldr	r3, [r3, #12]
 8008d86:	2b01      	cmp	r3, #1
 8008d88:	d107      	bne.n	8008d9a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	689a      	ldr	r2, [r3, #8]
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008d96:	609a      	str	r2, [r3, #8]
 8008d98:	e006      	b.n	8008da8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	689a      	ldr	r2, [r3, #8]
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8008da6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	68db      	ldr	r3, [r3, #12]
 8008dac:	2b02      	cmp	r3, #2
 8008dae:	d108      	bne.n	8008dc2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	685a      	ldr	r2, [r3, #4]
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008dbe:	605a      	str	r2, [r3, #4]
 8008dc0:	e007      	b.n	8008dd2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	685a      	ldr	r2, [r3, #4]
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008dd0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	6859      	ldr	r1, [r3, #4]
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681a      	ldr	r2, [r3, #0]
 8008ddc:	4b1d      	ldr	r3, [pc, #116]	@ (8008e54 <HAL_I2C_Init+0x134>)
 8008dde:	430b      	orrs	r3, r1
 8008de0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	68da      	ldr	r2, [r3, #12]
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008df0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	691a      	ldr	r2, [r3, #16]
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	695b      	ldr	r3, [r3, #20]
 8008dfa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	699b      	ldr	r3, [r3, #24]
 8008e02:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	430a      	orrs	r2, r1
 8008e0a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	69d9      	ldr	r1, [r3, #28]
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	6a1a      	ldr	r2, [r3, #32]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	430a      	orrs	r2, r1
 8008e1a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	681a      	ldr	r2, [r3, #0]
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	f042 0201 	orr.w	r2, r2, #1
 8008e2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2200      	movs	r2, #0
 8008e30:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2220      	movs	r2, #32
 8008e36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2200      	movs	r2, #0
 8008e44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8008e48:	2300      	movs	r3, #0
}
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	3708      	adds	r7, #8
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	bd80      	pop	{r7, pc}
 8008e52:	bf00      	nop
 8008e54:	02008000 	.word	0x02008000

08008e58 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b088      	sub	sp, #32
 8008e5c:	af02      	add	r7, sp, #8
 8008e5e:	60f8      	str	r0, [r7, #12]
 8008e60:	4608      	mov	r0, r1
 8008e62:	4611      	mov	r1, r2
 8008e64:	461a      	mov	r2, r3
 8008e66:	4603      	mov	r3, r0
 8008e68:	817b      	strh	r3, [r7, #10]
 8008e6a:	460b      	mov	r3, r1
 8008e6c:	813b      	strh	r3, [r7, #8]
 8008e6e:	4613      	mov	r3, r2
 8008e70:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e78:	b2db      	uxtb	r3, r3
 8008e7a:	2b20      	cmp	r3, #32
 8008e7c:	f040 80fd 	bne.w	800907a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8008e80:	6a3b      	ldr	r3, [r7, #32]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d002      	beq.n	8008e8c <HAL_I2C_Mem_Read+0x34>
 8008e86:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d105      	bne.n	8008e98 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008e92:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008e94:	2301      	movs	r3, #1
 8008e96:	e0f1      	b.n	800907c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008e9e:	2b01      	cmp	r3, #1
 8008ea0:	d101      	bne.n	8008ea6 <HAL_I2C_Mem_Read+0x4e>
 8008ea2:	2302      	movs	r3, #2
 8008ea4:	e0ea      	b.n	800907c <HAL_I2C_Mem_Read+0x224>
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	2201      	movs	r2, #1
 8008eaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008eae:	f7fc fd3b 	bl	8005928 <HAL_GetTick>
 8008eb2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008eb4:	697b      	ldr	r3, [r7, #20]
 8008eb6:	9300      	str	r3, [sp, #0]
 8008eb8:	2319      	movs	r3, #25
 8008eba:	2201      	movs	r2, #1
 8008ebc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008ec0:	68f8      	ldr	r0, [r7, #12]
 8008ec2:	f001 ffc8 	bl	800ae56 <I2C_WaitOnFlagUntilTimeout>
 8008ec6:	4603      	mov	r3, r0
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d001      	beq.n	8008ed0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8008ecc:	2301      	movs	r3, #1
 8008ece:	e0d5      	b.n	800907c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	2222      	movs	r2, #34	@ 0x22
 8008ed4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	2240      	movs	r2, #64	@ 0x40
 8008edc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	6a3a      	ldr	r2, [r7, #32]
 8008eea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008ef0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008ef8:	88f8      	ldrh	r0, [r7, #6]
 8008efa:	893a      	ldrh	r2, [r7, #8]
 8008efc:	8979      	ldrh	r1, [r7, #10]
 8008efe:	697b      	ldr	r3, [r7, #20]
 8008f00:	9301      	str	r3, [sp, #4]
 8008f02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f04:	9300      	str	r3, [sp, #0]
 8008f06:	4603      	mov	r3, r0
 8008f08:	68f8      	ldr	r0, [r7, #12]
 8008f0a:	f001 f95d 	bl	800a1c8 <I2C_RequestMemoryRead>
 8008f0e:	4603      	mov	r3, r0
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d005      	beq.n	8008f20 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	2200      	movs	r2, #0
 8008f18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008f1c:	2301      	movs	r3, #1
 8008f1e:	e0ad      	b.n	800907c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f24:	b29b      	uxth	r3, r3
 8008f26:	2bff      	cmp	r3, #255	@ 0xff
 8008f28:	d90e      	bls.n	8008f48 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	22ff      	movs	r2, #255	@ 0xff
 8008f2e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f34:	b2da      	uxtb	r2, r3
 8008f36:	8979      	ldrh	r1, [r7, #10]
 8008f38:	4b52      	ldr	r3, [pc, #328]	@ (8009084 <HAL_I2C_Mem_Read+0x22c>)
 8008f3a:	9300      	str	r3, [sp, #0]
 8008f3c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008f40:	68f8      	ldr	r0, [r7, #12]
 8008f42:	f002 f94b 	bl	800b1dc <I2C_TransferConfig>
 8008f46:	e00f      	b.n	8008f68 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f4c:	b29a      	uxth	r2, r3
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f56:	b2da      	uxtb	r2, r3
 8008f58:	8979      	ldrh	r1, [r7, #10]
 8008f5a:	4b4a      	ldr	r3, [pc, #296]	@ (8009084 <HAL_I2C_Mem_Read+0x22c>)
 8008f5c:	9300      	str	r3, [sp, #0]
 8008f5e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008f62:	68f8      	ldr	r0, [r7, #12]
 8008f64:	f002 f93a 	bl	800b1dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8008f68:	697b      	ldr	r3, [r7, #20]
 8008f6a:	9300      	str	r3, [sp, #0]
 8008f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f6e:	2200      	movs	r2, #0
 8008f70:	2104      	movs	r1, #4
 8008f72:	68f8      	ldr	r0, [r7, #12]
 8008f74:	f001 ff6f 	bl	800ae56 <I2C_WaitOnFlagUntilTimeout>
 8008f78:	4603      	mov	r3, r0
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d001      	beq.n	8008f82 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8008f7e:	2301      	movs	r3, #1
 8008f80:	e07c      	b.n	800907c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f8c:	b2d2      	uxtb	r2, r2
 8008f8e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f94:	1c5a      	adds	r2, r3, #1
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f9e:	3b01      	subs	r3, #1
 8008fa0:	b29a      	uxth	r2, r3
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008faa:	b29b      	uxth	r3, r3
 8008fac:	3b01      	subs	r3, #1
 8008fae:	b29a      	uxth	r2, r3
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008fb8:	b29b      	uxth	r3, r3
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d034      	beq.n	8009028 <HAL_I2C_Mem_Read+0x1d0>
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d130      	bne.n	8009028 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008fc6:	697b      	ldr	r3, [r7, #20]
 8008fc8:	9300      	str	r3, [sp, #0]
 8008fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fcc:	2200      	movs	r2, #0
 8008fce:	2180      	movs	r1, #128	@ 0x80
 8008fd0:	68f8      	ldr	r0, [r7, #12]
 8008fd2:	f001 ff40 	bl	800ae56 <I2C_WaitOnFlagUntilTimeout>
 8008fd6:	4603      	mov	r3, r0
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d001      	beq.n	8008fe0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8008fdc:	2301      	movs	r3, #1
 8008fde:	e04d      	b.n	800907c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008fe4:	b29b      	uxth	r3, r3
 8008fe6:	2bff      	cmp	r3, #255	@ 0xff
 8008fe8:	d90e      	bls.n	8009008 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	22ff      	movs	r2, #255	@ 0xff
 8008fee:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ff4:	b2da      	uxtb	r2, r3
 8008ff6:	8979      	ldrh	r1, [r7, #10]
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	9300      	str	r3, [sp, #0]
 8008ffc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009000:	68f8      	ldr	r0, [r7, #12]
 8009002:	f002 f8eb 	bl	800b1dc <I2C_TransferConfig>
 8009006:	e00f      	b.n	8009028 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800900c:	b29a      	uxth	r2, r3
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009016:	b2da      	uxtb	r2, r3
 8009018:	8979      	ldrh	r1, [r7, #10]
 800901a:	2300      	movs	r3, #0
 800901c:	9300      	str	r3, [sp, #0]
 800901e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009022:	68f8      	ldr	r0, [r7, #12]
 8009024:	f002 f8da 	bl	800b1dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800902c:	b29b      	uxth	r3, r3
 800902e:	2b00      	cmp	r3, #0
 8009030:	d19a      	bne.n	8008f68 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009032:	697a      	ldr	r2, [r7, #20]
 8009034:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009036:	68f8      	ldr	r0, [r7, #12]
 8009038:	f001 ffad 	bl	800af96 <I2C_WaitOnSTOPFlagUntilTimeout>
 800903c:	4603      	mov	r3, r0
 800903e:	2b00      	cmp	r3, #0
 8009040:	d001      	beq.n	8009046 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8009042:	2301      	movs	r3, #1
 8009044:	e01a      	b.n	800907c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	2220      	movs	r2, #32
 800904c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	6859      	ldr	r1, [r3, #4]
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	681a      	ldr	r2, [r3, #0]
 8009058:	4b0b      	ldr	r3, [pc, #44]	@ (8009088 <HAL_I2C_Mem_Read+0x230>)
 800905a:	400b      	ands	r3, r1
 800905c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	2220      	movs	r2, #32
 8009062:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	2200      	movs	r2, #0
 800906a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	2200      	movs	r2, #0
 8009072:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009076:	2300      	movs	r3, #0
 8009078:	e000      	b.n	800907c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800907a:	2302      	movs	r3, #2
  }
}
 800907c:	4618      	mov	r0, r3
 800907e:	3718      	adds	r7, #24
 8009080:	46bd      	mov	sp, r7
 8009082:	bd80      	pop	{r7, pc}
 8009084:	80002400 	.word	0x80002400
 8009088:	fe00e800 	.word	0xfe00e800

0800908c <HAL_I2C_Mem_Write_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800908c:	b580      	push	{r7, lr}
 800908e:	b086      	sub	sp, #24
 8009090:	af02      	add	r7, sp, #8
 8009092:	60f8      	str	r0, [r7, #12]
 8009094:	4608      	mov	r0, r1
 8009096:	4611      	mov	r1, r2
 8009098:	461a      	mov	r2, r3
 800909a:	4603      	mov	r3, r0
 800909c:	817b      	strh	r3, [r7, #10]
 800909e:	460b      	mov	r3, r1
 80090a0:	813b      	strh	r3, [r7, #8]
 80090a2:	4613      	mov	r3, r2
 80090a4:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80090ac:	b2db      	uxtb	r3, r3
 80090ae:	2b20      	cmp	r3, #32
 80090b0:	d16a      	bne.n	8009188 <HAL_I2C_Mem_Write_IT+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80090b2:	69bb      	ldr	r3, [r7, #24]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d002      	beq.n	80090be <HAL_I2C_Mem_Write_IT+0x32>
 80090b8:	8bbb      	ldrh	r3, [r7, #28]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d105      	bne.n	80090ca <HAL_I2C_Mem_Write_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80090c4:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80090c6:	2301      	movs	r3, #1
 80090c8:	e05f      	b.n	800918a <HAL_I2C_Mem_Write_IT+0xfe>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	699b      	ldr	r3, [r3, #24]
 80090d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80090d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80090d8:	d101      	bne.n	80090de <HAL_I2C_Mem_Write_IT+0x52>
    {
      return HAL_BUSY;
 80090da:	2302      	movs	r3, #2
 80090dc:	e055      	b.n	800918a <HAL_I2C_Mem_Write_IT+0xfe>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80090e4:	2b01      	cmp	r3, #1
 80090e6:	d101      	bne.n	80090ec <HAL_I2C_Mem_Write_IT+0x60>
 80090e8:	2302      	movs	r3, #2
 80090ea:	e04e      	b.n	800918a <HAL_I2C_Mem_Write_IT+0xfe>
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	2201      	movs	r2, #1
 80090f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	2221      	movs	r2, #33	@ 0x21
 80090f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	2240      	movs	r2, #64	@ 0x40
 8009100:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	2200      	movs	r2, #0
 8009108:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->XferSize    = 0U;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	2200      	movs	r2, #0
 800910e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->pBuffPtr    = pData;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	69ba      	ldr	r2, [r7, #24]
 8009114:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	8bba      	ldrh	r2, [r7, #28]
 800911a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	4a1d      	ldr	r2, [pc, #116]	@ (8009194 <HAL_I2C_Mem_Write_IT+0x108>)
 8009120:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_IT;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	4a1c      	ldr	r2, [pc, #112]	@ (8009198 <HAL_I2C_Mem_Write_IT+0x10c>)
 8009126:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 8009128:	897a      	ldrh	r2, [r7, #10]
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800912e:	88fb      	ldrh	r3, [r7, #6]
 8009130:	2b01      	cmp	r3, #1
 8009132:	d109      	bne.n	8009148 <HAL_I2C_Mem_Write_IT+0xbc>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009134:	893b      	ldrh	r3, [r7, #8]
 8009136:	b2da      	uxtb	r2, r3
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	f04f 32ff 	mov.w	r2, #4294967295
 8009144:	651a      	str	r2, [r3, #80]	@ 0x50
 8009146:	e00b      	b.n	8009160 <HAL_I2C_Mem_Write_IT+0xd4>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009148:	893b      	ldrh	r3, [r7, #8]
 800914a:	0a1b      	lsrs	r3, r3, #8
 800914c:	b29b      	uxth	r3, r3
 800914e:	b2da      	uxtb	r2, r3
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 8009156:	893b      	ldrh	r3, [r7, #8]
 8009158:	b2db      	uxtb	r3, r3
 800915a:	461a      	mov	r2, r3
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* Send Slave Address and Memory Address */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009160:	88fb      	ldrh	r3, [r7, #6]
 8009162:	b2da      	uxtb	r2, r3
 8009164:	8979      	ldrh	r1, [r7, #10]
 8009166:	4b0d      	ldr	r3, [pc, #52]	@ (800919c <HAL_I2C_Mem_Write_IT+0x110>)
 8009168:	9300      	str	r3, [sp, #0]
 800916a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800916e:	68f8      	ldr	r0, [r7, #12]
 8009170:	f002 f834 	bl	800b1dc <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	2200      	movs	r2, #0
 8009178:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800917c:	2101      	movs	r1, #1
 800917e:	68f8      	ldr	r0, [r7, #12]
 8009180:	f002 f85e 	bl	800b240 <I2C_Enable_IRQ>

    return HAL_OK;
 8009184:	2300      	movs	r3, #0
 8009186:	e000      	b.n	800918a <HAL_I2C_Mem_Write_IT+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8009188:	2302      	movs	r3, #2
  }
}
 800918a:	4618      	mov	r0, r3
 800918c:	3710      	adds	r7, #16
 800918e:	46bd      	mov	sp, r7
 8009190:	bd80      	pop	{r7, pc}
 8009192:	bf00      	nop
 8009194:	ffff0000 	.word	0xffff0000
 8009198:	0800954d 	.word	0x0800954d
 800919c:	80002000 	.word	0x80002000

080091a0 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b08a      	sub	sp, #40	@ 0x28
 80091a4:	af02      	add	r7, sp, #8
 80091a6:	60f8      	str	r0, [r7, #12]
 80091a8:	607a      	str	r2, [r7, #4]
 80091aa:	603b      	str	r3, [r7, #0]
 80091ac:	460b      	mov	r3, r1
 80091ae:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80091b0:	2300      	movs	r3, #0
 80091b2:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 80091b4:	2300      	movs	r3, #0
 80091b6:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80091be:	b2db      	uxtb	r3, r3
 80091c0:	2b20      	cmp	r3, #32
 80091c2:	f040 80e9 	bne.w	8009398 <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	699b      	ldr	r3, [r3, #24]
 80091cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80091d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80091d4:	d101      	bne.n	80091da <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 80091d6:	2302      	movs	r3, #2
 80091d8:	e0df      	b.n	800939a <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80091e0:	2b01      	cmp	r3, #1
 80091e2:	d101      	bne.n	80091e8 <HAL_I2C_IsDeviceReady+0x48>
 80091e4:	2302      	movs	r3, #2
 80091e6:	e0d8      	b.n	800939a <HAL_I2C_IsDeviceReady+0x1fa>
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	2201      	movs	r2, #1
 80091ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	2224      	movs	r2, #36	@ 0x24
 80091f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	2200      	movs	r2, #0
 80091fc:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	68db      	ldr	r3, [r3, #12]
 8009202:	2b01      	cmp	r3, #1
 8009204:	d105      	bne.n	8009212 <HAL_I2C_IsDeviceReady+0x72>
 8009206:	897b      	ldrh	r3, [r7, #10]
 8009208:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800920c:	4b65      	ldr	r3, [pc, #404]	@ (80093a4 <HAL_I2C_IsDeviceReady+0x204>)
 800920e:	4313      	orrs	r3, r2
 8009210:	e004      	b.n	800921c <HAL_I2C_IsDeviceReady+0x7c>
 8009212:	897b      	ldrh	r3, [r7, #10]
 8009214:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8009218:	4b63      	ldr	r3, [pc, #396]	@ (80093a8 <HAL_I2C_IsDeviceReady+0x208>)
 800921a:	4313      	orrs	r3, r2
 800921c:	68fa      	ldr	r2, [r7, #12]
 800921e:	6812      	ldr	r2, [r2, #0]
 8009220:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8009222:	f7fc fb81 	bl	8005928 <HAL_GetTick>
 8009226:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	699b      	ldr	r3, [r3, #24]
 800922e:	f003 0320 	and.w	r3, r3, #32
 8009232:	2b20      	cmp	r3, #32
 8009234:	bf0c      	ite	eq
 8009236:	2301      	moveq	r3, #1
 8009238:	2300      	movne	r3, #0
 800923a:	b2db      	uxtb	r3, r3
 800923c:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	699b      	ldr	r3, [r3, #24]
 8009244:	f003 0310 	and.w	r3, r3, #16
 8009248:	2b10      	cmp	r3, #16
 800924a:	bf0c      	ite	eq
 800924c:	2301      	moveq	r3, #1
 800924e:	2300      	movne	r3, #0
 8009250:	b2db      	uxtb	r3, r3
 8009252:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8009254:	e034      	b.n	80092c0 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800925c:	d01a      	beq.n	8009294 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800925e:	f7fc fb63 	bl	8005928 <HAL_GetTick>
 8009262:	4602      	mov	r2, r0
 8009264:	69bb      	ldr	r3, [r7, #24]
 8009266:	1ad3      	subs	r3, r2, r3
 8009268:	683a      	ldr	r2, [r7, #0]
 800926a:	429a      	cmp	r2, r3
 800926c:	d302      	bcc.n	8009274 <HAL_I2C_IsDeviceReady+0xd4>
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d10f      	bne.n	8009294 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	2220      	movs	r2, #32
 8009278:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009280:	f043 0220 	orr.w	r2, r3, #32
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	2200      	movs	r2, #0
 800928c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8009290:	2301      	movs	r3, #1
 8009292:	e082      	b.n	800939a <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	699b      	ldr	r3, [r3, #24]
 800929a:	f003 0320 	and.w	r3, r3, #32
 800929e:	2b20      	cmp	r3, #32
 80092a0:	bf0c      	ite	eq
 80092a2:	2301      	moveq	r3, #1
 80092a4:	2300      	movne	r3, #0
 80092a6:	b2db      	uxtb	r3, r3
 80092a8:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	699b      	ldr	r3, [r3, #24]
 80092b0:	f003 0310 	and.w	r3, r3, #16
 80092b4:	2b10      	cmp	r3, #16
 80092b6:	bf0c      	ite	eq
 80092b8:	2301      	moveq	r3, #1
 80092ba:	2300      	movne	r3, #0
 80092bc:	b2db      	uxtb	r3, r3
 80092be:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80092c0:	7fbb      	ldrb	r3, [r7, #30]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d102      	bne.n	80092cc <HAL_I2C_IsDeviceReady+0x12c>
 80092c6:	7f7b      	ldrb	r3, [r7, #29]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d0c4      	beq.n	8009256 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	699b      	ldr	r3, [r3, #24]
 80092d2:	f003 0310 	and.w	r3, r3, #16
 80092d6:	2b10      	cmp	r3, #16
 80092d8:	d027      	beq.n	800932a <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80092da:	69bb      	ldr	r3, [r7, #24]
 80092dc:	9300      	str	r3, [sp, #0]
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	2200      	movs	r2, #0
 80092e2:	2120      	movs	r1, #32
 80092e4:	68f8      	ldr	r0, [r7, #12]
 80092e6:	f001 fdb6 	bl	800ae56 <I2C_WaitOnFlagUntilTimeout>
 80092ea:	4603      	mov	r3, r0
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d00e      	beq.n	800930e <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092f4:	2b04      	cmp	r3, #4
 80092f6:	d107      	bne.n	8009308 <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	2220      	movs	r2, #32
 80092fe:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	2200      	movs	r2, #0
 8009304:	645a      	str	r2, [r3, #68]	@ 0x44
 8009306:	e026      	b.n	8009356 <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 8009308:	2301      	movs	r3, #1
 800930a:	77fb      	strb	r3, [r7, #31]
 800930c:	e023      	b.n	8009356 <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	2220      	movs	r2, #32
 8009314:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	2220      	movs	r2, #32
 800931a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	2200      	movs	r2, #0
 8009322:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 8009326:	2300      	movs	r3, #0
 8009328:	e037      	b.n	800939a <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	2210      	movs	r2, #16
 8009330:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8009332:	69bb      	ldr	r3, [r7, #24]
 8009334:	9300      	str	r3, [sp, #0]
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	2200      	movs	r2, #0
 800933a:	2120      	movs	r1, #32
 800933c:	68f8      	ldr	r0, [r7, #12]
 800933e:	f001 fd8a 	bl	800ae56 <I2C_WaitOnFlagUntilTimeout>
 8009342:	4603      	mov	r3, r0
 8009344:	2b00      	cmp	r3, #0
 8009346:	d002      	beq.n	800934e <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 8009348:	2301      	movs	r3, #1
 800934a:	77fb      	strb	r3, [r7, #31]
 800934c:	e003      	b.n	8009356 <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	2220      	movs	r2, #32
 8009354:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8009356:	697b      	ldr	r3, [r7, #20]
 8009358:	3301      	adds	r3, #1
 800935a:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 800935c:	697b      	ldr	r3, [r7, #20]
 800935e:	687a      	ldr	r2, [r7, #4]
 8009360:	429a      	cmp	r2, r3
 8009362:	d904      	bls.n	800936e <HAL_I2C_IsDeviceReady+0x1ce>
 8009364:	7ffb      	ldrb	r3, [r7, #31]
 8009366:	2b01      	cmp	r3, #1
 8009368:	d101      	bne.n	800936e <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 800936a:	2300      	movs	r3, #0
 800936c:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 800936e:	697b      	ldr	r3, [r7, #20]
 8009370:	687a      	ldr	r2, [r7, #4]
 8009372:	429a      	cmp	r2, r3
 8009374:	f63f af43 	bhi.w	80091fe <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	2220      	movs	r2, #32
 800937c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009384:	f043 0220 	orr.w	r2, r3, #32
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	2200      	movs	r2, #0
 8009390:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8009394:	2301      	movs	r3, #1
 8009396:	e000      	b.n	800939a <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 8009398:	2302      	movs	r3, #2
  }
}
 800939a:	4618      	mov	r0, r3
 800939c:	3720      	adds	r7, #32
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}
 80093a2:	bf00      	nop
 80093a4:	02002000 	.word	0x02002000
 80093a8:	02002800 	.word	0x02002800

080093ac <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b084      	sub	sp, #16
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	699b      	ldr	r3, [r3, #24]
 80093ba:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d005      	beq.n	80093d8 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80093d0:	68ba      	ldr	r2, [r7, #8]
 80093d2:	68f9      	ldr	r1, [r7, #12]
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	4798      	blx	r3
  }
}
 80093d8:	bf00      	nop
 80093da:	3710      	adds	r7, #16
 80093dc:	46bd      	mov	sp, r7
 80093de:	bd80      	pop	{r7, pc}

080093e0 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b086      	sub	sp, #24
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	699b      	ldr	r3, [r3, #24]
 80093ee:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80093f8:	697b      	ldr	r3, [r7, #20]
 80093fa:	0a1b      	lsrs	r3, r3, #8
 80093fc:	f003 0301 	and.w	r3, r3, #1
 8009400:	2b00      	cmp	r3, #0
 8009402:	d010      	beq.n	8009426 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8009404:	693b      	ldr	r3, [r7, #16]
 8009406:	09db      	lsrs	r3, r3, #7
 8009408:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800940c:	2b00      	cmp	r3, #0
 800940e:	d00a      	beq.n	8009426 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009414:	f043 0201 	orr.w	r2, r3, #1
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009424:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8009426:	697b      	ldr	r3, [r7, #20]
 8009428:	0a9b      	lsrs	r3, r3, #10
 800942a:	f003 0301 	and.w	r3, r3, #1
 800942e:	2b00      	cmp	r3, #0
 8009430:	d010      	beq.n	8009454 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8009432:	693b      	ldr	r3, [r7, #16]
 8009434:	09db      	lsrs	r3, r3, #7
 8009436:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800943a:	2b00      	cmp	r3, #0
 800943c:	d00a      	beq.n	8009454 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009442:	f043 0208 	orr.w	r2, r3, #8
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009452:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8009454:	697b      	ldr	r3, [r7, #20]
 8009456:	0a5b      	lsrs	r3, r3, #9
 8009458:	f003 0301 	and.w	r3, r3, #1
 800945c:	2b00      	cmp	r3, #0
 800945e:	d010      	beq.n	8009482 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8009460:	693b      	ldr	r3, [r7, #16]
 8009462:	09db      	lsrs	r3, r3, #7
 8009464:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8009468:	2b00      	cmp	r3, #0
 800946a:	d00a      	beq.n	8009482 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009470:	f043 0202 	orr.w	r2, r3, #2
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009480:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009486:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	f003 030b 	and.w	r3, r3, #11
 800948e:	2b00      	cmp	r3, #0
 8009490:	d003      	beq.n	800949a <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8009492:	68f9      	ldr	r1, [r7, #12]
 8009494:	6878      	ldr	r0, [r7, #4]
 8009496:	f001 fb85 	bl	800aba4 <I2C_ITError>
  }
}
 800949a:	bf00      	nop
 800949c:	3718      	adds	r7, #24
 800949e:	46bd      	mov	sp, r7
 80094a0:	bd80      	pop	{r7, pc}

080094a2 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80094a2:	b480      	push	{r7}
 80094a4:	b083      	sub	sp, #12
 80094a6:	af00      	add	r7, sp, #0
 80094a8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80094aa:	bf00      	nop
 80094ac:	370c      	adds	r7, #12
 80094ae:	46bd      	mov	sp, r7
 80094b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b4:	4770      	bx	lr

080094b6 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80094b6:	b480      	push	{r7}
 80094b8:	b083      	sub	sp, #12
 80094ba:	af00      	add	r7, sp, #0
 80094bc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80094be:	bf00      	nop
 80094c0:	370c      	adds	r7, #12
 80094c2:	46bd      	mov	sp, r7
 80094c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c8:	4770      	bx	lr

080094ca <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80094ca:	b480      	push	{r7}
 80094cc:	b083      	sub	sp, #12
 80094ce:	af00      	add	r7, sp, #0
 80094d0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80094d2:	bf00      	nop
 80094d4:	370c      	adds	r7, #12
 80094d6:	46bd      	mov	sp, r7
 80094d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094dc:	4770      	bx	lr

080094de <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80094de:	b480      	push	{r7}
 80094e0:	b083      	sub	sp, #12
 80094e2:	af00      	add	r7, sp, #0
 80094e4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80094e6:	bf00      	nop
 80094e8:	370c      	adds	r7, #12
 80094ea:	46bd      	mov	sp, r7
 80094ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f0:	4770      	bx	lr

080094f2 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80094f2:	b480      	push	{r7}
 80094f4:	b083      	sub	sp, #12
 80094f6:	af00      	add	r7, sp, #0
 80094f8:	6078      	str	r0, [r7, #4]
 80094fa:	460b      	mov	r3, r1
 80094fc:	70fb      	strb	r3, [r7, #3]
 80094fe:	4613      	mov	r3, r2
 8009500:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8009502:	bf00      	nop
 8009504:	370c      	adds	r7, #12
 8009506:	46bd      	mov	sp, r7
 8009508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950c:	4770      	bx	lr

0800950e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800950e:	b480      	push	{r7}
 8009510:	b083      	sub	sp, #12
 8009512:	af00      	add	r7, sp, #0
 8009514:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8009516:	bf00      	nop
 8009518:	370c      	adds	r7, #12
 800951a:	46bd      	mov	sp, r7
 800951c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009520:	4770      	bx	lr

08009522 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009522:	b480      	push	{r7}
 8009524:	b083      	sub	sp, #12
 8009526:	af00      	add	r7, sp, #0
 8009528:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800952a:	bf00      	nop
 800952c:	370c      	adds	r7, #12
 800952e:	46bd      	mov	sp, r7
 8009530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009534:	4770      	bx	lr

08009536 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009536:	b480      	push	{r7}
 8009538:	b083      	sub	sp, #12
 800953a:	af00      	add	r7, sp, #0
 800953c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800953e:	bf00      	nop
 8009540:	370c      	adds	r7, #12
 8009542:	46bd      	mov	sp, r7
 8009544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009548:	4770      	bx	lr
	...

0800954c <I2C_Mem_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                        uint32_t ITSources)
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b088      	sub	sp, #32
 8009550:	af02      	add	r7, sp, #8
 8009552:	60f8      	str	r0, [r7, #12]
 8009554:	60b9      	str	r1, [r7, #8]
 8009556:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8009558:	4b93      	ldr	r3, [pc, #588]	@ (80097a8 <I2C_Mem_ISR_IT+0x25c>)
 800955a:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800955c:	68bb      	ldr	r3, [r7, #8]
 800955e:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009566:	2b01      	cmp	r3, #1
 8009568:	d101      	bne.n	800956e <I2C_Mem_ISR_IT+0x22>
 800956a:	2302      	movs	r3, #2
 800956c:	e118      	b.n	80097a0 <I2C_Mem_ISR_IT+0x254>
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	2201      	movs	r2, #1
 8009572:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009576:	693b      	ldr	r3, [r7, #16]
 8009578:	091b      	lsrs	r3, r3, #4
 800957a:	f003 0301 	and.w	r3, r3, #1
 800957e:	2b00      	cmp	r3, #0
 8009580:	d013      	beq.n	80095aa <I2C_Mem_ISR_IT+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	091b      	lsrs	r3, r3, #4
 8009586:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800958a:	2b00      	cmp	r3, #0
 800958c:	d00d      	beq.n	80095aa <I2C_Mem_ISR_IT+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	2210      	movs	r2, #16
 8009594:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800959a:	f043 0204 	orr.w	r2, r3, #4
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80095a2:	68f8      	ldr	r0, [r7, #12]
 80095a4:	f001 fc15 	bl	800add2 <I2C_Flush_TXDR>
 80095a8:	e0e5      	b.n	8009776 <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80095aa:	693b      	ldr	r3, [r7, #16]
 80095ac:	089b      	lsrs	r3, r3, #2
 80095ae:	f003 0301 	and.w	r3, r3, #1
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d023      	beq.n	80095fe <I2C_Mem_ISR_IT+0xb2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	089b      	lsrs	r3, r3, #2
 80095ba:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d01d      	beq.n	80095fe <I2C_Mem_ISR_IT+0xb2>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80095c2:	693b      	ldr	r3, [r7, #16]
 80095c4:	f023 0304 	bic.w	r3, r3, #4
 80095c8:	613b      	str	r3, [r7, #16]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095d4:	b2d2      	uxtb	r2, r2
 80095d6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095dc:	1c5a      	adds	r2, r3, #1
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80095e6:	3b01      	subs	r3, #1
 80095e8:	b29a      	uxth	r2, r3
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80095f2:	b29b      	uxth	r3, r3
 80095f4:	3b01      	subs	r3, #1
 80095f6:	b29a      	uxth	r2, r3
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80095fc:	e0bb      	b.n	8009776 <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80095fe:	693b      	ldr	r3, [r7, #16]
 8009600:	085b      	lsrs	r3, r3, #1
 8009602:	f003 0301 	and.w	r3, r3, #1
 8009606:	2b00      	cmp	r3, #0
 8009608:	d02d      	beq.n	8009666 <I2C_Mem_ISR_IT+0x11a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	085b      	lsrs	r3, r3, #1
 800960e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009612:	2b00      	cmp	r3, #0
 8009614:	d027      	beq.n	8009666 <I2C_Mem_ISR_IT+0x11a>
  {
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800961a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800961e:	d118      	bne.n	8009652 <I2C_Mem_ISR_IT+0x106>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009624:	781a      	ldrb	r2, [r3, #0]
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009630:	1c5a      	adds	r2, r3, #1
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800963a:	3b01      	subs	r3, #1
 800963c:	b29a      	uxth	r2, r3
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009646:	b29b      	uxth	r3, r3
 8009648:	3b01      	subs	r3, #1
 800964a:	b29a      	uxth	r2, r3
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8009650:	e091      	b.n	8009776 <I2C_Mem_ISR_IT+0x22a>
    }
    else
    {
      /* Write LSB part of Memory Address */
      hi2c->Instance->TXDR = hi2c->Memaddress;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	68fa      	ldr	r2, [r7, #12]
 8009658:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800965a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	f04f 32ff 	mov.w	r2, #4294967295
 8009662:	651a      	str	r2, [r3, #80]	@ 0x50
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8009664:	e087      	b.n	8009776 <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8009666:	693b      	ldr	r3, [r7, #16]
 8009668:	09db      	lsrs	r3, r3, #7
 800966a:	f003 0301 	and.w	r3, r3, #1
 800966e:	2b00      	cmp	r3, #0
 8009670:	d03d      	beq.n	80096ee <I2C_Mem_ISR_IT+0x1a2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	099b      	lsrs	r3, r3, #6
 8009676:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800967a:	2b00      	cmp	r3, #0
 800967c:	d037      	beq.n	80096ee <I2C_Mem_ISR_IT+0x1a2>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009682:	b29b      	uxth	r3, r3
 8009684:	2b00      	cmp	r3, #0
 8009686:	d02c      	beq.n	80096e2 <I2C_Mem_ISR_IT+0x196>
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800968c:	2b00      	cmp	r3, #0
 800968e:	d128      	bne.n	80096e2 <I2C_Mem_ISR_IT+0x196>
    {
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009694:	b29b      	uxth	r3, r3
 8009696:	2bff      	cmp	r3, #255	@ 0xff
 8009698:	d910      	bls.n	80096bc <I2C_Mem_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	22ff      	movs	r2, #255	@ 0xff
 800969e:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096a4:	b299      	uxth	r1, r3
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096aa:	b2da      	uxtb	r2, r3
 80096ac:	2300      	movs	r3, #0
 80096ae:	9300      	str	r3, [sp, #0]
 80096b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80096b4:	68f8      	ldr	r0, [r7, #12]
 80096b6:	f001 fd91 	bl	800b1dc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80096ba:	e017      	b.n	80096ec <I2C_Mem_ISR_IT+0x1a0>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096c0:	b29a      	uxth	r2, r3
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096ca:	b299      	uxth	r1, r3
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096d0:	b2da      	uxtb	r2, r3
 80096d2:	2300      	movs	r3, #0
 80096d4:	9300      	str	r3, [sp, #0]
 80096d6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80096da:	68f8      	ldr	r0, [r7, #12]
 80096dc:	f001 fd7e 	bl	800b1dc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80096e0:	e004      	b.n	80096ec <I2C_Mem_ISR_IT+0x1a0>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80096e2:	2140      	movs	r1, #64	@ 0x40
 80096e4:	68f8      	ldr	r0, [r7, #12]
 80096e6:	f001 fa5d 	bl	800aba4 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80096ea:	e044      	b.n	8009776 <I2C_Mem_ISR_IT+0x22a>
 80096ec:	e043      	b.n	8009776 <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80096ee:	693b      	ldr	r3, [r7, #16]
 80096f0:	099b      	lsrs	r3, r3, #6
 80096f2:	f003 0301 	and.w	r3, r3, #1
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d03d      	beq.n	8009776 <I2C_Mem_ISR_IT+0x22a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	099b      	lsrs	r3, r3, #6
 80096fe:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8009702:	2b00      	cmp	r3, #0
 8009704:	d037      	beq.n	8009776 <I2C_Mem_ISR_IT+0x22a>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009706:	2101      	movs	r1, #1
 8009708:	68f8      	ldr	r0, [r7, #12]
 800970a:	f001 fe1d 	bl	800b348 <I2C_Disable_IRQ>

    /* Enable ERR, TC, STOP, NACK and RXI interrupts */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 800970e:	2102      	movs	r1, #2
 8009710:	68f8      	ldr	r0, [r7, #12]
 8009712:	f001 fd95 	bl	800b240 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800971c:	b2db      	uxtb	r3, r3
 800971e:	2b22      	cmp	r3, #34	@ 0x22
 8009720:	d101      	bne.n	8009726 <I2C_Mem_ISR_IT+0x1da>
    {
      direction = I2C_GENERATE_START_READ;
 8009722:	4b22      	ldr	r3, [pc, #136]	@ (80097ac <I2C_Mem_ISR_IT+0x260>)
 8009724:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800972a:	b29b      	uxth	r3, r3
 800972c:	2bff      	cmp	r3, #255	@ 0xff
 800972e:	d910      	bls.n	8009752 <I2C_Mem_ISR_IT+0x206>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	22ff      	movs	r2, #255	@ 0xff
 8009734:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800973a:	b299      	uxth	r1, r3
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009740:	b2da      	uxtb	r2, r3
 8009742:	697b      	ldr	r3, [r7, #20]
 8009744:	9300      	str	r3, [sp, #0]
 8009746:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800974a:	68f8      	ldr	r0, [r7, #12]
 800974c:	f001 fd46 	bl	800b1dc <I2C_TransferConfig>
 8009750:	e011      	b.n	8009776 <I2C_Mem_ISR_IT+0x22a>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009756:	b29a      	uxth	r2, r3
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009760:	b299      	uxth	r1, r3
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009766:	b2da      	uxtb	r2, r3
 8009768:	697b      	ldr	r3, [r7, #20]
 800976a:	9300      	str	r3, [sp, #0]
 800976c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009770:	68f8      	ldr	r0, [r7, #12]
 8009772:	f001 fd33 	bl	800b1dc <I2C_TransferConfig>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009776:	693b      	ldr	r3, [r7, #16]
 8009778:	095b      	lsrs	r3, r3, #5
 800977a:	f003 0301 	and.w	r3, r3, #1
 800977e:	2b00      	cmp	r3, #0
 8009780:	d009      	beq.n	8009796 <I2C_Mem_ISR_IT+0x24a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	095b      	lsrs	r3, r3, #5
 8009786:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800978a:	2b00      	cmp	r3, #0
 800978c:	d003      	beq.n	8009796 <I2C_Mem_ISR_IT+0x24a>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 800978e:	6939      	ldr	r1, [r7, #16]
 8009790:	68f8      	ldr	r0, [r7, #12]
 8009792:	f000 fe8d 	bl	800a4b0 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	2200      	movs	r2, #0
 800979a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800979e:	2300      	movs	r3, #0
}
 80097a0:	4618      	mov	r0, r3
 80097a2:	3718      	adds	r7, #24
 80097a4:	46bd      	mov	sp, r7
 80097a6:	bd80      	pop	{r7, pc}
 80097a8:	80002000 	.word	0x80002000
 80097ac:	80002400 	.word	0x80002400

080097b0 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80097b0:	b580      	push	{r7, lr}
 80097b2:	b086      	sub	sp, #24
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	60f8      	str	r0, [r7, #12]
 80097b8:	60b9      	str	r1, [r7, #8]
 80097ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097c0:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80097c2:	68bb      	ldr	r3, [r7, #8]
 80097c4:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80097cc:	2b01      	cmp	r3, #1
 80097ce:	d101      	bne.n	80097d4 <I2C_Slave_ISR_IT+0x24>
 80097d0:	2302      	movs	r3, #2
 80097d2:	e0ed      	b.n	80099b0 <I2C_Slave_ISR_IT+0x200>
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	2201      	movs	r2, #1
 80097d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80097dc:	693b      	ldr	r3, [r7, #16]
 80097de:	095b      	lsrs	r3, r3, #5
 80097e0:	f003 0301 	and.w	r3, r3, #1
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d00a      	beq.n	80097fe <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	095b      	lsrs	r3, r3, #5
 80097ec:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d004      	beq.n	80097fe <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80097f4:	6939      	ldr	r1, [r7, #16]
 80097f6:	68f8      	ldr	r0, [r7, #12]
 80097f8:	f000 ff24 	bl	800a644 <I2C_ITSlaveCplt>
 80097fc:	e0d3      	b.n	80099a6 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80097fe:	693b      	ldr	r3, [r7, #16]
 8009800:	091b      	lsrs	r3, r3, #4
 8009802:	f003 0301 	and.w	r3, r3, #1
 8009806:	2b00      	cmp	r3, #0
 8009808:	d04d      	beq.n	80098a6 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	091b      	lsrs	r3, r3, #4
 800980e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009812:	2b00      	cmp	r3, #0
 8009814:	d047      	beq.n	80098a6 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800981a:	b29b      	uxth	r3, r3
 800981c:	2b00      	cmp	r3, #0
 800981e:	d128      	bne.n	8009872 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009826:	b2db      	uxtb	r3, r3
 8009828:	2b28      	cmp	r3, #40	@ 0x28
 800982a:	d108      	bne.n	800983e <I2C_Slave_ISR_IT+0x8e>
 800982c:	697b      	ldr	r3, [r7, #20]
 800982e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009832:	d104      	bne.n	800983e <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8009834:	6939      	ldr	r1, [r7, #16]
 8009836:	68f8      	ldr	r0, [r7, #12]
 8009838:	f001 f95e 	bl	800aaf8 <I2C_ITListenCplt>
 800983c:	e032      	b.n	80098a4 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009844:	b2db      	uxtb	r3, r3
 8009846:	2b29      	cmp	r3, #41	@ 0x29
 8009848:	d10e      	bne.n	8009868 <I2C_Slave_ISR_IT+0xb8>
 800984a:	697b      	ldr	r3, [r7, #20]
 800984c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009850:	d00a      	beq.n	8009868 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	2210      	movs	r2, #16
 8009858:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800985a:	68f8      	ldr	r0, [r7, #12]
 800985c:	f001 fab9 	bl	800add2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009860:	68f8      	ldr	r0, [r7, #12]
 8009862:	f000 fdc6 	bl	800a3f2 <I2C_ITSlaveSeqCplt>
 8009866:	e01d      	b.n	80098a4 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	2210      	movs	r2, #16
 800986e:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8009870:	e096      	b.n	80099a0 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	2210      	movs	r2, #16
 8009878:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800987e:	f043 0204 	orr.w	r2, r3, #4
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009886:	697b      	ldr	r3, [r7, #20]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d004      	beq.n	8009896 <I2C_Slave_ISR_IT+0xe6>
 800988c:	697b      	ldr	r3, [r7, #20]
 800988e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009892:	f040 8085 	bne.w	80099a0 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800989a:	4619      	mov	r1, r3
 800989c:	68f8      	ldr	r0, [r7, #12]
 800989e:	f001 f981 	bl	800aba4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80098a2:	e07d      	b.n	80099a0 <I2C_Slave_ISR_IT+0x1f0>
 80098a4:	e07c      	b.n	80099a0 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80098a6:	693b      	ldr	r3, [r7, #16]
 80098a8:	089b      	lsrs	r3, r3, #2
 80098aa:	f003 0301 	and.w	r3, r3, #1
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d030      	beq.n	8009914 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	089b      	lsrs	r3, r3, #2
 80098b6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d02a      	beq.n	8009914 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80098c2:	b29b      	uxth	r3, r3
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d018      	beq.n	80098fa <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098d2:	b2d2      	uxtb	r2, r2
 80098d4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098da:	1c5a      	adds	r2, r3, #1
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80098e4:	3b01      	subs	r3, #1
 80098e6:	b29a      	uxth	r2, r3
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80098f0:	b29b      	uxth	r3, r3
 80098f2:	3b01      	subs	r3, #1
 80098f4:	b29a      	uxth	r2, r3
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80098fe:	b29b      	uxth	r3, r3
 8009900:	2b00      	cmp	r3, #0
 8009902:	d14f      	bne.n	80099a4 <I2C_Slave_ISR_IT+0x1f4>
 8009904:	697b      	ldr	r3, [r7, #20]
 8009906:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800990a:	d04b      	beq.n	80099a4 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800990c:	68f8      	ldr	r0, [r7, #12]
 800990e:	f000 fd70 	bl	800a3f2 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8009912:	e047      	b.n	80099a4 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009914:	693b      	ldr	r3, [r7, #16]
 8009916:	08db      	lsrs	r3, r3, #3
 8009918:	f003 0301 	and.w	r3, r3, #1
 800991c:	2b00      	cmp	r3, #0
 800991e:	d00a      	beq.n	8009936 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	08db      	lsrs	r3, r3, #3
 8009924:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009928:	2b00      	cmp	r3, #0
 800992a:	d004      	beq.n	8009936 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800992c:	6939      	ldr	r1, [r7, #16]
 800992e:	68f8      	ldr	r0, [r7, #12]
 8009930:	f000 fc9e 	bl	800a270 <I2C_ITAddrCplt>
 8009934:	e037      	b.n	80099a6 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009936:	693b      	ldr	r3, [r7, #16]
 8009938:	085b      	lsrs	r3, r3, #1
 800993a:	f003 0301 	and.w	r3, r3, #1
 800993e:	2b00      	cmp	r3, #0
 8009940:	d031      	beq.n	80099a6 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	085b      	lsrs	r3, r3, #1
 8009946:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800994a:	2b00      	cmp	r3, #0
 800994c:	d02b      	beq.n	80099a6 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009952:	b29b      	uxth	r3, r3
 8009954:	2b00      	cmp	r3, #0
 8009956:	d018      	beq.n	800998a <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800995c:	781a      	ldrb	r2, [r3, #0]
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009968:	1c5a      	adds	r2, r3, #1
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009972:	b29b      	uxth	r3, r3
 8009974:	3b01      	subs	r3, #1
 8009976:	b29a      	uxth	r2, r3
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009980:	3b01      	subs	r3, #1
 8009982:	b29a      	uxth	r2, r3
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	851a      	strh	r2, [r3, #40]	@ 0x28
 8009988:	e00d      	b.n	80099a6 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009990:	d002      	beq.n	8009998 <I2C_Slave_ISR_IT+0x1e8>
 8009992:	697b      	ldr	r3, [r7, #20]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d106      	bne.n	80099a6 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009998:	68f8      	ldr	r0, [r7, #12]
 800999a:	f000 fd2a 	bl	800a3f2 <I2C_ITSlaveSeqCplt>
 800999e:	e002      	b.n	80099a6 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 80099a0:	bf00      	nop
 80099a2:	e000      	b.n	80099a6 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 80099a4:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	2200      	movs	r2, #0
 80099aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80099ae:	2300      	movs	r3, #0
}
 80099b0:	4618      	mov	r0, r3
 80099b2:	3718      	adds	r7, #24
 80099b4:	46bd      	mov	sp, r7
 80099b6:	bd80      	pop	{r7, pc}

080099b8 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b088      	sub	sp, #32
 80099bc:	af02      	add	r7, sp, #8
 80099be:	60f8      	str	r0, [r7, #12]
 80099c0:	60b9      	str	r1, [r7, #8]
 80099c2:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80099ca:	2b01      	cmp	r3, #1
 80099cc:	d101      	bne.n	80099d2 <I2C_Master_ISR_DMA+0x1a>
 80099ce:	2302      	movs	r3, #2
 80099d0:	e0e1      	b.n	8009b96 <I2C_Master_ISR_DMA+0x1de>
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	2201      	movs	r2, #1
 80099d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80099da:	68bb      	ldr	r3, [r7, #8]
 80099dc:	091b      	lsrs	r3, r3, #4
 80099de:	f003 0301 	and.w	r3, r3, #1
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d017      	beq.n	8009a16 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	091b      	lsrs	r3, r3, #4
 80099ea:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d011      	beq.n	8009a16 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	2210      	movs	r2, #16
 80099f8:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099fe:	f043 0204 	orr.w	r2, r3, #4
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8009a06:	2120      	movs	r1, #32
 8009a08:	68f8      	ldr	r0, [r7, #12]
 8009a0a:	f001 fc19 	bl	800b240 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009a0e:	68f8      	ldr	r0, [r7, #12]
 8009a10:	f001 f9df 	bl	800add2 <I2C_Flush_TXDR>
 8009a14:	e0ba      	b.n	8009b8c <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8009a16:	68bb      	ldr	r3, [r7, #8]
 8009a18:	09db      	lsrs	r3, r3, #7
 8009a1a:	f003 0301 	and.w	r3, r3, #1
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d072      	beq.n	8009b08 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	099b      	lsrs	r3, r3, #6
 8009a26:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d06c      	beq.n	8009b08 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	681a      	ldr	r2, [r3, #0]
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009a3c:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a42:	b29b      	uxth	r3, r3
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d04e      	beq.n	8009ae6 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	685b      	ldr	r3, [r3, #4]
 8009a4e:	b29b      	uxth	r3, r3
 8009a50:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009a54:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a5a:	b29b      	uxth	r3, r3
 8009a5c:	2bff      	cmp	r3, #255	@ 0xff
 8009a5e:	d906      	bls.n	8009a6e <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	22ff      	movs	r2, #255	@ 0xff
 8009a64:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8009a66:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009a6a:	617b      	str	r3, [r7, #20]
 8009a6c:	e010      	b.n	8009a90 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a72:	b29a      	uxth	r2, r3
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a7c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009a80:	d003      	beq.n	8009a8a <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a86:	617b      	str	r3, [r7, #20]
 8009a88:	e002      	b.n	8009a90 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8009a8a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009a8e:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a94:	b2da      	uxtb	r2, r3
 8009a96:	8a79      	ldrh	r1, [r7, #18]
 8009a98:	2300      	movs	r3, #0
 8009a9a:	9300      	str	r3, [sp, #0]
 8009a9c:	697b      	ldr	r3, [r7, #20]
 8009a9e:	68f8      	ldr	r0, [r7, #12]
 8009aa0:	f001 fb9c 	bl	800b1dc <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009aa8:	b29a      	uxth	r2, r3
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009aae:	1ad3      	subs	r3, r2, r3
 8009ab0:	b29a      	uxth	r2, r3
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009abc:	b2db      	uxtb	r3, r3
 8009abe:	2b22      	cmp	r3, #34	@ 0x22
 8009ac0:	d108      	bne.n	8009ad4 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	681a      	ldr	r2, [r3, #0]
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009ad0:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009ad2:	e05b      	b.n	8009b8c <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	681a      	ldr	r2, [r3, #0]
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009ae2:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009ae4:	e052      	b.n	8009b8c <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	685b      	ldr	r3, [r3, #4]
 8009aec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009af0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009af4:	d003      	beq.n	8009afe <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8009af6:	68f8      	ldr	r0, [r7, #12]
 8009af8:	f000 fc3e 	bl	800a378 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8009afc:	e046      	b.n	8009b8c <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009afe:	2140      	movs	r1, #64	@ 0x40
 8009b00:	68f8      	ldr	r0, [r7, #12]
 8009b02:	f001 f84f 	bl	800aba4 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8009b06:	e041      	b.n	8009b8c <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8009b08:	68bb      	ldr	r3, [r7, #8]
 8009b0a:	099b      	lsrs	r3, r3, #6
 8009b0c:	f003 0301 	and.w	r3, r3, #1
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d029      	beq.n	8009b68 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	099b      	lsrs	r3, r3, #6
 8009b18:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d023      	beq.n	8009b68 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b24:	b29b      	uxth	r3, r3
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d119      	bne.n	8009b5e <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	685b      	ldr	r3, [r3, #4]
 8009b30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b34:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009b38:	d027      	beq.n	8009b8a <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b3e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009b42:	d108      	bne.n	8009b56 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	685a      	ldr	r2, [r3, #4]
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009b52:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8009b54:	e019      	b.n	8009b8a <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8009b56:	68f8      	ldr	r0, [r7, #12]
 8009b58:	f000 fc0e 	bl	800a378 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8009b5c:	e015      	b.n	8009b8a <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009b5e:	2140      	movs	r1, #64	@ 0x40
 8009b60:	68f8      	ldr	r0, [r7, #12]
 8009b62:	f001 f81f 	bl	800aba4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8009b66:	e010      	b.n	8009b8a <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009b68:	68bb      	ldr	r3, [r7, #8]
 8009b6a:	095b      	lsrs	r3, r3, #5
 8009b6c:	f003 0301 	and.w	r3, r3, #1
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d00b      	beq.n	8009b8c <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	095b      	lsrs	r3, r3, #5
 8009b78:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d005      	beq.n	8009b8c <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8009b80:	68b9      	ldr	r1, [r7, #8]
 8009b82:	68f8      	ldr	r0, [r7, #12]
 8009b84:	f000 fc94 	bl	800a4b0 <I2C_ITMasterCplt>
 8009b88:	e000      	b.n	8009b8c <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8009b8a:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	2200      	movs	r2, #0
 8009b90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009b94:	2300      	movs	r3, #0
}
 8009b96:	4618      	mov	r0, r3
 8009b98:	3718      	adds	r7, #24
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	bd80      	pop	{r7, pc}
	...

08009ba0 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b088      	sub	sp, #32
 8009ba4:	af02      	add	r7, sp, #8
 8009ba6:	60f8      	str	r0, [r7, #12]
 8009ba8:	60b9      	str	r1, [r7, #8]
 8009baa:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8009bac:	4b92      	ldr	r3, [pc, #584]	@ (8009df8 <I2C_Mem_ISR_DMA+0x258>)
 8009bae:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009bb6:	2b01      	cmp	r3, #1
 8009bb8:	d101      	bne.n	8009bbe <I2C_Mem_ISR_DMA+0x1e>
 8009bba:	2302      	movs	r3, #2
 8009bbc:	e118      	b.n	8009df0 <I2C_Mem_ISR_DMA+0x250>
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	2201      	movs	r2, #1
 8009bc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8009bc6:	68bb      	ldr	r3, [r7, #8]
 8009bc8:	091b      	lsrs	r3, r3, #4
 8009bca:	f003 0301 	and.w	r3, r3, #1
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d017      	beq.n	8009c02 <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	091b      	lsrs	r3, r3, #4
 8009bd6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d011      	beq.n	8009c02 <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	2210      	movs	r2, #16
 8009be4:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009bea:	f043 0204 	orr.w	r2, r3, #4
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8009bf2:	2120      	movs	r1, #32
 8009bf4:	68f8      	ldr	r0, [r7, #12]
 8009bf6:	f001 fb23 	bl	800b240 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009bfa:	68f8      	ldr	r0, [r7, #12]
 8009bfc:	f001 f8e9 	bl	800add2 <I2C_Flush_TXDR>
 8009c00:	e0f1      	b.n	8009de6 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009c02:	68bb      	ldr	r3, [r7, #8]
 8009c04:	085b      	lsrs	r3, r3, #1
 8009c06:	f003 0301 	and.w	r3, r3, #1
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d00f      	beq.n	8009c2e <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	085b      	lsrs	r3, r3, #1
 8009c12:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d009      	beq.n	8009c2e <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	68fa      	ldr	r2, [r7, #12]
 8009c20:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009c22:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	f04f 32ff 	mov.w	r2, #4294967295
 8009c2a:	651a      	str	r2, [r3, #80]	@ 0x50
 8009c2c:	e0db      	b.n	8009de6 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8009c2e:	68bb      	ldr	r3, [r7, #8]
 8009c30:	09db      	lsrs	r3, r3, #7
 8009c32:	f003 0301 	and.w	r3, r3, #1
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d060      	beq.n	8009cfc <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	099b      	lsrs	r3, r3, #6
 8009c3e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d05a      	beq.n	8009cfc <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009c46:	2101      	movs	r1, #1
 8009c48:	68f8      	ldr	r0, [r7, #12]
 8009c4a:	f001 fb7d 	bl	800b348 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8009c4e:	2110      	movs	r1, #16
 8009c50:	68f8      	ldr	r0, [r7, #12]
 8009c52:	f001 faf5 	bl	800b240 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c5a:	b29b      	uxth	r3, r3
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d048      	beq.n	8009cf2 <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c64:	b29b      	uxth	r3, r3
 8009c66:	2bff      	cmp	r3, #255	@ 0xff
 8009c68:	d910      	bls.n	8009c8c <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	22ff      	movs	r2, #255	@ 0xff
 8009c6e:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009c74:	b299      	uxth	r1, r3
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c7a:	b2da      	uxtb	r2, r3
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	9300      	str	r3, [sp, #0]
 8009c80:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009c84:	68f8      	ldr	r0, [r7, #12]
 8009c86:	f001 faa9 	bl	800b1dc <I2C_TransferConfig>
 8009c8a:	e011      	b.n	8009cb0 <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c90:	b29a      	uxth	r2, r3
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009c9a:	b299      	uxth	r1, r3
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ca0:	b2da      	uxtb	r2, r3
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	9300      	str	r3, [sp, #0]
 8009ca6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009caa:	68f8      	ldr	r0, [r7, #12]
 8009cac:	f001 fa96 	bl	800b1dc <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009cb4:	b29a      	uxth	r2, r3
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009cba:	1ad3      	subs	r3, r2, r3
 8009cbc:	b29a      	uxth	r2, r3
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009cc8:	b2db      	uxtb	r3, r3
 8009cca:	2b22      	cmp	r3, #34	@ 0x22
 8009ccc:	d108      	bne.n	8009ce0 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	681a      	ldr	r2, [r3, #0]
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009cdc:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009cde:	e082      	b.n	8009de6 <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	681a      	ldr	r2, [r3, #0]
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009cee:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009cf0:	e079      	b.n	8009de6 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009cf2:	2140      	movs	r1, #64	@ 0x40
 8009cf4:	68f8      	ldr	r0, [r7, #12]
 8009cf6:	f000 ff55 	bl	800aba4 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8009cfa:	e074      	b.n	8009de6 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8009cfc:	68bb      	ldr	r3, [r7, #8]
 8009cfe:	099b      	lsrs	r3, r3, #6
 8009d00:	f003 0301 	and.w	r3, r3, #1
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d05e      	beq.n	8009dc6 <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	099b      	lsrs	r3, r3, #6
 8009d0c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d058      	beq.n	8009dc6 <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009d14:	2101      	movs	r1, #1
 8009d16:	68f8      	ldr	r0, [r7, #12]
 8009d18:	f001 fb16 	bl	800b348 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8009d1c:	2110      	movs	r1, #16
 8009d1e:	68f8      	ldr	r0, [r7, #12]
 8009d20:	f001 fa8e 	bl	800b240 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009d2a:	b2db      	uxtb	r3, r3
 8009d2c:	2b22      	cmp	r3, #34	@ 0x22
 8009d2e:	d101      	bne.n	8009d34 <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 8009d30:	4b32      	ldr	r3, [pc, #200]	@ (8009dfc <I2C_Mem_ISR_DMA+0x25c>)
 8009d32:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d38:	b29b      	uxth	r3, r3
 8009d3a:	2bff      	cmp	r3, #255	@ 0xff
 8009d3c:	d910      	bls.n	8009d60 <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	22ff      	movs	r2, #255	@ 0xff
 8009d42:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d48:	b299      	uxth	r1, r3
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d4e:	b2da      	uxtb	r2, r3
 8009d50:	697b      	ldr	r3, [r7, #20]
 8009d52:	9300      	str	r3, [sp, #0]
 8009d54:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009d58:	68f8      	ldr	r0, [r7, #12]
 8009d5a:	f001 fa3f 	bl	800b1dc <I2C_TransferConfig>
 8009d5e:	e011      	b.n	8009d84 <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d64:	b29a      	uxth	r2, r3
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d6e:	b299      	uxth	r1, r3
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d74:	b2da      	uxtb	r2, r3
 8009d76:	697b      	ldr	r3, [r7, #20]
 8009d78:	9300      	str	r3, [sp, #0]
 8009d7a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009d7e:	68f8      	ldr	r0, [r7, #12]
 8009d80:	f001 fa2c 	bl	800b1dc <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d88:	b29a      	uxth	r2, r3
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d8e:	1ad3      	subs	r3, r2, r3
 8009d90:	b29a      	uxth	r2, r3
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009d9c:	b2db      	uxtb	r3, r3
 8009d9e:	2b22      	cmp	r3, #34	@ 0x22
 8009da0:	d108      	bne.n	8009db4 <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	681a      	ldr	r2, [r3, #0]
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009db0:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009db2:	e018      	b.n	8009de6 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	681a      	ldr	r2, [r3, #0]
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009dc2:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009dc4:	e00f      	b.n	8009de6 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009dc6:	68bb      	ldr	r3, [r7, #8]
 8009dc8:	095b      	lsrs	r3, r3, #5
 8009dca:	f003 0301 	and.w	r3, r3, #1
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d009      	beq.n	8009de6 <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	095b      	lsrs	r3, r3, #5
 8009dd6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d003      	beq.n	8009de6 <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8009dde:	68b9      	ldr	r1, [r7, #8]
 8009de0:	68f8      	ldr	r0, [r7, #12]
 8009de2:	f000 fb65 	bl	800a4b0 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	2200      	movs	r2, #0
 8009dea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009dee:	2300      	movs	r3, #0
}
 8009df0:	4618      	mov	r0, r3
 8009df2:	3718      	adds	r7, #24
 8009df4:	46bd      	mov	sp, r7
 8009df6:	bd80      	pop	{r7, pc}
 8009df8:	80002000 	.word	0x80002000
 8009dfc:	80002400 	.word	0x80002400

08009e00 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b088      	sub	sp, #32
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	60f8      	str	r0, [r7, #12]
 8009e08:	60b9      	str	r1, [r7, #8]
 8009e0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e10:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8009e12:	2300      	movs	r3, #0
 8009e14:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009e1c:	2b01      	cmp	r3, #1
 8009e1e:	d101      	bne.n	8009e24 <I2C_Slave_ISR_DMA+0x24>
 8009e20:	2302      	movs	r3, #2
 8009e22:	e1cc      	b.n	800a1be <I2C_Slave_ISR_DMA+0x3be>
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	2201      	movs	r2, #1
 8009e28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009e2c:	68bb      	ldr	r3, [r7, #8]
 8009e2e:	095b      	lsrs	r3, r3, #5
 8009e30:	f003 0301 	and.w	r3, r3, #1
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d00a      	beq.n	8009e4e <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	095b      	lsrs	r3, r3, #5
 8009e3c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d004      	beq.n	8009e4e <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8009e44:	68b9      	ldr	r1, [r7, #8]
 8009e46:	68f8      	ldr	r0, [r7, #12]
 8009e48:	f000 fbfc 	bl	800a644 <I2C_ITSlaveCplt>
 8009e4c:	e1b2      	b.n	800a1b4 <I2C_Slave_ISR_DMA+0x3b4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8009e4e:	68bb      	ldr	r3, [r7, #8]
 8009e50:	091b      	lsrs	r3, r3, #4
 8009e52:	f003 0301 	and.w	r3, r3, #1
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	f000 819c 	beq.w	800a194 <I2C_Slave_ISR_DMA+0x394>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	091b      	lsrs	r3, r3, #4
 8009e60:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	f000 8195 	beq.w	800a194 <I2C_Slave_ISR_DMA+0x394>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	0b9b      	lsrs	r3, r3, #14
 8009e6e:	f003 0301 	and.w	r3, r3, #1
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d106      	bne.n	8009e84 <I2C_Slave_ISR_DMA+0x84>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	0bdb      	lsrs	r3, r3, #15
 8009e7a:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	f000 8181 	beq.w	800a186 <I2C_Slave_ISR_DMA+0x386>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d07c      	beq.n	8009f86 <I2C_Slave_ISR_DMA+0x186>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	0bdb      	lsrs	r3, r3, #15
 8009e90:	f003 0301 	and.w	r3, r3, #1
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d076      	beq.n	8009f86 <I2C_Slave_ISR_DMA+0x186>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	4a75      	ldr	r2, [pc, #468]	@ (800a074 <I2C_Slave_ISR_DMA+0x274>)
 8009ea0:	4293      	cmp	r3, r2
 8009ea2:	d059      	beq.n	8009f58 <I2C_Slave_ISR_DMA+0x158>
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	4a73      	ldr	r2, [pc, #460]	@ (800a078 <I2C_Slave_ISR_DMA+0x278>)
 8009eac:	4293      	cmp	r3, r2
 8009eae:	d053      	beq.n	8009f58 <I2C_Slave_ISR_DMA+0x158>
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	4a71      	ldr	r2, [pc, #452]	@ (800a07c <I2C_Slave_ISR_DMA+0x27c>)
 8009eb8:	4293      	cmp	r3, r2
 8009eba:	d04d      	beq.n	8009f58 <I2C_Slave_ISR_DMA+0x158>
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	4a6f      	ldr	r2, [pc, #444]	@ (800a080 <I2C_Slave_ISR_DMA+0x280>)
 8009ec4:	4293      	cmp	r3, r2
 8009ec6:	d047      	beq.n	8009f58 <I2C_Slave_ISR_DMA+0x158>
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	4a6d      	ldr	r2, [pc, #436]	@ (800a084 <I2C_Slave_ISR_DMA+0x284>)
 8009ed0:	4293      	cmp	r3, r2
 8009ed2:	d041      	beq.n	8009f58 <I2C_Slave_ISR_DMA+0x158>
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	4a6b      	ldr	r2, [pc, #428]	@ (800a088 <I2C_Slave_ISR_DMA+0x288>)
 8009edc:	4293      	cmp	r3, r2
 8009ede:	d03b      	beq.n	8009f58 <I2C_Slave_ISR_DMA+0x158>
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	4a69      	ldr	r2, [pc, #420]	@ (800a08c <I2C_Slave_ISR_DMA+0x28c>)
 8009ee8:	4293      	cmp	r3, r2
 8009eea:	d035      	beq.n	8009f58 <I2C_Slave_ISR_DMA+0x158>
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	4a67      	ldr	r2, [pc, #412]	@ (800a090 <I2C_Slave_ISR_DMA+0x290>)
 8009ef4:	4293      	cmp	r3, r2
 8009ef6:	d02f      	beq.n	8009f58 <I2C_Slave_ISR_DMA+0x158>
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	4a65      	ldr	r2, [pc, #404]	@ (800a094 <I2C_Slave_ISR_DMA+0x294>)
 8009f00:	4293      	cmp	r3, r2
 8009f02:	d029      	beq.n	8009f58 <I2C_Slave_ISR_DMA+0x158>
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	4a63      	ldr	r2, [pc, #396]	@ (800a098 <I2C_Slave_ISR_DMA+0x298>)
 8009f0c:	4293      	cmp	r3, r2
 8009f0e:	d023      	beq.n	8009f58 <I2C_Slave_ISR_DMA+0x158>
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	4a61      	ldr	r2, [pc, #388]	@ (800a09c <I2C_Slave_ISR_DMA+0x29c>)
 8009f18:	4293      	cmp	r3, r2
 8009f1a:	d01d      	beq.n	8009f58 <I2C_Slave_ISR_DMA+0x158>
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	4a5f      	ldr	r2, [pc, #380]	@ (800a0a0 <I2C_Slave_ISR_DMA+0x2a0>)
 8009f24:	4293      	cmp	r3, r2
 8009f26:	d017      	beq.n	8009f58 <I2C_Slave_ISR_DMA+0x158>
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	4a5d      	ldr	r2, [pc, #372]	@ (800a0a4 <I2C_Slave_ISR_DMA+0x2a4>)
 8009f30:	4293      	cmp	r3, r2
 8009f32:	d011      	beq.n	8009f58 <I2C_Slave_ISR_DMA+0x158>
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	4a5b      	ldr	r2, [pc, #364]	@ (800a0a8 <I2C_Slave_ISR_DMA+0x2a8>)
 8009f3c:	4293      	cmp	r3, r2
 8009f3e:	d00b      	beq.n	8009f58 <I2C_Slave_ISR_DMA+0x158>
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	4a59      	ldr	r2, [pc, #356]	@ (800a0ac <I2C_Slave_ISR_DMA+0x2ac>)
 8009f48:	4293      	cmp	r3, r2
 8009f4a:	d005      	beq.n	8009f58 <I2C_Slave_ISR_DMA+0x158>
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	4a57      	ldr	r2, [pc, #348]	@ (800a0b0 <I2C_Slave_ISR_DMA+0x2b0>)
 8009f54:	4293      	cmp	r3, r2
 8009f56:	d109      	bne.n	8009f6c <I2C_Slave_ISR_DMA+0x16c>
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	685b      	ldr	r3, [r3, #4]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	bf0c      	ite	eq
 8009f64:	2301      	moveq	r3, #1
 8009f66:	2300      	movne	r3, #0
 8009f68:	b2db      	uxtb	r3, r3
 8009f6a:	e008      	b.n	8009f7e <I2C_Slave_ISR_DMA+0x17e>
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	685b      	ldr	r3, [r3, #4]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	bf0c      	ite	eq
 8009f78:	2301      	moveq	r3, #1
 8009f7a:	2300      	movne	r3, #0
 8009f7c:	b2db      	uxtb	r3, r3
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d001      	beq.n	8009f86 <I2C_Slave_ISR_DMA+0x186>
          {
            treatdmanack = 1U;
 8009f82:	2301      	movs	r3, #1
 8009f84:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	f000 809f 	beq.w	800a0ce <I2C_Slave_ISR_DMA+0x2ce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	0b9b      	lsrs	r3, r3, #14
 8009f94:	f003 0301 	and.w	r3, r3, #1
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	f000 8098 	beq.w	800a0ce <I2C_Slave_ISR_DMA+0x2ce>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	4a33      	ldr	r2, [pc, #204]	@ (800a074 <I2C_Slave_ISR_DMA+0x274>)
 8009fa6:	4293      	cmp	r3, r2
 8009fa8:	d059      	beq.n	800a05e <I2C_Slave_ISR_DMA+0x25e>
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	4a31      	ldr	r2, [pc, #196]	@ (800a078 <I2C_Slave_ISR_DMA+0x278>)
 8009fb2:	4293      	cmp	r3, r2
 8009fb4:	d053      	beq.n	800a05e <I2C_Slave_ISR_DMA+0x25e>
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	4a2f      	ldr	r2, [pc, #188]	@ (800a07c <I2C_Slave_ISR_DMA+0x27c>)
 8009fbe:	4293      	cmp	r3, r2
 8009fc0:	d04d      	beq.n	800a05e <I2C_Slave_ISR_DMA+0x25e>
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	4a2d      	ldr	r2, [pc, #180]	@ (800a080 <I2C_Slave_ISR_DMA+0x280>)
 8009fca:	4293      	cmp	r3, r2
 8009fcc:	d047      	beq.n	800a05e <I2C_Slave_ISR_DMA+0x25e>
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	4a2b      	ldr	r2, [pc, #172]	@ (800a084 <I2C_Slave_ISR_DMA+0x284>)
 8009fd6:	4293      	cmp	r3, r2
 8009fd8:	d041      	beq.n	800a05e <I2C_Slave_ISR_DMA+0x25e>
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	4a29      	ldr	r2, [pc, #164]	@ (800a088 <I2C_Slave_ISR_DMA+0x288>)
 8009fe2:	4293      	cmp	r3, r2
 8009fe4:	d03b      	beq.n	800a05e <I2C_Slave_ISR_DMA+0x25e>
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	4a27      	ldr	r2, [pc, #156]	@ (800a08c <I2C_Slave_ISR_DMA+0x28c>)
 8009fee:	4293      	cmp	r3, r2
 8009ff0:	d035      	beq.n	800a05e <I2C_Slave_ISR_DMA+0x25e>
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	4a25      	ldr	r2, [pc, #148]	@ (800a090 <I2C_Slave_ISR_DMA+0x290>)
 8009ffa:	4293      	cmp	r3, r2
 8009ffc:	d02f      	beq.n	800a05e <I2C_Slave_ISR_DMA+0x25e>
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	4a23      	ldr	r2, [pc, #140]	@ (800a094 <I2C_Slave_ISR_DMA+0x294>)
 800a006:	4293      	cmp	r3, r2
 800a008:	d029      	beq.n	800a05e <I2C_Slave_ISR_DMA+0x25e>
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	4a21      	ldr	r2, [pc, #132]	@ (800a098 <I2C_Slave_ISR_DMA+0x298>)
 800a012:	4293      	cmp	r3, r2
 800a014:	d023      	beq.n	800a05e <I2C_Slave_ISR_DMA+0x25e>
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	4a1f      	ldr	r2, [pc, #124]	@ (800a09c <I2C_Slave_ISR_DMA+0x29c>)
 800a01e:	4293      	cmp	r3, r2
 800a020:	d01d      	beq.n	800a05e <I2C_Slave_ISR_DMA+0x25e>
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	4a1d      	ldr	r2, [pc, #116]	@ (800a0a0 <I2C_Slave_ISR_DMA+0x2a0>)
 800a02a:	4293      	cmp	r3, r2
 800a02c:	d017      	beq.n	800a05e <I2C_Slave_ISR_DMA+0x25e>
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	4a1b      	ldr	r2, [pc, #108]	@ (800a0a4 <I2C_Slave_ISR_DMA+0x2a4>)
 800a036:	4293      	cmp	r3, r2
 800a038:	d011      	beq.n	800a05e <I2C_Slave_ISR_DMA+0x25e>
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	4a19      	ldr	r2, [pc, #100]	@ (800a0a8 <I2C_Slave_ISR_DMA+0x2a8>)
 800a042:	4293      	cmp	r3, r2
 800a044:	d00b      	beq.n	800a05e <I2C_Slave_ISR_DMA+0x25e>
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	4a17      	ldr	r2, [pc, #92]	@ (800a0ac <I2C_Slave_ISR_DMA+0x2ac>)
 800a04e:	4293      	cmp	r3, r2
 800a050:	d005      	beq.n	800a05e <I2C_Slave_ISR_DMA+0x25e>
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	4a15      	ldr	r2, [pc, #84]	@ (800a0b0 <I2C_Slave_ISR_DMA+0x2b0>)
 800a05a:	4293      	cmp	r3, r2
 800a05c:	d12a      	bne.n	800a0b4 <I2C_Slave_ISR_DMA+0x2b4>
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	685b      	ldr	r3, [r3, #4]
 800a066:	2b00      	cmp	r3, #0
 800a068:	bf0c      	ite	eq
 800a06a:	2301      	moveq	r3, #1
 800a06c:	2300      	movne	r3, #0
 800a06e:	b2db      	uxtb	r3, r3
 800a070:	e029      	b.n	800a0c6 <I2C_Slave_ISR_DMA+0x2c6>
 800a072:	bf00      	nop
 800a074:	40020010 	.word	0x40020010
 800a078:	40020028 	.word	0x40020028
 800a07c:	40020040 	.word	0x40020040
 800a080:	40020058 	.word	0x40020058
 800a084:	40020070 	.word	0x40020070
 800a088:	40020088 	.word	0x40020088
 800a08c:	400200a0 	.word	0x400200a0
 800a090:	400200b8 	.word	0x400200b8
 800a094:	40020410 	.word	0x40020410
 800a098:	40020428 	.word	0x40020428
 800a09c:	40020440 	.word	0x40020440
 800a0a0:	40020458 	.word	0x40020458
 800a0a4:	40020470 	.word	0x40020470
 800a0a8:	40020488 	.word	0x40020488
 800a0ac:	400204a0 	.word	0x400204a0
 800a0b0:	400204b8 	.word	0x400204b8
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	685b      	ldr	r3, [r3, #4]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	bf0c      	ite	eq
 800a0c0:	2301      	moveq	r3, #1
 800a0c2:	2300      	movne	r3, #0
 800a0c4:	b2db      	uxtb	r3, r3
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d001      	beq.n	800a0ce <I2C_Slave_ISR_DMA+0x2ce>
          {
            treatdmanack = 1U;
 800a0ca:	2301      	movs	r3, #1
 800a0cc:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 800a0ce:	69fb      	ldr	r3, [r7, #28]
 800a0d0:	2b01      	cmp	r3, #1
 800a0d2:	d128      	bne.n	800a126 <I2C_Slave_ISR_DMA+0x326>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a0da:	b2db      	uxtb	r3, r3
 800a0dc:	2b28      	cmp	r3, #40	@ 0x28
 800a0de:	d108      	bne.n	800a0f2 <I2C_Slave_ISR_DMA+0x2f2>
 800a0e0:	69bb      	ldr	r3, [r7, #24]
 800a0e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a0e6:	d104      	bne.n	800a0f2 <I2C_Slave_ISR_DMA+0x2f2>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 800a0e8:	68b9      	ldr	r1, [r7, #8]
 800a0ea:	68f8      	ldr	r0, [r7, #12]
 800a0ec:	f000 fd04 	bl	800aaf8 <I2C_ITListenCplt>
 800a0f0:	e048      	b.n	800a184 <I2C_Slave_ISR_DMA+0x384>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a0f8:	b2db      	uxtb	r3, r3
 800a0fa:	2b29      	cmp	r3, #41	@ 0x29
 800a0fc:	d10e      	bne.n	800a11c <I2C_Slave_ISR_DMA+0x31c>
 800a0fe:	69bb      	ldr	r3, [r7, #24]
 800a100:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a104:	d00a      	beq.n	800a11c <I2C_Slave_ISR_DMA+0x31c>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	2210      	movs	r2, #16
 800a10c:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800a10e:	68f8      	ldr	r0, [r7, #12]
 800a110:	f000 fe5f 	bl	800add2 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 800a114:	68f8      	ldr	r0, [r7, #12]
 800a116:	f000 f96c 	bl	800a3f2 <I2C_ITSlaveSeqCplt>
 800a11a:	e033      	b.n	800a184 <I2C_Slave_ISR_DMA+0x384>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	2210      	movs	r2, #16
 800a122:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800a124:	e034      	b.n	800a190 <I2C_Slave_ISR_DMA+0x390>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	2210      	movs	r2, #16
 800a12c:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a132:	f043 0204 	orr.w	r2, r3, #4
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a140:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800a142:	69bb      	ldr	r3, [r7, #24]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d003      	beq.n	800a150 <I2C_Slave_ISR_DMA+0x350>
 800a148:	69bb      	ldr	r3, [r7, #24]
 800a14a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a14e:	d11f      	bne.n	800a190 <I2C_Slave_ISR_DMA+0x390>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800a150:	7dfb      	ldrb	r3, [r7, #23]
 800a152:	2b21      	cmp	r3, #33	@ 0x21
 800a154:	d002      	beq.n	800a15c <I2C_Slave_ISR_DMA+0x35c>
 800a156:	7dfb      	ldrb	r3, [r7, #23]
 800a158:	2b29      	cmp	r3, #41	@ 0x29
 800a15a:	d103      	bne.n	800a164 <I2C_Slave_ISR_DMA+0x364>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	2221      	movs	r2, #33	@ 0x21
 800a160:	631a      	str	r2, [r3, #48]	@ 0x30
 800a162:	e008      	b.n	800a176 <I2C_Slave_ISR_DMA+0x376>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800a164:	7dfb      	ldrb	r3, [r7, #23]
 800a166:	2b22      	cmp	r3, #34	@ 0x22
 800a168:	d002      	beq.n	800a170 <I2C_Slave_ISR_DMA+0x370>
 800a16a:	7dfb      	ldrb	r3, [r7, #23]
 800a16c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a16e:	d102      	bne.n	800a176 <I2C_Slave_ISR_DMA+0x376>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	2222      	movs	r2, #34	@ 0x22
 800a174:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a17a:	4619      	mov	r1, r3
 800a17c:	68f8      	ldr	r0, [r7, #12]
 800a17e:	f000 fd11 	bl	800aba4 <I2C_ITError>
      if (treatdmanack == 1U)
 800a182:	e005      	b.n	800a190 <I2C_Slave_ISR_DMA+0x390>
 800a184:	e004      	b.n	800a190 <I2C_Slave_ISR_DMA+0x390>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	2210      	movs	r2, #16
 800a18c:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800a18e:	e011      	b.n	800a1b4 <I2C_Slave_ISR_DMA+0x3b4>
      if (treatdmanack == 1U)
 800a190:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800a192:	e00f      	b.n	800a1b4 <I2C_Slave_ISR_DMA+0x3b4>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800a194:	68bb      	ldr	r3, [r7, #8]
 800a196:	08db      	lsrs	r3, r3, #3
 800a198:	f003 0301 	and.w	r3, r3, #1
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d009      	beq.n	800a1b4 <I2C_Slave_ISR_DMA+0x3b4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	08db      	lsrs	r3, r3, #3
 800a1a4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d003      	beq.n	800a1b4 <I2C_Slave_ISR_DMA+0x3b4>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800a1ac:	68b9      	ldr	r1, [r7, #8]
 800a1ae:	68f8      	ldr	r0, [r7, #12]
 800a1b0:	f000 f85e 	bl	800a270 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	2200      	movs	r2, #0
 800a1b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a1bc:	2300      	movs	r3, #0
}
 800a1be:	4618      	mov	r0, r3
 800a1c0:	3720      	adds	r7, #32
 800a1c2:	46bd      	mov	sp, r7
 800a1c4:	bd80      	pop	{r7, pc}
 800a1c6:	bf00      	nop

0800a1c8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800a1c8:	b580      	push	{r7, lr}
 800a1ca:	b086      	sub	sp, #24
 800a1cc:	af02      	add	r7, sp, #8
 800a1ce:	60f8      	str	r0, [r7, #12]
 800a1d0:	4608      	mov	r0, r1
 800a1d2:	4611      	mov	r1, r2
 800a1d4:	461a      	mov	r2, r3
 800a1d6:	4603      	mov	r3, r0
 800a1d8:	817b      	strh	r3, [r7, #10]
 800a1da:	460b      	mov	r3, r1
 800a1dc:	813b      	strh	r3, [r7, #8]
 800a1de:	4613      	mov	r3, r2
 800a1e0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800a1e2:	88fb      	ldrh	r3, [r7, #6]
 800a1e4:	b2da      	uxtb	r2, r3
 800a1e6:	8979      	ldrh	r1, [r7, #10]
 800a1e8:	4b20      	ldr	r3, [pc, #128]	@ (800a26c <I2C_RequestMemoryRead+0xa4>)
 800a1ea:	9300      	str	r3, [sp, #0]
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	68f8      	ldr	r0, [r7, #12]
 800a1f0:	f000 fff4 	bl	800b1dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a1f4:	69fa      	ldr	r2, [r7, #28]
 800a1f6:	69b9      	ldr	r1, [r7, #24]
 800a1f8:	68f8      	ldr	r0, [r7, #12]
 800a1fa:	f000 fe85 	bl	800af08 <I2C_WaitOnTXISFlagUntilTimeout>
 800a1fe:	4603      	mov	r3, r0
 800a200:	2b00      	cmp	r3, #0
 800a202:	d001      	beq.n	800a208 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800a204:	2301      	movs	r3, #1
 800a206:	e02c      	b.n	800a262 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a208:	88fb      	ldrh	r3, [r7, #6]
 800a20a:	2b01      	cmp	r3, #1
 800a20c:	d105      	bne.n	800a21a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a20e:	893b      	ldrh	r3, [r7, #8]
 800a210:	b2da      	uxtb	r2, r3
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	629a      	str	r2, [r3, #40]	@ 0x28
 800a218:	e015      	b.n	800a246 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a21a:	893b      	ldrh	r3, [r7, #8]
 800a21c:	0a1b      	lsrs	r3, r3, #8
 800a21e:	b29b      	uxth	r3, r3
 800a220:	b2da      	uxtb	r2, r3
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a228:	69fa      	ldr	r2, [r7, #28]
 800a22a:	69b9      	ldr	r1, [r7, #24]
 800a22c:	68f8      	ldr	r0, [r7, #12]
 800a22e:	f000 fe6b 	bl	800af08 <I2C_WaitOnTXISFlagUntilTimeout>
 800a232:	4603      	mov	r3, r0
 800a234:	2b00      	cmp	r3, #0
 800a236:	d001      	beq.n	800a23c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800a238:	2301      	movs	r3, #1
 800a23a:	e012      	b.n	800a262 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a23c:	893b      	ldrh	r3, [r7, #8]
 800a23e:	b2da      	uxtb	r2, r3
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800a246:	69fb      	ldr	r3, [r7, #28]
 800a248:	9300      	str	r3, [sp, #0]
 800a24a:	69bb      	ldr	r3, [r7, #24]
 800a24c:	2200      	movs	r2, #0
 800a24e:	2140      	movs	r1, #64	@ 0x40
 800a250:	68f8      	ldr	r0, [r7, #12]
 800a252:	f000 fe00 	bl	800ae56 <I2C_WaitOnFlagUntilTimeout>
 800a256:	4603      	mov	r3, r0
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d001      	beq.n	800a260 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800a25c:	2301      	movs	r3, #1
 800a25e:	e000      	b.n	800a262 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800a260:	2300      	movs	r3, #0
}
 800a262:	4618      	mov	r0, r3
 800a264:	3710      	adds	r7, #16
 800a266:	46bd      	mov	sp, r7
 800a268:	bd80      	pop	{r7, pc}
 800a26a:	bf00      	nop
 800a26c:	80002000 	.word	0x80002000

0800a270 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b084      	sub	sp, #16
 800a274:	af00      	add	r7, sp, #0
 800a276:	6078      	str	r0, [r7, #4]
 800a278:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a280:	b2db      	uxtb	r3, r3
 800a282:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800a286:	2b28      	cmp	r3, #40	@ 0x28
 800a288:	d16a      	bne.n	800a360 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	699b      	ldr	r3, [r3, #24]
 800a290:	0c1b      	lsrs	r3, r3, #16
 800a292:	b2db      	uxtb	r3, r3
 800a294:	f003 0301 	and.w	r3, r3, #1
 800a298:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	699b      	ldr	r3, [r3, #24]
 800a2a0:	0c1b      	lsrs	r3, r3, #16
 800a2a2:	b29b      	uxth	r3, r3
 800a2a4:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800a2a8:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	689b      	ldr	r3, [r3, #8]
 800a2b0:	b29b      	uxth	r3, r3
 800a2b2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a2b6:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	68db      	ldr	r3, [r3, #12]
 800a2be:	b29b      	uxth	r3, r3
 800a2c0:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800a2c4:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	68db      	ldr	r3, [r3, #12]
 800a2ca:	2b02      	cmp	r3, #2
 800a2cc:	d138      	bne.n	800a340 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800a2ce:	897b      	ldrh	r3, [r7, #10]
 800a2d0:	09db      	lsrs	r3, r3, #7
 800a2d2:	b29a      	uxth	r2, r3
 800a2d4:	89bb      	ldrh	r3, [r7, #12]
 800a2d6:	4053      	eors	r3, r2
 800a2d8:	b29b      	uxth	r3, r3
 800a2da:	f003 0306 	and.w	r3, r3, #6
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d11c      	bne.n	800a31c <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800a2e2:	897b      	ldrh	r3, [r7, #10]
 800a2e4:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a2ea:	1c5a      	adds	r2, r3, #1
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a2f4:	2b02      	cmp	r3, #2
 800a2f6:	d13b      	bne.n	800a370 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	2200      	movs	r2, #0
 800a2fc:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	2208      	movs	r2, #8
 800a304:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	2200      	movs	r2, #0
 800a30a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800a30e:	89ba      	ldrh	r2, [r7, #12]
 800a310:	7bfb      	ldrb	r3, [r7, #15]
 800a312:	4619      	mov	r1, r3
 800a314:	6878      	ldr	r0, [r7, #4]
 800a316:	f7ff f8ec 	bl	80094f2 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800a31a:	e029      	b.n	800a370 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800a31c:	893b      	ldrh	r3, [r7, #8]
 800a31e:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800a320:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a324:	6878      	ldr	r0, [r7, #4]
 800a326:	f001 f80f 	bl	800b348 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2200      	movs	r2, #0
 800a32e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800a332:	89ba      	ldrh	r2, [r7, #12]
 800a334:	7bfb      	ldrb	r3, [r7, #15]
 800a336:	4619      	mov	r1, r3
 800a338:	6878      	ldr	r0, [r7, #4]
 800a33a:	f7ff f8da 	bl	80094f2 <HAL_I2C_AddrCallback>
}
 800a33e:	e017      	b.n	800a370 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800a340:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a344:	6878      	ldr	r0, [r7, #4]
 800a346:	f000 ffff 	bl	800b348 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	2200      	movs	r2, #0
 800a34e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800a352:	89ba      	ldrh	r2, [r7, #12]
 800a354:	7bfb      	ldrb	r3, [r7, #15]
 800a356:	4619      	mov	r1, r3
 800a358:	6878      	ldr	r0, [r7, #4]
 800a35a:	f7ff f8ca 	bl	80094f2 <HAL_I2C_AddrCallback>
}
 800a35e:	e007      	b.n	800a370 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	2208      	movs	r2, #8
 800a366:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	2200      	movs	r2, #0
 800a36c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800a370:	bf00      	nop
 800a372:	3710      	adds	r7, #16
 800a374:	46bd      	mov	sp, r7
 800a376:	bd80      	pop	{r7, pc}

0800a378 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b082      	sub	sp, #8
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2200      	movs	r2, #0
 800a384:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a38e:	b2db      	uxtb	r3, r3
 800a390:	2b21      	cmp	r3, #33	@ 0x21
 800a392:	d115      	bne.n	800a3c0 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2220      	movs	r2, #32
 800a398:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2211      	movs	r2, #17
 800a3a0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a3a8:	2101      	movs	r1, #1
 800a3aa:	6878      	ldr	r0, [r7, #4]
 800a3ac:	f000 ffcc 	bl	800b348 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800a3b8:	6878      	ldr	r0, [r7, #4]
 800a3ba:	f7ff f872 	bl	80094a2 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a3be:	e014      	b.n	800a3ea <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	2220      	movs	r2, #32
 800a3c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	2212      	movs	r2, #18
 800a3cc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a3d4:	2102      	movs	r1, #2
 800a3d6:	6878      	ldr	r0, [r7, #4]
 800a3d8:	f000 ffb6 	bl	800b348 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	2200      	movs	r2, #0
 800a3e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800a3e4:	6878      	ldr	r0, [r7, #4]
 800a3e6:	f7ff f866 	bl	80094b6 <HAL_I2C_MasterRxCpltCallback>
}
 800a3ea:	bf00      	nop
 800a3ec:	3708      	adds	r7, #8
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	bd80      	pop	{r7, pc}

0800a3f2 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800a3f2:	b580      	push	{r7, lr}
 800a3f4:	b084      	sub	sp, #16
 800a3f6:	af00      	add	r7, sp, #0
 800a3f8:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	2200      	movs	r2, #0
 800a406:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	0b9b      	lsrs	r3, r3, #14
 800a40e:	f003 0301 	and.w	r3, r3, #1
 800a412:	2b00      	cmp	r3, #0
 800a414:	d008      	beq.n	800a428 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	681a      	ldr	r2, [r3, #0]
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a424:	601a      	str	r2, [r3, #0]
 800a426:	e00d      	b.n	800a444 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	0bdb      	lsrs	r3, r3, #15
 800a42c:	f003 0301 	and.w	r3, r3, #1
 800a430:	2b00      	cmp	r3, #0
 800a432:	d007      	beq.n	800a444 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	681a      	ldr	r2, [r3, #0]
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a442:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a44a:	b2db      	uxtb	r3, r3
 800a44c:	2b29      	cmp	r3, #41	@ 0x29
 800a44e:	d112      	bne.n	800a476 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	2228      	movs	r2, #40	@ 0x28
 800a454:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	2221      	movs	r2, #33	@ 0x21
 800a45c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a45e:	2101      	movs	r1, #1
 800a460:	6878      	ldr	r0, [r7, #4]
 800a462:	f000 ff71 	bl	800b348 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	2200      	movs	r2, #0
 800a46a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800a46e:	6878      	ldr	r0, [r7, #4]
 800a470:	f7ff f82b 	bl	80094ca <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a474:	e017      	b.n	800a4a6 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a47c:	b2db      	uxtb	r3, r3
 800a47e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a480:	d111      	bne.n	800a4a6 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	2228      	movs	r2, #40	@ 0x28
 800a486:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	2222      	movs	r2, #34	@ 0x22
 800a48e:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a490:	2102      	movs	r1, #2
 800a492:	6878      	ldr	r0, [r7, #4]
 800a494:	f000 ff58 	bl	800b348 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	2200      	movs	r2, #0
 800a49c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800a4a0:	6878      	ldr	r0, [r7, #4]
 800a4a2:	f7ff f81c 	bl	80094de <HAL_I2C_SlaveRxCpltCallback>
}
 800a4a6:	bf00      	nop
 800a4a8:	3710      	adds	r7, #16
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	bd80      	pop	{r7, pc}
	...

0800a4b0 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a4b0:	b580      	push	{r7, lr}
 800a4b2:	b086      	sub	sp, #24
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	6078      	str	r0, [r7, #4]
 800a4b8:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800a4ba:	683b      	ldr	r3, [r7, #0]
 800a4bc:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	2220      	movs	r2, #32
 800a4c4:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a4cc:	b2db      	uxtb	r3, r3
 800a4ce:	2b21      	cmp	r3, #33	@ 0x21
 800a4d0:	d107      	bne.n	800a4e2 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a4d2:	2101      	movs	r1, #1
 800a4d4:	6878      	ldr	r0, [r7, #4]
 800a4d6:	f000 ff37 	bl	800b348 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	2211      	movs	r2, #17
 800a4de:	631a      	str	r2, [r3, #48]	@ 0x30
 800a4e0:	e00c      	b.n	800a4fc <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a4e8:	b2db      	uxtb	r3, r3
 800a4ea:	2b22      	cmp	r3, #34	@ 0x22
 800a4ec:	d106      	bne.n	800a4fc <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a4ee:	2102      	movs	r1, #2
 800a4f0:	6878      	ldr	r0, [r7, #4]
 800a4f2:	f000 ff29 	bl	800b348 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	2212      	movs	r2, #18
 800a4fa:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	6859      	ldr	r1, [r3, #4]
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681a      	ldr	r2, [r3, #0]
 800a506:	4b4d      	ldr	r3, [pc, #308]	@ (800a63c <I2C_ITMasterCplt+0x18c>)
 800a508:	400b      	ands	r3, r1
 800a50a:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	2200      	movs	r2, #0
 800a510:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	4a4a      	ldr	r2, [pc, #296]	@ (800a640 <I2C_ITMasterCplt+0x190>)
 800a516:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800a518:	697b      	ldr	r3, [r7, #20]
 800a51a:	091b      	lsrs	r3, r3, #4
 800a51c:	f003 0301 	and.w	r3, r3, #1
 800a520:	2b00      	cmp	r3, #0
 800a522:	d009      	beq.n	800a538 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	2210      	movs	r2, #16
 800a52a:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a530:	f043 0204 	orr.w	r2, r3, #4
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a53e:	b2db      	uxtb	r3, r3
 800a540:	2b60      	cmp	r3, #96	@ 0x60
 800a542:	d10b      	bne.n	800a55c <I2C_ITMasterCplt+0xac>
 800a544:	697b      	ldr	r3, [r7, #20]
 800a546:	089b      	lsrs	r3, r3, #2
 800a548:	f003 0301 	and.w	r3, r3, #1
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d005      	beq.n	800a55c <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a556:	b2db      	uxtb	r3, r3
 800a558:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800a55a:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800a55c:	6878      	ldr	r0, [r7, #4]
 800a55e:	f000 fc38 	bl	800add2 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a566:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a56e:	b2db      	uxtb	r3, r3
 800a570:	2b60      	cmp	r3, #96	@ 0x60
 800a572:	d002      	beq.n	800a57a <I2C_ITMasterCplt+0xca>
 800a574:	693b      	ldr	r3, [r7, #16]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d006      	beq.n	800a588 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a57e:	4619      	mov	r1, r3
 800a580:	6878      	ldr	r0, [r7, #4]
 800a582:	f000 fb0f 	bl	800aba4 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a586:	e054      	b.n	800a632 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a58e:	b2db      	uxtb	r3, r3
 800a590:	2b21      	cmp	r3, #33	@ 0x21
 800a592:	d124      	bne.n	800a5de <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	2220      	movs	r2, #32
 800a598:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2200      	movs	r2, #0
 800a5a0:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a5a8:	b2db      	uxtb	r3, r3
 800a5aa:	2b40      	cmp	r3, #64	@ 0x40
 800a5ac:	d10b      	bne.n	800a5c6 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	2200      	movs	r2, #0
 800a5b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	2200      	movs	r2, #0
 800a5ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800a5be:	6878      	ldr	r0, [r7, #4]
 800a5c0:	f7f9 faee 	bl	8003ba0 <HAL_I2C_MemTxCpltCallback>
}
 800a5c4:	e035      	b.n	800a632 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	2200      	movs	r2, #0
 800a5ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	2200      	movs	r2, #0
 800a5d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800a5d6:	6878      	ldr	r0, [r7, #4]
 800a5d8:	f7fe ff63 	bl	80094a2 <HAL_I2C_MasterTxCpltCallback>
}
 800a5dc:	e029      	b.n	800a632 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a5e4:	b2db      	uxtb	r3, r3
 800a5e6:	2b22      	cmp	r3, #34	@ 0x22
 800a5e8:	d123      	bne.n	800a632 <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	2220      	movs	r2, #32
 800a5ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a5fe:	b2db      	uxtb	r3, r3
 800a600:	2b40      	cmp	r3, #64	@ 0x40
 800a602:	d10b      	bne.n	800a61c <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	2200      	movs	r2, #0
 800a608:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	2200      	movs	r2, #0
 800a610:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800a614:	6878      	ldr	r0, [r7, #4]
 800a616:	f7fe ff84 	bl	8009522 <HAL_I2C_MemRxCpltCallback>
}
 800a61a:	e00a      	b.n	800a632 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	2200      	movs	r2, #0
 800a620:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	2200      	movs	r2, #0
 800a628:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800a62c:	6878      	ldr	r0, [r7, #4]
 800a62e:	f7fe ff42 	bl	80094b6 <HAL_I2C_MasterRxCpltCallback>
}
 800a632:	bf00      	nop
 800a634:	3718      	adds	r7, #24
 800a636:	46bd      	mov	sp, r7
 800a638:	bd80      	pop	{r7, pc}
 800a63a:	bf00      	nop
 800a63c:	fe00e800 	.word	0xfe00e800
 800a640:	ffff0000 	.word	0xffff0000

0800a644 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a644:	b580      	push	{r7, lr}
 800a646:	b086      	sub	sp, #24
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
 800a64c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800a656:	683b      	ldr	r3, [r7, #0]
 800a658:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a65e:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a666:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	2220      	movs	r2, #32
 800a66e:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800a670:	7afb      	ldrb	r3, [r7, #11]
 800a672:	2b21      	cmp	r3, #33	@ 0x21
 800a674:	d002      	beq.n	800a67c <I2C_ITSlaveCplt+0x38>
 800a676:	7afb      	ldrb	r3, [r7, #11]
 800a678:	2b29      	cmp	r3, #41	@ 0x29
 800a67a:	d108      	bne.n	800a68e <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800a67c:	f248 0101 	movw	r1, #32769	@ 0x8001
 800a680:	6878      	ldr	r0, [r7, #4]
 800a682:	f000 fe61 	bl	800b348 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	2221      	movs	r2, #33	@ 0x21
 800a68a:	631a      	str	r2, [r3, #48]	@ 0x30
 800a68c:	e019      	b.n	800a6c2 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800a68e:	7afb      	ldrb	r3, [r7, #11]
 800a690:	2b22      	cmp	r3, #34	@ 0x22
 800a692:	d002      	beq.n	800a69a <I2C_ITSlaveCplt+0x56>
 800a694:	7afb      	ldrb	r3, [r7, #11]
 800a696:	2b2a      	cmp	r3, #42	@ 0x2a
 800a698:	d108      	bne.n	800a6ac <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800a69a:	f248 0102 	movw	r1, #32770	@ 0x8002
 800a69e:	6878      	ldr	r0, [r7, #4]
 800a6a0:	f000 fe52 	bl	800b348 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	2222      	movs	r2, #34	@ 0x22
 800a6a8:	631a      	str	r2, [r3, #48]	@ 0x30
 800a6aa:	e00a      	b.n	800a6c2 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800a6ac:	7afb      	ldrb	r3, [r7, #11]
 800a6ae:	2b28      	cmp	r3, #40	@ 0x28
 800a6b0:	d107      	bne.n	800a6c2 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800a6b2:	f248 0103 	movw	r1, #32771	@ 0x8003
 800a6b6:	6878      	ldr	r0, [r7, #4]
 800a6b8:	f000 fe46 	bl	800b348 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2200      	movs	r2, #0
 800a6c0:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	685a      	ldr	r2, [r3, #4]
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a6d0:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	6859      	ldr	r1, [r3, #4]
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681a      	ldr	r2, [r3, #0]
 800a6dc:	4b80      	ldr	r3, [pc, #512]	@ (800a8e0 <I2C_ITSlaveCplt+0x29c>)
 800a6de:	400b      	ands	r3, r1
 800a6e0:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800a6e2:	6878      	ldr	r0, [r7, #4]
 800a6e4:	f000 fb75 	bl	800add2 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800a6e8:	693b      	ldr	r3, [r7, #16]
 800a6ea:	0b9b      	lsrs	r3, r3, #14
 800a6ec:	f003 0301 	and.w	r3, r3, #1
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d07a      	beq.n	800a7ea <I2C_ITSlaveCplt+0x1a6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	681a      	ldr	r2, [r3, #0]
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a702:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a708:	2b00      	cmp	r3, #0
 800a70a:	f000 8112 	beq.w	800a932 <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	4a73      	ldr	r2, [pc, #460]	@ (800a8e4 <I2C_ITSlaveCplt+0x2a0>)
 800a716:	4293      	cmp	r3, r2
 800a718:	d059      	beq.n	800a7ce <I2C_ITSlaveCplt+0x18a>
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	4a71      	ldr	r2, [pc, #452]	@ (800a8e8 <I2C_ITSlaveCplt+0x2a4>)
 800a722:	4293      	cmp	r3, r2
 800a724:	d053      	beq.n	800a7ce <I2C_ITSlaveCplt+0x18a>
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	4a6f      	ldr	r2, [pc, #444]	@ (800a8ec <I2C_ITSlaveCplt+0x2a8>)
 800a72e:	4293      	cmp	r3, r2
 800a730:	d04d      	beq.n	800a7ce <I2C_ITSlaveCplt+0x18a>
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	4a6d      	ldr	r2, [pc, #436]	@ (800a8f0 <I2C_ITSlaveCplt+0x2ac>)
 800a73a:	4293      	cmp	r3, r2
 800a73c:	d047      	beq.n	800a7ce <I2C_ITSlaveCplt+0x18a>
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	4a6b      	ldr	r2, [pc, #428]	@ (800a8f4 <I2C_ITSlaveCplt+0x2b0>)
 800a746:	4293      	cmp	r3, r2
 800a748:	d041      	beq.n	800a7ce <I2C_ITSlaveCplt+0x18a>
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	4a69      	ldr	r2, [pc, #420]	@ (800a8f8 <I2C_ITSlaveCplt+0x2b4>)
 800a752:	4293      	cmp	r3, r2
 800a754:	d03b      	beq.n	800a7ce <I2C_ITSlaveCplt+0x18a>
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	4a67      	ldr	r2, [pc, #412]	@ (800a8fc <I2C_ITSlaveCplt+0x2b8>)
 800a75e:	4293      	cmp	r3, r2
 800a760:	d035      	beq.n	800a7ce <I2C_ITSlaveCplt+0x18a>
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	4a65      	ldr	r2, [pc, #404]	@ (800a900 <I2C_ITSlaveCplt+0x2bc>)
 800a76a:	4293      	cmp	r3, r2
 800a76c:	d02f      	beq.n	800a7ce <I2C_ITSlaveCplt+0x18a>
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	4a63      	ldr	r2, [pc, #396]	@ (800a904 <I2C_ITSlaveCplt+0x2c0>)
 800a776:	4293      	cmp	r3, r2
 800a778:	d029      	beq.n	800a7ce <I2C_ITSlaveCplt+0x18a>
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	4a61      	ldr	r2, [pc, #388]	@ (800a908 <I2C_ITSlaveCplt+0x2c4>)
 800a782:	4293      	cmp	r3, r2
 800a784:	d023      	beq.n	800a7ce <I2C_ITSlaveCplt+0x18a>
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	4a5f      	ldr	r2, [pc, #380]	@ (800a90c <I2C_ITSlaveCplt+0x2c8>)
 800a78e:	4293      	cmp	r3, r2
 800a790:	d01d      	beq.n	800a7ce <I2C_ITSlaveCplt+0x18a>
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	4a5d      	ldr	r2, [pc, #372]	@ (800a910 <I2C_ITSlaveCplt+0x2cc>)
 800a79a:	4293      	cmp	r3, r2
 800a79c:	d017      	beq.n	800a7ce <I2C_ITSlaveCplt+0x18a>
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	4a5b      	ldr	r2, [pc, #364]	@ (800a914 <I2C_ITSlaveCplt+0x2d0>)
 800a7a6:	4293      	cmp	r3, r2
 800a7a8:	d011      	beq.n	800a7ce <I2C_ITSlaveCplt+0x18a>
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	4a59      	ldr	r2, [pc, #356]	@ (800a918 <I2C_ITSlaveCplt+0x2d4>)
 800a7b2:	4293      	cmp	r3, r2
 800a7b4:	d00b      	beq.n	800a7ce <I2C_ITSlaveCplt+0x18a>
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	4a57      	ldr	r2, [pc, #348]	@ (800a91c <I2C_ITSlaveCplt+0x2d8>)
 800a7be:	4293      	cmp	r3, r2
 800a7c0:	d005      	beq.n	800a7ce <I2C_ITSlaveCplt+0x18a>
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	4a55      	ldr	r2, [pc, #340]	@ (800a920 <I2C_ITSlaveCplt+0x2dc>)
 800a7ca:	4293      	cmp	r3, r2
 800a7cc:	d105      	bne.n	800a7da <I2C_ITSlaveCplt+0x196>
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	685b      	ldr	r3, [r3, #4]
 800a7d6:	b29b      	uxth	r3, r3
 800a7d8:	e004      	b.n	800a7e4 <I2C_ITSlaveCplt+0x1a0>
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	685b      	ldr	r3, [r3, #4]
 800a7e2:	b29b      	uxth	r3, r3
 800a7e4:	687a      	ldr	r2, [r7, #4]
 800a7e6:	8553      	strh	r3, [r2, #42]	@ 0x2a
 800a7e8:	e0a3      	b.n	800a932 <I2C_ITSlaveCplt+0x2ee>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800a7ea:	693b      	ldr	r3, [r7, #16]
 800a7ec:	0bdb      	lsrs	r3, r3, #15
 800a7ee:	f003 0301 	and.w	r3, r3, #1
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	f000 809d 	beq.w	800a932 <I2C_ITSlaveCplt+0x2ee>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	681a      	ldr	r2, [r3, #0]
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a806:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	f000 8090 	beq.w	800a932 <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	4a32      	ldr	r2, [pc, #200]	@ (800a8e4 <I2C_ITSlaveCplt+0x2a0>)
 800a81a:	4293      	cmp	r3, r2
 800a81c:	d059      	beq.n	800a8d2 <I2C_ITSlaveCplt+0x28e>
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	4a30      	ldr	r2, [pc, #192]	@ (800a8e8 <I2C_ITSlaveCplt+0x2a4>)
 800a826:	4293      	cmp	r3, r2
 800a828:	d053      	beq.n	800a8d2 <I2C_ITSlaveCplt+0x28e>
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	4a2e      	ldr	r2, [pc, #184]	@ (800a8ec <I2C_ITSlaveCplt+0x2a8>)
 800a832:	4293      	cmp	r3, r2
 800a834:	d04d      	beq.n	800a8d2 <I2C_ITSlaveCplt+0x28e>
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	4a2c      	ldr	r2, [pc, #176]	@ (800a8f0 <I2C_ITSlaveCplt+0x2ac>)
 800a83e:	4293      	cmp	r3, r2
 800a840:	d047      	beq.n	800a8d2 <I2C_ITSlaveCplt+0x28e>
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	4a2a      	ldr	r2, [pc, #168]	@ (800a8f4 <I2C_ITSlaveCplt+0x2b0>)
 800a84a:	4293      	cmp	r3, r2
 800a84c:	d041      	beq.n	800a8d2 <I2C_ITSlaveCplt+0x28e>
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	4a28      	ldr	r2, [pc, #160]	@ (800a8f8 <I2C_ITSlaveCplt+0x2b4>)
 800a856:	4293      	cmp	r3, r2
 800a858:	d03b      	beq.n	800a8d2 <I2C_ITSlaveCplt+0x28e>
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	4a26      	ldr	r2, [pc, #152]	@ (800a8fc <I2C_ITSlaveCplt+0x2b8>)
 800a862:	4293      	cmp	r3, r2
 800a864:	d035      	beq.n	800a8d2 <I2C_ITSlaveCplt+0x28e>
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	4a24      	ldr	r2, [pc, #144]	@ (800a900 <I2C_ITSlaveCplt+0x2bc>)
 800a86e:	4293      	cmp	r3, r2
 800a870:	d02f      	beq.n	800a8d2 <I2C_ITSlaveCplt+0x28e>
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	4a22      	ldr	r2, [pc, #136]	@ (800a904 <I2C_ITSlaveCplt+0x2c0>)
 800a87a:	4293      	cmp	r3, r2
 800a87c:	d029      	beq.n	800a8d2 <I2C_ITSlaveCplt+0x28e>
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	4a20      	ldr	r2, [pc, #128]	@ (800a908 <I2C_ITSlaveCplt+0x2c4>)
 800a886:	4293      	cmp	r3, r2
 800a888:	d023      	beq.n	800a8d2 <I2C_ITSlaveCplt+0x28e>
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	4a1e      	ldr	r2, [pc, #120]	@ (800a90c <I2C_ITSlaveCplt+0x2c8>)
 800a892:	4293      	cmp	r3, r2
 800a894:	d01d      	beq.n	800a8d2 <I2C_ITSlaveCplt+0x28e>
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	4a1c      	ldr	r2, [pc, #112]	@ (800a910 <I2C_ITSlaveCplt+0x2cc>)
 800a89e:	4293      	cmp	r3, r2
 800a8a0:	d017      	beq.n	800a8d2 <I2C_ITSlaveCplt+0x28e>
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	4a1a      	ldr	r2, [pc, #104]	@ (800a914 <I2C_ITSlaveCplt+0x2d0>)
 800a8aa:	4293      	cmp	r3, r2
 800a8ac:	d011      	beq.n	800a8d2 <I2C_ITSlaveCplt+0x28e>
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	4a18      	ldr	r2, [pc, #96]	@ (800a918 <I2C_ITSlaveCplt+0x2d4>)
 800a8b6:	4293      	cmp	r3, r2
 800a8b8:	d00b      	beq.n	800a8d2 <I2C_ITSlaveCplt+0x28e>
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	4a16      	ldr	r2, [pc, #88]	@ (800a91c <I2C_ITSlaveCplt+0x2d8>)
 800a8c2:	4293      	cmp	r3, r2
 800a8c4:	d005      	beq.n	800a8d2 <I2C_ITSlaveCplt+0x28e>
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	4a14      	ldr	r2, [pc, #80]	@ (800a920 <I2C_ITSlaveCplt+0x2dc>)
 800a8ce:	4293      	cmp	r3, r2
 800a8d0:	d128      	bne.n	800a924 <I2C_ITSlaveCplt+0x2e0>
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	685b      	ldr	r3, [r3, #4]
 800a8da:	b29b      	uxth	r3, r3
 800a8dc:	e027      	b.n	800a92e <I2C_ITSlaveCplt+0x2ea>
 800a8de:	bf00      	nop
 800a8e0:	fe00e800 	.word	0xfe00e800
 800a8e4:	40020010 	.word	0x40020010
 800a8e8:	40020028 	.word	0x40020028
 800a8ec:	40020040 	.word	0x40020040
 800a8f0:	40020058 	.word	0x40020058
 800a8f4:	40020070 	.word	0x40020070
 800a8f8:	40020088 	.word	0x40020088
 800a8fc:	400200a0 	.word	0x400200a0
 800a900:	400200b8 	.word	0x400200b8
 800a904:	40020410 	.word	0x40020410
 800a908:	40020428 	.word	0x40020428
 800a90c:	40020440 	.word	0x40020440
 800a910:	40020458 	.word	0x40020458
 800a914:	40020470 	.word	0x40020470
 800a918:	40020488 	.word	0x40020488
 800a91c:	400204a0 	.word	0x400204a0
 800a920:	400204b8 	.word	0x400204b8
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	685b      	ldr	r3, [r3, #4]
 800a92c:	b29b      	uxth	r3, r3
 800a92e:	687a      	ldr	r2, [r7, #4]
 800a930:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800a932:	697b      	ldr	r3, [r7, #20]
 800a934:	089b      	lsrs	r3, r3, #2
 800a936:	f003 0301 	and.w	r3, r3, #1
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d020      	beq.n	800a980 <I2C_ITSlaveCplt+0x33c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800a93e:	697b      	ldr	r3, [r7, #20]
 800a940:	f023 0304 	bic.w	r3, r3, #4
 800a944:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a950:	b2d2      	uxtb	r2, r2
 800a952:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a958:	1c5a      	adds	r2, r3, #1
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a962:	2b00      	cmp	r3, #0
 800a964:	d00c      	beq.n	800a980 <I2C_ITSlaveCplt+0x33c>
    {
      hi2c->XferSize--;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a96a:	3b01      	subs	r3, #1
 800a96c:	b29a      	uxth	r2, r3
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a976:	b29b      	uxth	r3, r3
 800a978:	3b01      	subs	r3, #1
 800a97a:	b29a      	uxth	r2, r3
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a984:	b29b      	uxth	r3, r3
 800a986:	2b00      	cmp	r3, #0
 800a988:	d005      	beq.n	800a996 <I2C_ITSlaveCplt+0x352>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a98e:	f043 0204 	orr.w	r2, r3, #4
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800a996:	697b      	ldr	r3, [r7, #20]
 800a998:	091b      	lsrs	r3, r3, #4
 800a99a:	f003 0301 	and.w	r3, r3, #1
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d04a      	beq.n	800aa38 <I2C_ITSlaveCplt+0x3f4>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800a9a2:	693b      	ldr	r3, [r7, #16]
 800a9a4:	091b      	lsrs	r3, r3, #4
 800a9a6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d044      	beq.n	800aa38 <I2C_ITSlaveCplt+0x3f4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a9b2:	b29b      	uxth	r3, r3
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d128      	bne.n	800aa0a <I2C_ITSlaveCplt+0x3c6>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a9be:	b2db      	uxtb	r3, r3
 800a9c0:	2b28      	cmp	r3, #40	@ 0x28
 800a9c2:	d108      	bne.n	800a9d6 <I2C_ITSlaveCplt+0x392>
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a9ca:	d104      	bne.n	800a9d6 <I2C_ITSlaveCplt+0x392>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800a9cc:	6979      	ldr	r1, [r7, #20]
 800a9ce:	6878      	ldr	r0, [r7, #4]
 800a9d0:	f000 f892 	bl	800aaf8 <I2C_ITListenCplt>
 800a9d4:	e030      	b.n	800aa38 <I2C_ITSlaveCplt+0x3f4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a9dc:	b2db      	uxtb	r3, r3
 800a9de:	2b29      	cmp	r3, #41	@ 0x29
 800a9e0:	d10e      	bne.n	800aa00 <I2C_ITSlaveCplt+0x3bc>
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a9e8:	d00a      	beq.n	800aa00 <I2C_ITSlaveCplt+0x3bc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	2210      	movs	r2, #16
 800a9f0:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800a9f2:	6878      	ldr	r0, [r7, #4]
 800a9f4:	f000 f9ed 	bl	800add2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800a9f8:	6878      	ldr	r0, [r7, #4]
 800a9fa:	f7ff fcfa 	bl	800a3f2 <I2C_ITSlaveSeqCplt>
 800a9fe:	e01b      	b.n	800aa38 <I2C_ITSlaveCplt+0x3f4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	2210      	movs	r2, #16
 800aa06:	61da      	str	r2, [r3, #28]
 800aa08:	e016      	b.n	800aa38 <I2C_ITSlaveCplt+0x3f4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	2210      	movs	r2, #16
 800aa10:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa16:	f043 0204 	orr.w	r2, r3, #4
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d003      	beq.n	800aa2c <I2C_ITSlaveCplt+0x3e8>
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800aa2a:	d105      	bne.n	800aa38 <I2C_ITSlaveCplt+0x3f4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa30:	4619      	mov	r1, r3
 800aa32:	6878      	ldr	r0, [r7, #4]
 800aa34:	f000 f8b6 	bl	800aba4 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	2200      	movs	r2, #0
 800aa44:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d010      	beq.n	800aa70 <I2C_ITSlaveCplt+0x42c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa52:	4619      	mov	r1, r3
 800aa54:	6878      	ldr	r0, [r7, #4]
 800aa56:	f000 f8a5 	bl	800aba4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aa60:	b2db      	uxtb	r3, r3
 800aa62:	2b28      	cmp	r3, #40	@ 0x28
 800aa64:	d141      	bne.n	800aaea <I2C_ITSlaveCplt+0x4a6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800aa66:	6979      	ldr	r1, [r7, #20]
 800aa68:	6878      	ldr	r0, [r7, #4]
 800aa6a:	f000 f845 	bl	800aaf8 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800aa6e:	e03c      	b.n	800aaea <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa74:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800aa78:	d014      	beq.n	800aaa4 <I2C_ITSlaveCplt+0x460>
    I2C_ITSlaveSeqCplt(hi2c);
 800aa7a:	6878      	ldr	r0, [r7, #4]
 800aa7c:	f7ff fcb9 	bl	800a3f2 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	4a1c      	ldr	r2, [pc, #112]	@ (800aaf4 <I2C_ITSlaveCplt+0x4b0>)
 800aa84:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	2220      	movs	r2, #32
 800aa8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	2200      	movs	r2, #0
 800aa92:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	2200      	movs	r2, #0
 800aa98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800aa9c:	6878      	ldr	r0, [r7, #4]
 800aa9e:	f7fe fd36 	bl	800950e <HAL_I2C_ListenCpltCallback>
}
 800aaa2:	e022      	b.n	800aaea <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aaaa:	b2db      	uxtb	r3, r3
 800aaac:	2b22      	cmp	r3, #34	@ 0x22
 800aaae:	d10e      	bne.n	800aace <I2C_ITSlaveCplt+0x48a>
    hi2c->State = HAL_I2C_STATE_READY;
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	2220      	movs	r2, #32
 800aab4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	2200      	movs	r2, #0
 800aabc:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	2200      	movs	r2, #0
 800aac2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800aac6:	6878      	ldr	r0, [r7, #4]
 800aac8:	f7fe fd09 	bl	80094de <HAL_I2C_SlaveRxCpltCallback>
}
 800aacc:	e00d      	b.n	800aaea <I2C_ITSlaveCplt+0x4a6>
    hi2c->State = HAL_I2C_STATE_READY;
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	2220      	movs	r2, #32
 800aad2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	2200      	movs	r2, #0
 800aada:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	2200      	movs	r2, #0
 800aae0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800aae4:	6878      	ldr	r0, [r7, #4]
 800aae6:	f7fe fcf0 	bl	80094ca <HAL_I2C_SlaveTxCpltCallback>
}
 800aaea:	bf00      	nop
 800aaec:	3718      	adds	r7, #24
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	bd80      	pop	{r7, pc}
 800aaf2:	bf00      	nop
 800aaf4:	ffff0000 	.word	0xffff0000

0800aaf8 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b082      	sub	sp, #8
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]
 800ab00:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	4a26      	ldr	r2, [pc, #152]	@ (800aba0 <I2C_ITListenCplt+0xa8>)
 800ab06:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	2200      	movs	r2, #0
 800ab0c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	2220      	movs	r2, #32
 800ab12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	2200      	movs	r2, #0
 800ab1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	2200      	movs	r2, #0
 800ab22:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800ab24:	683b      	ldr	r3, [r7, #0]
 800ab26:	089b      	lsrs	r3, r3, #2
 800ab28:	f003 0301 	and.w	r3, r3, #1
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d022      	beq.n	800ab76 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab3a:	b2d2      	uxtb	r2, r2
 800ab3c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab42:	1c5a      	adds	r2, r3, #1
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d012      	beq.n	800ab76 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab54:	3b01      	subs	r3, #1
 800ab56:	b29a      	uxth	r2, r3
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab60:	b29b      	uxth	r3, r3
 800ab62:	3b01      	subs	r3, #1
 800ab64:	b29a      	uxth	r2, r3
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab6e:	f043 0204 	orr.w	r2, r3, #4
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800ab76:	f248 0103 	movw	r1, #32771	@ 0x8003
 800ab7a:	6878      	ldr	r0, [r7, #4]
 800ab7c:	f000 fbe4 	bl	800b348 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	2210      	movs	r2, #16
 800ab86:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800ab90:	6878      	ldr	r0, [r7, #4]
 800ab92:	f7fe fcbc 	bl	800950e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800ab96:	bf00      	nop
 800ab98:	3708      	adds	r7, #8
 800ab9a:	46bd      	mov	sp, r7
 800ab9c:	bd80      	pop	{r7, pc}
 800ab9e:	bf00      	nop
 800aba0:	ffff0000 	.word	0xffff0000

0800aba4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800aba4:	b580      	push	{r7, lr}
 800aba6:	b084      	sub	sp, #16
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	6078      	str	r0, [r7, #4]
 800abac:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800abb4:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	2200      	movs	r2, #0
 800abba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	4a6d      	ldr	r2, [pc, #436]	@ (800ad78 <I2C_ITError+0x1d4>)
 800abc2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	2200      	movs	r2, #0
 800abc8:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800abce:	683b      	ldr	r3, [r7, #0]
 800abd0:	431a      	orrs	r2, r3
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800abd6:	7bfb      	ldrb	r3, [r7, #15]
 800abd8:	2b28      	cmp	r3, #40	@ 0x28
 800abda:	d005      	beq.n	800abe8 <I2C_ITError+0x44>
 800abdc:	7bfb      	ldrb	r3, [r7, #15]
 800abde:	2b29      	cmp	r3, #41	@ 0x29
 800abe0:	d002      	beq.n	800abe8 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800abe2:	7bfb      	ldrb	r3, [r7, #15]
 800abe4:	2b2a      	cmp	r3, #42	@ 0x2a
 800abe6:	d10b      	bne.n	800ac00 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800abe8:	2103      	movs	r1, #3
 800abea:	6878      	ldr	r0, [r7, #4]
 800abec:	f000 fbac 	bl	800b348 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	2228      	movs	r2, #40	@ 0x28
 800abf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	4a60      	ldr	r2, [pc, #384]	@ (800ad7c <I2C_ITError+0x1d8>)
 800abfc:	635a      	str	r2, [r3, #52]	@ 0x34
 800abfe:	e030      	b.n	800ac62 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800ac00:	f248 0103 	movw	r1, #32771	@ 0x8003
 800ac04:	6878      	ldr	r0, [r7, #4]
 800ac06:	f000 fb9f 	bl	800b348 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800ac0a:	6878      	ldr	r0, [r7, #4]
 800ac0c:	f000 f8e1 	bl	800add2 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ac16:	b2db      	uxtb	r3, r3
 800ac18:	2b60      	cmp	r3, #96	@ 0x60
 800ac1a:	d01f      	beq.n	800ac5c <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	2220      	movs	r2, #32
 800ac20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	699b      	ldr	r3, [r3, #24]
 800ac2a:	f003 0320 	and.w	r3, r3, #32
 800ac2e:	2b20      	cmp	r3, #32
 800ac30:	d114      	bne.n	800ac5c <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	699b      	ldr	r3, [r3, #24]
 800ac38:	f003 0310 	and.w	r3, r3, #16
 800ac3c:	2b10      	cmp	r3, #16
 800ac3e:	d109      	bne.n	800ac54 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	2210      	movs	r2, #16
 800ac46:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac4c:	f043 0204 	orr.w	r2, r3, #4
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	2220      	movs	r2, #32
 800ac5a:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	2200      	movs	r2, #0
 800ac60:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac66:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d039      	beq.n	800ace4 <I2C_ITError+0x140>
 800ac70:	68bb      	ldr	r3, [r7, #8]
 800ac72:	2b11      	cmp	r3, #17
 800ac74:	d002      	beq.n	800ac7c <I2C_ITError+0xd8>
 800ac76:	68bb      	ldr	r3, [r7, #8]
 800ac78:	2b21      	cmp	r3, #33	@ 0x21
 800ac7a:	d133      	bne.n	800ace4 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ac86:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ac8a:	d107      	bne.n	800ac9c <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	681a      	ldr	r2, [r3, #0]
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ac9a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aca0:	4618      	mov	r0, r3
 800aca2:	f7fd fa59 	bl	8008158 <HAL_DMA_GetState>
 800aca6:	4603      	mov	r3, r0
 800aca8:	2b01      	cmp	r3, #1
 800acaa:	d017      	beq.n	800acdc <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acb0:	4a33      	ldr	r2, [pc, #204]	@ (800ad80 <I2C_ITError+0x1dc>)
 800acb2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	2200      	movs	r2, #0
 800acb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acc0:	4618      	mov	r0, r3
 800acc2:	f7fc f8d9 	bl	8006e78 <HAL_DMA_Abort_IT>
 800acc6:	4603      	mov	r3, r0
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d04d      	beq.n	800ad68 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800acd2:	687a      	ldr	r2, [r7, #4]
 800acd4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800acd6:	4610      	mov	r0, r2
 800acd8:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800acda:	e045      	b.n	800ad68 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800acdc:	6878      	ldr	r0, [r7, #4]
 800acde:	f000 f851 	bl	800ad84 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800ace2:	e041      	b.n	800ad68 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d039      	beq.n	800ad60 <I2C_ITError+0x1bc>
 800acec:	68bb      	ldr	r3, [r7, #8]
 800acee:	2b12      	cmp	r3, #18
 800acf0:	d002      	beq.n	800acf8 <I2C_ITError+0x154>
 800acf2:	68bb      	ldr	r3, [r7, #8]
 800acf4:	2b22      	cmp	r3, #34	@ 0x22
 800acf6:	d133      	bne.n	800ad60 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ad02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ad06:	d107      	bne.n	800ad18 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	681a      	ldr	r2, [r3, #0]
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ad16:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad1c:	4618      	mov	r0, r3
 800ad1e:	f7fd fa1b 	bl	8008158 <HAL_DMA_GetState>
 800ad22:	4603      	mov	r3, r0
 800ad24:	2b01      	cmp	r3, #1
 800ad26:	d017      	beq.n	800ad58 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad2c:	4a14      	ldr	r2, [pc, #80]	@ (800ad80 <I2C_ITError+0x1dc>)
 800ad2e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	2200      	movs	r2, #0
 800ad34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	f7fc f89b 	bl	8006e78 <HAL_DMA_Abort_IT>
 800ad42:	4603      	mov	r3, r0
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d011      	beq.n	800ad6c <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad4e:	687a      	ldr	r2, [r7, #4]
 800ad50:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800ad52:	4610      	mov	r0, r2
 800ad54:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800ad56:	e009      	b.n	800ad6c <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800ad58:	6878      	ldr	r0, [r7, #4]
 800ad5a:	f000 f813 	bl	800ad84 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800ad5e:	e005      	b.n	800ad6c <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800ad60:	6878      	ldr	r0, [r7, #4]
 800ad62:	f000 f80f 	bl	800ad84 <I2C_TreatErrorCallback>
  }
}
 800ad66:	e002      	b.n	800ad6e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800ad68:	bf00      	nop
 800ad6a:	e000      	b.n	800ad6e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800ad6c:	bf00      	nop
}
 800ad6e:	bf00      	nop
 800ad70:	3710      	adds	r7, #16
 800ad72:	46bd      	mov	sp, r7
 800ad74:	bd80      	pop	{r7, pc}
 800ad76:	bf00      	nop
 800ad78:	ffff0000 	.word	0xffff0000
 800ad7c:	080097b1 	.word	0x080097b1
 800ad80:	0800ae1b 	.word	0x0800ae1b

0800ad84 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b082      	sub	sp, #8
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ad92:	b2db      	uxtb	r3, r3
 800ad94:	2b60      	cmp	r3, #96	@ 0x60
 800ad96:	d10e      	bne.n	800adb6 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	2220      	movs	r2, #32
 800ad9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	2200      	movs	r2, #0
 800ada4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	2200      	movs	r2, #0
 800adaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800adae:	6878      	ldr	r0, [r7, #4]
 800adb0:	f7fe fbc1 	bl	8009536 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800adb4:	e009      	b.n	800adca <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	2200      	movs	r2, #0
 800adba:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	2200      	movs	r2, #0
 800adc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800adc4:	6878      	ldr	r0, [r7, #4]
 800adc6:	f7f8 ff29 	bl	8003c1c <HAL_I2C_ErrorCallback>
}
 800adca:	bf00      	nop
 800adcc:	3708      	adds	r7, #8
 800adce:	46bd      	mov	sp, r7
 800add0:	bd80      	pop	{r7, pc}

0800add2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800add2:	b480      	push	{r7}
 800add4:	b083      	sub	sp, #12
 800add6:	af00      	add	r7, sp, #0
 800add8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	699b      	ldr	r3, [r3, #24]
 800ade0:	f003 0302 	and.w	r3, r3, #2
 800ade4:	2b02      	cmp	r3, #2
 800ade6:	d103      	bne.n	800adf0 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	2200      	movs	r2, #0
 800adee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	699b      	ldr	r3, [r3, #24]
 800adf6:	f003 0301 	and.w	r3, r3, #1
 800adfa:	2b01      	cmp	r3, #1
 800adfc:	d007      	beq.n	800ae0e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	699a      	ldr	r2, [r3, #24]
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	f042 0201 	orr.w	r2, r2, #1
 800ae0c:	619a      	str	r2, [r3, #24]
  }
}
 800ae0e:	bf00      	nop
 800ae10:	370c      	adds	r7, #12
 800ae12:	46bd      	mov	sp, r7
 800ae14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae18:	4770      	bx	lr

0800ae1a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800ae1a:	b580      	push	{r7, lr}
 800ae1c:	b084      	sub	sp, #16
 800ae1e:	af00      	add	r7, sp, #0
 800ae20:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae26:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d003      	beq.n	800ae38 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae34:	2200      	movs	r2, #0
 800ae36:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d003      	beq.n	800ae48 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae44:	2200      	movs	r2, #0
 800ae46:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 800ae48:	68f8      	ldr	r0, [r7, #12]
 800ae4a:	f7ff ff9b 	bl	800ad84 <I2C_TreatErrorCallback>
}
 800ae4e:	bf00      	nop
 800ae50:	3710      	adds	r7, #16
 800ae52:	46bd      	mov	sp, r7
 800ae54:	bd80      	pop	{r7, pc}

0800ae56 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800ae56:	b580      	push	{r7, lr}
 800ae58:	b084      	sub	sp, #16
 800ae5a:	af00      	add	r7, sp, #0
 800ae5c:	60f8      	str	r0, [r7, #12]
 800ae5e:	60b9      	str	r1, [r7, #8]
 800ae60:	603b      	str	r3, [r7, #0]
 800ae62:	4613      	mov	r3, r2
 800ae64:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ae66:	e03b      	b.n	800aee0 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800ae68:	69ba      	ldr	r2, [r7, #24]
 800ae6a:	6839      	ldr	r1, [r7, #0]
 800ae6c:	68f8      	ldr	r0, [r7, #12]
 800ae6e:	f000 f8d5 	bl	800b01c <I2C_IsErrorOccurred>
 800ae72:	4603      	mov	r3, r0
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d001      	beq.n	800ae7c <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800ae78:	2301      	movs	r3, #1
 800ae7a:	e041      	b.n	800af00 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ae7c:	683b      	ldr	r3, [r7, #0]
 800ae7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae82:	d02d      	beq.n	800aee0 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ae84:	f7fa fd50 	bl	8005928 <HAL_GetTick>
 800ae88:	4602      	mov	r2, r0
 800ae8a:	69bb      	ldr	r3, [r7, #24]
 800ae8c:	1ad3      	subs	r3, r2, r3
 800ae8e:	683a      	ldr	r2, [r7, #0]
 800ae90:	429a      	cmp	r2, r3
 800ae92:	d302      	bcc.n	800ae9a <I2C_WaitOnFlagUntilTimeout+0x44>
 800ae94:	683b      	ldr	r3, [r7, #0]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d122      	bne.n	800aee0 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	699a      	ldr	r2, [r3, #24]
 800aea0:	68bb      	ldr	r3, [r7, #8]
 800aea2:	4013      	ands	r3, r2
 800aea4:	68ba      	ldr	r2, [r7, #8]
 800aea6:	429a      	cmp	r2, r3
 800aea8:	bf0c      	ite	eq
 800aeaa:	2301      	moveq	r3, #1
 800aeac:	2300      	movne	r3, #0
 800aeae:	b2db      	uxtb	r3, r3
 800aeb0:	461a      	mov	r2, r3
 800aeb2:	79fb      	ldrb	r3, [r7, #7]
 800aeb4:	429a      	cmp	r2, r3
 800aeb6:	d113      	bne.n	800aee0 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aebc:	f043 0220 	orr.w	r2, r3, #32
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	2220      	movs	r2, #32
 800aec8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	2200      	movs	r2, #0
 800aed0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	2200      	movs	r2, #0
 800aed8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800aedc:	2301      	movs	r3, #1
 800aede:	e00f      	b.n	800af00 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	699a      	ldr	r2, [r3, #24]
 800aee6:	68bb      	ldr	r3, [r7, #8]
 800aee8:	4013      	ands	r3, r2
 800aeea:	68ba      	ldr	r2, [r7, #8]
 800aeec:	429a      	cmp	r2, r3
 800aeee:	bf0c      	ite	eq
 800aef0:	2301      	moveq	r3, #1
 800aef2:	2300      	movne	r3, #0
 800aef4:	b2db      	uxtb	r3, r3
 800aef6:	461a      	mov	r2, r3
 800aef8:	79fb      	ldrb	r3, [r7, #7]
 800aefa:	429a      	cmp	r2, r3
 800aefc:	d0b4      	beq.n	800ae68 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aefe:	2300      	movs	r3, #0
}
 800af00:	4618      	mov	r0, r3
 800af02:	3710      	adds	r7, #16
 800af04:	46bd      	mov	sp, r7
 800af06:	bd80      	pop	{r7, pc}

0800af08 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800af08:	b580      	push	{r7, lr}
 800af0a:	b084      	sub	sp, #16
 800af0c:	af00      	add	r7, sp, #0
 800af0e:	60f8      	str	r0, [r7, #12]
 800af10:	60b9      	str	r1, [r7, #8]
 800af12:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800af14:	e033      	b.n	800af7e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800af16:	687a      	ldr	r2, [r7, #4]
 800af18:	68b9      	ldr	r1, [r7, #8]
 800af1a:	68f8      	ldr	r0, [r7, #12]
 800af1c:	f000 f87e 	bl	800b01c <I2C_IsErrorOccurred>
 800af20:	4603      	mov	r3, r0
 800af22:	2b00      	cmp	r3, #0
 800af24:	d001      	beq.n	800af2a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800af26:	2301      	movs	r3, #1
 800af28:	e031      	b.n	800af8e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800af2a:	68bb      	ldr	r3, [r7, #8]
 800af2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af30:	d025      	beq.n	800af7e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800af32:	f7fa fcf9 	bl	8005928 <HAL_GetTick>
 800af36:	4602      	mov	r2, r0
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	1ad3      	subs	r3, r2, r3
 800af3c:	68ba      	ldr	r2, [r7, #8]
 800af3e:	429a      	cmp	r2, r3
 800af40:	d302      	bcc.n	800af48 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800af42:	68bb      	ldr	r3, [r7, #8]
 800af44:	2b00      	cmp	r3, #0
 800af46:	d11a      	bne.n	800af7e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	699b      	ldr	r3, [r3, #24]
 800af4e:	f003 0302 	and.w	r3, r3, #2
 800af52:	2b02      	cmp	r3, #2
 800af54:	d013      	beq.n	800af7e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af5a:	f043 0220 	orr.w	r2, r3, #32
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	2220      	movs	r2, #32
 800af66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	2200      	movs	r2, #0
 800af6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	2200      	movs	r2, #0
 800af76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800af7a:	2301      	movs	r3, #1
 800af7c:	e007      	b.n	800af8e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	699b      	ldr	r3, [r3, #24]
 800af84:	f003 0302 	and.w	r3, r3, #2
 800af88:	2b02      	cmp	r3, #2
 800af8a:	d1c4      	bne.n	800af16 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800af8c:	2300      	movs	r3, #0
}
 800af8e:	4618      	mov	r0, r3
 800af90:	3710      	adds	r7, #16
 800af92:	46bd      	mov	sp, r7
 800af94:	bd80      	pop	{r7, pc}

0800af96 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800af96:	b580      	push	{r7, lr}
 800af98:	b084      	sub	sp, #16
 800af9a:	af00      	add	r7, sp, #0
 800af9c:	60f8      	str	r0, [r7, #12]
 800af9e:	60b9      	str	r1, [r7, #8]
 800afa0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800afa2:	e02f      	b.n	800b004 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800afa4:	687a      	ldr	r2, [r7, #4]
 800afa6:	68b9      	ldr	r1, [r7, #8]
 800afa8:	68f8      	ldr	r0, [r7, #12]
 800afaa:	f000 f837 	bl	800b01c <I2C_IsErrorOccurred>
 800afae:	4603      	mov	r3, r0
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d001      	beq.n	800afb8 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800afb4:	2301      	movs	r3, #1
 800afb6:	e02d      	b.n	800b014 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800afb8:	f7fa fcb6 	bl	8005928 <HAL_GetTick>
 800afbc:	4602      	mov	r2, r0
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	1ad3      	subs	r3, r2, r3
 800afc2:	68ba      	ldr	r2, [r7, #8]
 800afc4:	429a      	cmp	r2, r3
 800afc6:	d302      	bcc.n	800afce <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800afc8:	68bb      	ldr	r3, [r7, #8]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d11a      	bne.n	800b004 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	699b      	ldr	r3, [r3, #24]
 800afd4:	f003 0320 	and.w	r3, r3, #32
 800afd8:	2b20      	cmp	r3, #32
 800afda:	d013      	beq.n	800b004 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800afe0:	f043 0220 	orr.w	r2, r3, #32
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	2220      	movs	r2, #32
 800afec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	2200      	movs	r2, #0
 800aff4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	2200      	movs	r2, #0
 800affc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800b000:	2301      	movs	r3, #1
 800b002:	e007      	b.n	800b014 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	699b      	ldr	r3, [r3, #24]
 800b00a:	f003 0320 	and.w	r3, r3, #32
 800b00e:	2b20      	cmp	r3, #32
 800b010:	d1c8      	bne.n	800afa4 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800b012:	2300      	movs	r3, #0
}
 800b014:	4618      	mov	r0, r3
 800b016:	3710      	adds	r7, #16
 800b018:	46bd      	mov	sp, r7
 800b01a:	bd80      	pop	{r7, pc}

0800b01c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	b08a      	sub	sp, #40	@ 0x28
 800b020:	af00      	add	r7, sp, #0
 800b022:	60f8      	str	r0, [r7, #12]
 800b024:	60b9      	str	r1, [r7, #8]
 800b026:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b028:	2300      	movs	r3, #0
 800b02a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	699b      	ldr	r3, [r3, #24]
 800b034:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800b036:	2300      	movs	r3, #0
 800b038:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800b03e:	69bb      	ldr	r3, [r7, #24]
 800b040:	f003 0310 	and.w	r3, r3, #16
 800b044:	2b00      	cmp	r3, #0
 800b046:	d068      	beq.n	800b11a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	2210      	movs	r2, #16
 800b04e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b050:	e049      	b.n	800b0e6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800b052:	68bb      	ldr	r3, [r7, #8]
 800b054:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b058:	d045      	beq.n	800b0e6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800b05a:	f7fa fc65 	bl	8005928 <HAL_GetTick>
 800b05e:	4602      	mov	r2, r0
 800b060:	69fb      	ldr	r3, [r7, #28]
 800b062:	1ad3      	subs	r3, r2, r3
 800b064:	68ba      	ldr	r2, [r7, #8]
 800b066:	429a      	cmp	r2, r3
 800b068:	d302      	bcc.n	800b070 <I2C_IsErrorOccurred+0x54>
 800b06a:	68bb      	ldr	r3, [r7, #8]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d13a      	bne.n	800b0e6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	685b      	ldr	r3, [r3, #4]
 800b076:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b07a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b082:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	699b      	ldr	r3, [r3, #24]
 800b08a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b08e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b092:	d121      	bne.n	800b0d8 <I2C_IsErrorOccurred+0xbc>
 800b094:	697b      	ldr	r3, [r7, #20]
 800b096:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b09a:	d01d      	beq.n	800b0d8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800b09c:	7cfb      	ldrb	r3, [r7, #19]
 800b09e:	2b20      	cmp	r3, #32
 800b0a0:	d01a      	beq.n	800b0d8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	685a      	ldr	r2, [r3, #4]
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b0b0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800b0b2:	f7fa fc39 	bl	8005928 <HAL_GetTick>
 800b0b6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b0b8:	e00e      	b.n	800b0d8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800b0ba:	f7fa fc35 	bl	8005928 <HAL_GetTick>
 800b0be:	4602      	mov	r2, r0
 800b0c0:	69fb      	ldr	r3, [r7, #28]
 800b0c2:	1ad3      	subs	r3, r2, r3
 800b0c4:	2b19      	cmp	r3, #25
 800b0c6:	d907      	bls.n	800b0d8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800b0c8:	6a3b      	ldr	r3, [r7, #32]
 800b0ca:	f043 0320 	orr.w	r3, r3, #32
 800b0ce:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800b0d0:	2301      	movs	r3, #1
 800b0d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800b0d6:	e006      	b.n	800b0e6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	699b      	ldr	r3, [r3, #24]
 800b0de:	f003 0320 	and.w	r3, r3, #32
 800b0e2:	2b20      	cmp	r3, #32
 800b0e4:	d1e9      	bne.n	800b0ba <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	699b      	ldr	r3, [r3, #24]
 800b0ec:	f003 0320 	and.w	r3, r3, #32
 800b0f0:	2b20      	cmp	r3, #32
 800b0f2:	d003      	beq.n	800b0fc <I2C_IsErrorOccurred+0xe0>
 800b0f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d0aa      	beq.n	800b052 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800b0fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b100:	2b00      	cmp	r3, #0
 800b102:	d103      	bne.n	800b10c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	2220      	movs	r2, #32
 800b10a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800b10c:	6a3b      	ldr	r3, [r7, #32]
 800b10e:	f043 0304 	orr.w	r3, r3, #4
 800b112:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800b114:	2301      	movs	r3, #1
 800b116:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	699b      	ldr	r3, [r3, #24]
 800b120:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800b122:	69bb      	ldr	r3, [r7, #24]
 800b124:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d00b      	beq.n	800b144 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800b12c:	6a3b      	ldr	r3, [r7, #32]
 800b12e:	f043 0301 	orr.w	r3, r3, #1
 800b132:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b13c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b13e:	2301      	movs	r3, #1
 800b140:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800b144:	69bb      	ldr	r3, [r7, #24]
 800b146:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d00b      	beq.n	800b166 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800b14e:	6a3b      	ldr	r3, [r7, #32]
 800b150:	f043 0308 	orr.w	r3, r3, #8
 800b154:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b15e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b160:	2301      	movs	r3, #1
 800b162:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800b166:	69bb      	ldr	r3, [r7, #24]
 800b168:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d00b      	beq.n	800b188 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800b170:	6a3b      	ldr	r3, [r7, #32]
 800b172:	f043 0302 	orr.w	r3, r3, #2
 800b176:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b180:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b182:	2301      	movs	r3, #1
 800b184:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800b188:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d01c      	beq.n	800b1ca <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b190:	68f8      	ldr	r0, [r7, #12]
 800b192:	f7ff fe1e 	bl	800add2 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	6859      	ldr	r1, [r3, #4]
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	681a      	ldr	r2, [r3, #0]
 800b1a0:	4b0d      	ldr	r3, [pc, #52]	@ (800b1d8 <I2C_IsErrorOccurred+0x1bc>)
 800b1a2:	400b      	ands	r3, r1
 800b1a4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b1aa:	6a3b      	ldr	r3, [r7, #32]
 800b1ac:	431a      	orrs	r2, r3
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	2220      	movs	r2, #32
 800b1b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	2200      	movs	r2, #0
 800b1be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	2200      	movs	r2, #0
 800b1c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800b1ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b1ce:	4618      	mov	r0, r3
 800b1d0:	3728      	adds	r7, #40	@ 0x28
 800b1d2:	46bd      	mov	sp, r7
 800b1d4:	bd80      	pop	{r7, pc}
 800b1d6:	bf00      	nop
 800b1d8:	fe00e800 	.word	0xfe00e800

0800b1dc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800b1dc:	b480      	push	{r7}
 800b1de:	b087      	sub	sp, #28
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	60f8      	str	r0, [r7, #12]
 800b1e4:	607b      	str	r3, [r7, #4]
 800b1e6:	460b      	mov	r3, r1
 800b1e8:	817b      	strh	r3, [r7, #10]
 800b1ea:	4613      	mov	r3, r2
 800b1ec:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b1ee:	897b      	ldrh	r3, [r7, #10]
 800b1f0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b1f4:	7a7b      	ldrb	r3, [r7, #9]
 800b1f6:	041b      	lsls	r3, r3, #16
 800b1f8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b1fc:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b202:	6a3b      	ldr	r3, [r7, #32]
 800b204:	4313      	orrs	r3, r2
 800b206:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b20a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	685a      	ldr	r2, [r3, #4]
 800b212:	6a3b      	ldr	r3, [r7, #32]
 800b214:	0d5b      	lsrs	r3, r3, #21
 800b216:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800b21a:	4b08      	ldr	r3, [pc, #32]	@ (800b23c <I2C_TransferConfig+0x60>)
 800b21c:	430b      	orrs	r3, r1
 800b21e:	43db      	mvns	r3, r3
 800b220:	ea02 0103 	and.w	r1, r2, r3
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	697a      	ldr	r2, [r7, #20]
 800b22a:	430a      	orrs	r2, r1
 800b22c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800b22e:	bf00      	nop
 800b230:	371c      	adds	r7, #28
 800b232:	46bd      	mov	sp, r7
 800b234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b238:	4770      	bx	lr
 800b23a:	bf00      	nop
 800b23c:	03ff63ff 	.word	0x03ff63ff

0800b240 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800b240:	b480      	push	{r7}
 800b242:	b085      	sub	sp, #20
 800b244:	af00      	add	r7, sp, #0
 800b246:	6078      	str	r0, [r7, #4]
 800b248:	460b      	mov	r3, r1
 800b24a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800b24c:	2300      	movs	r3, #0
 800b24e:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b254:	4a39      	ldr	r2, [pc, #228]	@ (800b33c <I2C_Enable_IRQ+0xfc>)
 800b256:	4293      	cmp	r3, r2
 800b258:	d032      	beq.n	800b2c0 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800b25e:	4a38      	ldr	r2, [pc, #224]	@ (800b340 <I2C_Enable_IRQ+0x100>)
 800b260:	4293      	cmp	r3, r2
 800b262:	d02d      	beq.n	800b2c0 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800b268:	4a36      	ldr	r2, [pc, #216]	@ (800b344 <I2C_Enable_IRQ+0x104>)
 800b26a:	4293      	cmp	r3, r2
 800b26c:	d028      	beq.n	800b2c0 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800b26e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b272:	2b00      	cmp	r3, #0
 800b274:	da03      	bge.n	800b27e <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800b27c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800b27e:	887b      	ldrh	r3, [r7, #2]
 800b280:	f003 0301 	and.w	r3, r3, #1
 800b284:	2b00      	cmp	r3, #0
 800b286:	d003      	beq.n	800b290 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800b28e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800b290:	887b      	ldrh	r3, [r7, #2]
 800b292:	f003 0302 	and.w	r3, r3, #2
 800b296:	2b00      	cmp	r3, #0
 800b298:	d003      	beq.n	800b2a2 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800b2a0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800b2a2:	887b      	ldrh	r3, [r7, #2]
 800b2a4:	2b10      	cmp	r3, #16
 800b2a6:	d103      	bne.n	800b2b0 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800b2ae:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800b2b0:	887b      	ldrh	r3, [r7, #2]
 800b2b2:	2b20      	cmp	r3, #32
 800b2b4:	d133      	bne.n	800b31e <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	f043 0320 	orr.w	r3, r3, #32
 800b2bc:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800b2be:	e02e      	b.n	800b31e <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800b2c0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	da03      	bge.n	800b2d0 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800b2ce:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800b2d0:	887b      	ldrh	r3, [r7, #2]
 800b2d2:	f003 0301 	and.w	r3, r3, #1
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d003      	beq.n	800b2e2 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800b2e0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800b2e2:	887b      	ldrh	r3, [r7, #2]
 800b2e4:	f003 0302 	and.w	r3, r3, #2
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d003      	beq.n	800b2f4 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800b2f2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800b2f4:	887b      	ldrh	r3, [r7, #2]
 800b2f6:	2b10      	cmp	r3, #16
 800b2f8:	d103      	bne.n	800b302 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800b300:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800b302:	887b      	ldrh	r3, [r7, #2]
 800b304:	2b20      	cmp	r3, #32
 800b306:	d103      	bne.n	800b310 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800b30e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800b310:	887b      	ldrh	r3, [r7, #2]
 800b312:	2b40      	cmp	r3, #64	@ 0x40
 800b314:	d103      	bne.n	800b31e <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b31c:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	6819      	ldr	r1, [r3, #0]
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	68fa      	ldr	r2, [r7, #12]
 800b32a:	430a      	orrs	r2, r1
 800b32c:	601a      	str	r2, [r3, #0]
}
 800b32e:	bf00      	nop
 800b330:	3714      	adds	r7, #20
 800b332:	46bd      	mov	sp, r7
 800b334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b338:	4770      	bx	lr
 800b33a:	bf00      	nop
 800b33c:	080099b9 	.word	0x080099b9
 800b340:	08009e01 	.word	0x08009e01
 800b344:	08009ba1 	.word	0x08009ba1

0800b348 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800b348:	b480      	push	{r7}
 800b34a:	b085      	sub	sp, #20
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	6078      	str	r0, [r7, #4]
 800b350:	460b      	mov	r3, r1
 800b352:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800b354:	2300      	movs	r3, #0
 800b356:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800b358:	887b      	ldrh	r3, [r7, #2]
 800b35a:	f003 0301 	and.w	r3, r3, #1
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d00f      	beq.n	800b382 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800b368:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b370:	b2db      	uxtb	r3, r3
 800b372:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b376:	2b28      	cmp	r3, #40	@ 0x28
 800b378:	d003      	beq.n	800b382 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800b380:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800b382:	887b      	ldrh	r3, [r7, #2]
 800b384:	f003 0302 	and.w	r3, r3, #2
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d00f      	beq.n	800b3ac <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800b392:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b39a:	b2db      	uxtb	r3, r3
 800b39c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b3a0:	2b28      	cmp	r3, #40	@ 0x28
 800b3a2:	d003      	beq.n	800b3ac <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800b3aa:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800b3ac:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	da03      	bge.n	800b3bc <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800b3ba:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800b3bc:	887b      	ldrh	r3, [r7, #2]
 800b3be:	2b10      	cmp	r3, #16
 800b3c0:	d103      	bne.n	800b3ca <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800b3c8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800b3ca:	887b      	ldrh	r3, [r7, #2]
 800b3cc:	2b20      	cmp	r3, #32
 800b3ce:	d103      	bne.n	800b3d8 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	f043 0320 	orr.w	r3, r3, #32
 800b3d6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800b3d8:	887b      	ldrh	r3, [r7, #2]
 800b3da:	2b40      	cmp	r3, #64	@ 0x40
 800b3dc:	d103      	bne.n	800b3e6 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3e4:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	6819      	ldr	r1, [r3, #0]
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	43da      	mvns	r2, r3
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	400a      	ands	r2, r1
 800b3f6:	601a      	str	r2, [r3, #0]
}
 800b3f8:	bf00      	nop
 800b3fa:	3714      	adds	r7, #20
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b402:	4770      	bx	lr

0800b404 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800b404:	b580      	push	{r7, lr}
 800b406:	b086      	sub	sp, #24
 800b408:	af02      	add	r7, sp, #8
 800b40a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d101      	bne.n	800b416 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800b412:	2301      	movs	r3, #1
 800b414:	e0fe      	b.n	800b614 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800b41c:	b2db      	uxtb	r3, r3
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d106      	bne.n	800b430 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	2200      	movs	r2, #0
 800b426:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800b42a:	6878      	ldr	r0, [r7, #4]
 800b42c:	f00b ffde 	bl	80173ec <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	2203      	movs	r2, #3
 800b434:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	4618      	mov	r0, r3
 800b43e:	f008 fb9e 	bl	8013b7e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	6818      	ldr	r0, [r3, #0]
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	7c1a      	ldrb	r2, [r3, #16]
 800b44a:	f88d 2000 	strb.w	r2, [sp]
 800b44e:	3304      	adds	r3, #4
 800b450:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b452:	f008 fa6f 	bl	8013934 <USB_CoreInit>
 800b456:	4603      	mov	r3, r0
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d005      	beq.n	800b468 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	2202      	movs	r2, #2
 800b460:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800b464:	2301      	movs	r3, #1
 800b466:	e0d5      	b.n	800b614 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	2100      	movs	r1, #0
 800b46e:	4618      	mov	r0, r3
 800b470:	f008 fb96 	bl	8013ba0 <USB_SetCurrentMode>
 800b474:	4603      	mov	r3, r0
 800b476:	2b00      	cmp	r3, #0
 800b478:	d005      	beq.n	800b486 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	2202      	movs	r2, #2
 800b47e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800b482:	2301      	movs	r3, #1
 800b484:	e0c6      	b.n	800b614 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b486:	2300      	movs	r3, #0
 800b488:	73fb      	strb	r3, [r7, #15]
 800b48a:	e04a      	b.n	800b522 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800b48c:	7bfa      	ldrb	r2, [r7, #15]
 800b48e:	6879      	ldr	r1, [r7, #4]
 800b490:	4613      	mov	r3, r2
 800b492:	00db      	lsls	r3, r3, #3
 800b494:	4413      	add	r3, r2
 800b496:	009b      	lsls	r3, r3, #2
 800b498:	440b      	add	r3, r1
 800b49a:	3315      	adds	r3, #21
 800b49c:	2201      	movs	r2, #1
 800b49e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800b4a0:	7bfa      	ldrb	r2, [r7, #15]
 800b4a2:	6879      	ldr	r1, [r7, #4]
 800b4a4:	4613      	mov	r3, r2
 800b4a6:	00db      	lsls	r3, r3, #3
 800b4a8:	4413      	add	r3, r2
 800b4aa:	009b      	lsls	r3, r3, #2
 800b4ac:	440b      	add	r3, r1
 800b4ae:	3314      	adds	r3, #20
 800b4b0:	7bfa      	ldrb	r2, [r7, #15]
 800b4b2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800b4b4:	7bfa      	ldrb	r2, [r7, #15]
 800b4b6:	7bfb      	ldrb	r3, [r7, #15]
 800b4b8:	b298      	uxth	r0, r3
 800b4ba:	6879      	ldr	r1, [r7, #4]
 800b4bc:	4613      	mov	r3, r2
 800b4be:	00db      	lsls	r3, r3, #3
 800b4c0:	4413      	add	r3, r2
 800b4c2:	009b      	lsls	r3, r3, #2
 800b4c4:	440b      	add	r3, r1
 800b4c6:	332e      	adds	r3, #46	@ 0x2e
 800b4c8:	4602      	mov	r2, r0
 800b4ca:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800b4cc:	7bfa      	ldrb	r2, [r7, #15]
 800b4ce:	6879      	ldr	r1, [r7, #4]
 800b4d0:	4613      	mov	r3, r2
 800b4d2:	00db      	lsls	r3, r3, #3
 800b4d4:	4413      	add	r3, r2
 800b4d6:	009b      	lsls	r3, r3, #2
 800b4d8:	440b      	add	r3, r1
 800b4da:	3318      	adds	r3, #24
 800b4dc:	2200      	movs	r2, #0
 800b4de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800b4e0:	7bfa      	ldrb	r2, [r7, #15]
 800b4e2:	6879      	ldr	r1, [r7, #4]
 800b4e4:	4613      	mov	r3, r2
 800b4e6:	00db      	lsls	r3, r3, #3
 800b4e8:	4413      	add	r3, r2
 800b4ea:	009b      	lsls	r3, r3, #2
 800b4ec:	440b      	add	r3, r1
 800b4ee:	331c      	adds	r3, #28
 800b4f0:	2200      	movs	r2, #0
 800b4f2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800b4f4:	7bfa      	ldrb	r2, [r7, #15]
 800b4f6:	6879      	ldr	r1, [r7, #4]
 800b4f8:	4613      	mov	r3, r2
 800b4fa:	00db      	lsls	r3, r3, #3
 800b4fc:	4413      	add	r3, r2
 800b4fe:	009b      	lsls	r3, r3, #2
 800b500:	440b      	add	r3, r1
 800b502:	3320      	adds	r3, #32
 800b504:	2200      	movs	r2, #0
 800b506:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800b508:	7bfa      	ldrb	r2, [r7, #15]
 800b50a:	6879      	ldr	r1, [r7, #4]
 800b50c:	4613      	mov	r3, r2
 800b50e:	00db      	lsls	r3, r3, #3
 800b510:	4413      	add	r3, r2
 800b512:	009b      	lsls	r3, r3, #2
 800b514:	440b      	add	r3, r1
 800b516:	3324      	adds	r3, #36	@ 0x24
 800b518:	2200      	movs	r2, #0
 800b51a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b51c:	7bfb      	ldrb	r3, [r7, #15]
 800b51e:	3301      	adds	r3, #1
 800b520:	73fb      	strb	r3, [r7, #15]
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	791b      	ldrb	r3, [r3, #4]
 800b526:	7bfa      	ldrb	r2, [r7, #15]
 800b528:	429a      	cmp	r2, r3
 800b52a:	d3af      	bcc.n	800b48c <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b52c:	2300      	movs	r3, #0
 800b52e:	73fb      	strb	r3, [r7, #15]
 800b530:	e044      	b.n	800b5bc <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800b532:	7bfa      	ldrb	r2, [r7, #15]
 800b534:	6879      	ldr	r1, [r7, #4]
 800b536:	4613      	mov	r3, r2
 800b538:	00db      	lsls	r3, r3, #3
 800b53a:	4413      	add	r3, r2
 800b53c:	009b      	lsls	r3, r3, #2
 800b53e:	440b      	add	r3, r1
 800b540:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800b544:	2200      	movs	r2, #0
 800b546:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800b548:	7bfa      	ldrb	r2, [r7, #15]
 800b54a:	6879      	ldr	r1, [r7, #4]
 800b54c:	4613      	mov	r3, r2
 800b54e:	00db      	lsls	r3, r3, #3
 800b550:	4413      	add	r3, r2
 800b552:	009b      	lsls	r3, r3, #2
 800b554:	440b      	add	r3, r1
 800b556:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800b55a:	7bfa      	ldrb	r2, [r7, #15]
 800b55c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800b55e:	7bfa      	ldrb	r2, [r7, #15]
 800b560:	6879      	ldr	r1, [r7, #4]
 800b562:	4613      	mov	r3, r2
 800b564:	00db      	lsls	r3, r3, #3
 800b566:	4413      	add	r3, r2
 800b568:	009b      	lsls	r3, r3, #2
 800b56a:	440b      	add	r3, r1
 800b56c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800b570:	2200      	movs	r2, #0
 800b572:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800b574:	7bfa      	ldrb	r2, [r7, #15]
 800b576:	6879      	ldr	r1, [r7, #4]
 800b578:	4613      	mov	r3, r2
 800b57a:	00db      	lsls	r3, r3, #3
 800b57c:	4413      	add	r3, r2
 800b57e:	009b      	lsls	r3, r3, #2
 800b580:	440b      	add	r3, r1
 800b582:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800b586:	2200      	movs	r2, #0
 800b588:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800b58a:	7bfa      	ldrb	r2, [r7, #15]
 800b58c:	6879      	ldr	r1, [r7, #4]
 800b58e:	4613      	mov	r3, r2
 800b590:	00db      	lsls	r3, r3, #3
 800b592:	4413      	add	r3, r2
 800b594:	009b      	lsls	r3, r3, #2
 800b596:	440b      	add	r3, r1
 800b598:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b59c:	2200      	movs	r2, #0
 800b59e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800b5a0:	7bfa      	ldrb	r2, [r7, #15]
 800b5a2:	6879      	ldr	r1, [r7, #4]
 800b5a4:	4613      	mov	r3, r2
 800b5a6:	00db      	lsls	r3, r3, #3
 800b5a8:	4413      	add	r3, r2
 800b5aa:	009b      	lsls	r3, r3, #2
 800b5ac:	440b      	add	r3, r1
 800b5ae:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800b5b2:	2200      	movs	r2, #0
 800b5b4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b5b6:	7bfb      	ldrb	r3, [r7, #15]
 800b5b8:	3301      	adds	r3, #1
 800b5ba:	73fb      	strb	r3, [r7, #15]
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	791b      	ldrb	r3, [r3, #4]
 800b5c0:	7bfa      	ldrb	r2, [r7, #15]
 800b5c2:	429a      	cmp	r2, r3
 800b5c4:	d3b5      	bcc.n	800b532 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	6818      	ldr	r0, [r3, #0]
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	7c1a      	ldrb	r2, [r3, #16]
 800b5ce:	f88d 2000 	strb.w	r2, [sp]
 800b5d2:	3304      	adds	r3, #4
 800b5d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b5d6:	f008 fb2f 	bl	8013c38 <USB_DevInit>
 800b5da:	4603      	mov	r3, r0
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d005      	beq.n	800b5ec <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	2202      	movs	r2, #2
 800b5e4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800b5e8:	2301      	movs	r3, #1
 800b5ea:	e013      	b.n	800b614 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	2200      	movs	r2, #0
 800b5f0:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	2201      	movs	r2, #1
 800b5f6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	7b1b      	ldrb	r3, [r3, #12]
 800b5fe:	2b01      	cmp	r3, #1
 800b600:	d102      	bne.n	800b608 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800b602:	6878      	ldr	r0, [r7, #4]
 800b604:	f001 f96e 	bl	800c8e4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	4618      	mov	r0, r3
 800b60e:	f009 fb72 	bl	8014cf6 <USB_DevDisconnect>

  return HAL_OK;
 800b612:	2300      	movs	r3, #0
}
 800b614:	4618      	mov	r0, r3
 800b616:	3710      	adds	r7, #16
 800b618:	46bd      	mov	sp, r7
 800b61a:	bd80      	pop	{r7, pc}

0800b61c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800b61c:	b580      	push	{r7, lr}
 800b61e:	b084      	sub	sp, #16
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800b630:	2b01      	cmp	r3, #1
 800b632:	d101      	bne.n	800b638 <HAL_PCD_Start+0x1c>
 800b634:	2302      	movs	r3, #2
 800b636:	e022      	b.n	800b67e <HAL_PCD_Start+0x62>
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	2201      	movs	r2, #1
 800b63c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	68db      	ldr	r3, [r3, #12]
 800b644:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d009      	beq.n	800b660 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800b650:	2b01      	cmp	r3, #1
 800b652:	d105      	bne.n	800b660 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b658:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	4618      	mov	r0, r3
 800b666:	f008 fa79 	bl	8013b5c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	4618      	mov	r0, r3
 800b670:	f009 fb20 	bl	8014cb4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	2200      	movs	r2, #0
 800b678:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800b67c:	2300      	movs	r3, #0
}
 800b67e:	4618      	mov	r0, r3
 800b680:	3710      	adds	r7, #16
 800b682:	46bd      	mov	sp, r7
 800b684:	bd80      	pop	{r7, pc}

0800b686 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800b686:	b590      	push	{r4, r7, lr}
 800b688:	b08d      	sub	sp, #52	@ 0x34
 800b68a:	af00      	add	r7, sp, #0
 800b68c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b694:	6a3b      	ldr	r3, [r7, #32]
 800b696:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	4618      	mov	r0, r3
 800b69e:	f009 fbde 	bl	8014e5e <USB_GetMode>
 800b6a2:	4603      	mov	r3, r0
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	f040 84b9 	bne.w	800c01c <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	f009 fb42 	bl	8014d38 <USB_ReadInterrupts>
 800b6b4:	4603      	mov	r3, r0
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	f000 84af 	beq.w	800c01a <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800b6bc:	69fb      	ldr	r3, [r7, #28]
 800b6be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b6c2:	689b      	ldr	r3, [r3, #8]
 800b6c4:	0a1b      	lsrs	r3, r3, #8
 800b6c6:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	f009 fb2f 	bl	8014d38 <USB_ReadInterrupts>
 800b6da:	4603      	mov	r3, r0
 800b6dc:	f003 0302 	and.w	r3, r3, #2
 800b6e0:	2b02      	cmp	r3, #2
 800b6e2:	d107      	bne.n	800b6f4 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	695a      	ldr	r2, [r3, #20]
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	f002 0202 	and.w	r2, r2, #2
 800b6f2:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	f009 fb1d 	bl	8014d38 <USB_ReadInterrupts>
 800b6fe:	4603      	mov	r3, r0
 800b700:	f003 0310 	and.w	r3, r3, #16
 800b704:	2b10      	cmp	r3, #16
 800b706:	d161      	bne.n	800b7cc <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	699a      	ldr	r2, [r3, #24]
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	f022 0210 	bic.w	r2, r2, #16
 800b716:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800b718:	6a3b      	ldr	r3, [r7, #32]
 800b71a:	6a1b      	ldr	r3, [r3, #32]
 800b71c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800b71e:	69bb      	ldr	r3, [r7, #24]
 800b720:	f003 020f 	and.w	r2, r3, #15
 800b724:	4613      	mov	r3, r2
 800b726:	00db      	lsls	r3, r3, #3
 800b728:	4413      	add	r3, r2
 800b72a:	009b      	lsls	r3, r3, #2
 800b72c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b730:	687a      	ldr	r2, [r7, #4]
 800b732:	4413      	add	r3, r2
 800b734:	3304      	adds	r3, #4
 800b736:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800b738:	69bb      	ldr	r3, [r7, #24]
 800b73a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800b73e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b742:	d124      	bne.n	800b78e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800b744:	69ba      	ldr	r2, [r7, #24]
 800b746:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800b74a:	4013      	ands	r3, r2
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d035      	beq.n	800b7bc <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800b750:	697b      	ldr	r3, [r7, #20]
 800b752:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800b754:	69bb      	ldr	r3, [r7, #24]
 800b756:	091b      	lsrs	r3, r3, #4
 800b758:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800b75a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b75e:	b29b      	uxth	r3, r3
 800b760:	461a      	mov	r2, r3
 800b762:	6a38      	ldr	r0, [r7, #32]
 800b764:	f009 f954 	bl	8014a10 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800b768:	697b      	ldr	r3, [r7, #20]
 800b76a:	68da      	ldr	r2, [r3, #12]
 800b76c:	69bb      	ldr	r3, [r7, #24]
 800b76e:	091b      	lsrs	r3, r3, #4
 800b770:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b774:	441a      	add	r2, r3
 800b776:	697b      	ldr	r3, [r7, #20]
 800b778:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800b77a:	697b      	ldr	r3, [r7, #20]
 800b77c:	695a      	ldr	r2, [r3, #20]
 800b77e:	69bb      	ldr	r3, [r7, #24]
 800b780:	091b      	lsrs	r3, r3, #4
 800b782:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b786:	441a      	add	r2, r3
 800b788:	697b      	ldr	r3, [r7, #20]
 800b78a:	615a      	str	r2, [r3, #20]
 800b78c:	e016      	b.n	800b7bc <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800b78e:	69bb      	ldr	r3, [r7, #24]
 800b790:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800b794:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800b798:	d110      	bne.n	800b7bc <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b7a0:	2208      	movs	r2, #8
 800b7a2:	4619      	mov	r1, r3
 800b7a4:	6a38      	ldr	r0, [r7, #32]
 800b7a6:	f009 f933 	bl	8014a10 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800b7aa:	697b      	ldr	r3, [r7, #20]
 800b7ac:	695a      	ldr	r2, [r3, #20]
 800b7ae:	69bb      	ldr	r3, [r7, #24]
 800b7b0:	091b      	lsrs	r3, r3, #4
 800b7b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b7b6:	441a      	add	r2, r3
 800b7b8:	697b      	ldr	r3, [r7, #20]
 800b7ba:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	699a      	ldr	r2, [r3, #24]
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	f042 0210 	orr.w	r2, r2, #16
 800b7ca:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	4618      	mov	r0, r3
 800b7d2:	f009 fab1 	bl	8014d38 <USB_ReadInterrupts>
 800b7d6:	4603      	mov	r3, r0
 800b7d8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b7dc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800b7e0:	f040 80a7 	bne.w	800b932 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800b7e4:	2300      	movs	r3, #0
 800b7e6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	4618      	mov	r0, r3
 800b7ee:	f009 fab6 	bl	8014d5e <USB_ReadDevAllOutEpInterrupt>
 800b7f2:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800b7f4:	e099      	b.n	800b92a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800b7f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7f8:	f003 0301 	and.w	r3, r3, #1
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	f000 808e 	beq.w	800b91e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b808:	b2d2      	uxtb	r2, r2
 800b80a:	4611      	mov	r1, r2
 800b80c:	4618      	mov	r0, r3
 800b80e:	f009 fada 	bl	8014dc6 <USB_ReadDevOutEPInterrupt>
 800b812:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800b814:	693b      	ldr	r3, [r7, #16]
 800b816:	f003 0301 	and.w	r3, r3, #1
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d00c      	beq.n	800b838 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800b81e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b820:	015a      	lsls	r2, r3, #5
 800b822:	69fb      	ldr	r3, [r7, #28]
 800b824:	4413      	add	r3, r2
 800b826:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b82a:	461a      	mov	r2, r3
 800b82c:	2301      	movs	r3, #1
 800b82e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800b830:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b832:	6878      	ldr	r0, [r7, #4]
 800b834:	f000 fed0 	bl	800c5d8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800b838:	693b      	ldr	r3, [r7, #16]
 800b83a:	f003 0308 	and.w	r3, r3, #8
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d00c      	beq.n	800b85c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800b842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b844:	015a      	lsls	r2, r3, #5
 800b846:	69fb      	ldr	r3, [r7, #28]
 800b848:	4413      	add	r3, r2
 800b84a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b84e:	461a      	mov	r2, r3
 800b850:	2308      	movs	r3, #8
 800b852:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800b854:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b856:	6878      	ldr	r0, [r7, #4]
 800b858:	f000 ffa6 	bl	800c7a8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800b85c:	693b      	ldr	r3, [r7, #16]
 800b85e:	f003 0310 	and.w	r3, r3, #16
 800b862:	2b00      	cmp	r3, #0
 800b864:	d008      	beq.n	800b878 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800b866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b868:	015a      	lsls	r2, r3, #5
 800b86a:	69fb      	ldr	r3, [r7, #28]
 800b86c:	4413      	add	r3, r2
 800b86e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b872:	461a      	mov	r2, r3
 800b874:	2310      	movs	r3, #16
 800b876:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800b878:	693b      	ldr	r3, [r7, #16]
 800b87a:	f003 0302 	and.w	r3, r3, #2
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d030      	beq.n	800b8e4 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800b882:	6a3b      	ldr	r3, [r7, #32]
 800b884:	695b      	ldr	r3, [r3, #20]
 800b886:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b88a:	2b80      	cmp	r3, #128	@ 0x80
 800b88c:	d109      	bne.n	800b8a2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800b88e:	69fb      	ldr	r3, [r7, #28]
 800b890:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b894:	685b      	ldr	r3, [r3, #4]
 800b896:	69fa      	ldr	r2, [r7, #28]
 800b898:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b89c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b8a0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800b8a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b8a4:	4613      	mov	r3, r2
 800b8a6:	00db      	lsls	r3, r3, #3
 800b8a8:	4413      	add	r3, r2
 800b8aa:	009b      	lsls	r3, r3, #2
 800b8ac:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b8b0:	687a      	ldr	r2, [r7, #4]
 800b8b2:	4413      	add	r3, r2
 800b8b4:	3304      	adds	r3, #4
 800b8b6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800b8b8:	697b      	ldr	r3, [r7, #20]
 800b8ba:	78db      	ldrb	r3, [r3, #3]
 800b8bc:	2b01      	cmp	r3, #1
 800b8be:	d108      	bne.n	800b8d2 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800b8c0:	697b      	ldr	r3, [r7, #20]
 800b8c2:	2200      	movs	r2, #0
 800b8c4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800b8c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8c8:	b2db      	uxtb	r3, r3
 800b8ca:	4619      	mov	r1, r3
 800b8cc:	6878      	ldr	r0, [r7, #4]
 800b8ce:	f00b fec3 	bl	8017658 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800b8d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8d4:	015a      	lsls	r2, r3, #5
 800b8d6:	69fb      	ldr	r3, [r7, #28]
 800b8d8:	4413      	add	r3, r2
 800b8da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b8de:	461a      	mov	r2, r3
 800b8e0:	2302      	movs	r3, #2
 800b8e2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800b8e4:	693b      	ldr	r3, [r7, #16]
 800b8e6:	f003 0320 	and.w	r3, r3, #32
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d008      	beq.n	800b900 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b8ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8f0:	015a      	lsls	r2, r3, #5
 800b8f2:	69fb      	ldr	r3, [r7, #28]
 800b8f4:	4413      	add	r3, r2
 800b8f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b8fa:	461a      	mov	r2, r3
 800b8fc:	2320      	movs	r3, #32
 800b8fe:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800b900:	693b      	ldr	r3, [r7, #16]
 800b902:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b906:	2b00      	cmp	r3, #0
 800b908:	d009      	beq.n	800b91e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800b90a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b90c:	015a      	lsls	r2, r3, #5
 800b90e:	69fb      	ldr	r3, [r7, #28]
 800b910:	4413      	add	r3, r2
 800b912:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b916:	461a      	mov	r2, r3
 800b918:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b91c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800b91e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b920:	3301      	adds	r3, #1
 800b922:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800b924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b926:	085b      	lsrs	r3, r3, #1
 800b928:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800b92a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	f47f af62 	bne.w	800b7f6 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	4618      	mov	r0, r3
 800b938:	f009 f9fe 	bl	8014d38 <USB_ReadInterrupts>
 800b93c:	4603      	mov	r3, r0
 800b93e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b942:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b946:	f040 80db 	bne.w	800bb00 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	4618      	mov	r0, r3
 800b950:	f009 fa1f 	bl	8014d92 <USB_ReadDevAllInEpInterrupt>
 800b954:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800b956:	2300      	movs	r3, #0
 800b958:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800b95a:	e0cd      	b.n	800baf8 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800b95c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b95e:	f003 0301 	and.w	r3, r3, #1
 800b962:	2b00      	cmp	r3, #0
 800b964:	f000 80c2 	beq.w	800baec <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b96e:	b2d2      	uxtb	r2, r2
 800b970:	4611      	mov	r1, r2
 800b972:	4618      	mov	r0, r3
 800b974:	f009 fa45 	bl	8014e02 <USB_ReadDevInEPInterrupt>
 800b978:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800b97a:	693b      	ldr	r3, [r7, #16]
 800b97c:	f003 0301 	and.w	r3, r3, #1
 800b980:	2b00      	cmp	r3, #0
 800b982:	d057      	beq.n	800ba34 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800b984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b986:	f003 030f 	and.w	r3, r3, #15
 800b98a:	2201      	movs	r2, #1
 800b98c:	fa02 f303 	lsl.w	r3, r2, r3
 800b990:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800b992:	69fb      	ldr	r3, [r7, #28]
 800b994:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b998:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	43db      	mvns	r3, r3
 800b99e:	69f9      	ldr	r1, [r7, #28]
 800b9a0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b9a4:	4013      	ands	r3, r2
 800b9a6:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800b9a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9aa:	015a      	lsls	r2, r3, #5
 800b9ac:	69fb      	ldr	r3, [r7, #28]
 800b9ae:	4413      	add	r3, r2
 800b9b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b9b4:	461a      	mov	r2, r3
 800b9b6:	2301      	movs	r3, #1
 800b9b8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	799b      	ldrb	r3, [r3, #6]
 800b9be:	2b01      	cmp	r3, #1
 800b9c0:	d132      	bne.n	800ba28 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800b9c2:	6879      	ldr	r1, [r7, #4]
 800b9c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b9c6:	4613      	mov	r3, r2
 800b9c8:	00db      	lsls	r3, r3, #3
 800b9ca:	4413      	add	r3, r2
 800b9cc:	009b      	lsls	r3, r3, #2
 800b9ce:	440b      	add	r3, r1
 800b9d0:	3320      	adds	r3, #32
 800b9d2:	6819      	ldr	r1, [r3, #0]
 800b9d4:	6878      	ldr	r0, [r7, #4]
 800b9d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b9d8:	4613      	mov	r3, r2
 800b9da:	00db      	lsls	r3, r3, #3
 800b9dc:	4413      	add	r3, r2
 800b9de:	009b      	lsls	r3, r3, #2
 800b9e0:	4403      	add	r3, r0
 800b9e2:	331c      	adds	r3, #28
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	4419      	add	r1, r3
 800b9e8:	6878      	ldr	r0, [r7, #4]
 800b9ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b9ec:	4613      	mov	r3, r2
 800b9ee:	00db      	lsls	r3, r3, #3
 800b9f0:	4413      	add	r3, r2
 800b9f2:	009b      	lsls	r3, r3, #2
 800b9f4:	4403      	add	r3, r0
 800b9f6:	3320      	adds	r3, #32
 800b9f8:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800b9fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d113      	bne.n	800ba28 <HAL_PCD_IRQHandler+0x3a2>
 800ba00:	6879      	ldr	r1, [r7, #4]
 800ba02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ba04:	4613      	mov	r3, r2
 800ba06:	00db      	lsls	r3, r3, #3
 800ba08:	4413      	add	r3, r2
 800ba0a:	009b      	lsls	r3, r3, #2
 800ba0c:	440b      	add	r3, r1
 800ba0e:	3324      	adds	r3, #36	@ 0x24
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d108      	bne.n	800ba28 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	6818      	ldr	r0, [r3, #0]
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ba20:	461a      	mov	r2, r3
 800ba22:	2101      	movs	r1, #1
 800ba24:	f009 fa4e 	bl	8014ec4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800ba28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba2a:	b2db      	uxtb	r3, r3
 800ba2c:	4619      	mov	r1, r3
 800ba2e:	6878      	ldr	r0, [r7, #4]
 800ba30:	f00b fd8d 	bl	801754e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800ba34:	693b      	ldr	r3, [r7, #16]
 800ba36:	f003 0308 	and.w	r3, r3, #8
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d008      	beq.n	800ba50 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800ba3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba40:	015a      	lsls	r2, r3, #5
 800ba42:	69fb      	ldr	r3, [r7, #28]
 800ba44:	4413      	add	r3, r2
 800ba46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba4a:	461a      	mov	r2, r3
 800ba4c:	2308      	movs	r3, #8
 800ba4e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800ba50:	693b      	ldr	r3, [r7, #16]
 800ba52:	f003 0310 	and.w	r3, r3, #16
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d008      	beq.n	800ba6c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800ba5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba5c:	015a      	lsls	r2, r3, #5
 800ba5e:	69fb      	ldr	r3, [r7, #28]
 800ba60:	4413      	add	r3, r2
 800ba62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba66:	461a      	mov	r2, r3
 800ba68:	2310      	movs	r3, #16
 800ba6a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800ba6c:	693b      	ldr	r3, [r7, #16]
 800ba6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d008      	beq.n	800ba88 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800ba76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba78:	015a      	lsls	r2, r3, #5
 800ba7a:	69fb      	ldr	r3, [r7, #28]
 800ba7c:	4413      	add	r3, r2
 800ba7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba82:	461a      	mov	r2, r3
 800ba84:	2340      	movs	r3, #64	@ 0x40
 800ba86:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800ba88:	693b      	ldr	r3, [r7, #16]
 800ba8a:	f003 0302 	and.w	r3, r3, #2
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d023      	beq.n	800bada <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800ba92:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ba94:	6a38      	ldr	r0, [r7, #32]
 800ba96:	f008 fa2d 	bl	8013ef4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800ba9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ba9c:	4613      	mov	r3, r2
 800ba9e:	00db      	lsls	r3, r3, #3
 800baa0:	4413      	add	r3, r2
 800baa2:	009b      	lsls	r3, r3, #2
 800baa4:	3310      	adds	r3, #16
 800baa6:	687a      	ldr	r2, [r7, #4]
 800baa8:	4413      	add	r3, r2
 800baaa:	3304      	adds	r3, #4
 800baac:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800baae:	697b      	ldr	r3, [r7, #20]
 800bab0:	78db      	ldrb	r3, [r3, #3]
 800bab2:	2b01      	cmp	r3, #1
 800bab4:	d108      	bne.n	800bac8 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800bab6:	697b      	ldr	r3, [r7, #20]
 800bab8:	2200      	movs	r2, #0
 800baba:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800babc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800babe:	b2db      	uxtb	r3, r3
 800bac0:	4619      	mov	r1, r3
 800bac2:	6878      	ldr	r0, [r7, #4]
 800bac4:	f00b fdda 	bl	801767c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800bac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baca:	015a      	lsls	r2, r3, #5
 800bacc:	69fb      	ldr	r3, [r7, #28]
 800bace:	4413      	add	r3, r2
 800bad0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bad4:	461a      	mov	r2, r3
 800bad6:	2302      	movs	r3, #2
 800bad8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800bada:	693b      	ldr	r3, [r7, #16]
 800badc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d003      	beq.n	800baec <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800bae4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bae6:	6878      	ldr	r0, [r7, #4]
 800bae8:	f000 fcea 	bl	800c4c0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800baec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baee:	3301      	adds	r3, #1
 800baf0:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800baf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800baf4:	085b      	lsrs	r3, r3, #1
 800baf6:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800baf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	f47f af2e 	bne.w	800b95c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	4618      	mov	r0, r3
 800bb06:	f009 f917 	bl	8014d38 <USB_ReadInterrupts>
 800bb0a:	4603      	mov	r3, r0
 800bb0c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bb10:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bb14:	d122      	bne.n	800bb5c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800bb16:	69fb      	ldr	r3, [r7, #28]
 800bb18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bb1c:	685b      	ldr	r3, [r3, #4]
 800bb1e:	69fa      	ldr	r2, [r7, #28]
 800bb20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bb24:	f023 0301 	bic.w	r3, r3, #1
 800bb28:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800bb30:	2b01      	cmp	r3, #1
 800bb32:	d108      	bne.n	800bb46 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	2200      	movs	r2, #0
 800bb38:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800bb3c:	2100      	movs	r1, #0
 800bb3e:	6878      	ldr	r0, [r7, #4]
 800bb40:	f000 fef4 	bl	800c92c <HAL_PCDEx_LPM_Callback>
 800bb44:	e002      	b.n	800bb4c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800bb46:	6878      	ldr	r0, [r7, #4]
 800bb48:	f00b fd78 	bl	801763c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	695a      	ldr	r2, [r3, #20]
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800bb5a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	4618      	mov	r0, r3
 800bb62:	f009 f8e9 	bl	8014d38 <USB_ReadInterrupts>
 800bb66:	4603      	mov	r3, r0
 800bb68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bb6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bb70:	d112      	bne.n	800bb98 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800bb72:	69fb      	ldr	r3, [r7, #28]
 800bb74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bb78:	689b      	ldr	r3, [r3, #8]
 800bb7a:	f003 0301 	and.w	r3, r3, #1
 800bb7e:	2b01      	cmp	r3, #1
 800bb80:	d102      	bne.n	800bb88 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800bb82:	6878      	ldr	r0, [r7, #4]
 800bb84:	f00b fd34 	bl	80175f0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	695a      	ldr	r2, [r3, #20]
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800bb96:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	4618      	mov	r0, r3
 800bb9e:	f009 f8cb 	bl	8014d38 <USB_ReadInterrupts>
 800bba2:	4603      	mov	r3, r0
 800bba4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bba8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bbac:	d121      	bne.n	800bbf2 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	695a      	ldr	r2, [r3, #20]
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800bbbc:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d111      	bne.n	800bbec <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	2201      	movs	r2, #1
 800bbcc:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bbd6:	089b      	lsrs	r3, r3, #2
 800bbd8:	f003 020f 	and.w	r2, r3, #15
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800bbe2:	2101      	movs	r1, #1
 800bbe4:	6878      	ldr	r0, [r7, #4]
 800bbe6:	f000 fea1 	bl	800c92c <HAL_PCDEx_LPM_Callback>
 800bbea:	e002      	b.n	800bbf2 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800bbec:	6878      	ldr	r0, [r7, #4]
 800bbee:	f00b fcff 	bl	80175f0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	f009 f89e 	bl	8014d38 <USB_ReadInterrupts>
 800bbfc:	4603      	mov	r3, r0
 800bbfe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bc02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bc06:	f040 80b7 	bne.w	800bd78 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800bc0a:	69fb      	ldr	r3, [r7, #28]
 800bc0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc10:	685b      	ldr	r3, [r3, #4]
 800bc12:	69fa      	ldr	r2, [r7, #28]
 800bc14:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bc18:	f023 0301 	bic.w	r3, r3, #1
 800bc1c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	2110      	movs	r1, #16
 800bc24:	4618      	mov	r0, r3
 800bc26:	f008 f965 	bl	8013ef4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bc2a:	2300      	movs	r3, #0
 800bc2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bc2e:	e046      	b.n	800bcbe <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800bc30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc32:	015a      	lsls	r2, r3, #5
 800bc34:	69fb      	ldr	r3, [r7, #28]
 800bc36:	4413      	add	r3, r2
 800bc38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc3c:	461a      	mov	r2, r3
 800bc3e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800bc42:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800bc44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc46:	015a      	lsls	r2, r3, #5
 800bc48:	69fb      	ldr	r3, [r7, #28]
 800bc4a:	4413      	add	r3, r2
 800bc4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bc54:	0151      	lsls	r1, r2, #5
 800bc56:	69fa      	ldr	r2, [r7, #28]
 800bc58:	440a      	add	r2, r1
 800bc5a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bc5e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bc62:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800bc64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc66:	015a      	lsls	r2, r3, #5
 800bc68:	69fb      	ldr	r3, [r7, #28]
 800bc6a:	4413      	add	r3, r2
 800bc6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bc70:	461a      	mov	r2, r3
 800bc72:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800bc76:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800bc78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc7a:	015a      	lsls	r2, r3, #5
 800bc7c:	69fb      	ldr	r3, [r7, #28]
 800bc7e:	4413      	add	r3, r2
 800bc80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bc88:	0151      	lsls	r1, r2, #5
 800bc8a:	69fa      	ldr	r2, [r7, #28]
 800bc8c:	440a      	add	r2, r1
 800bc8e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bc92:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bc96:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800bc98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc9a:	015a      	lsls	r2, r3, #5
 800bc9c:	69fb      	ldr	r3, [r7, #28]
 800bc9e:	4413      	add	r3, r2
 800bca0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bca8:	0151      	lsls	r1, r2, #5
 800bcaa:	69fa      	ldr	r2, [r7, #28]
 800bcac:	440a      	add	r2, r1
 800bcae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bcb2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bcb6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bcb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bcba:	3301      	adds	r3, #1
 800bcbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	791b      	ldrb	r3, [r3, #4]
 800bcc2:	461a      	mov	r2, r3
 800bcc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bcc6:	4293      	cmp	r3, r2
 800bcc8:	d3b2      	bcc.n	800bc30 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800bcca:	69fb      	ldr	r3, [r7, #28]
 800bccc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bcd0:	69db      	ldr	r3, [r3, #28]
 800bcd2:	69fa      	ldr	r2, [r7, #28]
 800bcd4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bcd8:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800bcdc:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	7bdb      	ldrb	r3, [r3, #15]
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d016      	beq.n	800bd14 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800bce6:	69fb      	ldr	r3, [r7, #28]
 800bce8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bcec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bcf0:	69fa      	ldr	r2, [r7, #28]
 800bcf2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bcf6:	f043 030b 	orr.w	r3, r3, #11
 800bcfa:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800bcfe:	69fb      	ldr	r3, [r7, #28]
 800bd00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd06:	69fa      	ldr	r2, [r7, #28]
 800bd08:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bd0c:	f043 030b 	orr.w	r3, r3, #11
 800bd10:	6453      	str	r3, [r2, #68]	@ 0x44
 800bd12:	e015      	b.n	800bd40 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800bd14:	69fb      	ldr	r3, [r7, #28]
 800bd16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd1a:	695a      	ldr	r2, [r3, #20]
 800bd1c:	69fb      	ldr	r3, [r7, #28]
 800bd1e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd22:	4619      	mov	r1, r3
 800bd24:	f242 032b 	movw	r3, #8235	@ 0x202b
 800bd28:	4313      	orrs	r3, r2
 800bd2a:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800bd2c:	69fb      	ldr	r3, [r7, #28]
 800bd2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd32:	691b      	ldr	r3, [r3, #16]
 800bd34:	69fa      	ldr	r2, [r7, #28]
 800bd36:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bd3a:	f043 030b 	orr.w	r3, r3, #11
 800bd3e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800bd40:	69fb      	ldr	r3, [r7, #28]
 800bd42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	69fa      	ldr	r2, [r7, #28]
 800bd4a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bd4e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800bd52:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	6818      	ldr	r0, [r3, #0]
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800bd62:	461a      	mov	r2, r3
 800bd64:	f009 f8ae 	bl	8014ec4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	695a      	ldr	r2, [r3, #20]
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800bd76:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	4618      	mov	r0, r3
 800bd7e:	f008 ffdb 	bl	8014d38 <USB_ReadInterrupts>
 800bd82:	4603      	mov	r3, r0
 800bd84:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bd88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bd8c:	d123      	bne.n	800bdd6 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	4618      	mov	r0, r3
 800bd94:	f009 f872 	bl	8014e7c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	4618      	mov	r0, r3
 800bd9e:	f008 f922 	bl	8013fe6 <USB_GetDevSpeed>
 800bda2:	4603      	mov	r3, r0
 800bda4:	461a      	mov	r2, r3
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	681c      	ldr	r4, [r3, #0]
 800bdae:	f001 fd9d 	bl	800d8ec <HAL_RCC_GetHCLKFreq>
 800bdb2:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800bdb8:	461a      	mov	r2, r3
 800bdba:	4620      	mov	r0, r4
 800bdbc:	f007 fe2c 	bl	8013a18 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800bdc0:	6878      	ldr	r0, [r7, #4]
 800bdc2:	f00b fbec 	bl	801759e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	695a      	ldr	r2, [r3, #20]
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800bdd4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	4618      	mov	r0, r3
 800bddc:	f008 ffac 	bl	8014d38 <USB_ReadInterrupts>
 800bde0:	4603      	mov	r3, r0
 800bde2:	f003 0308 	and.w	r3, r3, #8
 800bde6:	2b08      	cmp	r3, #8
 800bde8:	d10a      	bne.n	800be00 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800bdea:	6878      	ldr	r0, [r7, #4]
 800bdec:	f00b fbc9 	bl	8017582 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	695a      	ldr	r2, [r3, #20]
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	f002 0208 	and.w	r2, r2, #8
 800bdfe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	4618      	mov	r0, r3
 800be06:	f008 ff97 	bl	8014d38 <USB_ReadInterrupts>
 800be0a:	4603      	mov	r3, r0
 800be0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be10:	2b80      	cmp	r3, #128	@ 0x80
 800be12:	d123      	bne.n	800be5c <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800be14:	6a3b      	ldr	r3, [r7, #32]
 800be16:	699b      	ldr	r3, [r3, #24]
 800be18:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800be1c:	6a3b      	ldr	r3, [r7, #32]
 800be1e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800be20:	2301      	movs	r3, #1
 800be22:	627b      	str	r3, [r7, #36]	@ 0x24
 800be24:	e014      	b.n	800be50 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800be26:	6879      	ldr	r1, [r7, #4]
 800be28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be2a:	4613      	mov	r3, r2
 800be2c:	00db      	lsls	r3, r3, #3
 800be2e:	4413      	add	r3, r2
 800be30:	009b      	lsls	r3, r3, #2
 800be32:	440b      	add	r3, r1
 800be34:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800be38:	781b      	ldrb	r3, [r3, #0]
 800be3a:	2b01      	cmp	r3, #1
 800be3c:	d105      	bne.n	800be4a <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800be3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be40:	b2db      	uxtb	r3, r3
 800be42:	4619      	mov	r1, r3
 800be44:	6878      	ldr	r0, [r7, #4]
 800be46:	f000 fb0a 	bl	800c45e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800be4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be4c:	3301      	adds	r3, #1
 800be4e:	627b      	str	r3, [r7, #36]	@ 0x24
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	791b      	ldrb	r3, [r3, #4]
 800be54:	461a      	mov	r2, r3
 800be56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be58:	4293      	cmp	r3, r2
 800be5a:	d3e4      	bcc.n	800be26 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	4618      	mov	r0, r3
 800be62:	f008 ff69 	bl	8014d38 <USB_ReadInterrupts>
 800be66:	4603      	mov	r3, r0
 800be68:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800be6c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800be70:	d13c      	bne.n	800beec <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800be72:	2301      	movs	r3, #1
 800be74:	627b      	str	r3, [r7, #36]	@ 0x24
 800be76:	e02b      	b.n	800bed0 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800be78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be7a:	015a      	lsls	r2, r3, #5
 800be7c:	69fb      	ldr	r3, [r7, #28]
 800be7e:	4413      	add	r3, r2
 800be80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800be88:	6879      	ldr	r1, [r7, #4]
 800be8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be8c:	4613      	mov	r3, r2
 800be8e:	00db      	lsls	r3, r3, #3
 800be90:	4413      	add	r3, r2
 800be92:	009b      	lsls	r3, r3, #2
 800be94:	440b      	add	r3, r1
 800be96:	3318      	adds	r3, #24
 800be98:	781b      	ldrb	r3, [r3, #0]
 800be9a:	2b01      	cmp	r3, #1
 800be9c:	d115      	bne.n	800beca <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800be9e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	da12      	bge.n	800beca <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800bea4:	6879      	ldr	r1, [r7, #4]
 800bea6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bea8:	4613      	mov	r3, r2
 800beaa:	00db      	lsls	r3, r3, #3
 800beac:	4413      	add	r3, r2
 800beae:	009b      	lsls	r3, r3, #2
 800beb0:	440b      	add	r3, r1
 800beb2:	3317      	adds	r3, #23
 800beb4:	2201      	movs	r2, #1
 800beb6:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800beb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800beba:	b2db      	uxtb	r3, r3
 800bebc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800bec0:	b2db      	uxtb	r3, r3
 800bec2:	4619      	mov	r1, r3
 800bec4:	6878      	ldr	r0, [r7, #4]
 800bec6:	f000 faca 	bl	800c45e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800beca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800becc:	3301      	adds	r3, #1
 800bece:	627b      	str	r3, [r7, #36]	@ 0x24
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	791b      	ldrb	r3, [r3, #4]
 800bed4:	461a      	mov	r2, r3
 800bed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bed8:	4293      	cmp	r3, r2
 800beda:	d3cd      	bcc.n	800be78 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	695a      	ldr	r2, [r3, #20]
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800beea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	4618      	mov	r0, r3
 800bef2:	f008 ff21 	bl	8014d38 <USB_ReadInterrupts>
 800bef6:	4603      	mov	r3, r0
 800bef8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800befc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bf00:	d156      	bne.n	800bfb0 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800bf02:	2301      	movs	r3, #1
 800bf04:	627b      	str	r3, [r7, #36]	@ 0x24
 800bf06:	e045      	b.n	800bf94 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800bf08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf0a:	015a      	lsls	r2, r3, #5
 800bf0c:	69fb      	ldr	r3, [r7, #28]
 800bf0e:	4413      	add	r3, r2
 800bf10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800bf18:	6879      	ldr	r1, [r7, #4]
 800bf1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf1c:	4613      	mov	r3, r2
 800bf1e:	00db      	lsls	r3, r3, #3
 800bf20:	4413      	add	r3, r2
 800bf22:	009b      	lsls	r3, r3, #2
 800bf24:	440b      	add	r3, r1
 800bf26:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800bf2a:	781b      	ldrb	r3, [r3, #0]
 800bf2c:	2b01      	cmp	r3, #1
 800bf2e:	d12e      	bne.n	800bf8e <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800bf30:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	da2b      	bge.n	800bf8e <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800bf36:	69bb      	ldr	r3, [r7, #24]
 800bf38:	0c1a      	lsrs	r2, r3, #16
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800bf40:	4053      	eors	r3, r2
 800bf42:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d121      	bne.n	800bf8e <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800bf4a:	6879      	ldr	r1, [r7, #4]
 800bf4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf4e:	4613      	mov	r3, r2
 800bf50:	00db      	lsls	r3, r3, #3
 800bf52:	4413      	add	r3, r2
 800bf54:	009b      	lsls	r3, r3, #2
 800bf56:	440b      	add	r3, r1
 800bf58:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800bf5c:	2201      	movs	r2, #1
 800bf5e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800bf60:	6a3b      	ldr	r3, [r7, #32]
 800bf62:	699b      	ldr	r3, [r3, #24]
 800bf64:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800bf68:	6a3b      	ldr	r3, [r7, #32]
 800bf6a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800bf6c:	6a3b      	ldr	r3, [r7, #32]
 800bf6e:	695b      	ldr	r3, [r3, #20]
 800bf70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d10a      	bne.n	800bf8e <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800bf78:	69fb      	ldr	r3, [r7, #28]
 800bf7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf7e:	685b      	ldr	r3, [r3, #4]
 800bf80:	69fa      	ldr	r2, [r7, #28]
 800bf82:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bf86:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800bf8a:	6053      	str	r3, [r2, #4]
            break;
 800bf8c:	e008      	b.n	800bfa0 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800bf8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf90:	3301      	adds	r3, #1
 800bf92:	627b      	str	r3, [r7, #36]	@ 0x24
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	791b      	ldrb	r3, [r3, #4]
 800bf98:	461a      	mov	r2, r3
 800bf9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf9c:	4293      	cmp	r3, r2
 800bf9e:	d3b3      	bcc.n	800bf08 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	695a      	ldr	r2, [r3, #20]
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800bfae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	4618      	mov	r0, r3
 800bfb6:	f008 febf 	bl	8014d38 <USB_ReadInterrupts>
 800bfba:	4603      	mov	r3, r0
 800bfbc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800bfc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bfc4:	d10a      	bne.n	800bfdc <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800bfc6:	6878      	ldr	r0, [r7, #4]
 800bfc8:	f00b fb6a 	bl	80176a0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	695a      	ldr	r2, [r3, #20]
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800bfda:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	4618      	mov	r0, r3
 800bfe2:	f008 fea9 	bl	8014d38 <USB_ReadInterrupts>
 800bfe6:	4603      	mov	r3, r0
 800bfe8:	f003 0304 	and.w	r3, r3, #4
 800bfec:	2b04      	cmp	r3, #4
 800bfee:	d115      	bne.n	800c01c <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	685b      	ldr	r3, [r3, #4]
 800bff6:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800bff8:	69bb      	ldr	r3, [r7, #24]
 800bffa:	f003 0304 	and.w	r3, r3, #4
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d002      	beq.n	800c008 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800c002:	6878      	ldr	r0, [r7, #4]
 800c004:	f00b fb5a 	bl	80176bc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	6859      	ldr	r1, [r3, #4]
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	69ba      	ldr	r2, [r7, #24]
 800c014:	430a      	orrs	r2, r1
 800c016:	605a      	str	r2, [r3, #4]
 800c018:	e000      	b.n	800c01c <HAL_PCD_IRQHandler+0x996>
      return;
 800c01a:	bf00      	nop
    }
  }
}
 800c01c:	3734      	adds	r7, #52	@ 0x34
 800c01e:	46bd      	mov	sp, r7
 800c020:	bd90      	pop	{r4, r7, pc}

0800c022 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800c022:	b580      	push	{r7, lr}
 800c024:	b082      	sub	sp, #8
 800c026:	af00      	add	r7, sp, #0
 800c028:	6078      	str	r0, [r7, #4]
 800c02a:	460b      	mov	r3, r1
 800c02c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c034:	2b01      	cmp	r3, #1
 800c036:	d101      	bne.n	800c03c <HAL_PCD_SetAddress+0x1a>
 800c038:	2302      	movs	r3, #2
 800c03a:	e012      	b.n	800c062 <HAL_PCD_SetAddress+0x40>
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	2201      	movs	r2, #1
 800c040:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	78fa      	ldrb	r2, [r7, #3]
 800c048:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	78fa      	ldrb	r2, [r7, #3]
 800c050:	4611      	mov	r1, r2
 800c052:	4618      	mov	r0, r3
 800c054:	f008 fe08 	bl	8014c68 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	2200      	movs	r2, #0
 800c05c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c060:	2300      	movs	r3, #0
}
 800c062:	4618      	mov	r0, r3
 800c064:	3708      	adds	r7, #8
 800c066:	46bd      	mov	sp, r7
 800c068:	bd80      	pop	{r7, pc}

0800c06a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800c06a:	b580      	push	{r7, lr}
 800c06c:	b084      	sub	sp, #16
 800c06e:	af00      	add	r7, sp, #0
 800c070:	6078      	str	r0, [r7, #4]
 800c072:	4608      	mov	r0, r1
 800c074:	4611      	mov	r1, r2
 800c076:	461a      	mov	r2, r3
 800c078:	4603      	mov	r3, r0
 800c07a:	70fb      	strb	r3, [r7, #3]
 800c07c:	460b      	mov	r3, r1
 800c07e:	803b      	strh	r3, [r7, #0]
 800c080:	4613      	mov	r3, r2
 800c082:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800c084:	2300      	movs	r3, #0
 800c086:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c088:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	da0f      	bge.n	800c0b0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c090:	78fb      	ldrb	r3, [r7, #3]
 800c092:	f003 020f 	and.w	r2, r3, #15
 800c096:	4613      	mov	r3, r2
 800c098:	00db      	lsls	r3, r3, #3
 800c09a:	4413      	add	r3, r2
 800c09c:	009b      	lsls	r3, r3, #2
 800c09e:	3310      	adds	r3, #16
 800c0a0:	687a      	ldr	r2, [r7, #4]
 800c0a2:	4413      	add	r3, r2
 800c0a4:	3304      	adds	r3, #4
 800c0a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	2201      	movs	r2, #1
 800c0ac:	705a      	strb	r2, [r3, #1]
 800c0ae:	e00f      	b.n	800c0d0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c0b0:	78fb      	ldrb	r3, [r7, #3]
 800c0b2:	f003 020f 	and.w	r2, r3, #15
 800c0b6:	4613      	mov	r3, r2
 800c0b8:	00db      	lsls	r3, r3, #3
 800c0ba:	4413      	add	r3, r2
 800c0bc:	009b      	lsls	r3, r3, #2
 800c0be:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c0c2:	687a      	ldr	r2, [r7, #4]
 800c0c4:	4413      	add	r3, r2
 800c0c6:	3304      	adds	r3, #4
 800c0c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	2200      	movs	r2, #0
 800c0ce:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800c0d0:	78fb      	ldrb	r3, [r7, #3]
 800c0d2:	f003 030f 	and.w	r3, r3, #15
 800c0d6:	b2da      	uxtb	r2, r3
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800c0dc:	883b      	ldrh	r3, [r7, #0]
 800c0de:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	78ba      	ldrb	r2, [r7, #2]
 800c0ea:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	785b      	ldrb	r3, [r3, #1]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d004      	beq.n	800c0fe <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	781b      	ldrb	r3, [r3, #0]
 800c0f8:	461a      	mov	r2, r3
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800c0fe:	78bb      	ldrb	r3, [r7, #2]
 800c100:	2b02      	cmp	r3, #2
 800c102:	d102      	bne.n	800c10a <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	2200      	movs	r2, #0
 800c108:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c110:	2b01      	cmp	r3, #1
 800c112:	d101      	bne.n	800c118 <HAL_PCD_EP_Open+0xae>
 800c114:	2302      	movs	r3, #2
 800c116:	e00e      	b.n	800c136 <HAL_PCD_EP_Open+0xcc>
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	2201      	movs	r2, #1
 800c11c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	68f9      	ldr	r1, [r7, #12]
 800c126:	4618      	mov	r0, r3
 800c128:	f007 ff82 	bl	8014030 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	2200      	movs	r2, #0
 800c130:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800c134:	7afb      	ldrb	r3, [r7, #11]
}
 800c136:	4618      	mov	r0, r3
 800c138:	3710      	adds	r7, #16
 800c13a:	46bd      	mov	sp, r7
 800c13c:	bd80      	pop	{r7, pc}

0800c13e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c13e:	b580      	push	{r7, lr}
 800c140:	b084      	sub	sp, #16
 800c142:	af00      	add	r7, sp, #0
 800c144:	6078      	str	r0, [r7, #4]
 800c146:	460b      	mov	r3, r1
 800c148:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c14a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c14e:	2b00      	cmp	r3, #0
 800c150:	da0f      	bge.n	800c172 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c152:	78fb      	ldrb	r3, [r7, #3]
 800c154:	f003 020f 	and.w	r2, r3, #15
 800c158:	4613      	mov	r3, r2
 800c15a:	00db      	lsls	r3, r3, #3
 800c15c:	4413      	add	r3, r2
 800c15e:	009b      	lsls	r3, r3, #2
 800c160:	3310      	adds	r3, #16
 800c162:	687a      	ldr	r2, [r7, #4]
 800c164:	4413      	add	r3, r2
 800c166:	3304      	adds	r3, #4
 800c168:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	2201      	movs	r2, #1
 800c16e:	705a      	strb	r2, [r3, #1]
 800c170:	e00f      	b.n	800c192 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c172:	78fb      	ldrb	r3, [r7, #3]
 800c174:	f003 020f 	and.w	r2, r3, #15
 800c178:	4613      	mov	r3, r2
 800c17a:	00db      	lsls	r3, r3, #3
 800c17c:	4413      	add	r3, r2
 800c17e:	009b      	lsls	r3, r3, #2
 800c180:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c184:	687a      	ldr	r2, [r7, #4]
 800c186:	4413      	add	r3, r2
 800c188:	3304      	adds	r3, #4
 800c18a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	2200      	movs	r2, #0
 800c190:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800c192:	78fb      	ldrb	r3, [r7, #3]
 800c194:	f003 030f 	and.w	r3, r3, #15
 800c198:	b2da      	uxtb	r2, r3
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c1a4:	2b01      	cmp	r3, #1
 800c1a6:	d101      	bne.n	800c1ac <HAL_PCD_EP_Close+0x6e>
 800c1a8:	2302      	movs	r3, #2
 800c1aa:	e00e      	b.n	800c1ca <HAL_PCD_EP_Close+0x8c>
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	2201      	movs	r2, #1
 800c1b0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	68f9      	ldr	r1, [r7, #12]
 800c1ba:	4618      	mov	r0, r3
 800c1bc:	f007 ffc0 	bl	8014140 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	2200      	movs	r2, #0
 800c1c4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800c1c8:	2300      	movs	r3, #0
}
 800c1ca:	4618      	mov	r0, r3
 800c1cc:	3710      	adds	r7, #16
 800c1ce:	46bd      	mov	sp, r7
 800c1d0:	bd80      	pop	{r7, pc}

0800c1d2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c1d2:	b580      	push	{r7, lr}
 800c1d4:	b086      	sub	sp, #24
 800c1d6:	af00      	add	r7, sp, #0
 800c1d8:	60f8      	str	r0, [r7, #12]
 800c1da:	607a      	str	r2, [r7, #4]
 800c1dc:	603b      	str	r3, [r7, #0]
 800c1de:	460b      	mov	r3, r1
 800c1e0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c1e2:	7afb      	ldrb	r3, [r7, #11]
 800c1e4:	f003 020f 	and.w	r2, r3, #15
 800c1e8:	4613      	mov	r3, r2
 800c1ea:	00db      	lsls	r3, r3, #3
 800c1ec:	4413      	add	r3, r2
 800c1ee:	009b      	lsls	r3, r3, #2
 800c1f0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c1f4:	68fa      	ldr	r2, [r7, #12]
 800c1f6:	4413      	add	r3, r2
 800c1f8:	3304      	adds	r3, #4
 800c1fa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c1fc:	697b      	ldr	r3, [r7, #20]
 800c1fe:	687a      	ldr	r2, [r7, #4]
 800c200:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800c202:	697b      	ldr	r3, [r7, #20]
 800c204:	683a      	ldr	r2, [r7, #0]
 800c206:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800c208:	697b      	ldr	r3, [r7, #20]
 800c20a:	2200      	movs	r2, #0
 800c20c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800c20e:	697b      	ldr	r3, [r7, #20]
 800c210:	2200      	movs	r2, #0
 800c212:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c214:	7afb      	ldrb	r3, [r7, #11]
 800c216:	f003 030f 	and.w	r3, r3, #15
 800c21a:	b2da      	uxtb	r2, r3
 800c21c:	697b      	ldr	r3, [r7, #20]
 800c21e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	799b      	ldrb	r3, [r3, #6]
 800c224:	2b01      	cmp	r3, #1
 800c226:	d102      	bne.n	800c22e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800c228:	687a      	ldr	r2, [r7, #4]
 800c22a:	697b      	ldr	r3, [r7, #20]
 800c22c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	6818      	ldr	r0, [r3, #0]
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	799b      	ldrb	r3, [r3, #6]
 800c236:	461a      	mov	r2, r3
 800c238:	6979      	ldr	r1, [r7, #20]
 800c23a:	f008 f85d 	bl	80142f8 <USB_EPStartXfer>

  return HAL_OK;
 800c23e:	2300      	movs	r3, #0
}
 800c240:	4618      	mov	r0, r3
 800c242:	3718      	adds	r7, #24
 800c244:	46bd      	mov	sp, r7
 800c246:	bd80      	pop	{r7, pc}

0800c248 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800c248:	b480      	push	{r7}
 800c24a:	b083      	sub	sp, #12
 800c24c:	af00      	add	r7, sp, #0
 800c24e:	6078      	str	r0, [r7, #4]
 800c250:	460b      	mov	r3, r1
 800c252:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800c254:	78fb      	ldrb	r3, [r7, #3]
 800c256:	f003 020f 	and.w	r2, r3, #15
 800c25a:	6879      	ldr	r1, [r7, #4]
 800c25c:	4613      	mov	r3, r2
 800c25e:	00db      	lsls	r3, r3, #3
 800c260:	4413      	add	r3, r2
 800c262:	009b      	lsls	r3, r3, #2
 800c264:	440b      	add	r3, r1
 800c266:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800c26a:	681b      	ldr	r3, [r3, #0]
}
 800c26c:	4618      	mov	r0, r3
 800c26e:	370c      	adds	r7, #12
 800c270:	46bd      	mov	sp, r7
 800c272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c276:	4770      	bx	lr

0800c278 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c278:	b580      	push	{r7, lr}
 800c27a:	b086      	sub	sp, #24
 800c27c:	af00      	add	r7, sp, #0
 800c27e:	60f8      	str	r0, [r7, #12]
 800c280:	607a      	str	r2, [r7, #4]
 800c282:	603b      	str	r3, [r7, #0]
 800c284:	460b      	mov	r3, r1
 800c286:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c288:	7afb      	ldrb	r3, [r7, #11]
 800c28a:	f003 020f 	and.w	r2, r3, #15
 800c28e:	4613      	mov	r3, r2
 800c290:	00db      	lsls	r3, r3, #3
 800c292:	4413      	add	r3, r2
 800c294:	009b      	lsls	r3, r3, #2
 800c296:	3310      	adds	r3, #16
 800c298:	68fa      	ldr	r2, [r7, #12]
 800c29a:	4413      	add	r3, r2
 800c29c:	3304      	adds	r3, #4
 800c29e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c2a0:	697b      	ldr	r3, [r7, #20]
 800c2a2:	687a      	ldr	r2, [r7, #4]
 800c2a4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800c2a6:	697b      	ldr	r3, [r7, #20]
 800c2a8:	683a      	ldr	r2, [r7, #0]
 800c2aa:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800c2ac:	697b      	ldr	r3, [r7, #20]
 800c2ae:	2200      	movs	r2, #0
 800c2b0:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800c2b2:	697b      	ldr	r3, [r7, #20]
 800c2b4:	2201      	movs	r2, #1
 800c2b6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c2b8:	7afb      	ldrb	r3, [r7, #11]
 800c2ba:	f003 030f 	and.w	r3, r3, #15
 800c2be:	b2da      	uxtb	r2, r3
 800c2c0:	697b      	ldr	r3, [r7, #20]
 800c2c2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	799b      	ldrb	r3, [r3, #6]
 800c2c8:	2b01      	cmp	r3, #1
 800c2ca:	d102      	bne.n	800c2d2 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800c2cc:	687a      	ldr	r2, [r7, #4]
 800c2ce:	697b      	ldr	r3, [r7, #20]
 800c2d0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	6818      	ldr	r0, [r3, #0]
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	799b      	ldrb	r3, [r3, #6]
 800c2da:	461a      	mov	r2, r3
 800c2dc:	6979      	ldr	r1, [r7, #20]
 800c2de:	f008 f80b 	bl	80142f8 <USB_EPStartXfer>

  return HAL_OK;
 800c2e2:	2300      	movs	r3, #0
}
 800c2e4:	4618      	mov	r0, r3
 800c2e6:	3718      	adds	r7, #24
 800c2e8:	46bd      	mov	sp, r7
 800c2ea:	bd80      	pop	{r7, pc}

0800c2ec <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c2ec:	b580      	push	{r7, lr}
 800c2ee:	b084      	sub	sp, #16
 800c2f0:	af00      	add	r7, sp, #0
 800c2f2:	6078      	str	r0, [r7, #4]
 800c2f4:	460b      	mov	r3, r1
 800c2f6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800c2f8:	78fb      	ldrb	r3, [r7, #3]
 800c2fa:	f003 030f 	and.w	r3, r3, #15
 800c2fe:	687a      	ldr	r2, [r7, #4]
 800c300:	7912      	ldrb	r2, [r2, #4]
 800c302:	4293      	cmp	r3, r2
 800c304:	d901      	bls.n	800c30a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800c306:	2301      	movs	r3, #1
 800c308:	e04f      	b.n	800c3aa <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c30a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c30e:	2b00      	cmp	r3, #0
 800c310:	da0f      	bge.n	800c332 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c312:	78fb      	ldrb	r3, [r7, #3]
 800c314:	f003 020f 	and.w	r2, r3, #15
 800c318:	4613      	mov	r3, r2
 800c31a:	00db      	lsls	r3, r3, #3
 800c31c:	4413      	add	r3, r2
 800c31e:	009b      	lsls	r3, r3, #2
 800c320:	3310      	adds	r3, #16
 800c322:	687a      	ldr	r2, [r7, #4]
 800c324:	4413      	add	r3, r2
 800c326:	3304      	adds	r3, #4
 800c328:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	2201      	movs	r2, #1
 800c32e:	705a      	strb	r2, [r3, #1]
 800c330:	e00d      	b.n	800c34e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800c332:	78fa      	ldrb	r2, [r7, #3]
 800c334:	4613      	mov	r3, r2
 800c336:	00db      	lsls	r3, r3, #3
 800c338:	4413      	add	r3, r2
 800c33a:	009b      	lsls	r3, r3, #2
 800c33c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c340:	687a      	ldr	r2, [r7, #4]
 800c342:	4413      	add	r3, r2
 800c344:	3304      	adds	r3, #4
 800c346:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	2200      	movs	r2, #0
 800c34c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	2201      	movs	r2, #1
 800c352:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c354:	78fb      	ldrb	r3, [r7, #3]
 800c356:	f003 030f 	and.w	r3, r3, #15
 800c35a:	b2da      	uxtb	r2, r3
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c366:	2b01      	cmp	r3, #1
 800c368:	d101      	bne.n	800c36e <HAL_PCD_EP_SetStall+0x82>
 800c36a:	2302      	movs	r3, #2
 800c36c:	e01d      	b.n	800c3aa <HAL_PCD_EP_SetStall+0xbe>
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	2201      	movs	r2, #1
 800c372:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	68f9      	ldr	r1, [r7, #12]
 800c37c:	4618      	mov	r0, r3
 800c37e:	f008 fb9f 	bl	8014ac0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800c382:	78fb      	ldrb	r3, [r7, #3]
 800c384:	f003 030f 	and.w	r3, r3, #15
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d109      	bne.n	800c3a0 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	6818      	ldr	r0, [r3, #0]
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	7999      	ldrb	r1, [r3, #6]
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c39a:	461a      	mov	r2, r3
 800c39c:	f008 fd92 	bl	8014ec4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	2200      	movs	r2, #0
 800c3a4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c3a8:	2300      	movs	r3, #0
}
 800c3aa:	4618      	mov	r0, r3
 800c3ac:	3710      	adds	r7, #16
 800c3ae:	46bd      	mov	sp, r7
 800c3b0:	bd80      	pop	{r7, pc}

0800c3b2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c3b2:	b580      	push	{r7, lr}
 800c3b4:	b084      	sub	sp, #16
 800c3b6:	af00      	add	r7, sp, #0
 800c3b8:	6078      	str	r0, [r7, #4]
 800c3ba:	460b      	mov	r3, r1
 800c3bc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800c3be:	78fb      	ldrb	r3, [r7, #3]
 800c3c0:	f003 030f 	and.w	r3, r3, #15
 800c3c4:	687a      	ldr	r2, [r7, #4]
 800c3c6:	7912      	ldrb	r2, [r2, #4]
 800c3c8:	4293      	cmp	r3, r2
 800c3ca:	d901      	bls.n	800c3d0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800c3cc:	2301      	movs	r3, #1
 800c3ce:	e042      	b.n	800c456 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c3d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	da0f      	bge.n	800c3f8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c3d8:	78fb      	ldrb	r3, [r7, #3]
 800c3da:	f003 020f 	and.w	r2, r3, #15
 800c3de:	4613      	mov	r3, r2
 800c3e0:	00db      	lsls	r3, r3, #3
 800c3e2:	4413      	add	r3, r2
 800c3e4:	009b      	lsls	r3, r3, #2
 800c3e6:	3310      	adds	r3, #16
 800c3e8:	687a      	ldr	r2, [r7, #4]
 800c3ea:	4413      	add	r3, r2
 800c3ec:	3304      	adds	r3, #4
 800c3ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	2201      	movs	r2, #1
 800c3f4:	705a      	strb	r2, [r3, #1]
 800c3f6:	e00f      	b.n	800c418 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c3f8:	78fb      	ldrb	r3, [r7, #3]
 800c3fa:	f003 020f 	and.w	r2, r3, #15
 800c3fe:	4613      	mov	r3, r2
 800c400:	00db      	lsls	r3, r3, #3
 800c402:	4413      	add	r3, r2
 800c404:	009b      	lsls	r3, r3, #2
 800c406:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c40a:	687a      	ldr	r2, [r7, #4]
 800c40c:	4413      	add	r3, r2
 800c40e:	3304      	adds	r3, #4
 800c410:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	2200      	movs	r2, #0
 800c416:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	2200      	movs	r2, #0
 800c41c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c41e:	78fb      	ldrb	r3, [r7, #3]
 800c420:	f003 030f 	and.w	r3, r3, #15
 800c424:	b2da      	uxtb	r2, r3
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c430:	2b01      	cmp	r3, #1
 800c432:	d101      	bne.n	800c438 <HAL_PCD_EP_ClrStall+0x86>
 800c434:	2302      	movs	r3, #2
 800c436:	e00e      	b.n	800c456 <HAL_PCD_EP_ClrStall+0xa4>
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	2201      	movs	r2, #1
 800c43c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	68f9      	ldr	r1, [r7, #12]
 800c446:	4618      	mov	r0, r3
 800c448:	f008 fba8 	bl	8014b9c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	2200      	movs	r2, #0
 800c450:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c454:	2300      	movs	r3, #0
}
 800c456:	4618      	mov	r0, r3
 800c458:	3710      	adds	r7, #16
 800c45a:	46bd      	mov	sp, r7
 800c45c:	bd80      	pop	{r7, pc}

0800c45e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c45e:	b580      	push	{r7, lr}
 800c460:	b084      	sub	sp, #16
 800c462:	af00      	add	r7, sp, #0
 800c464:	6078      	str	r0, [r7, #4]
 800c466:	460b      	mov	r3, r1
 800c468:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800c46a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c46e:	2b00      	cmp	r3, #0
 800c470:	da0c      	bge.n	800c48c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c472:	78fb      	ldrb	r3, [r7, #3]
 800c474:	f003 020f 	and.w	r2, r3, #15
 800c478:	4613      	mov	r3, r2
 800c47a:	00db      	lsls	r3, r3, #3
 800c47c:	4413      	add	r3, r2
 800c47e:	009b      	lsls	r3, r3, #2
 800c480:	3310      	adds	r3, #16
 800c482:	687a      	ldr	r2, [r7, #4]
 800c484:	4413      	add	r3, r2
 800c486:	3304      	adds	r3, #4
 800c488:	60fb      	str	r3, [r7, #12]
 800c48a:	e00c      	b.n	800c4a6 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c48c:	78fb      	ldrb	r3, [r7, #3]
 800c48e:	f003 020f 	and.w	r2, r3, #15
 800c492:	4613      	mov	r3, r2
 800c494:	00db      	lsls	r3, r3, #3
 800c496:	4413      	add	r3, r2
 800c498:	009b      	lsls	r3, r3, #2
 800c49a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c49e:	687a      	ldr	r2, [r7, #4]
 800c4a0:	4413      	add	r3, r2
 800c4a2:	3304      	adds	r3, #4
 800c4a4:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	68f9      	ldr	r1, [r7, #12]
 800c4ac:	4618      	mov	r0, r3
 800c4ae:	f008 f9c7 	bl	8014840 <USB_EPStopXfer>
 800c4b2:	4603      	mov	r3, r0
 800c4b4:	72fb      	strb	r3, [r7, #11]

  return ret;
 800c4b6:	7afb      	ldrb	r3, [r7, #11]
}
 800c4b8:	4618      	mov	r0, r3
 800c4ba:	3710      	adds	r7, #16
 800c4bc:	46bd      	mov	sp, r7
 800c4be:	bd80      	pop	{r7, pc}

0800c4c0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800c4c0:	b580      	push	{r7, lr}
 800c4c2:	b08a      	sub	sp, #40	@ 0x28
 800c4c4:	af02      	add	r7, sp, #8
 800c4c6:	6078      	str	r0, [r7, #4]
 800c4c8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c4d0:	697b      	ldr	r3, [r7, #20]
 800c4d2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800c4d4:	683a      	ldr	r2, [r7, #0]
 800c4d6:	4613      	mov	r3, r2
 800c4d8:	00db      	lsls	r3, r3, #3
 800c4da:	4413      	add	r3, r2
 800c4dc:	009b      	lsls	r3, r3, #2
 800c4de:	3310      	adds	r3, #16
 800c4e0:	687a      	ldr	r2, [r7, #4]
 800c4e2:	4413      	add	r3, r2
 800c4e4:	3304      	adds	r3, #4
 800c4e6:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	695a      	ldr	r2, [r3, #20]
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	691b      	ldr	r3, [r3, #16]
 800c4f0:	429a      	cmp	r2, r3
 800c4f2:	d901      	bls.n	800c4f8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800c4f4:	2301      	movs	r3, #1
 800c4f6:	e06b      	b.n	800c5d0 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	691a      	ldr	r2, [r3, #16]
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	695b      	ldr	r3, [r3, #20]
 800c500:	1ad3      	subs	r3, r2, r3
 800c502:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	689b      	ldr	r3, [r3, #8]
 800c508:	69fa      	ldr	r2, [r7, #28]
 800c50a:	429a      	cmp	r2, r3
 800c50c:	d902      	bls.n	800c514 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	689b      	ldr	r3, [r3, #8]
 800c512:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800c514:	69fb      	ldr	r3, [r7, #28]
 800c516:	3303      	adds	r3, #3
 800c518:	089b      	lsrs	r3, r3, #2
 800c51a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800c51c:	e02a      	b.n	800c574 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	691a      	ldr	r2, [r3, #16]
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	695b      	ldr	r3, [r3, #20]
 800c526:	1ad3      	subs	r3, r2, r3
 800c528:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	689b      	ldr	r3, [r3, #8]
 800c52e:	69fa      	ldr	r2, [r7, #28]
 800c530:	429a      	cmp	r2, r3
 800c532:	d902      	bls.n	800c53a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	689b      	ldr	r3, [r3, #8]
 800c538:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800c53a:	69fb      	ldr	r3, [r7, #28]
 800c53c:	3303      	adds	r3, #3
 800c53e:	089b      	lsrs	r3, r3, #2
 800c540:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	68d9      	ldr	r1, [r3, #12]
 800c546:	683b      	ldr	r3, [r7, #0]
 800c548:	b2da      	uxtb	r2, r3
 800c54a:	69fb      	ldr	r3, [r7, #28]
 800c54c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800c552:	9300      	str	r3, [sp, #0]
 800c554:	4603      	mov	r3, r0
 800c556:	6978      	ldr	r0, [r7, #20]
 800c558:	f008 fa1c 	bl	8014994 <USB_WritePacket>

    ep->xfer_buff  += len;
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	68da      	ldr	r2, [r3, #12]
 800c560:	69fb      	ldr	r3, [r7, #28]
 800c562:	441a      	add	r2, r3
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	695a      	ldr	r2, [r3, #20]
 800c56c:	69fb      	ldr	r3, [r7, #28]
 800c56e:	441a      	add	r2, r3
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800c574:	683b      	ldr	r3, [r7, #0]
 800c576:	015a      	lsls	r2, r3, #5
 800c578:	693b      	ldr	r3, [r7, #16]
 800c57a:	4413      	add	r3, r2
 800c57c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c580:	699b      	ldr	r3, [r3, #24]
 800c582:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800c584:	69ba      	ldr	r2, [r7, #24]
 800c586:	429a      	cmp	r2, r3
 800c588:	d809      	bhi.n	800c59e <PCD_WriteEmptyTxFifo+0xde>
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	695a      	ldr	r2, [r3, #20]
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800c592:	429a      	cmp	r2, r3
 800c594:	d203      	bcs.n	800c59e <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	691b      	ldr	r3, [r3, #16]
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d1bf      	bne.n	800c51e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	691a      	ldr	r2, [r3, #16]
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	695b      	ldr	r3, [r3, #20]
 800c5a6:	429a      	cmp	r2, r3
 800c5a8:	d811      	bhi.n	800c5ce <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800c5aa:	683b      	ldr	r3, [r7, #0]
 800c5ac:	f003 030f 	and.w	r3, r3, #15
 800c5b0:	2201      	movs	r2, #1
 800c5b2:	fa02 f303 	lsl.w	r3, r2, r3
 800c5b6:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800c5b8:	693b      	ldr	r3, [r7, #16]
 800c5ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c5be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c5c0:	68bb      	ldr	r3, [r7, #8]
 800c5c2:	43db      	mvns	r3, r3
 800c5c4:	6939      	ldr	r1, [r7, #16]
 800c5c6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c5ca:	4013      	ands	r3, r2
 800c5cc:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800c5ce:	2300      	movs	r3, #0
}
 800c5d0:	4618      	mov	r0, r3
 800c5d2:	3720      	adds	r7, #32
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	bd80      	pop	{r7, pc}

0800c5d8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800c5d8:	b580      	push	{r7, lr}
 800c5da:	b088      	sub	sp, #32
 800c5dc:	af00      	add	r7, sp, #0
 800c5de:	6078      	str	r0, [r7, #4]
 800c5e0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c5e8:	69fb      	ldr	r3, [r7, #28]
 800c5ea:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800c5ec:	69fb      	ldr	r3, [r7, #28]
 800c5ee:	333c      	adds	r3, #60	@ 0x3c
 800c5f0:	3304      	adds	r3, #4
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800c5f6:	683b      	ldr	r3, [r7, #0]
 800c5f8:	015a      	lsls	r2, r3, #5
 800c5fa:	69bb      	ldr	r3, [r7, #24]
 800c5fc:	4413      	add	r3, r2
 800c5fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c602:	689b      	ldr	r3, [r3, #8]
 800c604:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	799b      	ldrb	r3, [r3, #6]
 800c60a:	2b01      	cmp	r3, #1
 800c60c:	d17b      	bne.n	800c706 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800c60e:	693b      	ldr	r3, [r7, #16]
 800c610:	f003 0308 	and.w	r3, r3, #8
 800c614:	2b00      	cmp	r3, #0
 800c616:	d015      	beq.n	800c644 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c618:	697b      	ldr	r3, [r7, #20]
 800c61a:	4a61      	ldr	r2, [pc, #388]	@ (800c7a0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800c61c:	4293      	cmp	r3, r2
 800c61e:	f240 80b9 	bls.w	800c794 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800c622:	693b      	ldr	r3, [r7, #16]
 800c624:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c628:	2b00      	cmp	r3, #0
 800c62a:	f000 80b3 	beq.w	800c794 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800c62e:	683b      	ldr	r3, [r7, #0]
 800c630:	015a      	lsls	r2, r3, #5
 800c632:	69bb      	ldr	r3, [r7, #24]
 800c634:	4413      	add	r3, r2
 800c636:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c63a:	461a      	mov	r2, r3
 800c63c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c640:	6093      	str	r3, [r2, #8]
 800c642:	e0a7      	b.n	800c794 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800c644:	693b      	ldr	r3, [r7, #16]
 800c646:	f003 0320 	and.w	r3, r3, #32
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d009      	beq.n	800c662 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800c64e:	683b      	ldr	r3, [r7, #0]
 800c650:	015a      	lsls	r2, r3, #5
 800c652:	69bb      	ldr	r3, [r7, #24]
 800c654:	4413      	add	r3, r2
 800c656:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c65a:	461a      	mov	r2, r3
 800c65c:	2320      	movs	r3, #32
 800c65e:	6093      	str	r3, [r2, #8]
 800c660:	e098      	b.n	800c794 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800c662:	693b      	ldr	r3, [r7, #16]
 800c664:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800c668:	2b00      	cmp	r3, #0
 800c66a:	f040 8093 	bne.w	800c794 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c66e:	697b      	ldr	r3, [r7, #20]
 800c670:	4a4b      	ldr	r2, [pc, #300]	@ (800c7a0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800c672:	4293      	cmp	r3, r2
 800c674:	d90f      	bls.n	800c696 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800c676:	693b      	ldr	r3, [r7, #16]
 800c678:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d00a      	beq.n	800c696 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800c680:	683b      	ldr	r3, [r7, #0]
 800c682:	015a      	lsls	r2, r3, #5
 800c684:	69bb      	ldr	r3, [r7, #24]
 800c686:	4413      	add	r3, r2
 800c688:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c68c:	461a      	mov	r2, r3
 800c68e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c692:	6093      	str	r3, [r2, #8]
 800c694:	e07e      	b.n	800c794 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800c696:	683a      	ldr	r2, [r7, #0]
 800c698:	4613      	mov	r3, r2
 800c69a:	00db      	lsls	r3, r3, #3
 800c69c:	4413      	add	r3, r2
 800c69e:	009b      	lsls	r3, r3, #2
 800c6a0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c6a4:	687a      	ldr	r2, [r7, #4]
 800c6a6:	4413      	add	r3, r2
 800c6a8:	3304      	adds	r3, #4
 800c6aa:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	6a1a      	ldr	r2, [r3, #32]
 800c6b0:	683b      	ldr	r3, [r7, #0]
 800c6b2:	0159      	lsls	r1, r3, #5
 800c6b4:	69bb      	ldr	r3, [r7, #24]
 800c6b6:	440b      	add	r3, r1
 800c6b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6bc:	691b      	ldr	r3, [r3, #16]
 800c6be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c6c2:	1ad2      	subs	r2, r2, r3
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800c6c8:	683b      	ldr	r3, [r7, #0]
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d114      	bne.n	800c6f8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	691b      	ldr	r3, [r3, #16]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d109      	bne.n	800c6ea <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	6818      	ldr	r0, [r3, #0]
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c6e0:	461a      	mov	r2, r3
 800c6e2:	2101      	movs	r1, #1
 800c6e4:	f008 fbee 	bl	8014ec4 <USB_EP0_OutStart>
 800c6e8:	e006      	b.n	800c6f8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	68da      	ldr	r2, [r3, #12]
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	695b      	ldr	r3, [r3, #20]
 800c6f2:	441a      	add	r2, r3
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800c6f8:	683b      	ldr	r3, [r7, #0]
 800c6fa:	b2db      	uxtb	r3, r3
 800c6fc:	4619      	mov	r1, r3
 800c6fe:	6878      	ldr	r0, [r7, #4]
 800c700:	f00a ff0a 	bl	8017518 <HAL_PCD_DataOutStageCallback>
 800c704:	e046      	b.n	800c794 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800c706:	697b      	ldr	r3, [r7, #20]
 800c708:	4a26      	ldr	r2, [pc, #152]	@ (800c7a4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800c70a:	4293      	cmp	r3, r2
 800c70c:	d124      	bne.n	800c758 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800c70e:	693b      	ldr	r3, [r7, #16]
 800c710:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c714:	2b00      	cmp	r3, #0
 800c716:	d00a      	beq.n	800c72e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800c718:	683b      	ldr	r3, [r7, #0]
 800c71a:	015a      	lsls	r2, r3, #5
 800c71c:	69bb      	ldr	r3, [r7, #24]
 800c71e:	4413      	add	r3, r2
 800c720:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c724:	461a      	mov	r2, r3
 800c726:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c72a:	6093      	str	r3, [r2, #8]
 800c72c:	e032      	b.n	800c794 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800c72e:	693b      	ldr	r3, [r7, #16]
 800c730:	f003 0320 	and.w	r3, r3, #32
 800c734:	2b00      	cmp	r3, #0
 800c736:	d008      	beq.n	800c74a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800c738:	683b      	ldr	r3, [r7, #0]
 800c73a:	015a      	lsls	r2, r3, #5
 800c73c:	69bb      	ldr	r3, [r7, #24]
 800c73e:	4413      	add	r3, r2
 800c740:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c744:	461a      	mov	r2, r3
 800c746:	2320      	movs	r3, #32
 800c748:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800c74a:	683b      	ldr	r3, [r7, #0]
 800c74c:	b2db      	uxtb	r3, r3
 800c74e:	4619      	mov	r1, r3
 800c750:	6878      	ldr	r0, [r7, #4]
 800c752:	f00a fee1 	bl	8017518 <HAL_PCD_DataOutStageCallback>
 800c756:	e01d      	b.n	800c794 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800c758:	683b      	ldr	r3, [r7, #0]
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d114      	bne.n	800c788 <PCD_EP_OutXfrComplete_int+0x1b0>
 800c75e:	6879      	ldr	r1, [r7, #4]
 800c760:	683a      	ldr	r2, [r7, #0]
 800c762:	4613      	mov	r3, r2
 800c764:	00db      	lsls	r3, r3, #3
 800c766:	4413      	add	r3, r2
 800c768:	009b      	lsls	r3, r3, #2
 800c76a:	440b      	add	r3, r1
 800c76c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	2b00      	cmp	r3, #0
 800c774:	d108      	bne.n	800c788 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	6818      	ldr	r0, [r3, #0]
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c780:	461a      	mov	r2, r3
 800c782:	2100      	movs	r1, #0
 800c784:	f008 fb9e 	bl	8014ec4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800c788:	683b      	ldr	r3, [r7, #0]
 800c78a:	b2db      	uxtb	r3, r3
 800c78c:	4619      	mov	r1, r3
 800c78e:	6878      	ldr	r0, [r7, #4]
 800c790:	f00a fec2 	bl	8017518 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800c794:	2300      	movs	r3, #0
}
 800c796:	4618      	mov	r0, r3
 800c798:	3720      	adds	r7, #32
 800c79a:	46bd      	mov	sp, r7
 800c79c:	bd80      	pop	{r7, pc}
 800c79e:	bf00      	nop
 800c7a0:	4f54300a 	.word	0x4f54300a
 800c7a4:	4f54310a 	.word	0x4f54310a

0800c7a8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800c7a8:	b580      	push	{r7, lr}
 800c7aa:	b086      	sub	sp, #24
 800c7ac:	af00      	add	r7, sp, #0
 800c7ae:	6078      	str	r0, [r7, #4]
 800c7b0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c7b8:	697b      	ldr	r3, [r7, #20]
 800c7ba:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800c7bc:	697b      	ldr	r3, [r7, #20]
 800c7be:	333c      	adds	r3, #60	@ 0x3c
 800c7c0:	3304      	adds	r3, #4
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800c7c6:	683b      	ldr	r3, [r7, #0]
 800c7c8:	015a      	lsls	r2, r3, #5
 800c7ca:	693b      	ldr	r3, [r7, #16]
 800c7cc:	4413      	add	r3, r2
 800c7ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c7d2:	689b      	ldr	r3, [r3, #8]
 800c7d4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	4a15      	ldr	r2, [pc, #84]	@ (800c830 <PCD_EP_OutSetupPacket_int+0x88>)
 800c7da:	4293      	cmp	r3, r2
 800c7dc:	d90e      	bls.n	800c7fc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800c7de:	68bb      	ldr	r3, [r7, #8]
 800c7e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d009      	beq.n	800c7fc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800c7e8:	683b      	ldr	r3, [r7, #0]
 800c7ea:	015a      	lsls	r2, r3, #5
 800c7ec:	693b      	ldr	r3, [r7, #16]
 800c7ee:	4413      	add	r3, r2
 800c7f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c7f4:	461a      	mov	r2, r3
 800c7f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c7fa:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800c7fc:	6878      	ldr	r0, [r7, #4]
 800c7fe:	f00a fe79 	bl	80174f4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	4a0a      	ldr	r2, [pc, #40]	@ (800c830 <PCD_EP_OutSetupPacket_int+0x88>)
 800c806:	4293      	cmp	r3, r2
 800c808:	d90c      	bls.n	800c824 <PCD_EP_OutSetupPacket_int+0x7c>
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	799b      	ldrb	r3, [r3, #6]
 800c80e:	2b01      	cmp	r3, #1
 800c810:	d108      	bne.n	800c824 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	6818      	ldr	r0, [r3, #0]
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c81c:	461a      	mov	r2, r3
 800c81e:	2101      	movs	r1, #1
 800c820:	f008 fb50 	bl	8014ec4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800c824:	2300      	movs	r3, #0
}
 800c826:	4618      	mov	r0, r3
 800c828:	3718      	adds	r7, #24
 800c82a:	46bd      	mov	sp, r7
 800c82c:	bd80      	pop	{r7, pc}
 800c82e:	bf00      	nop
 800c830:	4f54300a 	.word	0x4f54300a

0800c834 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800c834:	b480      	push	{r7}
 800c836:	b085      	sub	sp, #20
 800c838:	af00      	add	r7, sp, #0
 800c83a:	6078      	str	r0, [r7, #4]
 800c83c:	460b      	mov	r3, r1
 800c83e:	70fb      	strb	r3, [r7, #3]
 800c840:	4613      	mov	r3, r2
 800c842:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c84a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800c84c:	78fb      	ldrb	r3, [r7, #3]
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d107      	bne.n	800c862 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800c852:	883b      	ldrh	r3, [r7, #0]
 800c854:	0419      	lsls	r1, r3, #16
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	68ba      	ldr	r2, [r7, #8]
 800c85c:	430a      	orrs	r2, r1
 800c85e:	629a      	str	r2, [r3, #40]	@ 0x28
 800c860:	e028      	b.n	800c8b4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c868:	0c1b      	lsrs	r3, r3, #16
 800c86a:	68ba      	ldr	r2, [r7, #8]
 800c86c:	4413      	add	r3, r2
 800c86e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800c870:	2300      	movs	r3, #0
 800c872:	73fb      	strb	r3, [r7, #15]
 800c874:	e00d      	b.n	800c892 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	681a      	ldr	r2, [r3, #0]
 800c87a:	7bfb      	ldrb	r3, [r7, #15]
 800c87c:	3340      	adds	r3, #64	@ 0x40
 800c87e:	009b      	lsls	r3, r3, #2
 800c880:	4413      	add	r3, r2
 800c882:	685b      	ldr	r3, [r3, #4]
 800c884:	0c1b      	lsrs	r3, r3, #16
 800c886:	68ba      	ldr	r2, [r7, #8]
 800c888:	4413      	add	r3, r2
 800c88a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800c88c:	7bfb      	ldrb	r3, [r7, #15]
 800c88e:	3301      	adds	r3, #1
 800c890:	73fb      	strb	r3, [r7, #15]
 800c892:	7bfa      	ldrb	r2, [r7, #15]
 800c894:	78fb      	ldrb	r3, [r7, #3]
 800c896:	3b01      	subs	r3, #1
 800c898:	429a      	cmp	r2, r3
 800c89a:	d3ec      	bcc.n	800c876 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800c89c:	883b      	ldrh	r3, [r7, #0]
 800c89e:	0418      	lsls	r0, r3, #16
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	6819      	ldr	r1, [r3, #0]
 800c8a4:	78fb      	ldrb	r3, [r7, #3]
 800c8a6:	3b01      	subs	r3, #1
 800c8a8:	68ba      	ldr	r2, [r7, #8]
 800c8aa:	4302      	orrs	r2, r0
 800c8ac:	3340      	adds	r3, #64	@ 0x40
 800c8ae:	009b      	lsls	r3, r3, #2
 800c8b0:	440b      	add	r3, r1
 800c8b2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800c8b4:	2300      	movs	r3, #0
}
 800c8b6:	4618      	mov	r0, r3
 800c8b8:	3714      	adds	r7, #20
 800c8ba:	46bd      	mov	sp, r7
 800c8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8c0:	4770      	bx	lr

0800c8c2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800c8c2:	b480      	push	{r7}
 800c8c4:	b083      	sub	sp, #12
 800c8c6:	af00      	add	r7, sp, #0
 800c8c8:	6078      	str	r0, [r7, #4]
 800c8ca:	460b      	mov	r3, r1
 800c8cc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	887a      	ldrh	r2, [r7, #2]
 800c8d4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800c8d6:	2300      	movs	r3, #0
}
 800c8d8:	4618      	mov	r0, r3
 800c8da:	370c      	adds	r7, #12
 800c8dc:	46bd      	mov	sp, r7
 800c8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e2:	4770      	bx	lr

0800c8e4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800c8e4:	b480      	push	{r7}
 800c8e6:	b085      	sub	sp, #20
 800c8e8:	af00      	add	r7, sp, #0
 800c8ea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	2201      	movs	r2, #1
 800c8f6:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	2200      	movs	r2, #0
 800c8fe:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	699b      	ldr	r3, [r3, #24]
 800c906:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c912:	4b05      	ldr	r3, [pc, #20]	@ (800c928 <HAL_PCDEx_ActivateLPM+0x44>)
 800c914:	4313      	orrs	r3, r2
 800c916:	68fa      	ldr	r2, [r7, #12]
 800c918:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800c91a:	2300      	movs	r3, #0
}
 800c91c:	4618      	mov	r0, r3
 800c91e:	3714      	adds	r7, #20
 800c920:	46bd      	mov	sp, r7
 800c922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c926:	4770      	bx	lr
 800c928:	10000003 	.word	0x10000003

0800c92c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800c92c:	b480      	push	{r7}
 800c92e:	b083      	sub	sp, #12
 800c930:	af00      	add	r7, sp, #0
 800c932:	6078      	str	r0, [r7, #4]
 800c934:	460b      	mov	r3, r1
 800c936:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800c938:	bf00      	nop
 800c93a:	370c      	adds	r7, #12
 800c93c:	46bd      	mov	sp, r7
 800c93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c942:	4770      	bx	lr

0800c944 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800c944:	b580      	push	{r7, lr}
 800c946:	b084      	sub	sp, #16
 800c948:	af00      	add	r7, sp, #0
 800c94a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800c94c:	4b19      	ldr	r3, [pc, #100]	@ (800c9b4 <HAL_PWREx_ConfigSupply+0x70>)
 800c94e:	68db      	ldr	r3, [r3, #12]
 800c950:	f003 0304 	and.w	r3, r3, #4
 800c954:	2b04      	cmp	r3, #4
 800c956:	d00a      	beq.n	800c96e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800c958:	4b16      	ldr	r3, [pc, #88]	@ (800c9b4 <HAL_PWREx_ConfigSupply+0x70>)
 800c95a:	68db      	ldr	r3, [r3, #12]
 800c95c:	f003 0307 	and.w	r3, r3, #7
 800c960:	687a      	ldr	r2, [r7, #4]
 800c962:	429a      	cmp	r2, r3
 800c964:	d001      	beq.n	800c96a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800c966:	2301      	movs	r3, #1
 800c968:	e01f      	b.n	800c9aa <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800c96a:	2300      	movs	r3, #0
 800c96c:	e01d      	b.n	800c9aa <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800c96e:	4b11      	ldr	r3, [pc, #68]	@ (800c9b4 <HAL_PWREx_ConfigSupply+0x70>)
 800c970:	68db      	ldr	r3, [r3, #12]
 800c972:	f023 0207 	bic.w	r2, r3, #7
 800c976:	490f      	ldr	r1, [pc, #60]	@ (800c9b4 <HAL_PWREx_ConfigSupply+0x70>)
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	4313      	orrs	r3, r2
 800c97c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800c97e:	f7f8 ffd3 	bl	8005928 <HAL_GetTick>
 800c982:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800c984:	e009      	b.n	800c99a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800c986:	f7f8 ffcf 	bl	8005928 <HAL_GetTick>
 800c98a:	4602      	mov	r2, r0
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	1ad3      	subs	r3, r2, r3
 800c990:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c994:	d901      	bls.n	800c99a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800c996:	2301      	movs	r3, #1
 800c998:	e007      	b.n	800c9aa <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800c99a:	4b06      	ldr	r3, [pc, #24]	@ (800c9b4 <HAL_PWREx_ConfigSupply+0x70>)
 800c99c:	685b      	ldr	r3, [r3, #4]
 800c99e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c9a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c9a6:	d1ee      	bne.n	800c986 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800c9a8:	2300      	movs	r3, #0
}
 800c9aa:	4618      	mov	r0, r3
 800c9ac:	3710      	adds	r7, #16
 800c9ae:	46bd      	mov	sp, r7
 800c9b0:	bd80      	pop	{r7, pc}
 800c9b2:	bf00      	nop
 800c9b4:	58024800 	.word	0x58024800

0800c9b8 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800c9b8:	b480      	push	{r7}
 800c9ba:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800c9bc:	4b05      	ldr	r3, [pc, #20]	@ (800c9d4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800c9be:	68db      	ldr	r3, [r3, #12]
 800c9c0:	4a04      	ldr	r2, [pc, #16]	@ (800c9d4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800c9c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c9c6:	60d3      	str	r3, [r2, #12]
}
 800c9c8:	bf00      	nop
 800c9ca:	46bd      	mov	sp, r7
 800c9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d0:	4770      	bx	lr
 800c9d2:	bf00      	nop
 800c9d4:	58024800 	.word	0x58024800

0800c9d8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c9d8:	b580      	push	{r7, lr}
 800c9da:	b08c      	sub	sp, #48	@ 0x30
 800c9dc:	af00      	add	r7, sp, #0
 800c9de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d102      	bne.n	800c9ec <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800c9e6:	2301      	movs	r3, #1
 800c9e8:	f000 bc48 	b.w	800d27c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	f003 0301 	and.w	r3, r3, #1
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	f000 8088 	beq.w	800cb0a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c9fa:	4b99      	ldr	r3, [pc, #612]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800c9fc:	691b      	ldr	r3, [r3, #16]
 800c9fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ca02:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800ca04:	4b96      	ldr	r3, [pc, #600]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800ca06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca08:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800ca0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca0c:	2b10      	cmp	r3, #16
 800ca0e:	d007      	beq.n	800ca20 <HAL_RCC_OscConfig+0x48>
 800ca10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca12:	2b18      	cmp	r3, #24
 800ca14:	d111      	bne.n	800ca3a <HAL_RCC_OscConfig+0x62>
 800ca16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca18:	f003 0303 	and.w	r3, r3, #3
 800ca1c:	2b02      	cmp	r3, #2
 800ca1e:	d10c      	bne.n	800ca3a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ca20:	4b8f      	ldr	r3, [pc, #572]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d06d      	beq.n	800cb08 <HAL_RCC_OscConfig+0x130>
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	685b      	ldr	r3, [r3, #4]
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d169      	bne.n	800cb08 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800ca34:	2301      	movs	r3, #1
 800ca36:	f000 bc21 	b.w	800d27c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	685b      	ldr	r3, [r3, #4]
 800ca3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ca42:	d106      	bne.n	800ca52 <HAL_RCC_OscConfig+0x7a>
 800ca44:	4b86      	ldr	r3, [pc, #536]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	4a85      	ldr	r2, [pc, #532]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800ca4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ca4e:	6013      	str	r3, [r2, #0]
 800ca50:	e02e      	b.n	800cab0 <HAL_RCC_OscConfig+0xd8>
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	685b      	ldr	r3, [r3, #4]
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d10c      	bne.n	800ca74 <HAL_RCC_OscConfig+0x9c>
 800ca5a:	4b81      	ldr	r3, [pc, #516]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	4a80      	ldr	r2, [pc, #512]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800ca60:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ca64:	6013      	str	r3, [r2, #0]
 800ca66:	4b7e      	ldr	r3, [pc, #504]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	4a7d      	ldr	r2, [pc, #500]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800ca6c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ca70:	6013      	str	r3, [r2, #0]
 800ca72:	e01d      	b.n	800cab0 <HAL_RCC_OscConfig+0xd8>
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	685b      	ldr	r3, [r3, #4]
 800ca78:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ca7c:	d10c      	bne.n	800ca98 <HAL_RCC_OscConfig+0xc0>
 800ca7e:	4b78      	ldr	r3, [pc, #480]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	4a77      	ldr	r2, [pc, #476]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800ca84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ca88:	6013      	str	r3, [r2, #0]
 800ca8a:	4b75      	ldr	r3, [pc, #468]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	4a74      	ldr	r2, [pc, #464]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800ca90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ca94:	6013      	str	r3, [r2, #0]
 800ca96:	e00b      	b.n	800cab0 <HAL_RCC_OscConfig+0xd8>
 800ca98:	4b71      	ldr	r3, [pc, #452]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	4a70      	ldr	r2, [pc, #448]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800ca9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800caa2:	6013      	str	r3, [r2, #0]
 800caa4:	4b6e      	ldr	r3, [pc, #440]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	4a6d      	ldr	r2, [pc, #436]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800caaa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800caae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	685b      	ldr	r3, [r3, #4]
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d013      	beq.n	800cae0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cab8:	f7f8 ff36 	bl	8005928 <HAL_GetTick>
 800cabc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800cabe:	e008      	b.n	800cad2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800cac0:	f7f8 ff32 	bl	8005928 <HAL_GetTick>
 800cac4:	4602      	mov	r2, r0
 800cac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cac8:	1ad3      	subs	r3, r2, r3
 800caca:	2b64      	cmp	r3, #100	@ 0x64
 800cacc:	d901      	bls.n	800cad2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800cace:	2303      	movs	r3, #3
 800cad0:	e3d4      	b.n	800d27c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800cad2:	4b63      	ldr	r3, [pc, #396]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d0f0      	beq.n	800cac0 <HAL_RCC_OscConfig+0xe8>
 800cade:	e014      	b.n	800cb0a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cae0:	f7f8 ff22 	bl	8005928 <HAL_GetTick>
 800cae4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800cae6:	e008      	b.n	800cafa <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800cae8:	f7f8 ff1e 	bl	8005928 <HAL_GetTick>
 800caec:	4602      	mov	r2, r0
 800caee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caf0:	1ad3      	subs	r3, r2, r3
 800caf2:	2b64      	cmp	r3, #100	@ 0x64
 800caf4:	d901      	bls.n	800cafa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800caf6:	2303      	movs	r3, #3
 800caf8:	e3c0      	b.n	800d27c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800cafa:	4b59      	ldr	r3, [pc, #356]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d1f0      	bne.n	800cae8 <HAL_RCC_OscConfig+0x110>
 800cb06:	e000      	b.n	800cb0a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cb08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	f003 0302 	and.w	r3, r3, #2
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	f000 80ca 	beq.w	800ccac <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800cb18:	4b51      	ldr	r3, [pc, #324]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800cb1a:	691b      	ldr	r3, [r3, #16]
 800cb1c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800cb20:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800cb22:	4b4f      	ldr	r3, [pc, #316]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800cb24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb26:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800cb28:	6a3b      	ldr	r3, [r7, #32]
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d007      	beq.n	800cb3e <HAL_RCC_OscConfig+0x166>
 800cb2e:	6a3b      	ldr	r3, [r7, #32]
 800cb30:	2b18      	cmp	r3, #24
 800cb32:	d156      	bne.n	800cbe2 <HAL_RCC_OscConfig+0x20a>
 800cb34:	69fb      	ldr	r3, [r7, #28]
 800cb36:	f003 0303 	and.w	r3, r3, #3
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d151      	bne.n	800cbe2 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800cb3e:	4b48      	ldr	r3, [pc, #288]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	f003 0304 	and.w	r3, r3, #4
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d005      	beq.n	800cb56 <HAL_RCC_OscConfig+0x17e>
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	68db      	ldr	r3, [r3, #12]
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d101      	bne.n	800cb56 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800cb52:	2301      	movs	r3, #1
 800cb54:	e392      	b.n	800d27c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800cb56:	4b42      	ldr	r3, [pc, #264]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	f023 0219 	bic.w	r2, r3, #25
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	68db      	ldr	r3, [r3, #12]
 800cb62:	493f      	ldr	r1, [pc, #252]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800cb64:	4313      	orrs	r3, r2
 800cb66:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cb68:	f7f8 fede 	bl	8005928 <HAL_GetTick>
 800cb6c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800cb6e:	e008      	b.n	800cb82 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cb70:	f7f8 feda 	bl	8005928 <HAL_GetTick>
 800cb74:	4602      	mov	r2, r0
 800cb76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb78:	1ad3      	subs	r3, r2, r3
 800cb7a:	2b02      	cmp	r3, #2
 800cb7c:	d901      	bls.n	800cb82 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800cb7e:	2303      	movs	r3, #3
 800cb80:	e37c      	b.n	800d27c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800cb82:	4b37      	ldr	r3, [pc, #220]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	f003 0304 	and.w	r3, r3, #4
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d0f0      	beq.n	800cb70 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cb8e:	f7f8 fefb 	bl	8005988 <HAL_GetREVID>
 800cb92:	4603      	mov	r3, r0
 800cb94:	f241 0203 	movw	r2, #4099	@ 0x1003
 800cb98:	4293      	cmp	r3, r2
 800cb9a:	d817      	bhi.n	800cbcc <HAL_RCC_OscConfig+0x1f4>
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	691b      	ldr	r3, [r3, #16]
 800cba0:	2b40      	cmp	r3, #64	@ 0x40
 800cba2:	d108      	bne.n	800cbb6 <HAL_RCC_OscConfig+0x1de>
 800cba4:	4b2e      	ldr	r3, [pc, #184]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800cba6:	685b      	ldr	r3, [r3, #4]
 800cba8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800cbac:	4a2c      	ldr	r2, [pc, #176]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800cbae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cbb2:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800cbb4:	e07a      	b.n	800ccac <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cbb6:	4b2a      	ldr	r3, [pc, #168]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800cbb8:	685b      	ldr	r3, [r3, #4]
 800cbba:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	691b      	ldr	r3, [r3, #16]
 800cbc2:	031b      	lsls	r3, r3, #12
 800cbc4:	4926      	ldr	r1, [pc, #152]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800cbc6:	4313      	orrs	r3, r2
 800cbc8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800cbca:	e06f      	b.n	800ccac <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cbcc:	4b24      	ldr	r3, [pc, #144]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800cbce:	685b      	ldr	r3, [r3, #4]
 800cbd0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	691b      	ldr	r3, [r3, #16]
 800cbd8:	061b      	lsls	r3, r3, #24
 800cbda:	4921      	ldr	r1, [pc, #132]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800cbdc:	4313      	orrs	r3, r2
 800cbde:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800cbe0:	e064      	b.n	800ccac <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	68db      	ldr	r3, [r3, #12]
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d047      	beq.n	800cc7a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800cbea:	4b1d      	ldr	r3, [pc, #116]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	f023 0219 	bic.w	r2, r3, #25
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	68db      	ldr	r3, [r3, #12]
 800cbf6:	491a      	ldr	r1, [pc, #104]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800cbf8:	4313      	orrs	r3, r2
 800cbfa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cbfc:	f7f8 fe94 	bl	8005928 <HAL_GetTick>
 800cc00:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800cc02:	e008      	b.n	800cc16 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cc04:	f7f8 fe90 	bl	8005928 <HAL_GetTick>
 800cc08:	4602      	mov	r2, r0
 800cc0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc0c:	1ad3      	subs	r3, r2, r3
 800cc0e:	2b02      	cmp	r3, #2
 800cc10:	d901      	bls.n	800cc16 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800cc12:	2303      	movs	r3, #3
 800cc14:	e332      	b.n	800d27c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800cc16:	4b12      	ldr	r3, [pc, #72]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	f003 0304 	and.w	r3, r3, #4
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d0f0      	beq.n	800cc04 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cc22:	f7f8 feb1 	bl	8005988 <HAL_GetREVID>
 800cc26:	4603      	mov	r3, r0
 800cc28:	f241 0203 	movw	r2, #4099	@ 0x1003
 800cc2c:	4293      	cmp	r3, r2
 800cc2e:	d819      	bhi.n	800cc64 <HAL_RCC_OscConfig+0x28c>
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	691b      	ldr	r3, [r3, #16]
 800cc34:	2b40      	cmp	r3, #64	@ 0x40
 800cc36:	d108      	bne.n	800cc4a <HAL_RCC_OscConfig+0x272>
 800cc38:	4b09      	ldr	r3, [pc, #36]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800cc3a:	685b      	ldr	r3, [r3, #4]
 800cc3c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800cc40:	4a07      	ldr	r2, [pc, #28]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800cc42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cc46:	6053      	str	r3, [r2, #4]
 800cc48:	e030      	b.n	800ccac <HAL_RCC_OscConfig+0x2d4>
 800cc4a:	4b05      	ldr	r3, [pc, #20]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800cc4c:	685b      	ldr	r3, [r3, #4]
 800cc4e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	691b      	ldr	r3, [r3, #16]
 800cc56:	031b      	lsls	r3, r3, #12
 800cc58:	4901      	ldr	r1, [pc, #4]	@ (800cc60 <HAL_RCC_OscConfig+0x288>)
 800cc5a:	4313      	orrs	r3, r2
 800cc5c:	604b      	str	r3, [r1, #4]
 800cc5e:	e025      	b.n	800ccac <HAL_RCC_OscConfig+0x2d4>
 800cc60:	58024400 	.word	0x58024400
 800cc64:	4b9a      	ldr	r3, [pc, #616]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800cc66:	685b      	ldr	r3, [r3, #4]
 800cc68:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	691b      	ldr	r3, [r3, #16]
 800cc70:	061b      	lsls	r3, r3, #24
 800cc72:	4997      	ldr	r1, [pc, #604]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800cc74:	4313      	orrs	r3, r2
 800cc76:	604b      	str	r3, [r1, #4]
 800cc78:	e018      	b.n	800ccac <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800cc7a:	4b95      	ldr	r3, [pc, #596]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	4a94      	ldr	r2, [pc, #592]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800cc80:	f023 0301 	bic.w	r3, r3, #1
 800cc84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cc86:	f7f8 fe4f 	bl	8005928 <HAL_GetTick>
 800cc8a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800cc8c:	e008      	b.n	800cca0 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cc8e:	f7f8 fe4b 	bl	8005928 <HAL_GetTick>
 800cc92:	4602      	mov	r2, r0
 800cc94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc96:	1ad3      	subs	r3, r2, r3
 800cc98:	2b02      	cmp	r3, #2
 800cc9a:	d901      	bls.n	800cca0 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800cc9c:	2303      	movs	r3, #3
 800cc9e:	e2ed      	b.n	800d27c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800cca0:	4b8b      	ldr	r3, [pc, #556]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	f003 0304 	and.w	r3, r3, #4
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d1f0      	bne.n	800cc8e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	f003 0310 	and.w	r3, r3, #16
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	f000 80a9 	beq.w	800ce0c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ccba:	4b85      	ldr	r3, [pc, #532]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800ccbc:	691b      	ldr	r3, [r3, #16]
 800ccbe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ccc2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800ccc4:	4b82      	ldr	r3, [pc, #520]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800ccc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ccc8:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800ccca:	69bb      	ldr	r3, [r7, #24]
 800cccc:	2b08      	cmp	r3, #8
 800ccce:	d007      	beq.n	800cce0 <HAL_RCC_OscConfig+0x308>
 800ccd0:	69bb      	ldr	r3, [r7, #24]
 800ccd2:	2b18      	cmp	r3, #24
 800ccd4:	d13a      	bne.n	800cd4c <HAL_RCC_OscConfig+0x374>
 800ccd6:	697b      	ldr	r3, [r7, #20]
 800ccd8:	f003 0303 	and.w	r3, r3, #3
 800ccdc:	2b01      	cmp	r3, #1
 800ccde:	d135      	bne.n	800cd4c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800cce0:	4b7b      	ldr	r3, [pc, #492]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d005      	beq.n	800ccf8 <HAL_RCC_OscConfig+0x320>
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	69db      	ldr	r3, [r3, #28]
 800ccf0:	2b80      	cmp	r3, #128	@ 0x80
 800ccf2:	d001      	beq.n	800ccf8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800ccf4:	2301      	movs	r3, #1
 800ccf6:	e2c1      	b.n	800d27c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800ccf8:	f7f8 fe46 	bl	8005988 <HAL_GetREVID>
 800ccfc:	4603      	mov	r3, r0
 800ccfe:	f241 0203 	movw	r2, #4099	@ 0x1003
 800cd02:	4293      	cmp	r3, r2
 800cd04:	d817      	bhi.n	800cd36 <HAL_RCC_OscConfig+0x35e>
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	6a1b      	ldr	r3, [r3, #32]
 800cd0a:	2b20      	cmp	r3, #32
 800cd0c:	d108      	bne.n	800cd20 <HAL_RCC_OscConfig+0x348>
 800cd0e:	4b70      	ldr	r3, [pc, #448]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800cd10:	685b      	ldr	r3, [r3, #4]
 800cd12:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800cd16:	4a6e      	ldr	r2, [pc, #440]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800cd18:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800cd1c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800cd1e:	e075      	b.n	800ce0c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800cd20:	4b6b      	ldr	r3, [pc, #428]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800cd22:	685b      	ldr	r3, [r3, #4]
 800cd24:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	6a1b      	ldr	r3, [r3, #32]
 800cd2c:	069b      	lsls	r3, r3, #26
 800cd2e:	4968      	ldr	r1, [pc, #416]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800cd30:	4313      	orrs	r3, r2
 800cd32:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800cd34:	e06a      	b.n	800ce0c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800cd36:	4b66      	ldr	r3, [pc, #408]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800cd38:	68db      	ldr	r3, [r3, #12]
 800cd3a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	6a1b      	ldr	r3, [r3, #32]
 800cd42:	061b      	lsls	r3, r3, #24
 800cd44:	4962      	ldr	r1, [pc, #392]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800cd46:	4313      	orrs	r3, r2
 800cd48:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800cd4a:	e05f      	b.n	800ce0c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	69db      	ldr	r3, [r3, #28]
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d042      	beq.n	800cdda <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800cd54:	4b5e      	ldr	r3, [pc, #376]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	4a5d      	ldr	r2, [pc, #372]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800cd5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cd60:	f7f8 fde2 	bl	8005928 <HAL_GetTick>
 800cd64:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800cd66:	e008      	b.n	800cd7a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800cd68:	f7f8 fdde 	bl	8005928 <HAL_GetTick>
 800cd6c:	4602      	mov	r2, r0
 800cd6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd70:	1ad3      	subs	r3, r2, r3
 800cd72:	2b02      	cmp	r3, #2
 800cd74:	d901      	bls.n	800cd7a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800cd76:	2303      	movs	r3, #3
 800cd78:	e280      	b.n	800d27c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800cd7a:	4b55      	ldr	r3, [pc, #340]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d0f0      	beq.n	800cd68 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800cd86:	f7f8 fdff 	bl	8005988 <HAL_GetREVID>
 800cd8a:	4603      	mov	r3, r0
 800cd8c:	f241 0203 	movw	r2, #4099	@ 0x1003
 800cd90:	4293      	cmp	r3, r2
 800cd92:	d817      	bhi.n	800cdc4 <HAL_RCC_OscConfig+0x3ec>
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	6a1b      	ldr	r3, [r3, #32]
 800cd98:	2b20      	cmp	r3, #32
 800cd9a:	d108      	bne.n	800cdae <HAL_RCC_OscConfig+0x3d6>
 800cd9c:	4b4c      	ldr	r3, [pc, #304]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800cd9e:	685b      	ldr	r3, [r3, #4]
 800cda0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800cda4:	4a4a      	ldr	r2, [pc, #296]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800cda6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800cdaa:	6053      	str	r3, [r2, #4]
 800cdac:	e02e      	b.n	800ce0c <HAL_RCC_OscConfig+0x434>
 800cdae:	4b48      	ldr	r3, [pc, #288]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800cdb0:	685b      	ldr	r3, [r3, #4]
 800cdb2:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	6a1b      	ldr	r3, [r3, #32]
 800cdba:	069b      	lsls	r3, r3, #26
 800cdbc:	4944      	ldr	r1, [pc, #272]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800cdbe:	4313      	orrs	r3, r2
 800cdc0:	604b      	str	r3, [r1, #4]
 800cdc2:	e023      	b.n	800ce0c <HAL_RCC_OscConfig+0x434>
 800cdc4:	4b42      	ldr	r3, [pc, #264]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800cdc6:	68db      	ldr	r3, [r3, #12]
 800cdc8:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	6a1b      	ldr	r3, [r3, #32]
 800cdd0:	061b      	lsls	r3, r3, #24
 800cdd2:	493f      	ldr	r1, [pc, #252]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800cdd4:	4313      	orrs	r3, r2
 800cdd6:	60cb      	str	r3, [r1, #12]
 800cdd8:	e018      	b.n	800ce0c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800cdda:	4b3d      	ldr	r3, [pc, #244]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	4a3c      	ldr	r2, [pc, #240]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800cde0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cde4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cde6:	f7f8 fd9f 	bl	8005928 <HAL_GetTick>
 800cdea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800cdec:	e008      	b.n	800ce00 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800cdee:	f7f8 fd9b 	bl	8005928 <HAL_GetTick>
 800cdf2:	4602      	mov	r2, r0
 800cdf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdf6:	1ad3      	subs	r3, r2, r3
 800cdf8:	2b02      	cmp	r3, #2
 800cdfa:	d901      	bls.n	800ce00 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800cdfc:	2303      	movs	r3, #3
 800cdfe:	e23d      	b.n	800d27c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800ce00:	4b33      	ldr	r3, [pc, #204]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d1f0      	bne.n	800cdee <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	f003 0308 	and.w	r3, r3, #8
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d036      	beq.n	800ce86 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	695b      	ldr	r3, [r3, #20]
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d019      	beq.n	800ce54 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ce20:	4b2b      	ldr	r3, [pc, #172]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800ce22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ce24:	4a2a      	ldr	r2, [pc, #168]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800ce26:	f043 0301 	orr.w	r3, r3, #1
 800ce2a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ce2c:	f7f8 fd7c 	bl	8005928 <HAL_GetTick>
 800ce30:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800ce32:	e008      	b.n	800ce46 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ce34:	f7f8 fd78 	bl	8005928 <HAL_GetTick>
 800ce38:	4602      	mov	r2, r0
 800ce3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce3c:	1ad3      	subs	r3, r2, r3
 800ce3e:	2b02      	cmp	r3, #2
 800ce40:	d901      	bls.n	800ce46 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800ce42:	2303      	movs	r3, #3
 800ce44:	e21a      	b.n	800d27c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800ce46:	4b22      	ldr	r3, [pc, #136]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800ce48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ce4a:	f003 0302 	and.w	r3, r3, #2
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d0f0      	beq.n	800ce34 <HAL_RCC_OscConfig+0x45c>
 800ce52:	e018      	b.n	800ce86 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ce54:	4b1e      	ldr	r3, [pc, #120]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800ce56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ce58:	4a1d      	ldr	r2, [pc, #116]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800ce5a:	f023 0301 	bic.w	r3, r3, #1
 800ce5e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ce60:	f7f8 fd62 	bl	8005928 <HAL_GetTick>
 800ce64:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800ce66:	e008      	b.n	800ce7a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ce68:	f7f8 fd5e 	bl	8005928 <HAL_GetTick>
 800ce6c:	4602      	mov	r2, r0
 800ce6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce70:	1ad3      	subs	r3, r2, r3
 800ce72:	2b02      	cmp	r3, #2
 800ce74:	d901      	bls.n	800ce7a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800ce76:	2303      	movs	r3, #3
 800ce78:	e200      	b.n	800d27c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800ce7a:	4b15      	ldr	r3, [pc, #84]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800ce7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ce7e:	f003 0302 	and.w	r3, r3, #2
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d1f0      	bne.n	800ce68 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	f003 0320 	and.w	r3, r3, #32
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d039      	beq.n	800cf06 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	699b      	ldr	r3, [r3, #24]
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d01c      	beq.n	800ced4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800ce9a:	4b0d      	ldr	r3, [pc, #52]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	4a0c      	ldr	r2, [pc, #48]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800cea0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800cea4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800cea6:	f7f8 fd3f 	bl	8005928 <HAL_GetTick>
 800ceaa:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800ceac:	e008      	b.n	800cec0 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ceae:	f7f8 fd3b 	bl	8005928 <HAL_GetTick>
 800ceb2:	4602      	mov	r2, r0
 800ceb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ceb6:	1ad3      	subs	r3, r2, r3
 800ceb8:	2b02      	cmp	r3, #2
 800ceba:	d901      	bls.n	800cec0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800cebc:	2303      	movs	r3, #3
 800cebe:	e1dd      	b.n	800d27c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800cec0:	4b03      	ldr	r3, [pc, #12]	@ (800ced0 <HAL_RCC_OscConfig+0x4f8>)
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d0f0      	beq.n	800ceae <HAL_RCC_OscConfig+0x4d6>
 800cecc:	e01b      	b.n	800cf06 <HAL_RCC_OscConfig+0x52e>
 800cece:	bf00      	nop
 800ced0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800ced4:	4b9b      	ldr	r3, [pc, #620]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	4a9a      	ldr	r2, [pc, #616]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800ceda:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cede:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800cee0:	f7f8 fd22 	bl	8005928 <HAL_GetTick>
 800cee4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800cee6:	e008      	b.n	800cefa <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800cee8:	f7f8 fd1e 	bl	8005928 <HAL_GetTick>
 800ceec:	4602      	mov	r2, r0
 800ceee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cef0:	1ad3      	subs	r3, r2, r3
 800cef2:	2b02      	cmp	r3, #2
 800cef4:	d901      	bls.n	800cefa <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800cef6:	2303      	movs	r3, #3
 800cef8:	e1c0      	b.n	800d27c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800cefa:	4b92      	ldr	r3, [pc, #584]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d1f0      	bne.n	800cee8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	f003 0304 	and.w	r3, r3, #4
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	f000 8081 	beq.w	800d016 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800cf14:	4b8c      	ldr	r3, [pc, #560]	@ (800d148 <HAL_RCC_OscConfig+0x770>)
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	4a8b      	ldr	r2, [pc, #556]	@ (800d148 <HAL_RCC_OscConfig+0x770>)
 800cf1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cf1e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800cf20:	f7f8 fd02 	bl	8005928 <HAL_GetTick>
 800cf24:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800cf26:	e008      	b.n	800cf3a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cf28:	f7f8 fcfe 	bl	8005928 <HAL_GetTick>
 800cf2c:	4602      	mov	r2, r0
 800cf2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf30:	1ad3      	subs	r3, r2, r3
 800cf32:	2b64      	cmp	r3, #100	@ 0x64
 800cf34:	d901      	bls.n	800cf3a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800cf36:	2303      	movs	r3, #3
 800cf38:	e1a0      	b.n	800d27c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800cf3a:	4b83      	ldr	r3, [pc, #524]	@ (800d148 <HAL_RCC_OscConfig+0x770>)
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d0f0      	beq.n	800cf28 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	689b      	ldr	r3, [r3, #8]
 800cf4a:	2b01      	cmp	r3, #1
 800cf4c:	d106      	bne.n	800cf5c <HAL_RCC_OscConfig+0x584>
 800cf4e:	4b7d      	ldr	r3, [pc, #500]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800cf50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf52:	4a7c      	ldr	r2, [pc, #496]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800cf54:	f043 0301 	orr.w	r3, r3, #1
 800cf58:	6713      	str	r3, [r2, #112]	@ 0x70
 800cf5a:	e02d      	b.n	800cfb8 <HAL_RCC_OscConfig+0x5e0>
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	689b      	ldr	r3, [r3, #8]
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d10c      	bne.n	800cf7e <HAL_RCC_OscConfig+0x5a6>
 800cf64:	4b77      	ldr	r3, [pc, #476]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800cf66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf68:	4a76      	ldr	r2, [pc, #472]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800cf6a:	f023 0301 	bic.w	r3, r3, #1
 800cf6e:	6713      	str	r3, [r2, #112]	@ 0x70
 800cf70:	4b74      	ldr	r3, [pc, #464]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800cf72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf74:	4a73      	ldr	r2, [pc, #460]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800cf76:	f023 0304 	bic.w	r3, r3, #4
 800cf7a:	6713      	str	r3, [r2, #112]	@ 0x70
 800cf7c:	e01c      	b.n	800cfb8 <HAL_RCC_OscConfig+0x5e0>
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	689b      	ldr	r3, [r3, #8]
 800cf82:	2b05      	cmp	r3, #5
 800cf84:	d10c      	bne.n	800cfa0 <HAL_RCC_OscConfig+0x5c8>
 800cf86:	4b6f      	ldr	r3, [pc, #444]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800cf88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf8a:	4a6e      	ldr	r2, [pc, #440]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800cf8c:	f043 0304 	orr.w	r3, r3, #4
 800cf90:	6713      	str	r3, [r2, #112]	@ 0x70
 800cf92:	4b6c      	ldr	r3, [pc, #432]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800cf94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf96:	4a6b      	ldr	r2, [pc, #428]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800cf98:	f043 0301 	orr.w	r3, r3, #1
 800cf9c:	6713      	str	r3, [r2, #112]	@ 0x70
 800cf9e:	e00b      	b.n	800cfb8 <HAL_RCC_OscConfig+0x5e0>
 800cfa0:	4b68      	ldr	r3, [pc, #416]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800cfa2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cfa4:	4a67      	ldr	r2, [pc, #412]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800cfa6:	f023 0301 	bic.w	r3, r3, #1
 800cfaa:	6713      	str	r3, [r2, #112]	@ 0x70
 800cfac:	4b65      	ldr	r3, [pc, #404]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800cfae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cfb0:	4a64      	ldr	r2, [pc, #400]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800cfb2:	f023 0304 	bic.w	r3, r3, #4
 800cfb6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	689b      	ldr	r3, [r3, #8]
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d015      	beq.n	800cfec <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cfc0:	f7f8 fcb2 	bl	8005928 <HAL_GetTick>
 800cfc4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800cfc6:	e00a      	b.n	800cfde <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cfc8:	f7f8 fcae 	bl	8005928 <HAL_GetTick>
 800cfcc:	4602      	mov	r2, r0
 800cfce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfd0:	1ad3      	subs	r3, r2, r3
 800cfd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cfd6:	4293      	cmp	r3, r2
 800cfd8:	d901      	bls.n	800cfde <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800cfda:	2303      	movs	r3, #3
 800cfdc:	e14e      	b.n	800d27c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800cfde:	4b59      	ldr	r3, [pc, #356]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800cfe0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cfe2:	f003 0302 	and.w	r3, r3, #2
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d0ee      	beq.n	800cfc8 <HAL_RCC_OscConfig+0x5f0>
 800cfea:	e014      	b.n	800d016 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cfec:	f7f8 fc9c 	bl	8005928 <HAL_GetTick>
 800cff0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800cff2:	e00a      	b.n	800d00a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cff4:	f7f8 fc98 	bl	8005928 <HAL_GetTick>
 800cff8:	4602      	mov	r2, r0
 800cffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cffc:	1ad3      	subs	r3, r2, r3
 800cffe:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d002:	4293      	cmp	r3, r2
 800d004:	d901      	bls.n	800d00a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800d006:	2303      	movs	r3, #3
 800d008:	e138      	b.n	800d27c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800d00a:	4b4e      	ldr	r3, [pc, #312]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d00c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d00e:	f003 0302 	and.w	r3, r3, #2
 800d012:	2b00      	cmp	r3, #0
 800d014:	d1ee      	bne.n	800cff4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	f000 812d 	beq.w	800d27a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800d020:	4b48      	ldr	r3, [pc, #288]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d022:	691b      	ldr	r3, [r3, #16]
 800d024:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d028:	2b18      	cmp	r3, #24
 800d02a:	f000 80bd 	beq.w	800d1a8 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d032:	2b02      	cmp	r3, #2
 800d034:	f040 809e 	bne.w	800d174 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d038:	4b42      	ldr	r3, [pc, #264]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	4a41      	ldr	r2, [pc, #260]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d03e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d042:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d044:	f7f8 fc70 	bl	8005928 <HAL_GetTick>
 800d048:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d04a:	e008      	b.n	800d05e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d04c:	f7f8 fc6c 	bl	8005928 <HAL_GetTick>
 800d050:	4602      	mov	r2, r0
 800d052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d054:	1ad3      	subs	r3, r2, r3
 800d056:	2b02      	cmp	r3, #2
 800d058:	d901      	bls.n	800d05e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800d05a:	2303      	movs	r3, #3
 800d05c:	e10e      	b.n	800d27c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d05e:	4b39      	ldr	r3, [pc, #228]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d066:	2b00      	cmp	r3, #0
 800d068:	d1f0      	bne.n	800d04c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d06a:	4b36      	ldr	r3, [pc, #216]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d06c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d06e:	4b37      	ldr	r3, [pc, #220]	@ (800d14c <HAL_RCC_OscConfig+0x774>)
 800d070:	4013      	ands	r3, r2
 800d072:	687a      	ldr	r2, [r7, #4]
 800d074:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800d076:	687a      	ldr	r2, [r7, #4]
 800d078:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800d07a:	0112      	lsls	r2, r2, #4
 800d07c:	430a      	orrs	r2, r1
 800d07e:	4931      	ldr	r1, [pc, #196]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d080:	4313      	orrs	r3, r2
 800d082:	628b      	str	r3, [r1, #40]	@ 0x28
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d088:	3b01      	subs	r3, #1
 800d08a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d092:	3b01      	subs	r3, #1
 800d094:	025b      	lsls	r3, r3, #9
 800d096:	b29b      	uxth	r3, r3
 800d098:	431a      	orrs	r2, r3
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d09e:	3b01      	subs	r3, #1
 800d0a0:	041b      	lsls	r3, r3, #16
 800d0a2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800d0a6:	431a      	orrs	r2, r3
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d0ac:	3b01      	subs	r3, #1
 800d0ae:	061b      	lsls	r3, r3, #24
 800d0b0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800d0b4:	4923      	ldr	r1, [pc, #140]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d0b6:	4313      	orrs	r3, r2
 800d0b8:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800d0ba:	4b22      	ldr	r3, [pc, #136]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d0bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d0be:	4a21      	ldr	r2, [pc, #132]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d0c0:	f023 0301 	bic.w	r3, r3, #1
 800d0c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800d0c6:	4b1f      	ldr	r3, [pc, #124]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d0c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d0ca:	4b21      	ldr	r3, [pc, #132]	@ (800d150 <HAL_RCC_OscConfig+0x778>)
 800d0cc:	4013      	ands	r3, r2
 800d0ce:	687a      	ldr	r2, [r7, #4]
 800d0d0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800d0d2:	00d2      	lsls	r2, r2, #3
 800d0d4:	491b      	ldr	r1, [pc, #108]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d0d6:	4313      	orrs	r3, r2
 800d0d8:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800d0da:	4b1a      	ldr	r3, [pc, #104]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d0dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d0de:	f023 020c 	bic.w	r2, r3, #12
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0e6:	4917      	ldr	r1, [pc, #92]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d0e8:	4313      	orrs	r3, r2
 800d0ea:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800d0ec:	4b15      	ldr	r3, [pc, #84]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d0ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d0f0:	f023 0202 	bic.w	r2, r3, #2
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d0f8:	4912      	ldr	r1, [pc, #72]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d0fa:	4313      	orrs	r3, r2
 800d0fc:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800d0fe:	4b11      	ldr	r3, [pc, #68]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d102:	4a10      	ldr	r2, [pc, #64]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d104:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d108:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d10a:	4b0e      	ldr	r3, [pc, #56]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d10c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d10e:	4a0d      	ldr	r2, [pc, #52]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d110:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d114:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800d116:	4b0b      	ldr	r3, [pc, #44]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d11a:	4a0a      	ldr	r2, [pc, #40]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d11c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d120:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800d122:	4b08      	ldr	r3, [pc, #32]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d126:	4a07      	ldr	r2, [pc, #28]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d128:	f043 0301 	orr.w	r3, r3, #1
 800d12c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d12e:	4b05      	ldr	r3, [pc, #20]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	4a04      	ldr	r2, [pc, #16]	@ (800d144 <HAL_RCC_OscConfig+0x76c>)
 800d134:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d138:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d13a:	f7f8 fbf5 	bl	8005928 <HAL_GetTick>
 800d13e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800d140:	e011      	b.n	800d166 <HAL_RCC_OscConfig+0x78e>
 800d142:	bf00      	nop
 800d144:	58024400 	.word	0x58024400
 800d148:	58024800 	.word	0x58024800
 800d14c:	fffffc0c 	.word	0xfffffc0c
 800d150:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d154:	f7f8 fbe8 	bl	8005928 <HAL_GetTick>
 800d158:	4602      	mov	r2, r0
 800d15a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d15c:	1ad3      	subs	r3, r2, r3
 800d15e:	2b02      	cmp	r3, #2
 800d160:	d901      	bls.n	800d166 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800d162:	2303      	movs	r3, #3
 800d164:	e08a      	b.n	800d27c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800d166:	4b47      	ldr	r3, [pc, #284]	@ (800d284 <HAL_RCC_OscConfig+0x8ac>)
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d0f0      	beq.n	800d154 <HAL_RCC_OscConfig+0x77c>
 800d172:	e082      	b.n	800d27a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d174:	4b43      	ldr	r3, [pc, #268]	@ (800d284 <HAL_RCC_OscConfig+0x8ac>)
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	4a42      	ldr	r2, [pc, #264]	@ (800d284 <HAL_RCC_OscConfig+0x8ac>)
 800d17a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d17e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d180:	f7f8 fbd2 	bl	8005928 <HAL_GetTick>
 800d184:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d186:	e008      	b.n	800d19a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d188:	f7f8 fbce 	bl	8005928 <HAL_GetTick>
 800d18c:	4602      	mov	r2, r0
 800d18e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d190:	1ad3      	subs	r3, r2, r3
 800d192:	2b02      	cmp	r3, #2
 800d194:	d901      	bls.n	800d19a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800d196:	2303      	movs	r3, #3
 800d198:	e070      	b.n	800d27c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d19a:	4b3a      	ldr	r3, [pc, #232]	@ (800d284 <HAL_RCC_OscConfig+0x8ac>)
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d1f0      	bne.n	800d188 <HAL_RCC_OscConfig+0x7b0>
 800d1a6:	e068      	b.n	800d27a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800d1a8:	4b36      	ldr	r3, [pc, #216]	@ (800d284 <HAL_RCC_OscConfig+0x8ac>)
 800d1aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1ac:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800d1ae:	4b35      	ldr	r3, [pc, #212]	@ (800d284 <HAL_RCC_OscConfig+0x8ac>)
 800d1b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d1b2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d1b8:	2b01      	cmp	r3, #1
 800d1ba:	d031      	beq.n	800d220 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d1bc:	693b      	ldr	r3, [r7, #16]
 800d1be:	f003 0203 	and.w	r2, r3, #3
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d1c6:	429a      	cmp	r2, r3
 800d1c8:	d12a      	bne.n	800d220 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800d1ca:	693b      	ldr	r3, [r7, #16]
 800d1cc:	091b      	lsrs	r3, r3, #4
 800d1ce:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d1d6:	429a      	cmp	r2, r3
 800d1d8:	d122      	bne.n	800d220 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d1e4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800d1e6:	429a      	cmp	r2, r3
 800d1e8:	d11a      	bne.n	800d220 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	0a5b      	lsrs	r3, r3, #9
 800d1ee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d1f6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800d1f8:	429a      	cmp	r2, r3
 800d1fa:	d111      	bne.n	800d220 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	0c1b      	lsrs	r3, r3, #16
 800d200:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d208:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800d20a:	429a      	cmp	r2, r3
 800d20c:	d108      	bne.n	800d220 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	0e1b      	lsrs	r3, r3, #24
 800d212:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d21a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800d21c:	429a      	cmp	r2, r3
 800d21e:	d001      	beq.n	800d224 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800d220:	2301      	movs	r3, #1
 800d222:	e02b      	b.n	800d27c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800d224:	4b17      	ldr	r3, [pc, #92]	@ (800d284 <HAL_RCC_OscConfig+0x8ac>)
 800d226:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d228:	08db      	lsrs	r3, r3, #3
 800d22a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d22e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d234:	693a      	ldr	r2, [r7, #16]
 800d236:	429a      	cmp	r2, r3
 800d238:	d01f      	beq.n	800d27a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800d23a:	4b12      	ldr	r3, [pc, #72]	@ (800d284 <HAL_RCC_OscConfig+0x8ac>)
 800d23c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d23e:	4a11      	ldr	r2, [pc, #68]	@ (800d284 <HAL_RCC_OscConfig+0x8ac>)
 800d240:	f023 0301 	bic.w	r3, r3, #1
 800d244:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800d246:	f7f8 fb6f 	bl	8005928 <HAL_GetTick>
 800d24a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800d24c:	bf00      	nop
 800d24e:	f7f8 fb6b 	bl	8005928 <HAL_GetTick>
 800d252:	4602      	mov	r2, r0
 800d254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d256:	4293      	cmp	r3, r2
 800d258:	d0f9      	beq.n	800d24e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800d25a:	4b0a      	ldr	r3, [pc, #40]	@ (800d284 <HAL_RCC_OscConfig+0x8ac>)
 800d25c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d25e:	4b0a      	ldr	r3, [pc, #40]	@ (800d288 <HAL_RCC_OscConfig+0x8b0>)
 800d260:	4013      	ands	r3, r2
 800d262:	687a      	ldr	r2, [r7, #4]
 800d264:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800d266:	00d2      	lsls	r2, r2, #3
 800d268:	4906      	ldr	r1, [pc, #24]	@ (800d284 <HAL_RCC_OscConfig+0x8ac>)
 800d26a:	4313      	orrs	r3, r2
 800d26c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800d26e:	4b05      	ldr	r3, [pc, #20]	@ (800d284 <HAL_RCC_OscConfig+0x8ac>)
 800d270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d272:	4a04      	ldr	r2, [pc, #16]	@ (800d284 <HAL_RCC_OscConfig+0x8ac>)
 800d274:	f043 0301 	orr.w	r3, r3, #1
 800d278:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800d27a:	2300      	movs	r3, #0
}
 800d27c:	4618      	mov	r0, r3
 800d27e:	3730      	adds	r7, #48	@ 0x30
 800d280:	46bd      	mov	sp, r7
 800d282:	bd80      	pop	{r7, pc}
 800d284:	58024400 	.word	0x58024400
 800d288:	ffff0007 	.word	0xffff0007

0800d28c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d28c:	b580      	push	{r7, lr}
 800d28e:	b086      	sub	sp, #24
 800d290:	af00      	add	r7, sp, #0
 800d292:	6078      	str	r0, [r7, #4]
 800d294:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d101      	bne.n	800d2a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d29c:	2301      	movs	r3, #1
 800d29e:	e19c      	b.n	800d5da <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d2a0:	4b8a      	ldr	r3, [pc, #552]	@ (800d4cc <HAL_RCC_ClockConfig+0x240>)
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	f003 030f 	and.w	r3, r3, #15
 800d2a8:	683a      	ldr	r2, [r7, #0]
 800d2aa:	429a      	cmp	r2, r3
 800d2ac:	d910      	bls.n	800d2d0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d2ae:	4b87      	ldr	r3, [pc, #540]	@ (800d4cc <HAL_RCC_ClockConfig+0x240>)
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	f023 020f 	bic.w	r2, r3, #15
 800d2b6:	4985      	ldr	r1, [pc, #532]	@ (800d4cc <HAL_RCC_ClockConfig+0x240>)
 800d2b8:	683b      	ldr	r3, [r7, #0]
 800d2ba:	4313      	orrs	r3, r2
 800d2bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d2be:	4b83      	ldr	r3, [pc, #524]	@ (800d4cc <HAL_RCC_ClockConfig+0x240>)
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	f003 030f 	and.w	r3, r3, #15
 800d2c6:	683a      	ldr	r2, [r7, #0]
 800d2c8:	429a      	cmp	r2, r3
 800d2ca:	d001      	beq.n	800d2d0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800d2cc:	2301      	movs	r3, #1
 800d2ce:	e184      	b.n	800d5da <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	681b      	ldr	r3, [r3, #0]
 800d2d4:	f003 0304 	and.w	r3, r3, #4
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d010      	beq.n	800d2fe <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	691a      	ldr	r2, [r3, #16]
 800d2e0:	4b7b      	ldr	r3, [pc, #492]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d2e2:	699b      	ldr	r3, [r3, #24]
 800d2e4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d2e8:	429a      	cmp	r2, r3
 800d2ea:	d908      	bls.n	800d2fe <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800d2ec:	4b78      	ldr	r3, [pc, #480]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d2ee:	699b      	ldr	r3, [r3, #24]
 800d2f0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	691b      	ldr	r3, [r3, #16]
 800d2f8:	4975      	ldr	r1, [pc, #468]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d2fa:	4313      	orrs	r3, r2
 800d2fc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	f003 0308 	and.w	r3, r3, #8
 800d306:	2b00      	cmp	r3, #0
 800d308:	d010      	beq.n	800d32c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	695a      	ldr	r2, [r3, #20]
 800d30e:	4b70      	ldr	r3, [pc, #448]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d310:	69db      	ldr	r3, [r3, #28]
 800d312:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d316:	429a      	cmp	r2, r3
 800d318:	d908      	bls.n	800d32c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800d31a:	4b6d      	ldr	r3, [pc, #436]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d31c:	69db      	ldr	r3, [r3, #28]
 800d31e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	695b      	ldr	r3, [r3, #20]
 800d326:	496a      	ldr	r1, [pc, #424]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d328:	4313      	orrs	r3, r2
 800d32a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	f003 0310 	and.w	r3, r3, #16
 800d334:	2b00      	cmp	r3, #0
 800d336:	d010      	beq.n	800d35a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	699a      	ldr	r2, [r3, #24]
 800d33c:	4b64      	ldr	r3, [pc, #400]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d33e:	69db      	ldr	r3, [r3, #28]
 800d340:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d344:	429a      	cmp	r2, r3
 800d346:	d908      	bls.n	800d35a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800d348:	4b61      	ldr	r3, [pc, #388]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d34a:	69db      	ldr	r3, [r3, #28]
 800d34c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	699b      	ldr	r3, [r3, #24]
 800d354:	495e      	ldr	r1, [pc, #376]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d356:	4313      	orrs	r3, r2
 800d358:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	f003 0320 	and.w	r3, r3, #32
 800d362:	2b00      	cmp	r3, #0
 800d364:	d010      	beq.n	800d388 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	69da      	ldr	r2, [r3, #28]
 800d36a:	4b59      	ldr	r3, [pc, #356]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d36c:	6a1b      	ldr	r3, [r3, #32]
 800d36e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d372:	429a      	cmp	r2, r3
 800d374:	d908      	bls.n	800d388 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800d376:	4b56      	ldr	r3, [pc, #344]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d378:	6a1b      	ldr	r3, [r3, #32]
 800d37a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	69db      	ldr	r3, [r3, #28]
 800d382:	4953      	ldr	r1, [pc, #332]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d384:	4313      	orrs	r3, r2
 800d386:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	f003 0302 	and.w	r3, r3, #2
 800d390:	2b00      	cmp	r3, #0
 800d392:	d010      	beq.n	800d3b6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	68da      	ldr	r2, [r3, #12]
 800d398:	4b4d      	ldr	r3, [pc, #308]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d39a:	699b      	ldr	r3, [r3, #24]
 800d39c:	f003 030f 	and.w	r3, r3, #15
 800d3a0:	429a      	cmp	r2, r3
 800d3a2:	d908      	bls.n	800d3b6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d3a4:	4b4a      	ldr	r3, [pc, #296]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d3a6:	699b      	ldr	r3, [r3, #24]
 800d3a8:	f023 020f 	bic.w	r2, r3, #15
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	68db      	ldr	r3, [r3, #12]
 800d3b0:	4947      	ldr	r1, [pc, #284]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d3b2:	4313      	orrs	r3, r2
 800d3b4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	f003 0301 	and.w	r3, r3, #1
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d055      	beq.n	800d46e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800d3c2:	4b43      	ldr	r3, [pc, #268]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d3c4:	699b      	ldr	r3, [r3, #24]
 800d3c6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	689b      	ldr	r3, [r3, #8]
 800d3ce:	4940      	ldr	r1, [pc, #256]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d3d0:	4313      	orrs	r3, r2
 800d3d2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	685b      	ldr	r3, [r3, #4]
 800d3d8:	2b02      	cmp	r3, #2
 800d3da:	d107      	bne.n	800d3ec <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d3dc:	4b3c      	ldr	r3, [pc, #240]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d121      	bne.n	800d42c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800d3e8:	2301      	movs	r3, #1
 800d3ea:	e0f6      	b.n	800d5da <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	685b      	ldr	r3, [r3, #4]
 800d3f0:	2b03      	cmp	r3, #3
 800d3f2:	d107      	bne.n	800d404 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800d3f4:	4b36      	ldr	r3, [pc, #216]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d115      	bne.n	800d42c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800d400:	2301      	movs	r3, #1
 800d402:	e0ea      	b.n	800d5da <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	685b      	ldr	r3, [r3, #4]
 800d408:	2b01      	cmp	r3, #1
 800d40a:	d107      	bne.n	800d41c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800d40c:	4b30      	ldr	r3, [pc, #192]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d414:	2b00      	cmp	r3, #0
 800d416:	d109      	bne.n	800d42c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800d418:	2301      	movs	r3, #1
 800d41a:	e0de      	b.n	800d5da <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d41c:	4b2c      	ldr	r3, [pc, #176]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	f003 0304 	and.w	r3, r3, #4
 800d424:	2b00      	cmp	r3, #0
 800d426:	d101      	bne.n	800d42c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800d428:	2301      	movs	r3, #1
 800d42a:	e0d6      	b.n	800d5da <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800d42c:	4b28      	ldr	r3, [pc, #160]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d42e:	691b      	ldr	r3, [r3, #16]
 800d430:	f023 0207 	bic.w	r2, r3, #7
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	685b      	ldr	r3, [r3, #4]
 800d438:	4925      	ldr	r1, [pc, #148]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d43a:	4313      	orrs	r3, r2
 800d43c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d43e:	f7f8 fa73 	bl	8005928 <HAL_GetTick>
 800d442:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d444:	e00a      	b.n	800d45c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d446:	f7f8 fa6f 	bl	8005928 <HAL_GetTick>
 800d44a:	4602      	mov	r2, r0
 800d44c:	697b      	ldr	r3, [r7, #20]
 800d44e:	1ad3      	subs	r3, r2, r3
 800d450:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d454:	4293      	cmp	r3, r2
 800d456:	d901      	bls.n	800d45c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800d458:	2303      	movs	r3, #3
 800d45a:	e0be      	b.n	800d5da <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d45c:	4b1c      	ldr	r3, [pc, #112]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d45e:	691b      	ldr	r3, [r3, #16]
 800d460:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	685b      	ldr	r3, [r3, #4]
 800d468:	00db      	lsls	r3, r3, #3
 800d46a:	429a      	cmp	r2, r3
 800d46c:	d1eb      	bne.n	800d446 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	f003 0302 	and.w	r3, r3, #2
 800d476:	2b00      	cmp	r3, #0
 800d478:	d010      	beq.n	800d49c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	68da      	ldr	r2, [r3, #12]
 800d47e:	4b14      	ldr	r3, [pc, #80]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d480:	699b      	ldr	r3, [r3, #24]
 800d482:	f003 030f 	and.w	r3, r3, #15
 800d486:	429a      	cmp	r2, r3
 800d488:	d208      	bcs.n	800d49c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d48a:	4b11      	ldr	r3, [pc, #68]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d48c:	699b      	ldr	r3, [r3, #24]
 800d48e:	f023 020f 	bic.w	r2, r3, #15
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	68db      	ldr	r3, [r3, #12]
 800d496:	490e      	ldr	r1, [pc, #56]	@ (800d4d0 <HAL_RCC_ClockConfig+0x244>)
 800d498:	4313      	orrs	r3, r2
 800d49a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800d49c:	4b0b      	ldr	r3, [pc, #44]	@ (800d4cc <HAL_RCC_ClockConfig+0x240>)
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	f003 030f 	and.w	r3, r3, #15
 800d4a4:	683a      	ldr	r2, [r7, #0]
 800d4a6:	429a      	cmp	r2, r3
 800d4a8:	d214      	bcs.n	800d4d4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d4aa:	4b08      	ldr	r3, [pc, #32]	@ (800d4cc <HAL_RCC_ClockConfig+0x240>)
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	f023 020f 	bic.w	r2, r3, #15
 800d4b2:	4906      	ldr	r1, [pc, #24]	@ (800d4cc <HAL_RCC_ClockConfig+0x240>)
 800d4b4:	683b      	ldr	r3, [r7, #0]
 800d4b6:	4313      	orrs	r3, r2
 800d4b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d4ba:	4b04      	ldr	r3, [pc, #16]	@ (800d4cc <HAL_RCC_ClockConfig+0x240>)
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	f003 030f 	and.w	r3, r3, #15
 800d4c2:	683a      	ldr	r2, [r7, #0]
 800d4c4:	429a      	cmp	r2, r3
 800d4c6:	d005      	beq.n	800d4d4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800d4c8:	2301      	movs	r3, #1
 800d4ca:	e086      	b.n	800d5da <HAL_RCC_ClockConfig+0x34e>
 800d4cc:	52002000 	.word	0x52002000
 800d4d0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	f003 0304 	and.w	r3, r3, #4
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d010      	beq.n	800d502 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	691a      	ldr	r2, [r3, #16]
 800d4e4:	4b3f      	ldr	r3, [pc, #252]	@ (800d5e4 <HAL_RCC_ClockConfig+0x358>)
 800d4e6:	699b      	ldr	r3, [r3, #24]
 800d4e8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d4ec:	429a      	cmp	r2, r3
 800d4ee:	d208      	bcs.n	800d502 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800d4f0:	4b3c      	ldr	r3, [pc, #240]	@ (800d5e4 <HAL_RCC_ClockConfig+0x358>)
 800d4f2:	699b      	ldr	r3, [r3, #24]
 800d4f4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	691b      	ldr	r3, [r3, #16]
 800d4fc:	4939      	ldr	r1, [pc, #228]	@ (800d5e4 <HAL_RCC_ClockConfig+0x358>)
 800d4fe:	4313      	orrs	r3, r2
 800d500:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	f003 0308 	and.w	r3, r3, #8
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d010      	beq.n	800d530 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	695a      	ldr	r2, [r3, #20]
 800d512:	4b34      	ldr	r3, [pc, #208]	@ (800d5e4 <HAL_RCC_ClockConfig+0x358>)
 800d514:	69db      	ldr	r3, [r3, #28]
 800d516:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d51a:	429a      	cmp	r2, r3
 800d51c:	d208      	bcs.n	800d530 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800d51e:	4b31      	ldr	r3, [pc, #196]	@ (800d5e4 <HAL_RCC_ClockConfig+0x358>)
 800d520:	69db      	ldr	r3, [r3, #28]
 800d522:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	695b      	ldr	r3, [r3, #20]
 800d52a:	492e      	ldr	r1, [pc, #184]	@ (800d5e4 <HAL_RCC_ClockConfig+0x358>)
 800d52c:	4313      	orrs	r3, r2
 800d52e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	f003 0310 	and.w	r3, r3, #16
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d010      	beq.n	800d55e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	699a      	ldr	r2, [r3, #24]
 800d540:	4b28      	ldr	r3, [pc, #160]	@ (800d5e4 <HAL_RCC_ClockConfig+0x358>)
 800d542:	69db      	ldr	r3, [r3, #28]
 800d544:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d548:	429a      	cmp	r2, r3
 800d54a:	d208      	bcs.n	800d55e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800d54c:	4b25      	ldr	r3, [pc, #148]	@ (800d5e4 <HAL_RCC_ClockConfig+0x358>)
 800d54e:	69db      	ldr	r3, [r3, #28]
 800d550:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	699b      	ldr	r3, [r3, #24]
 800d558:	4922      	ldr	r1, [pc, #136]	@ (800d5e4 <HAL_RCC_ClockConfig+0x358>)
 800d55a:	4313      	orrs	r3, r2
 800d55c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	f003 0320 	and.w	r3, r3, #32
 800d566:	2b00      	cmp	r3, #0
 800d568:	d010      	beq.n	800d58c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	69da      	ldr	r2, [r3, #28]
 800d56e:	4b1d      	ldr	r3, [pc, #116]	@ (800d5e4 <HAL_RCC_ClockConfig+0x358>)
 800d570:	6a1b      	ldr	r3, [r3, #32]
 800d572:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d576:	429a      	cmp	r2, r3
 800d578:	d208      	bcs.n	800d58c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800d57a:	4b1a      	ldr	r3, [pc, #104]	@ (800d5e4 <HAL_RCC_ClockConfig+0x358>)
 800d57c:	6a1b      	ldr	r3, [r3, #32]
 800d57e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	69db      	ldr	r3, [r3, #28]
 800d586:	4917      	ldr	r1, [pc, #92]	@ (800d5e4 <HAL_RCC_ClockConfig+0x358>)
 800d588:	4313      	orrs	r3, r2
 800d58a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800d58c:	f000 f834 	bl	800d5f8 <HAL_RCC_GetSysClockFreq>
 800d590:	4602      	mov	r2, r0
 800d592:	4b14      	ldr	r3, [pc, #80]	@ (800d5e4 <HAL_RCC_ClockConfig+0x358>)
 800d594:	699b      	ldr	r3, [r3, #24]
 800d596:	0a1b      	lsrs	r3, r3, #8
 800d598:	f003 030f 	and.w	r3, r3, #15
 800d59c:	4912      	ldr	r1, [pc, #72]	@ (800d5e8 <HAL_RCC_ClockConfig+0x35c>)
 800d59e:	5ccb      	ldrb	r3, [r1, r3]
 800d5a0:	f003 031f 	and.w	r3, r3, #31
 800d5a4:	fa22 f303 	lsr.w	r3, r2, r3
 800d5a8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800d5aa:	4b0e      	ldr	r3, [pc, #56]	@ (800d5e4 <HAL_RCC_ClockConfig+0x358>)
 800d5ac:	699b      	ldr	r3, [r3, #24]
 800d5ae:	f003 030f 	and.w	r3, r3, #15
 800d5b2:	4a0d      	ldr	r2, [pc, #52]	@ (800d5e8 <HAL_RCC_ClockConfig+0x35c>)
 800d5b4:	5cd3      	ldrb	r3, [r2, r3]
 800d5b6:	f003 031f 	and.w	r3, r3, #31
 800d5ba:	693a      	ldr	r2, [r7, #16]
 800d5bc:	fa22 f303 	lsr.w	r3, r2, r3
 800d5c0:	4a0a      	ldr	r2, [pc, #40]	@ (800d5ec <HAL_RCC_ClockConfig+0x360>)
 800d5c2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800d5c4:	4a0a      	ldr	r2, [pc, #40]	@ (800d5f0 <HAL_RCC_ClockConfig+0x364>)
 800d5c6:	693b      	ldr	r3, [r7, #16]
 800d5c8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800d5ca:	4b0a      	ldr	r3, [pc, #40]	@ (800d5f4 <HAL_RCC_ClockConfig+0x368>)
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	4618      	mov	r0, r3
 800d5d0:	f7f8 f960 	bl	8005894 <HAL_InitTick>
 800d5d4:	4603      	mov	r3, r0
 800d5d6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800d5d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5da:	4618      	mov	r0, r3
 800d5dc:	3718      	adds	r7, #24
 800d5de:	46bd      	mov	sp, r7
 800d5e0:	bd80      	pop	{r7, pc}
 800d5e2:	bf00      	nop
 800d5e4:	58024400 	.word	0x58024400
 800d5e8:	080189e8 	.word	0x080189e8
 800d5ec:	2400003c 	.word	0x2400003c
 800d5f0:	24000038 	.word	0x24000038
 800d5f4:	24000040 	.word	0x24000040

0800d5f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d5f8:	b480      	push	{r7}
 800d5fa:	b089      	sub	sp, #36	@ 0x24
 800d5fc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800d5fe:	4bb3      	ldr	r3, [pc, #716]	@ (800d8cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d600:	691b      	ldr	r3, [r3, #16]
 800d602:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d606:	2b18      	cmp	r3, #24
 800d608:	f200 8155 	bhi.w	800d8b6 <HAL_RCC_GetSysClockFreq+0x2be>
 800d60c:	a201      	add	r2, pc, #4	@ (adr r2, 800d614 <HAL_RCC_GetSysClockFreq+0x1c>)
 800d60e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d612:	bf00      	nop
 800d614:	0800d679 	.word	0x0800d679
 800d618:	0800d8b7 	.word	0x0800d8b7
 800d61c:	0800d8b7 	.word	0x0800d8b7
 800d620:	0800d8b7 	.word	0x0800d8b7
 800d624:	0800d8b7 	.word	0x0800d8b7
 800d628:	0800d8b7 	.word	0x0800d8b7
 800d62c:	0800d8b7 	.word	0x0800d8b7
 800d630:	0800d8b7 	.word	0x0800d8b7
 800d634:	0800d69f 	.word	0x0800d69f
 800d638:	0800d8b7 	.word	0x0800d8b7
 800d63c:	0800d8b7 	.word	0x0800d8b7
 800d640:	0800d8b7 	.word	0x0800d8b7
 800d644:	0800d8b7 	.word	0x0800d8b7
 800d648:	0800d8b7 	.word	0x0800d8b7
 800d64c:	0800d8b7 	.word	0x0800d8b7
 800d650:	0800d8b7 	.word	0x0800d8b7
 800d654:	0800d6a5 	.word	0x0800d6a5
 800d658:	0800d8b7 	.word	0x0800d8b7
 800d65c:	0800d8b7 	.word	0x0800d8b7
 800d660:	0800d8b7 	.word	0x0800d8b7
 800d664:	0800d8b7 	.word	0x0800d8b7
 800d668:	0800d8b7 	.word	0x0800d8b7
 800d66c:	0800d8b7 	.word	0x0800d8b7
 800d670:	0800d8b7 	.word	0x0800d8b7
 800d674:	0800d6ab 	.word	0x0800d6ab
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d678:	4b94      	ldr	r3, [pc, #592]	@ (800d8cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	f003 0320 	and.w	r3, r3, #32
 800d680:	2b00      	cmp	r3, #0
 800d682:	d009      	beq.n	800d698 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d684:	4b91      	ldr	r3, [pc, #580]	@ (800d8cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	08db      	lsrs	r3, r3, #3
 800d68a:	f003 0303 	and.w	r3, r3, #3
 800d68e:	4a90      	ldr	r2, [pc, #576]	@ (800d8d0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800d690:	fa22 f303 	lsr.w	r3, r2, r3
 800d694:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800d696:	e111      	b.n	800d8bc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800d698:	4b8d      	ldr	r3, [pc, #564]	@ (800d8d0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800d69a:	61bb      	str	r3, [r7, #24]
      break;
 800d69c:	e10e      	b.n	800d8bc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800d69e:	4b8d      	ldr	r3, [pc, #564]	@ (800d8d4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800d6a0:	61bb      	str	r3, [r7, #24]
      break;
 800d6a2:	e10b      	b.n	800d8bc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800d6a4:	4b8c      	ldr	r3, [pc, #560]	@ (800d8d8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800d6a6:	61bb      	str	r3, [r7, #24]
      break;
 800d6a8:	e108      	b.n	800d8bc <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d6aa:	4b88      	ldr	r3, [pc, #544]	@ (800d8cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d6ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6ae:	f003 0303 	and.w	r3, r3, #3
 800d6b2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800d6b4:	4b85      	ldr	r3, [pc, #532]	@ (800d8cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d6b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6b8:	091b      	lsrs	r3, r3, #4
 800d6ba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d6be:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800d6c0:	4b82      	ldr	r3, [pc, #520]	@ (800d8cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d6c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6c4:	f003 0301 	and.w	r3, r3, #1
 800d6c8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800d6ca:	4b80      	ldr	r3, [pc, #512]	@ (800d8cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d6cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d6ce:	08db      	lsrs	r3, r3, #3
 800d6d0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d6d4:	68fa      	ldr	r2, [r7, #12]
 800d6d6:	fb02 f303 	mul.w	r3, r2, r3
 800d6da:	ee07 3a90 	vmov	s15, r3
 800d6de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d6e2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800d6e6:	693b      	ldr	r3, [r7, #16]
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	f000 80e1 	beq.w	800d8b0 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800d6ee:	697b      	ldr	r3, [r7, #20]
 800d6f0:	2b02      	cmp	r3, #2
 800d6f2:	f000 8083 	beq.w	800d7fc <HAL_RCC_GetSysClockFreq+0x204>
 800d6f6:	697b      	ldr	r3, [r7, #20]
 800d6f8:	2b02      	cmp	r3, #2
 800d6fa:	f200 80a1 	bhi.w	800d840 <HAL_RCC_GetSysClockFreq+0x248>
 800d6fe:	697b      	ldr	r3, [r7, #20]
 800d700:	2b00      	cmp	r3, #0
 800d702:	d003      	beq.n	800d70c <HAL_RCC_GetSysClockFreq+0x114>
 800d704:	697b      	ldr	r3, [r7, #20]
 800d706:	2b01      	cmp	r3, #1
 800d708:	d056      	beq.n	800d7b8 <HAL_RCC_GetSysClockFreq+0x1c0>
 800d70a:	e099      	b.n	800d840 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d70c:	4b6f      	ldr	r3, [pc, #444]	@ (800d8cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	f003 0320 	and.w	r3, r3, #32
 800d714:	2b00      	cmp	r3, #0
 800d716:	d02d      	beq.n	800d774 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d718:	4b6c      	ldr	r3, [pc, #432]	@ (800d8cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	08db      	lsrs	r3, r3, #3
 800d71e:	f003 0303 	and.w	r3, r3, #3
 800d722:	4a6b      	ldr	r2, [pc, #428]	@ (800d8d0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800d724:	fa22 f303 	lsr.w	r3, r2, r3
 800d728:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	ee07 3a90 	vmov	s15, r3
 800d730:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d734:	693b      	ldr	r3, [r7, #16]
 800d736:	ee07 3a90 	vmov	s15, r3
 800d73a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d73e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d742:	4b62      	ldr	r3, [pc, #392]	@ (800d8cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d746:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d74a:	ee07 3a90 	vmov	s15, r3
 800d74e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d752:	ed97 6a02 	vldr	s12, [r7, #8]
 800d756:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800d8dc <HAL_RCC_GetSysClockFreq+0x2e4>
 800d75a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d75e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d762:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d766:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d76a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d76e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800d772:	e087      	b.n	800d884 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d774:	693b      	ldr	r3, [r7, #16]
 800d776:	ee07 3a90 	vmov	s15, r3
 800d77a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d77e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800d8e0 <HAL_RCC_GetSysClockFreq+0x2e8>
 800d782:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d786:	4b51      	ldr	r3, [pc, #324]	@ (800d8cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d78a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d78e:	ee07 3a90 	vmov	s15, r3
 800d792:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d796:	ed97 6a02 	vldr	s12, [r7, #8]
 800d79a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800d8dc <HAL_RCC_GetSysClockFreq+0x2e4>
 800d79e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d7a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d7a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d7aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d7ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d7b2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800d7b6:	e065      	b.n	800d884 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d7b8:	693b      	ldr	r3, [r7, #16]
 800d7ba:	ee07 3a90 	vmov	s15, r3
 800d7be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d7c2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800d8e4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800d7c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d7ca:	4b40      	ldr	r3, [pc, #256]	@ (800d8cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d7cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d7ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d7d2:	ee07 3a90 	vmov	s15, r3
 800d7d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d7da:	ed97 6a02 	vldr	s12, [r7, #8]
 800d7de:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800d8dc <HAL_RCC_GetSysClockFreq+0x2e4>
 800d7e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d7e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d7ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d7ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d7f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d7f6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800d7fa:	e043      	b.n	800d884 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d7fc:	693b      	ldr	r3, [r7, #16]
 800d7fe:	ee07 3a90 	vmov	s15, r3
 800d802:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d806:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800d8e8 <HAL_RCC_GetSysClockFreq+0x2f0>
 800d80a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d80e:	4b2f      	ldr	r3, [pc, #188]	@ (800d8cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d812:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d816:	ee07 3a90 	vmov	s15, r3
 800d81a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d81e:	ed97 6a02 	vldr	s12, [r7, #8]
 800d822:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800d8dc <HAL_RCC_GetSysClockFreq+0x2e4>
 800d826:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d82a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d82e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d832:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d836:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d83a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800d83e:	e021      	b.n	800d884 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d840:	693b      	ldr	r3, [r7, #16]
 800d842:	ee07 3a90 	vmov	s15, r3
 800d846:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d84a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800d8e4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800d84e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d852:	4b1e      	ldr	r3, [pc, #120]	@ (800d8cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d856:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d85a:	ee07 3a90 	vmov	s15, r3
 800d85e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d862:	ed97 6a02 	vldr	s12, [r7, #8]
 800d866:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800d8dc <HAL_RCC_GetSysClockFreq+0x2e4>
 800d86a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d86e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d872:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d876:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d87a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d87e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800d882:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800d884:	4b11      	ldr	r3, [pc, #68]	@ (800d8cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d888:	0a5b      	lsrs	r3, r3, #9
 800d88a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d88e:	3301      	adds	r3, #1
 800d890:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800d892:	683b      	ldr	r3, [r7, #0]
 800d894:	ee07 3a90 	vmov	s15, r3
 800d898:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800d89c:	edd7 6a07 	vldr	s13, [r7, #28]
 800d8a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d8a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d8a8:	ee17 3a90 	vmov	r3, s15
 800d8ac:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800d8ae:	e005      	b.n	800d8bc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800d8b0:	2300      	movs	r3, #0
 800d8b2:	61bb      	str	r3, [r7, #24]
      break;
 800d8b4:	e002      	b.n	800d8bc <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800d8b6:	4b07      	ldr	r3, [pc, #28]	@ (800d8d4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800d8b8:	61bb      	str	r3, [r7, #24]
      break;
 800d8ba:	bf00      	nop
  }

  return sysclockfreq;
 800d8bc:	69bb      	ldr	r3, [r7, #24]
}
 800d8be:	4618      	mov	r0, r3
 800d8c0:	3724      	adds	r7, #36	@ 0x24
 800d8c2:	46bd      	mov	sp, r7
 800d8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8c8:	4770      	bx	lr
 800d8ca:	bf00      	nop
 800d8cc:	58024400 	.word	0x58024400
 800d8d0:	03d09000 	.word	0x03d09000
 800d8d4:	003d0900 	.word	0x003d0900
 800d8d8:	017d7840 	.word	0x017d7840
 800d8dc:	46000000 	.word	0x46000000
 800d8e0:	4c742400 	.word	0x4c742400
 800d8e4:	4a742400 	.word	0x4a742400
 800d8e8:	4bbebc20 	.word	0x4bbebc20

0800d8ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d8ec:	b580      	push	{r7, lr}
 800d8ee:	b082      	sub	sp, #8
 800d8f0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800d8f2:	f7ff fe81 	bl	800d5f8 <HAL_RCC_GetSysClockFreq>
 800d8f6:	4602      	mov	r2, r0
 800d8f8:	4b10      	ldr	r3, [pc, #64]	@ (800d93c <HAL_RCC_GetHCLKFreq+0x50>)
 800d8fa:	699b      	ldr	r3, [r3, #24]
 800d8fc:	0a1b      	lsrs	r3, r3, #8
 800d8fe:	f003 030f 	and.w	r3, r3, #15
 800d902:	490f      	ldr	r1, [pc, #60]	@ (800d940 <HAL_RCC_GetHCLKFreq+0x54>)
 800d904:	5ccb      	ldrb	r3, [r1, r3]
 800d906:	f003 031f 	and.w	r3, r3, #31
 800d90a:	fa22 f303 	lsr.w	r3, r2, r3
 800d90e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800d910:	4b0a      	ldr	r3, [pc, #40]	@ (800d93c <HAL_RCC_GetHCLKFreq+0x50>)
 800d912:	699b      	ldr	r3, [r3, #24]
 800d914:	f003 030f 	and.w	r3, r3, #15
 800d918:	4a09      	ldr	r2, [pc, #36]	@ (800d940 <HAL_RCC_GetHCLKFreq+0x54>)
 800d91a:	5cd3      	ldrb	r3, [r2, r3]
 800d91c:	f003 031f 	and.w	r3, r3, #31
 800d920:	687a      	ldr	r2, [r7, #4]
 800d922:	fa22 f303 	lsr.w	r3, r2, r3
 800d926:	4a07      	ldr	r2, [pc, #28]	@ (800d944 <HAL_RCC_GetHCLKFreq+0x58>)
 800d928:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800d92a:	4a07      	ldr	r2, [pc, #28]	@ (800d948 <HAL_RCC_GetHCLKFreq+0x5c>)
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800d930:	4b04      	ldr	r3, [pc, #16]	@ (800d944 <HAL_RCC_GetHCLKFreq+0x58>)
 800d932:	681b      	ldr	r3, [r3, #0]
}
 800d934:	4618      	mov	r0, r3
 800d936:	3708      	adds	r7, #8
 800d938:	46bd      	mov	sp, r7
 800d93a:	bd80      	pop	{r7, pc}
 800d93c:	58024400 	.word	0x58024400
 800d940:	080189e8 	.word	0x080189e8
 800d944:	2400003c 	.word	0x2400003c
 800d948:	24000038 	.word	0x24000038

0800d94c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d94c:	b580      	push	{r7, lr}
 800d94e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800d950:	f7ff ffcc 	bl	800d8ec <HAL_RCC_GetHCLKFreq>
 800d954:	4602      	mov	r2, r0
 800d956:	4b06      	ldr	r3, [pc, #24]	@ (800d970 <HAL_RCC_GetPCLK1Freq+0x24>)
 800d958:	69db      	ldr	r3, [r3, #28]
 800d95a:	091b      	lsrs	r3, r3, #4
 800d95c:	f003 0307 	and.w	r3, r3, #7
 800d960:	4904      	ldr	r1, [pc, #16]	@ (800d974 <HAL_RCC_GetPCLK1Freq+0x28>)
 800d962:	5ccb      	ldrb	r3, [r1, r3]
 800d964:	f003 031f 	and.w	r3, r3, #31
 800d968:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800d96c:	4618      	mov	r0, r3
 800d96e:	bd80      	pop	{r7, pc}
 800d970:	58024400 	.word	0x58024400
 800d974:	080189e8 	.word	0x080189e8

0800d978 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d978:	b580      	push	{r7, lr}
 800d97a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800d97c:	f7ff ffb6 	bl	800d8ec <HAL_RCC_GetHCLKFreq>
 800d980:	4602      	mov	r2, r0
 800d982:	4b06      	ldr	r3, [pc, #24]	@ (800d99c <HAL_RCC_GetPCLK2Freq+0x24>)
 800d984:	69db      	ldr	r3, [r3, #28]
 800d986:	0a1b      	lsrs	r3, r3, #8
 800d988:	f003 0307 	and.w	r3, r3, #7
 800d98c:	4904      	ldr	r1, [pc, #16]	@ (800d9a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800d98e:	5ccb      	ldrb	r3, [r1, r3]
 800d990:	f003 031f 	and.w	r3, r3, #31
 800d994:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800d998:	4618      	mov	r0, r3
 800d99a:	bd80      	pop	{r7, pc}
 800d99c:	58024400 	.word	0x58024400
 800d9a0:	080189e8 	.word	0x080189e8

0800d9a4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800d9a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d9a8:	b0ca      	sub	sp, #296	@ 0x128
 800d9aa:	af00      	add	r7, sp, #0
 800d9ac:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800d9b0:	2300      	movs	r3, #0
 800d9b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800d9b6:	2300      	movs	r3, #0
 800d9b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800d9bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d9c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9c4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800d9c8:	2500      	movs	r5, #0
 800d9ca:	ea54 0305 	orrs.w	r3, r4, r5
 800d9ce:	d049      	beq.n	800da64 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800d9d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d9d4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d9d6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800d9da:	d02f      	beq.n	800da3c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800d9dc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800d9e0:	d828      	bhi.n	800da34 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800d9e2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d9e6:	d01a      	beq.n	800da1e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800d9e8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d9ec:	d822      	bhi.n	800da34 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800d9ee:	2b00      	cmp	r3, #0
 800d9f0:	d003      	beq.n	800d9fa <HAL_RCCEx_PeriphCLKConfig+0x56>
 800d9f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d9f6:	d007      	beq.n	800da08 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800d9f8:	e01c      	b.n	800da34 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d9fa:	4bb8      	ldr	r3, [pc, #736]	@ (800dcdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800d9fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9fe:	4ab7      	ldr	r2, [pc, #732]	@ (800dcdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800da00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800da04:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800da06:	e01a      	b.n	800da3e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800da08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da0c:	3308      	adds	r3, #8
 800da0e:	2102      	movs	r1, #2
 800da10:	4618      	mov	r0, r3
 800da12:	f001 fc8f 	bl	800f334 <RCCEx_PLL2_Config>
 800da16:	4603      	mov	r3, r0
 800da18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800da1c:	e00f      	b.n	800da3e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800da1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da22:	3328      	adds	r3, #40	@ 0x28
 800da24:	2102      	movs	r1, #2
 800da26:	4618      	mov	r0, r3
 800da28:	f001 fd36 	bl	800f498 <RCCEx_PLL3_Config>
 800da2c:	4603      	mov	r3, r0
 800da2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800da32:	e004      	b.n	800da3e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800da34:	2301      	movs	r3, #1
 800da36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800da3a:	e000      	b.n	800da3e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800da3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800da3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800da42:	2b00      	cmp	r3, #0
 800da44:	d10a      	bne.n	800da5c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800da46:	4ba5      	ldr	r3, [pc, #660]	@ (800dcdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800da48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800da4a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800da4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da52:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800da54:	4aa1      	ldr	r2, [pc, #644]	@ (800dcdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800da56:	430b      	orrs	r3, r1
 800da58:	6513      	str	r3, [r2, #80]	@ 0x50
 800da5a:	e003      	b.n	800da64 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800da5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800da60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800da64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da6c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800da70:	f04f 0900 	mov.w	r9, #0
 800da74:	ea58 0309 	orrs.w	r3, r8, r9
 800da78:	d047      	beq.n	800db0a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800da7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800da80:	2b04      	cmp	r3, #4
 800da82:	d82a      	bhi.n	800dada <HAL_RCCEx_PeriphCLKConfig+0x136>
 800da84:	a201      	add	r2, pc, #4	@ (adr r2, 800da8c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800da86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da8a:	bf00      	nop
 800da8c:	0800daa1 	.word	0x0800daa1
 800da90:	0800daaf 	.word	0x0800daaf
 800da94:	0800dac5 	.word	0x0800dac5
 800da98:	0800dae3 	.word	0x0800dae3
 800da9c:	0800dae3 	.word	0x0800dae3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800daa0:	4b8e      	ldr	r3, [pc, #568]	@ (800dcdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800daa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800daa4:	4a8d      	ldr	r2, [pc, #564]	@ (800dcdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800daa6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800daaa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800daac:	e01a      	b.n	800dae4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800daae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dab2:	3308      	adds	r3, #8
 800dab4:	2100      	movs	r1, #0
 800dab6:	4618      	mov	r0, r3
 800dab8:	f001 fc3c 	bl	800f334 <RCCEx_PLL2_Config>
 800dabc:	4603      	mov	r3, r0
 800dabe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800dac2:	e00f      	b.n	800dae4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800dac4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dac8:	3328      	adds	r3, #40	@ 0x28
 800daca:	2100      	movs	r1, #0
 800dacc:	4618      	mov	r0, r3
 800dace:	f001 fce3 	bl	800f498 <RCCEx_PLL3_Config>
 800dad2:	4603      	mov	r3, r0
 800dad4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800dad8:	e004      	b.n	800dae4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800dada:	2301      	movs	r3, #1
 800dadc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800dae0:	e000      	b.n	800dae4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800dae2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dae4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d10a      	bne.n	800db02 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800daec:	4b7b      	ldr	r3, [pc, #492]	@ (800dcdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800daee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800daf0:	f023 0107 	bic.w	r1, r3, #7
 800daf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800daf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dafa:	4a78      	ldr	r2, [pc, #480]	@ (800dcdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800dafc:	430b      	orrs	r3, r1
 800dafe:	6513      	str	r3, [r2, #80]	@ 0x50
 800db00:	e003      	b.n	800db0a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800db02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800db06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800db0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800db0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db12:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800db16:	f04f 0b00 	mov.w	fp, #0
 800db1a:	ea5a 030b 	orrs.w	r3, sl, fp
 800db1e:	d04c      	beq.n	800dbba <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800db20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800db24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800db26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800db2a:	d030      	beq.n	800db8e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800db2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800db30:	d829      	bhi.n	800db86 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800db32:	2bc0      	cmp	r3, #192	@ 0xc0
 800db34:	d02d      	beq.n	800db92 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800db36:	2bc0      	cmp	r3, #192	@ 0xc0
 800db38:	d825      	bhi.n	800db86 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800db3a:	2b80      	cmp	r3, #128	@ 0x80
 800db3c:	d018      	beq.n	800db70 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800db3e:	2b80      	cmp	r3, #128	@ 0x80
 800db40:	d821      	bhi.n	800db86 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800db42:	2b00      	cmp	r3, #0
 800db44:	d002      	beq.n	800db4c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800db46:	2b40      	cmp	r3, #64	@ 0x40
 800db48:	d007      	beq.n	800db5a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800db4a:	e01c      	b.n	800db86 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800db4c:	4b63      	ldr	r3, [pc, #396]	@ (800dcdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800db4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db50:	4a62      	ldr	r2, [pc, #392]	@ (800dcdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800db52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800db56:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800db58:	e01c      	b.n	800db94 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800db5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800db5e:	3308      	adds	r3, #8
 800db60:	2100      	movs	r1, #0
 800db62:	4618      	mov	r0, r3
 800db64:	f001 fbe6 	bl	800f334 <RCCEx_PLL2_Config>
 800db68:	4603      	mov	r3, r0
 800db6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800db6e:	e011      	b.n	800db94 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800db70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800db74:	3328      	adds	r3, #40	@ 0x28
 800db76:	2100      	movs	r1, #0
 800db78:	4618      	mov	r0, r3
 800db7a:	f001 fc8d 	bl	800f498 <RCCEx_PLL3_Config>
 800db7e:	4603      	mov	r3, r0
 800db80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800db84:	e006      	b.n	800db94 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800db86:	2301      	movs	r3, #1
 800db88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800db8c:	e002      	b.n	800db94 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800db8e:	bf00      	nop
 800db90:	e000      	b.n	800db94 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800db92:	bf00      	nop
    }

    if (ret == HAL_OK)
 800db94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d10a      	bne.n	800dbb2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800db9c:	4b4f      	ldr	r3, [pc, #316]	@ (800dcdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800db9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dba0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800dba4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dba8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800dbaa:	4a4c      	ldr	r2, [pc, #304]	@ (800dcdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800dbac:	430b      	orrs	r3, r1
 800dbae:	6513      	str	r3, [r2, #80]	@ 0x50
 800dbb0:	e003      	b.n	800dbba <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dbb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dbb6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800dbba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dbbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbc2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800dbc6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800dbca:	2300      	movs	r3, #0
 800dbcc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800dbd0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800dbd4:	460b      	mov	r3, r1
 800dbd6:	4313      	orrs	r3, r2
 800dbd8:	d053      	beq.n	800dc82 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800dbda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dbde:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800dbe2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800dbe6:	d035      	beq.n	800dc54 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800dbe8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800dbec:	d82e      	bhi.n	800dc4c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800dbee:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800dbf2:	d031      	beq.n	800dc58 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800dbf4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800dbf8:	d828      	bhi.n	800dc4c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800dbfa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800dbfe:	d01a      	beq.n	800dc36 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800dc00:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800dc04:	d822      	bhi.n	800dc4c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d003      	beq.n	800dc12 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800dc0a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800dc0e:	d007      	beq.n	800dc20 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800dc10:	e01c      	b.n	800dc4c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800dc12:	4b32      	ldr	r3, [pc, #200]	@ (800dcdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800dc14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc16:	4a31      	ldr	r2, [pc, #196]	@ (800dcdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800dc18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800dc1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800dc1e:	e01c      	b.n	800dc5a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800dc20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dc24:	3308      	adds	r3, #8
 800dc26:	2100      	movs	r1, #0
 800dc28:	4618      	mov	r0, r3
 800dc2a:	f001 fb83 	bl	800f334 <RCCEx_PLL2_Config>
 800dc2e:	4603      	mov	r3, r0
 800dc30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800dc34:	e011      	b.n	800dc5a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800dc36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dc3a:	3328      	adds	r3, #40	@ 0x28
 800dc3c:	2100      	movs	r1, #0
 800dc3e:	4618      	mov	r0, r3
 800dc40:	f001 fc2a 	bl	800f498 <RCCEx_PLL3_Config>
 800dc44:	4603      	mov	r3, r0
 800dc46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800dc4a:	e006      	b.n	800dc5a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800dc4c:	2301      	movs	r3, #1
 800dc4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800dc52:	e002      	b.n	800dc5a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800dc54:	bf00      	nop
 800dc56:	e000      	b.n	800dc5a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800dc58:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dc5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d10b      	bne.n	800dc7a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800dc62:	4b1e      	ldr	r3, [pc, #120]	@ (800dcdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800dc64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dc66:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800dc6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dc6e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800dc72:	4a1a      	ldr	r2, [pc, #104]	@ (800dcdc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800dc74:	430b      	orrs	r3, r1
 800dc76:	6593      	str	r3, [r2, #88]	@ 0x58
 800dc78:	e003      	b.n	800dc82 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dc7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dc7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800dc82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dc86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc8a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800dc8e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800dc92:	2300      	movs	r3, #0
 800dc94:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800dc98:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800dc9c:	460b      	mov	r3, r1
 800dc9e:	4313      	orrs	r3, r2
 800dca0:	d056      	beq.n	800dd50 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800dca2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dca6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800dcaa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800dcae:	d038      	beq.n	800dd22 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800dcb0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800dcb4:	d831      	bhi.n	800dd1a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800dcb6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800dcba:	d034      	beq.n	800dd26 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800dcbc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800dcc0:	d82b      	bhi.n	800dd1a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800dcc2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800dcc6:	d01d      	beq.n	800dd04 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800dcc8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800dccc:	d825      	bhi.n	800dd1a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d006      	beq.n	800dce0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800dcd2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800dcd6:	d00a      	beq.n	800dcee <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800dcd8:	e01f      	b.n	800dd1a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800dcda:	bf00      	nop
 800dcdc:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800dce0:	4ba2      	ldr	r3, [pc, #648]	@ (800df6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800dce2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dce4:	4aa1      	ldr	r2, [pc, #644]	@ (800df6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800dce6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800dcea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800dcec:	e01c      	b.n	800dd28 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800dcee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dcf2:	3308      	adds	r3, #8
 800dcf4:	2100      	movs	r1, #0
 800dcf6:	4618      	mov	r0, r3
 800dcf8:	f001 fb1c 	bl	800f334 <RCCEx_PLL2_Config>
 800dcfc:	4603      	mov	r3, r0
 800dcfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800dd02:	e011      	b.n	800dd28 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800dd04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dd08:	3328      	adds	r3, #40	@ 0x28
 800dd0a:	2100      	movs	r1, #0
 800dd0c:	4618      	mov	r0, r3
 800dd0e:	f001 fbc3 	bl	800f498 <RCCEx_PLL3_Config>
 800dd12:	4603      	mov	r3, r0
 800dd14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800dd18:	e006      	b.n	800dd28 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800dd1a:	2301      	movs	r3, #1
 800dd1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800dd20:	e002      	b.n	800dd28 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800dd22:	bf00      	nop
 800dd24:	e000      	b.n	800dd28 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800dd26:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dd28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d10b      	bne.n	800dd48 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800dd30:	4b8e      	ldr	r3, [pc, #568]	@ (800df6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800dd32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dd34:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800dd38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dd3c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800dd40:	4a8a      	ldr	r2, [pc, #552]	@ (800df6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800dd42:	430b      	orrs	r3, r1
 800dd44:	6593      	str	r3, [r2, #88]	@ 0x58
 800dd46:	e003      	b.n	800dd50 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dd48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dd4c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800dd50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dd54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd58:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800dd5c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800dd60:	2300      	movs	r3, #0
 800dd62:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800dd66:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800dd6a:	460b      	mov	r3, r1
 800dd6c:	4313      	orrs	r3, r2
 800dd6e:	d03a      	beq.n	800dde6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800dd70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dd74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dd76:	2b30      	cmp	r3, #48	@ 0x30
 800dd78:	d01f      	beq.n	800ddba <HAL_RCCEx_PeriphCLKConfig+0x416>
 800dd7a:	2b30      	cmp	r3, #48	@ 0x30
 800dd7c:	d819      	bhi.n	800ddb2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800dd7e:	2b20      	cmp	r3, #32
 800dd80:	d00c      	beq.n	800dd9c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800dd82:	2b20      	cmp	r3, #32
 800dd84:	d815      	bhi.n	800ddb2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d019      	beq.n	800ddbe <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800dd8a:	2b10      	cmp	r3, #16
 800dd8c:	d111      	bne.n	800ddb2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800dd8e:	4b77      	ldr	r3, [pc, #476]	@ (800df6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800dd90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd92:	4a76      	ldr	r2, [pc, #472]	@ (800df6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800dd94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800dd98:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800dd9a:	e011      	b.n	800ddc0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800dd9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dda0:	3308      	adds	r3, #8
 800dda2:	2102      	movs	r1, #2
 800dda4:	4618      	mov	r0, r3
 800dda6:	f001 fac5 	bl	800f334 <RCCEx_PLL2_Config>
 800ddaa:	4603      	mov	r3, r0
 800ddac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800ddb0:	e006      	b.n	800ddc0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800ddb2:	2301      	movs	r3, #1
 800ddb4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ddb8:	e002      	b.n	800ddc0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800ddba:	bf00      	nop
 800ddbc:	e000      	b.n	800ddc0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800ddbe:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ddc0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d10a      	bne.n	800ddde <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800ddc8:	4b68      	ldr	r3, [pc, #416]	@ (800df6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ddca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ddcc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800ddd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ddd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ddd6:	4a65      	ldr	r2, [pc, #404]	@ (800df6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ddd8:	430b      	orrs	r3, r1
 800ddda:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800dddc:	e003      	b.n	800dde6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ddde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dde2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800dde6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ddea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddee:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800ddf2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800ddf6:	2300      	movs	r3, #0
 800ddf8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800ddfc:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800de00:	460b      	mov	r3, r1
 800de02:	4313      	orrs	r3, r2
 800de04:	d051      	beq.n	800deaa <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800de06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800de0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800de10:	d035      	beq.n	800de7e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800de12:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800de16:	d82e      	bhi.n	800de76 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800de18:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800de1c:	d031      	beq.n	800de82 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800de1e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800de22:	d828      	bhi.n	800de76 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800de24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800de28:	d01a      	beq.n	800de60 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800de2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800de2e:	d822      	bhi.n	800de76 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800de30:	2b00      	cmp	r3, #0
 800de32:	d003      	beq.n	800de3c <HAL_RCCEx_PeriphCLKConfig+0x498>
 800de34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800de38:	d007      	beq.n	800de4a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800de3a:	e01c      	b.n	800de76 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800de3c:	4b4b      	ldr	r3, [pc, #300]	@ (800df6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800de3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de40:	4a4a      	ldr	r2, [pc, #296]	@ (800df6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800de42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800de46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800de48:	e01c      	b.n	800de84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800de4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de4e:	3308      	adds	r3, #8
 800de50:	2100      	movs	r1, #0
 800de52:	4618      	mov	r0, r3
 800de54:	f001 fa6e 	bl	800f334 <RCCEx_PLL2_Config>
 800de58:	4603      	mov	r3, r0
 800de5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800de5e:	e011      	b.n	800de84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800de60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de64:	3328      	adds	r3, #40	@ 0x28
 800de66:	2100      	movs	r1, #0
 800de68:	4618      	mov	r0, r3
 800de6a:	f001 fb15 	bl	800f498 <RCCEx_PLL3_Config>
 800de6e:	4603      	mov	r3, r0
 800de70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800de74:	e006      	b.n	800de84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800de76:	2301      	movs	r3, #1
 800de78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800de7c:	e002      	b.n	800de84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800de7e:	bf00      	nop
 800de80:	e000      	b.n	800de84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800de82:	bf00      	nop
    }

    if (ret == HAL_OK)
 800de84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d10a      	bne.n	800dea2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800de8c:	4b37      	ldr	r3, [pc, #220]	@ (800df6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800de8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800de90:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800de94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800de9a:	4a34      	ldr	r2, [pc, #208]	@ (800df6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800de9c:	430b      	orrs	r3, r1
 800de9e:	6513      	str	r3, [r2, #80]	@ 0x50
 800dea0:	e003      	b.n	800deaa <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dea2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dea6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800deaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800deae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deb2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800deb6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800deba:	2300      	movs	r3, #0
 800debc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800dec0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800dec4:	460b      	mov	r3, r1
 800dec6:	4313      	orrs	r3, r2
 800dec8:	d056      	beq.n	800df78 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800deca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dece:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ded0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ded4:	d033      	beq.n	800df3e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800ded6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800deda:	d82c      	bhi.n	800df36 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800dedc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800dee0:	d02f      	beq.n	800df42 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800dee2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800dee6:	d826      	bhi.n	800df36 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800dee8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800deec:	d02b      	beq.n	800df46 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800deee:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800def2:	d820      	bhi.n	800df36 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800def4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800def8:	d012      	beq.n	800df20 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800defa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800defe:	d81a      	bhi.n	800df36 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800df00:	2b00      	cmp	r3, #0
 800df02:	d022      	beq.n	800df4a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800df04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800df08:	d115      	bne.n	800df36 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800df0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df0e:	3308      	adds	r3, #8
 800df10:	2101      	movs	r1, #1
 800df12:	4618      	mov	r0, r3
 800df14:	f001 fa0e 	bl	800f334 <RCCEx_PLL2_Config>
 800df18:	4603      	mov	r3, r0
 800df1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800df1e:	e015      	b.n	800df4c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800df20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df24:	3328      	adds	r3, #40	@ 0x28
 800df26:	2101      	movs	r1, #1
 800df28:	4618      	mov	r0, r3
 800df2a:	f001 fab5 	bl	800f498 <RCCEx_PLL3_Config>
 800df2e:	4603      	mov	r3, r0
 800df30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800df34:	e00a      	b.n	800df4c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800df36:	2301      	movs	r3, #1
 800df38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800df3c:	e006      	b.n	800df4c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800df3e:	bf00      	nop
 800df40:	e004      	b.n	800df4c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800df42:	bf00      	nop
 800df44:	e002      	b.n	800df4c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800df46:	bf00      	nop
 800df48:	e000      	b.n	800df4c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800df4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800df4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800df50:	2b00      	cmp	r3, #0
 800df52:	d10d      	bne.n	800df70 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800df54:	4b05      	ldr	r3, [pc, #20]	@ (800df6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800df56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800df58:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800df5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df60:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800df62:	4a02      	ldr	r2, [pc, #8]	@ (800df6c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800df64:	430b      	orrs	r3, r1
 800df66:	6513      	str	r3, [r2, #80]	@ 0x50
 800df68:	e006      	b.n	800df78 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800df6a:	bf00      	nop
 800df6c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800df70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800df74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800df78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df80:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800df84:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800df88:	2300      	movs	r3, #0
 800df8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800df8e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800df92:	460b      	mov	r3, r1
 800df94:	4313      	orrs	r3, r2
 800df96:	d055      	beq.n	800e044 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800df98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df9c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800dfa0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800dfa4:	d033      	beq.n	800e00e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800dfa6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800dfaa:	d82c      	bhi.n	800e006 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800dfac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dfb0:	d02f      	beq.n	800e012 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800dfb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dfb6:	d826      	bhi.n	800e006 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800dfb8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800dfbc:	d02b      	beq.n	800e016 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800dfbe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800dfc2:	d820      	bhi.n	800e006 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800dfc4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dfc8:	d012      	beq.n	800dff0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800dfca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dfce:	d81a      	bhi.n	800e006 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d022      	beq.n	800e01a <HAL_RCCEx_PeriphCLKConfig+0x676>
 800dfd4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dfd8:	d115      	bne.n	800e006 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800dfda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dfde:	3308      	adds	r3, #8
 800dfe0:	2101      	movs	r1, #1
 800dfe2:	4618      	mov	r0, r3
 800dfe4:	f001 f9a6 	bl	800f334 <RCCEx_PLL2_Config>
 800dfe8:	4603      	mov	r3, r0
 800dfea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800dfee:	e015      	b.n	800e01c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800dff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dff4:	3328      	adds	r3, #40	@ 0x28
 800dff6:	2101      	movs	r1, #1
 800dff8:	4618      	mov	r0, r3
 800dffa:	f001 fa4d 	bl	800f498 <RCCEx_PLL3_Config>
 800dffe:	4603      	mov	r3, r0
 800e000:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800e004:	e00a      	b.n	800e01c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800e006:	2301      	movs	r3, #1
 800e008:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e00c:	e006      	b.n	800e01c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800e00e:	bf00      	nop
 800e010:	e004      	b.n	800e01c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800e012:	bf00      	nop
 800e014:	e002      	b.n	800e01c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800e016:	bf00      	nop
 800e018:	e000      	b.n	800e01c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800e01a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e01c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e020:	2b00      	cmp	r3, #0
 800e022:	d10b      	bne.n	800e03c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800e024:	4ba3      	ldr	r3, [pc, #652]	@ (800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e028:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800e02c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e030:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e034:	4a9f      	ldr	r2, [pc, #636]	@ (800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e036:	430b      	orrs	r3, r1
 800e038:	6593      	str	r3, [r2, #88]	@ 0x58
 800e03a:	e003      	b.n	800e044 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e03c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e040:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800e044:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e04c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800e050:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e054:	2300      	movs	r3, #0
 800e056:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800e05a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800e05e:	460b      	mov	r3, r1
 800e060:	4313      	orrs	r3, r2
 800e062:	d037      	beq.n	800e0d4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800e064:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e068:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e06a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e06e:	d00e      	beq.n	800e08e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800e070:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e074:	d816      	bhi.n	800e0a4 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800e076:	2b00      	cmp	r3, #0
 800e078:	d018      	beq.n	800e0ac <HAL_RCCEx_PeriphCLKConfig+0x708>
 800e07a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e07e:	d111      	bne.n	800e0a4 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e080:	4b8c      	ldr	r3, [pc, #560]	@ (800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e084:	4a8b      	ldr	r2, [pc, #556]	@ (800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e086:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e08a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800e08c:	e00f      	b.n	800e0ae <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e08e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e092:	3308      	adds	r3, #8
 800e094:	2101      	movs	r1, #1
 800e096:	4618      	mov	r0, r3
 800e098:	f001 f94c 	bl	800f334 <RCCEx_PLL2_Config>
 800e09c:	4603      	mov	r3, r0
 800e09e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800e0a2:	e004      	b.n	800e0ae <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e0a4:	2301      	movs	r3, #1
 800e0a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e0aa:	e000      	b.n	800e0ae <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800e0ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e0ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d10a      	bne.n	800e0cc <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800e0b6:	4b7f      	ldr	r3, [pc, #508]	@ (800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e0b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e0ba:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800e0be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e0c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e0c4:	4a7b      	ldr	r2, [pc, #492]	@ (800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e0c6:	430b      	orrs	r3, r1
 800e0c8:	6513      	str	r3, [r2, #80]	@ 0x50
 800e0ca:	e003      	b.n	800e0d4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e0cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e0d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800e0d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e0d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0dc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800e0e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e0e4:	2300      	movs	r3, #0
 800e0e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800e0ea:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800e0ee:	460b      	mov	r3, r1
 800e0f0:	4313      	orrs	r3, r2
 800e0f2:	d039      	beq.n	800e168 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800e0f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e0f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e0fa:	2b03      	cmp	r3, #3
 800e0fc:	d81c      	bhi.n	800e138 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800e0fe:	a201      	add	r2, pc, #4	@ (adr r2, 800e104 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800e100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e104:	0800e141 	.word	0x0800e141
 800e108:	0800e115 	.word	0x0800e115
 800e10c:	0800e123 	.word	0x0800e123
 800e110:	0800e141 	.word	0x0800e141
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e114:	4b67      	ldr	r3, [pc, #412]	@ (800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e118:	4a66      	ldr	r2, [pc, #408]	@ (800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e11a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e11e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800e120:	e00f      	b.n	800e142 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e122:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e126:	3308      	adds	r3, #8
 800e128:	2102      	movs	r1, #2
 800e12a:	4618      	mov	r0, r3
 800e12c:	f001 f902 	bl	800f334 <RCCEx_PLL2_Config>
 800e130:	4603      	mov	r3, r0
 800e132:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800e136:	e004      	b.n	800e142 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800e138:	2301      	movs	r3, #1
 800e13a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e13e:	e000      	b.n	800e142 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800e140:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e142:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e146:	2b00      	cmp	r3, #0
 800e148:	d10a      	bne.n	800e160 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800e14a:	4b5a      	ldr	r3, [pc, #360]	@ (800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e14c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e14e:	f023 0103 	bic.w	r1, r3, #3
 800e152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e156:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e158:	4a56      	ldr	r2, [pc, #344]	@ (800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e15a:	430b      	orrs	r3, r1
 800e15c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e15e:	e003      	b.n	800e168 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e160:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e164:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800e168:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e16c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e170:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800e174:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e178:	2300      	movs	r3, #0
 800e17a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800e17e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800e182:	460b      	mov	r3, r1
 800e184:	4313      	orrs	r3, r2
 800e186:	f000 809f 	beq.w	800e2c8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e18a:	4b4b      	ldr	r3, [pc, #300]	@ (800e2b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	4a4a      	ldr	r2, [pc, #296]	@ (800e2b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800e190:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e194:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e196:	f7f7 fbc7 	bl	8005928 <HAL_GetTick>
 800e19a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e19e:	e00b      	b.n	800e1b8 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e1a0:	f7f7 fbc2 	bl	8005928 <HAL_GetTick>
 800e1a4:	4602      	mov	r2, r0
 800e1a6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800e1aa:	1ad3      	subs	r3, r2, r3
 800e1ac:	2b64      	cmp	r3, #100	@ 0x64
 800e1ae:	d903      	bls.n	800e1b8 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800e1b0:	2303      	movs	r3, #3
 800e1b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e1b6:	e005      	b.n	800e1c4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e1b8:	4b3f      	ldr	r3, [pc, #252]	@ (800e2b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800e1ba:	681b      	ldr	r3, [r3, #0]
 800e1bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d0ed      	beq.n	800e1a0 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800e1c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d179      	bne.n	800e2c0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800e1cc:	4b39      	ldr	r3, [pc, #228]	@ (800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e1ce:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800e1d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e1d4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e1d8:	4053      	eors	r3, r2
 800e1da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d015      	beq.n	800e20e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800e1e2:	4b34      	ldr	r3, [pc, #208]	@ (800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e1e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e1e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e1ea:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800e1ee:	4b31      	ldr	r3, [pc, #196]	@ (800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e1f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e1f2:	4a30      	ldr	r2, [pc, #192]	@ (800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e1f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e1f8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800e1fa:	4b2e      	ldr	r3, [pc, #184]	@ (800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e1fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e1fe:	4a2d      	ldr	r2, [pc, #180]	@ (800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e200:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e204:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800e206:	4a2b      	ldr	r2, [pc, #172]	@ (800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e208:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800e20c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800e20e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e212:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e216:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e21a:	d118      	bne.n	800e24e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e21c:	f7f7 fb84 	bl	8005928 <HAL_GetTick>
 800e220:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e224:	e00d      	b.n	800e242 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e226:	f7f7 fb7f 	bl	8005928 <HAL_GetTick>
 800e22a:	4602      	mov	r2, r0
 800e22c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800e230:	1ad2      	subs	r2, r2, r3
 800e232:	f241 3388 	movw	r3, #5000	@ 0x1388
 800e236:	429a      	cmp	r2, r3
 800e238:	d903      	bls.n	800e242 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800e23a:	2303      	movs	r3, #3
 800e23c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800e240:	e005      	b.n	800e24e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e242:	4b1c      	ldr	r3, [pc, #112]	@ (800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e244:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e246:	f003 0302 	and.w	r3, r3, #2
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d0eb      	beq.n	800e226 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800e24e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e252:	2b00      	cmp	r3, #0
 800e254:	d129      	bne.n	800e2aa <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e25a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e25e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e262:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e266:	d10e      	bne.n	800e286 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800e268:	4b12      	ldr	r3, [pc, #72]	@ (800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e26a:	691b      	ldr	r3, [r3, #16]
 800e26c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800e270:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e274:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e278:	091a      	lsrs	r2, r3, #4
 800e27a:	4b10      	ldr	r3, [pc, #64]	@ (800e2bc <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800e27c:	4013      	ands	r3, r2
 800e27e:	4a0d      	ldr	r2, [pc, #52]	@ (800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e280:	430b      	orrs	r3, r1
 800e282:	6113      	str	r3, [r2, #16]
 800e284:	e005      	b.n	800e292 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800e286:	4b0b      	ldr	r3, [pc, #44]	@ (800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e288:	691b      	ldr	r3, [r3, #16]
 800e28a:	4a0a      	ldr	r2, [pc, #40]	@ (800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e28c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800e290:	6113      	str	r3, [r2, #16]
 800e292:	4b08      	ldr	r3, [pc, #32]	@ (800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e294:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800e296:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e29a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e29e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e2a2:	4a04      	ldr	r2, [pc, #16]	@ (800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e2a4:	430b      	orrs	r3, r1
 800e2a6:	6713      	str	r3, [r2, #112]	@ 0x70
 800e2a8:	e00e      	b.n	800e2c8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800e2aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e2ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800e2b2:	e009      	b.n	800e2c8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800e2b4:	58024400 	.word	0x58024400
 800e2b8:	58024800 	.word	0x58024800
 800e2bc:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e2c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e2c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800e2c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e2cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2d0:	f002 0301 	and.w	r3, r2, #1
 800e2d4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e2d8:	2300      	movs	r3, #0
 800e2da:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e2de:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800e2e2:	460b      	mov	r3, r1
 800e2e4:	4313      	orrs	r3, r2
 800e2e6:	f000 8089 	beq.w	800e3fc <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800e2ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e2ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e2f0:	2b28      	cmp	r3, #40	@ 0x28
 800e2f2:	d86b      	bhi.n	800e3cc <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800e2f4:	a201      	add	r2, pc, #4	@ (adr r2, 800e2fc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800e2f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2fa:	bf00      	nop
 800e2fc:	0800e3d5 	.word	0x0800e3d5
 800e300:	0800e3cd 	.word	0x0800e3cd
 800e304:	0800e3cd 	.word	0x0800e3cd
 800e308:	0800e3cd 	.word	0x0800e3cd
 800e30c:	0800e3cd 	.word	0x0800e3cd
 800e310:	0800e3cd 	.word	0x0800e3cd
 800e314:	0800e3cd 	.word	0x0800e3cd
 800e318:	0800e3cd 	.word	0x0800e3cd
 800e31c:	0800e3a1 	.word	0x0800e3a1
 800e320:	0800e3cd 	.word	0x0800e3cd
 800e324:	0800e3cd 	.word	0x0800e3cd
 800e328:	0800e3cd 	.word	0x0800e3cd
 800e32c:	0800e3cd 	.word	0x0800e3cd
 800e330:	0800e3cd 	.word	0x0800e3cd
 800e334:	0800e3cd 	.word	0x0800e3cd
 800e338:	0800e3cd 	.word	0x0800e3cd
 800e33c:	0800e3b7 	.word	0x0800e3b7
 800e340:	0800e3cd 	.word	0x0800e3cd
 800e344:	0800e3cd 	.word	0x0800e3cd
 800e348:	0800e3cd 	.word	0x0800e3cd
 800e34c:	0800e3cd 	.word	0x0800e3cd
 800e350:	0800e3cd 	.word	0x0800e3cd
 800e354:	0800e3cd 	.word	0x0800e3cd
 800e358:	0800e3cd 	.word	0x0800e3cd
 800e35c:	0800e3d5 	.word	0x0800e3d5
 800e360:	0800e3cd 	.word	0x0800e3cd
 800e364:	0800e3cd 	.word	0x0800e3cd
 800e368:	0800e3cd 	.word	0x0800e3cd
 800e36c:	0800e3cd 	.word	0x0800e3cd
 800e370:	0800e3cd 	.word	0x0800e3cd
 800e374:	0800e3cd 	.word	0x0800e3cd
 800e378:	0800e3cd 	.word	0x0800e3cd
 800e37c:	0800e3d5 	.word	0x0800e3d5
 800e380:	0800e3cd 	.word	0x0800e3cd
 800e384:	0800e3cd 	.word	0x0800e3cd
 800e388:	0800e3cd 	.word	0x0800e3cd
 800e38c:	0800e3cd 	.word	0x0800e3cd
 800e390:	0800e3cd 	.word	0x0800e3cd
 800e394:	0800e3cd 	.word	0x0800e3cd
 800e398:	0800e3cd 	.word	0x0800e3cd
 800e39c:	0800e3d5 	.word	0x0800e3d5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e3a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e3a4:	3308      	adds	r3, #8
 800e3a6:	2101      	movs	r1, #1
 800e3a8:	4618      	mov	r0, r3
 800e3aa:	f000 ffc3 	bl	800f334 <RCCEx_PLL2_Config>
 800e3ae:	4603      	mov	r3, r0
 800e3b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800e3b4:	e00f      	b.n	800e3d6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e3b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e3ba:	3328      	adds	r3, #40	@ 0x28
 800e3bc:	2101      	movs	r1, #1
 800e3be:	4618      	mov	r0, r3
 800e3c0:	f001 f86a 	bl	800f498 <RCCEx_PLL3_Config>
 800e3c4:	4603      	mov	r3, r0
 800e3c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800e3ca:	e004      	b.n	800e3d6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e3cc:	2301      	movs	r3, #1
 800e3ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e3d2:	e000      	b.n	800e3d6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800e3d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e3d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d10a      	bne.n	800e3f4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800e3de:	4bbf      	ldr	r3, [pc, #764]	@ (800e6dc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e3e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e3e2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800e3e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e3ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e3ec:	4abb      	ldr	r2, [pc, #748]	@ (800e6dc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e3ee:	430b      	orrs	r3, r1
 800e3f0:	6553      	str	r3, [r2, #84]	@ 0x54
 800e3f2:	e003      	b.n	800e3fc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e3f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e3f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800e3fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e400:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e404:	f002 0302 	and.w	r3, r2, #2
 800e408:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e40c:	2300      	movs	r3, #0
 800e40e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800e412:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800e416:	460b      	mov	r3, r1
 800e418:	4313      	orrs	r3, r2
 800e41a:	d041      	beq.n	800e4a0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800e41c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e420:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e422:	2b05      	cmp	r3, #5
 800e424:	d824      	bhi.n	800e470 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800e426:	a201      	add	r2, pc, #4	@ (adr r2, 800e42c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800e428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e42c:	0800e479 	.word	0x0800e479
 800e430:	0800e445 	.word	0x0800e445
 800e434:	0800e45b 	.word	0x0800e45b
 800e438:	0800e479 	.word	0x0800e479
 800e43c:	0800e479 	.word	0x0800e479
 800e440:	0800e479 	.word	0x0800e479
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e444:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e448:	3308      	adds	r3, #8
 800e44a:	2101      	movs	r1, #1
 800e44c:	4618      	mov	r0, r3
 800e44e:	f000 ff71 	bl	800f334 <RCCEx_PLL2_Config>
 800e452:	4603      	mov	r3, r0
 800e454:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800e458:	e00f      	b.n	800e47a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e45a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e45e:	3328      	adds	r3, #40	@ 0x28
 800e460:	2101      	movs	r1, #1
 800e462:	4618      	mov	r0, r3
 800e464:	f001 f818 	bl	800f498 <RCCEx_PLL3_Config>
 800e468:	4603      	mov	r3, r0
 800e46a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800e46e:	e004      	b.n	800e47a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e470:	2301      	movs	r3, #1
 800e472:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e476:	e000      	b.n	800e47a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800e478:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e47a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e47e:	2b00      	cmp	r3, #0
 800e480:	d10a      	bne.n	800e498 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800e482:	4b96      	ldr	r3, [pc, #600]	@ (800e6dc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e484:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e486:	f023 0107 	bic.w	r1, r3, #7
 800e48a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e48e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e490:	4a92      	ldr	r2, [pc, #584]	@ (800e6dc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e492:	430b      	orrs	r3, r1
 800e494:	6553      	str	r3, [r2, #84]	@ 0x54
 800e496:	e003      	b.n	800e4a0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e498:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e49c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800e4a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e4a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4a8:	f002 0304 	and.w	r3, r2, #4
 800e4ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e4b0:	2300      	movs	r3, #0
 800e4b2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e4b6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800e4ba:	460b      	mov	r3, r1
 800e4bc:	4313      	orrs	r3, r2
 800e4be:	d044      	beq.n	800e54a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800e4c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e4c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e4c8:	2b05      	cmp	r3, #5
 800e4ca:	d825      	bhi.n	800e518 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800e4cc:	a201      	add	r2, pc, #4	@ (adr r2, 800e4d4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800e4ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4d2:	bf00      	nop
 800e4d4:	0800e521 	.word	0x0800e521
 800e4d8:	0800e4ed 	.word	0x0800e4ed
 800e4dc:	0800e503 	.word	0x0800e503
 800e4e0:	0800e521 	.word	0x0800e521
 800e4e4:	0800e521 	.word	0x0800e521
 800e4e8:	0800e521 	.word	0x0800e521
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e4ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e4f0:	3308      	adds	r3, #8
 800e4f2:	2101      	movs	r1, #1
 800e4f4:	4618      	mov	r0, r3
 800e4f6:	f000 ff1d 	bl	800f334 <RCCEx_PLL2_Config>
 800e4fa:	4603      	mov	r3, r0
 800e4fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800e500:	e00f      	b.n	800e522 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e502:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e506:	3328      	adds	r3, #40	@ 0x28
 800e508:	2101      	movs	r1, #1
 800e50a:	4618      	mov	r0, r3
 800e50c:	f000 ffc4 	bl	800f498 <RCCEx_PLL3_Config>
 800e510:	4603      	mov	r3, r0
 800e512:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800e516:	e004      	b.n	800e522 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e518:	2301      	movs	r3, #1
 800e51a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e51e:	e000      	b.n	800e522 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800e520:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e522:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e526:	2b00      	cmp	r3, #0
 800e528:	d10b      	bne.n	800e542 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800e52a:	4b6c      	ldr	r3, [pc, #432]	@ (800e6dc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e52c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e52e:	f023 0107 	bic.w	r1, r3, #7
 800e532:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e536:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e53a:	4a68      	ldr	r2, [pc, #416]	@ (800e6dc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e53c:	430b      	orrs	r3, r1
 800e53e:	6593      	str	r3, [r2, #88]	@ 0x58
 800e540:	e003      	b.n	800e54a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e542:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e546:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800e54a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e54e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e552:	f002 0320 	and.w	r3, r2, #32
 800e556:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e55a:	2300      	movs	r3, #0
 800e55c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e560:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800e564:	460b      	mov	r3, r1
 800e566:	4313      	orrs	r3, r2
 800e568:	d055      	beq.n	800e616 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800e56a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e56e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e572:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e576:	d033      	beq.n	800e5e0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800e578:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e57c:	d82c      	bhi.n	800e5d8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800e57e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e582:	d02f      	beq.n	800e5e4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800e584:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e588:	d826      	bhi.n	800e5d8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800e58a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e58e:	d02b      	beq.n	800e5e8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800e590:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e594:	d820      	bhi.n	800e5d8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800e596:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e59a:	d012      	beq.n	800e5c2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800e59c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e5a0:	d81a      	bhi.n	800e5d8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800e5a2:	2b00      	cmp	r3, #0
 800e5a4:	d022      	beq.n	800e5ec <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800e5a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e5aa:	d115      	bne.n	800e5d8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e5ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e5b0:	3308      	adds	r3, #8
 800e5b2:	2100      	movs	r1, #0
 800e5b4:	4618      	mov	r0, r3
 800e5b6:	f000 febd 	bl	800f334 <RCCEx_PLL2_Config>
 800e5ba:	4603      	mov	r3, r0
 800e5bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800e5c0:	e015      	b.n	800e5ee <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e5c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e5c6:	3328      	adds	r3, #40	@ 0x28
 800e5c8:	2102      	movs	r1, #2
 800e5ca:	4618      	mov	r0, r3
 800e5cc:	f000 ff64 	bl	800f498 <RCCEx_PLL3_Config>
 800e5d0:	4603      	mov	r3, r0
 800e5d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800e5d6:	e00a      	b.n	800e5ee <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e5d8:	2301      	movs	r3, #1
 800e5da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e5de:	e006      	b.n	800e5ee <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800e5e0:	bf00      	nop
 800e5e2:	e004      	b.n	800e5ee <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800e5e4:	bf00      	nop
 800e5e6:	e002      	b.n	800e5ee <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800e5e8:	bf00      	nop
 800e5ea:	e000      	b.n	800e5ee <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800e5ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e5ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d10b      	bne.n	800e60e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e5f6:	4b39      	ldr	r3, [pc, #228]	@ (800e6dc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e5f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e5fa:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800e5fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e602:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e606:	4a35      	ldr	r2, [pc, #212]	@ (800e6dc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e608:	430b      	orrs	r3, r1
 800e60a:	6553      	str	r3, [r2, #84]	@ 0x54
 800e60c:	e003      	b.n	800e616 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e60e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e612:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800e616:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e61a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e61e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800e622:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e626:	2300      	movs	r3, #0
 800e628:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800e62c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800e630:	460b      	mov	r3, r1
 800e632:	4313      	orrs	r3, r2
 800e634:	d058      	beq.n	800e6e8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800e636:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e63a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e63e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800e642:	d033      	beq.n	800e6ac <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800e644:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800e648:	d82c      	bhi.n	800e6a4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800e64a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e64e:	d02f      	beq.n	800e6b0 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800e650:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e654:	d826      	bhi.n	800e6a4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800e656:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e65a:	d02b      	beq.n	800e6b4 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800e65c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e660:	d820      	bhi.n	800e6a4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800e662:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e666:	d012      	beq.n	800e68e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800e668:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e66c:	d81a      	bhi.n	800e6a4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800e66e:	2b00      	cmp	r3, #0
 800e670:	d022      	beq.n	800e6b8 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800e672:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e676:	d115      	bne.n	800e6a4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e678:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e67c:	3308      	adds	r3, #8
 800e67e:	2100      	movs	r1, #0
 800e680:	4618      	mov	r0, r3
 800e682:	f000 fe57 	bl	800f334 <RCCEx_PLL2_Config>
 800e686:	4603      	mov	r3, r0
 800e688:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800e68c:	e015      	b.n	800e6ba <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e68e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e692:	3328      	adds	r3, #40	@ 0x28
 800e694:	2102      	movs	r1, #2
 800e696:	4618      	mov	r0, r3
 800e698:	f000 fefe 	bl	800f498 <RCCEx_PLL3_Config>
 800e69c:	4603      	mov	r3, r0
 800e69e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800e6a2:	e00a      	b.n	800e6ba <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e6a4:	2301      	movs	r3, #1
 800e6a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e6aa:	e006      	b.n	800e6ba <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800e6ac:	bf00      	nop
 800e6ae:	e004      	b.n	800e6ba <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800e6b0:	bf00      	nop
 800e6b2:	e002      	b.n	800e6ba <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800e6b4:	bf00      	nop
 800e6b6:	e000      	b.n	800e6ba <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800e6b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e6ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d10e      	bne.n	800e6e0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800e6c2:	4b06      	ldr	r3, [pc, #24]	@ (800e6dc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e6c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e6c6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800e6ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e6ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e6d2:	4a02      	ldr	r2, [pc, #8]	@ (800e6dc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e6d4:	430b      	orrs	r3, r1
 800e6d6:	6593      	str	r3, [r2, #88]	@ 0x58
 800e6d8:	e006      	b.n	800e6e8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800e6da:	bf00      	nop
 800e6dc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e6e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e6e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800e6e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e6ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6f0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800e6f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e6f8:	2300      	movs	r3, #0
 800e6fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e6fe:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800e702:	460b      	mov	r3, r1
 800e704:	4313      	orrs	r3, r2
 800e706:	d055      	beq.n	800e7b4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800e708:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e70c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e710:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800e714:	d033      	beq.n	800e77e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800e716:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800e71a:	d82c      	bhi.n	800e776 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800e71c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e720:	d02f      	beq.n	800e782 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800e722:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e726:	d826      	bhi.n	800e776 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800e728:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800e72c:	d02b      	beq.n	800e786 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800e72e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800e732:	d820      	bhi.n	800e776 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800e734:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e738:	d012      	beq.n	800e760 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800e73a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e73e:	d81a      	bhi.n	800e776 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800e740:	2b00      	cmp	r3, #0
 800e742:	d022      	beq.n	800e78a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800e744:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e748:	d115      	bne.n	800e776 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e74a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e74e:	3308      	adds	r3, #8
 800e750:	2100      	movs	r1, #0
 800e752:	4618      	mov	r0, r3
 800e754:	f000 fdee 	bl	800f334 <RCCEx_PLL2_Config>
 800e758:	4603      	mov	r3, r0
 800e75a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800e75e:	e015      	b.n	800e78c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e760:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e764:	3328      	adds	r3, #40	@ 0x28
 800e766:	2102      	movs	r1, #2
 800e768:	4618      	mov	r0, r3
 800e76a:	f000 fe95 	bl	800f498 <RCCEx_PLL3_Config>
 800e76e:	4603      	mov	r3, r0
 800e770:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800e774:	e00a      	b.n	800e78c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e776:	2301      	movs	r3, #1
 800e778:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e77c:	e006      	b.n	800e78c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800e77e:	bf00      	nop
 800e780:	e004      	b.n	800e78c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800e782:	bf00      	nop
 800e784:	e002      	b.n	800e78c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800e786:	bf00      	nop
 800e788:	e000      	b.n	800e78c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800e78a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e78c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e790:	2b00      	cmp	r3, #0
 800e792:	d10b      	bne.n	800e7ac <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800e794:	4ba1      	ldr	r3, [pc, #644]	@ (800ea1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e796:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e798:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800e79c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e7a0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e7a4:	4a9d      	ldr	r2, [pc, #628]	@ (800ea1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e7a6:	430b      	orrs	r3, r1
 800e7a8:	6593      	str	r3, [r2, #88]	@ 0x58
 800e7aa:	e003      	b.n	800e7b4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e7ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e7b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800e7b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e7b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7bc:	f002 0308 	and.w	r3, r2, #8
 800e7c0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e7c4:	2300      	movs	r3, #0
 800e7c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e7ca:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800e7ce:	460b      	mov	r3, r1
 800e7d0:	4313      	orrs	r3, r2
 800e7d2:	d01e      	beq.n	800e812 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800e7d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e7d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e7dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e7e0:	d10c      	bne.n	800e7fc <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800e7e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e7e6:	3328      	adds	r3, #40	@ 0x28
 800e7e8:	2102      	movs	r1, #2
 800e7ea:	4618      	mov	r0, r3
 800e7ec:	f000 fe54 	bl	800f498 <RCCEx_PLL3_Config>
 800e7f0:	4603      	mov	r3, r0
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	d002      	beq.n	800e7fc <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800e7f6:	2301      	movs	r3, #1
 800e7f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800e7fc:	4b87      	ldr	r3, [pc, #540]	@ (800ea1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e7fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e800:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800e804:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e808:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e80c:	4a83      	ldr	r2, [pc, #524]	@ (800ea1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e80e:	430b      	orrs	r3, r1
 800e810:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800e812:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e81a:	f002 0310 	and.w	r3, r2, #16
 800e81e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e822:	2300      	movs	r3, #0
 800e824:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e828:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800e82c:	460b      	mov	r3, r1
 800e82e:	4313      	orrs	r3, r2
 800e830:	d01e      	beq.n	800e870 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800e832:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e836:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e83a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e83e:	d10c      	bne.n	800e85a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800e840:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e844:	3328      	adds	r3, #40	@ 0x28
 800e846:	2102      	movs	r1, #2
 800e848:	4618      	mov	r0, r3
 800e84a:	f000 fe25 	bl	800f498 <RCCEx_PLL3_Config>
 800e84e:	4603      	mov	r3, r0
 800e850:	2b00      	cmp	r3, #0
 800e852:	d002      	beq.n	800e85a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800e854:	2301      	movs	r3, #1
 800e856:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800e85a:	4b70      	ldr	r3, [pc, #448]	@ (800ea1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e85c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e85e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800e862:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e866:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e86a:	4a6c      	ldr	r2, [pc, #432]	@ (800ea1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e86c:	430b      	orrs	r3, r1
 800e86e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800e870:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e874:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e878:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800e87c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e880:	2300      	movs	r3, #0
 800e882:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e886:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800e88a:	460b      	mov	r3, r1
 800e88c:	4313      	orrs	r3, r2
 800e88e:	d03e      	beq.n	800e90e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800e890:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e894:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e898:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e89c:	d022      	beq.n	800e8e4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800e89e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e8a2:	d81b      	bhi.n	800e8dc <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d003      	beq.n	800e8b0 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800e8a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e8ac:	d00b      	beq.n	800e8c6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800e8ae:	e015      	b.n	800e8dc <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e8b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e8b4:	3308      	adds	r3, #8
 800e8b6:	2100      	movs	r1, #0
 800e8b8:	4618      	mov	r0, r3
 800e8ba:	f000 fd3b 	bl	800f334 <RCCEx_PLL2_Config>
 800e8be:	4603      	mov	r3, r0
 800e8c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800e8c4:	e00f      	b.n	800e8e6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e8c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e8ca:	3328      	adds	r3, #40	@ 0x28
 800e8cc:	2102      	movs	r1, #2
 800e8ce:	4618      	mov	r0, r3
 800e8d0:	f000 fde2 	bl	800f498 <RCCEx_PLL3_Config>
 800e8d4:	4603      	mov	r3, r0
 800e8d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800e8da:	e004      	b.n	800e8e6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e8dc:	2301      	movs	r3, #1
 800e8de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e8e2:	e000      	b.n	800e8e6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800e8e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e8e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d10b      	bne.n	800e906 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800e8ee:	4b4b      	ldr	r3, [pc, #300]	@ (800ea1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e8f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e8f2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800e8f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e8fa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e8fe:	4a47      	ldr	r2, [pc, #284]	@ (800ea1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e900:	430b      	orrs	r3, r1
 800e902:	6593      	str	r3, [r2, #88]	@ 0x58
 800e904:	e003      	b.n	800e90e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e906:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e90a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800e90e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e912:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e916:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800e91a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e91c:	2300      	movs	r3, #0
 800e91e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e920:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800e924:	460b      	mov	r3, r1
 800e926:	4313      	orrs	r3, r2
 800e928:	d03b      	beq.n	800e9a2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800e92a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e92e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e932:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e936:	d01f      	beq.n	800e978 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800e938:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e93c:	d818      	bhi.n	800e970 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800e93e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e942:	d003      	beq.n	800e94c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800e944:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e948:	d007      	beq.n	800e95a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800e94a:	e011      	b.n	800e970 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e94c:	4b33      	ldr	r3, [pc, #204]	@ (800ea1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e94e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e950:	4a32      	ldr	r2, [pc, #200]	@ (800ea1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e952:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e956:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800e958:	e00f      	b.n	800e97a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e95a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e95e:	3328      	adds	r3, #40	@ 0x28
 800e960:	2101      	movs	r1, #1
 800e962:	4618      	mov	r0, r3
 800e964:	f000 fd98 	bl	800f498 <RCCEx_PLL3_Config>
 800e968:	4603      	mov	r3, r0
 800e96a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800e96e:	e004      	b.n	800e97a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e970:	2301      	movs	r3, #1
 800e972:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e976:	e000      	b.n	800e97a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800e978:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e97a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e97e:	2b00      	cmp	r3, #0
 800e980:	d10b      	bne.n	800e99a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800e982:	4b26      	ldr	r3, [pc, #152]	@ (800ea1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e984:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e986:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800e98a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e98e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e992:	4a22      	ldr	r2, [pc, #136]	@ (800ea1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e994:	430b      	orrs	r3, r1
 800e996:	6553      	str	r3, [r2, #84]	@ 0x54
 800e998:	e003      	b.n	800e9a2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e99a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e99e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800e9a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e9a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9aa:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800e9ae:	673b      	str	r3, [r7, #112]	@ 0x70
 800e9b0:	2300      	movs	r3, #0
 800e9b2:	677b      	str	r3, [r7, #116]	@ 0x74
 800e9b4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800e9b8:	460b      	mov	r3, r1
 800e9ba:	4313      	orrs	r3, r2
 800e9bc:	d034      	beq.n	800ea28 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800e9be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e9c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	d003      	beq.n	800e9d0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800e9c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e9cc:	d007      	beq.n	800e9de <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800e9ce:	e011      	b.n	800e9f4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e9d0:	4b12      	ldr	r3, [pc, #72]	@ (800ea1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e9d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e9d4:	4a11      	ldr	r2, [pc, #68]	@ (800ea1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e9d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e9da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800e9dc:	e00e      	b.n	800e9fc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e9de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e9e2:	3308      	adds	r3, #8
 800e9e4:	2102      	movs	r1, #2
 800e9e6:	4618      	mov	r0, r3
 800e9e8:	f000 fca4 	bl	800f334 <RCCEx_PLL2_Config>
 800e9ec:	4603      	mov	r3, r0
 800e9ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800e9f2:	e003      	b.n	800e9fc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800e9f4:	2301      	movs	r3, #1
 800e9f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e9fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e9fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	d10d      	bne.n	800ea20 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800ea04:	4b05      	ldr	r3, [pc, #20]	@ (800ea1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ea06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ea08:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ea0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ea10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ea12:	4a02      	ldr	r2, [pc, #8]	@ (800ea1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ea14:	430b      	orrs	r3, r1
 800ea16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ea18:	e006      	b.n	800ea28 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800ea1a:	bf00      	nop
 800ea1c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ea20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ea24:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800ea28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ea2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea30:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800ea34:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ea36:	2300      	movs	r3, #0
 800ea38:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ea3a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800ea3e:	460b      	mov	r3, r1
 800ea40:	4313      	orrs	r3, r2
 800ea42:	d00c      	beq.n	800ea5e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ea44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ea48:	3328      	adds	r3, #40	@ 0x28
 800ea4a:	2102      	movs	r1, #2
 800ea4c:	4618      	mov	r0, r3
 800ea4e:	f000 fd23 	bl	800f498 <RCCEx_PLL3_Config>
 800ea52:	4603      	mov	r3, r0
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d002      	beq.n	800ea5e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800ea58:	2301      	movs	r3, #1
 800ea5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800ea5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ea62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea66:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800ea6a:	663b      	str	r3, [r7, #96]	@ 0x60
 800ea6c:	2300      	movs	r3, #0
 800ea6e:	667b      	str	r3, [r7, #100]	@ 0x64
 800ea70:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800ea74:	460b      	mov	r3, r1
 800ea76:	4313      	orrs	r3, r2
 800ea78:	d038      	beq.n	800eaec <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800ea7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ea7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ea82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ea86:	d018      	beq.n	800eaba <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800ea88:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ea8c:	d811      	bhi.n	800eab2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800ea8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ea92:	d014      	beq.n	800eabe <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800ea94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ea98:	d80b      	bhi.n	800eab2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	d011      	beq.n	800eac2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800ea9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800eaa2:	d106      	bne.n	800eab2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800eaa4:	4bc3      	ldr	r3, [pc, #780]	@ (800edb4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800eaa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eaa8:	4ac2      	ldr	r2, [pc, #776]	@ (800edb4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800eaaa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800eaae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800eab0:	e008      	b.n	800eac4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800eab2:	2301      	movs	r3, #1
 800eab4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800eab8:	e004      	b.n	800eac4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800eaba:	bf00      	nop
 800eabc:	e002      	b.n	800eac4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800eabe:	bf00      	nop
 800eac0:	e000      	b.n	800eac4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800eac2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800eac4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	d10b      	bne.n	800eae4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800eacc:	4bb9      	ldr	r3, [pc, #740]	@ (800edb4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800eace:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ead0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800ead4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ead8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eadc:	4ab5      	ldr	r2, [pc, #724]	@ (800edb4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800eade:	430b      	orrs	r3, r1
 800eae0:	6553      	str	r3, [r2, #84]	@ 0x54
 800eae2:	e003      	b.n	800eaec <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eae4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eae8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800eaec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eaf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eaf4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800eaf8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800eafa:	2300      	movs	r3, #0
 800eafc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800eafe:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800eb02:	460b      	mov	r3, r1
 800eb04:	4313      	orrs	r3, r2
 800eb06:	d009      	beq.n	800eb1c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800eb08:	4baa      	ldr	r3, [pc, #680]	@ (800edb4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800eb0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eb0c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800eb10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eb16:	4aa7      	ldr	r2, [pc, #668]	@ (800edb4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800eb18:	430b      	orrs	r3, r1
 800eb1a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800eb1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb24:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800eb28:	653b      	str	r3, [r7, #80]	@ 0x50
 800eb2a:	2300      	movs	r3, #0
 800eb2c:	657b      	str	r3, [r7, #84]	@ 0x54
 800eb2e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800eb32:	460b      	mov	r3, r1
 800eb34:	4313      	orrs	r3, r2
 800eb36:	d00a      	beq.n	800eb4e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800eb38:	4b9e      	ldr	r3, [pc, #632]	@ (800edb4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800eb3a:	691b      	ldr	r3, [r3, #16]
 800eb3c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800eb40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb44:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800eb48:	4a9a      	ldr	r2, [pc, #616]	@ (800edb4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800eb4a:	430b      	orrs	r3, r1
 800eb4c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800eb4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb56:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800eb5a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800eb5c:	2300      	movs	r3, #0
 800eb5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800eb60:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800eb64:	460b      	mov	r3, r1
 800eb66:	4313      	orrs	r3, r2
 800eb68:	d009      	beq.n	800eb7e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800eb6a:	4b92      	ldr	r3, [pc, #584]	@ (800edb4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800eb6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eb6e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800eb72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800eb78:	4a8e      	ldr	r2, [pc, #568]	@ (800edb4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800eb7a:	430b      	orrs	r3, r1
 800eb7c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800eb7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb86:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800eb8a:	643b      	str	r3, [r7, #64]	@ 0x40
 800eb8c:	2300      	movs	r3, #0
 800eb8e:	647b      	str	r3, [r7, #68]	@ 0x44
 800eb90:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800eb94:	460b      	mov	r3, r1
 800eb96:	4313      	orrs	r3, r2
 800eb98:	d00e      	beq.n	800ebb8 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800eb9a:	4b86      	ldr	r3, [pc, #536]	@ (800edb4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800eb9c:	691b      	ldr	r3, [r3, #16]
 800eb9e:	4a85      	ldr	r2, [pc, #532]	@ (800edb4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800eba0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800eba4:	6113      	str	r3, [r2, #16]
 800eba6:	4b83      	ldr	r3, [pc, #524]	@ (800edb4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800eba8:	6919      	ldr	r1, [r3, #16]
 800ebaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ebae:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800ebb2:	4a80      	ldr	r2, [pc, #512]	@ (800edb4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ebb4:	430b      	orrs	r3, r1
 800ebb6:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800ebb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ebbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebc0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800ebc4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ebc6:	2300      	movs	r3, #0
 800ebc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ebca:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800ebce:	460b      	mov	r3, r1
 800ebd0:	4313      	orrs	r3, r2
 800ebd2:	d009      	beq.n	800ebe8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800ebd4:	4b77      	ldr	r3, [pc, #476]	@ (800edb4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ebd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ebd8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800ebdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ebe0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ebe2:	4a74      	ldr	r2, [pc, #464]	@ (800edb4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ebe4:	430b      	orrs	r3, r1
 800ebe6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800ebe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ebec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebf0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800ebf4:	633b      	str	r3, [r7, #48]	@ 0x30
 800ebf6:	2300      	movs	r3, #0
 800ebf8:	637b      	str	r3, [r7, #52]	@ 0x34
 800ebfa:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800ebfe:	460b      	mov	r3, r1
 800ec00:	4313      	orrs	r3, r2
 800ec02:	d00a      	beq.n	800ec1a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800ec04:	4b6b      	ldr	r3, [pc, #428]	@ (800edb4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ec06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ec08:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800ec0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ec14:	4a67      	ldr	r2, [pc, #412]	@ (800edb4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ec16:	430b      	orrs	r3, r1
 800ec18:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800ec1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec22:	2100      	movs	r1, #0
 800ec24:	62b9      	str	r1, [r7, #40]	@ 0x28
 800ec26:	f003 0301 	and.w	r3, r3, #1
 800ec2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ec2c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800ec30:	460b      	mov	r3, r1
 800ec32:	4313      	orrs	r3, r2
 800ec34:	d011      	beq.n	800ec5a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ec36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec3a:	3308      	adds	r3, #8
 800ec3c:	2100      	movs	r1, #0
 800ec3e:	4618      	mov	r0, r3
 800ec40:	f000 fb78 	bl	800f334 <RCCEx_PLL2_Config>
 800ec44:	4603      	mov	r3, r0
 800ec46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800ec4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d003      	beq.n	800ec5a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ec52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ec56:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800ec5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec62:	2100      	movs	r1, #0
 800ec64:	6239      	str	r1, [r7, #32]
 800ec66:	f003 0302 	and.w	r3, r3, #2
 800ec6a:	627b      	str	r3, [r7, #36]	@ 0x24
 800ec6c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800ec70:	460b      	mov	r3, r1
 800ec72:	4313      	orrs	r3, r2
 800ec74:	d011      	beq.n	800ec9a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ec76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec7a:	3308      	adds	r3, #8
 800ec7c:	2101      	movs	r1, #1
 800ec7e:	4618      	mov	r0, r3
 800ec80:	f000 fb58 	bl	800f334 <RCCEx_PLL2_Config>
 800ec84:	4603      	mov	r3, r0
 800ec86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800ec8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d003      	beq.n	800ec9a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ec92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ec96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800ec9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eca2:	2100      	movs	r1, #0
 800eca4:	61b9      	str	r1, [r7, #24]
 800eca6:	f003 0304 	and.w	r3, r3, #4
 800ecaa:	61fb      	str	r3, [r7, #28]
 800ecac:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800ecb0:	460b      	mov	r3, r1
 800ecb2:	4313      	orrs	r3, r2
 800ecb4:	d011      	beq.n	800ecda <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ecb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ecba:	3308      	adds	r3, #8
 800ecbc:	2102      	movs	r1, #2
 800ecbe:	4618      	mov	r0, r3
 800ecc0:	f000 fb38 	bl	800f334 <RCCEx_PLL2_Config>
 800ecc4:	4603      	mov	r3, r0
 800ecc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800ecca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	d003      	beq.n	800ecda <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ecd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ecd6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800ecda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ecde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ece2:	2100      	movs	r1, #0
 800ece4:	6139      	str	r1, [r7, #16]
 800ece6:	f003 0308 	and.w	r3, r3, #8
 800ecea:	617b      	str	r3, [r7, #20]
 800ecec:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800ecf0:	460b      	mov	r3, r1
 800ecf2:	4313      	orrs	r3, r2
 800ecf4:	d011      	beq.n	800ed1a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ecf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ecfa:	3328      	adds	r3, #40	@ 0x28
 800ecfc:	2100      	movs	r1, #0
 800ecfe:	4618      	mov	r0, r3
 800ed00:	f000 fbca 	bl	800f498 <RCCEx_PLL3_Config>
 800ed04:	4603      	mov	r3, r0
 800ed06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800ed0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	d003      	beq.n	800ed1a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ed12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ed16:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800ed1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed22:	2100      	movs	r1, #0
 800ed24:	60b9      	str	r1, [r7, #8]
 800ed26:	f003 0310 	and.w	r3, r3, #16
 800ed2a:	60fb      	str	r3, [r7, #12]
 800ed2c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800ed30:	460b      	mov	r3, r1
 800ed32:	4313      	orrs	r3, r2
 800ed34:	d011      	beq.n	800ed5a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ed36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed3a:	3328      	adds	r3, #40	@ 0x28
 800ed3c:	2101      	movs	r1, #1
 800ed3e:	4618      	mov	r0, r3
 800ed40:	f000 fbaa 	bl	800f498 <RCCEx_PLL3_Config>
 800ed44:	4603      	mov	r3, r0
 800ed46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800ed4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d003      	beq.n	800ed5a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ed52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ed56:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800ed5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed62:	2100      	movs	r1, #0
 800ed64:	6039      	str	r1, [r7, #0]
 800ed66:	f003 0320 	and.w	r3, r3, #32
 800ed6a:	607b      	str	r3, [r7, #4]
 800ed6c:	e9d7 1200 	ldrd	r1, r2, [r7]
 800ed70:	460b      	mov	r3, r1
 800ed72:	4313      	orrs	r3, r2
 800ed74:	d011      	beq.n	800ed9a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ed76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed7a:	3328      	adds	r3, #40	@ 0x28
 800ed7c:	2102      	movs	r1, #2
 800ed7e:	4618      	mov	r0, r3
 800ed80:	f000 fb8a 	bl	800f498 <RCCEx_PLL3_Config>
 800ed84:	4603      	mov	r3, r0
 800ed86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800ed8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	d003      	beq.n	800ed9a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ed92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ed96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800ed9a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	d101      	bne.n	800eda6 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800eda2:	2300      	movs	r3, #0
 800eda4:	e000      	b.n	800eda8 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800eda6:	2301      	movs	r3, #1
}
 800eda8:	4618      	mov	r0, r3
 800edaa:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800edae:	46bd      	mov	sp, r7
 800edb0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800edb4:	58024400 	.word	0x58024400

0800edb8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800edb8:	b580      	push	{r7, lr}
 800edba:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800edbc:	f7fe fd96 	bl	800d8ec <HAL_RCC_GetHCLKFreq>
 800edc0:	4602      	mov	r2, r0
 800edc2:	4b06      	ldr	r3, [pc, #24]	@ (800eddc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800edc4:	6a1b      	ldr	r3, [r3, #32]
 800edc6:	091b      	lsrs	r3, r3, #4
 800edc8:	f003 0307 	and.w	r3, r3, #7
 800edcc:	4904      	ldr	r1, [pc, #16]	@ (800ede0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800edce:	5ccb      	ldrb	r3, [r1, r3]
 800edd0:	f003 031f 	and.w	r3, r3, #31
 800edd4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800edd8:	4618      	mov	r0, r3
 800edda:	bd80      	pop	{r7, pc}
 800eddc:	58024400 	.word	0x58024400
 800ede0:	080189e8 	.word	0x080189e8

0800ede4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800ede4:	b480      	push	{r7}
 800ede6:	b089      	sub	sp, #36	@ 0x24
 800ede8:	af00      	add	r7, sp, #0
 800edea:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800edec:	4ba1      	ldr	r3, [pc, #644]	@ (800f074 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800edee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800edf0:	f003 0303 	and.w	r3, r3, #3
 800edf4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800edf6:	4b9f      	ldr	r3, [pc, #636]	@ (800f074 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800edf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800edfa:	0b1b      	lsrs	r3, r3, #12
 800edfc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ee00:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800ee02:	4b9c      	ldr	r3, [pc, #624]	@ (800f074 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ee04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee06:	091b      	lsrs	r3, r3, #4
 800ee08:	f003 0301 	and.w	r3, r3, #1
 800ee0c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800ee0e:	4b99      	ldr	r3, [pc, #612]	@ (800f074 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ee10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ee12:	08db      	lsrs	r3, r3, #3
 800ee14:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ee18:	693a      	ldr	r2, [r7, #16]
 800ee1a:	fb02 f303 	mul.w	r3, r2, r3
 800ee1e:	ee07 3a90 	vmov	s15, r3
 800ee22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ee26:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800ee2a:	697b      	ldr	r3, [r7, #20]
 800ee2c:	2b00      	cmp	r3, #0
 800ee2e:	f000 8111 	beq.w	800f054 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800ee32:	69bb      	ldr	r3, [r7, #24]
 800ee34:	2b02      	cmp	r3, #2
 800ee36:	f000 8083 	beq.w	800ef40 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800ee3a:	69bb      	ldr	r3, [r7, #24]
 800ee3c:	2b02      	cmp	r3, #2
 800ee3e:	f200 80a1 	bhi.w	800ef84 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800ee42:	69bb      	ldr	r3, [r7, #24]
 800ee44:	2b00      	cmp	r3, #0
 800ee46:	d003      	beq.n	800ee50 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800ee48:	69bb      	ldr	r3, [r7, #24]
 800ee4a:	2b01      	cmp	r3, #1
 800ee4c:	d056      	beq.n	800eefc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800ee4e:	e099      	b.n	800ef84 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ee50:	4b88      	ldr	r3, [pc, #544]	@ (800f074 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ee52:	681b      	ldr	r3, [r3, #0]
 800ee54:	f003 0320 	and.w	r3, r3, #32
 800ee58:	2b00      	cmp	r3, #0
 800ee5a:	d02d      	beq.n	800eeb8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ee5c:	4b85      	ldr	r3, [pc, #532]	@ (800f074 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ee5e:	681b      	ldr	r3, [r3, #0]
 800ee60:	08db      	lsrs	r3, r3, #3
 800ee62:	f003 0303 	and.w	r3, r3, #3
 800ee66:	4a84      	ldr	r2, [pc, #528]	@ (800f078 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800ee68:	fa22 f303 	lsr.w	r3, r2, r3
 800ee6c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ee6e:	68bb      	ldr	r3, [r7, #8]
 800ee70:	ee07 3a90 	vmov	s15, r3
 800ee74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ee78:	697b      	ldr	r3, [r7, #20]
 800ee7a:	ee07 3a90 	vmov	s15, r3
 800ee7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ee82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ee86:	4b7b      	ldr	r3, [pc, #492]	@ (800f074 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ee88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ee8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ee8e:	ee07 3a90 	vmov	s15, r3
 800ee92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ee96:	ed97 6a03 	vldr	s12, [r7, #12]
 800ee9a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800f07c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ee9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800eea2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800eea6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800eeaa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800eeae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eeb2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800eeb6:	e087      	b.n	800efc8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800eeb8:	697b      	ldr	r3, [r7, #20]
 800eeba:	ee07 3a90 	vmov	s15, r3
 800eebe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eec2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800f080 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800eec6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800eeca:	4b6a      	ldr	r3, [pc, #424]	@ (800f074 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800eecc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eece:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eed2:	ee07 3a90 	vmov	s15, r3
 800eed6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800eeda:	ed97 6a03 	vldr	s12, [r7, #12]
 800eede:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800f07c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800eee2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800eee6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800eeea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800eeee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800eef2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eef6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800eefa:	e065      	b.n	800efc8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800eefc:	697b      	ldr	r3, [r7, #20]
 800eefe:	ee07 3a90 	vmov	s15, r3
 800ef02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ef06:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800f084 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ef0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ef0e:	4b59      	ldr	r3, [pc, #356]	@ (800f074 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ef10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ef12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ef16:	ee07 3a90 	vmov	s15, r3
 800ef1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ef1e:	ed97 6a03 	vldr	s12, [r7, #12]
 800ef22:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800f07c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ef26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ef2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ef2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ef32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ef36:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ef3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ef3e:	e043      	b.n	800efc8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ef40:	697b      	ldr	r3, [r7, #20]
 800ef42:	ee07 3a90 	vmov	s15, r3
 800ef46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ef4a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800f088 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800ef4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ef52:	4b48      	ldr	r3, [pc, #288]	@ (800f074 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ef54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ef56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ef5a:	ee07 3a90 	vmov	s15, r3
 800ef5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ef62:	ed97 6a03 	vldr	s12, [r7, #12]
 800ef66:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800f07c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ef6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ef6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ef72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ef76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ef7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ef7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ef82:	e021      	b.n	800efc8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ef84:	697b      	ldr	r3, [r7, #20]
 800ef86:	ee07 3a90 	vmov	s15, r3
 800ef8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ef8e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800f084 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ef92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ef96:	4b37      	ldr	r3, [pc, #220]	@ (800f074 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ef98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ef9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ef9e:	ee07 3a90 	vmov	s15, r3
 800efa2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800efa6:	ed97 6a03 	vldr	s12, [r7, #12]
 800efaa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800f07c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800efae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800efb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800efb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800efba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800efbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800efc2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800efc6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800efc8:	4b2a      	ldr	r3, [pc, #168]	@ (800f074 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800efca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800efcc:	0a5b      	lsrs	r3, r3, #9
 800efce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800efd2:	ee07 3a90 	vmov	s15, r3
 800efd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800efda:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800efde:	ee37 7a87 	vadd.f32	s14, s15, s14
 800efe2:	edd7 6a07 	vldr	s13, [r7, #28]
 800efe6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800efea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800efee:	ee17 2a90 	vmov	r2, s15
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800eff6:	4b1f      	ldr	r3, [pc, #124]	@ (800f074 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800eff8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800effa:	0c1b      	lsrs	r3, r3, #16
 800effc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f000:	ee07 3a90 	vmov	s15, r3
 800f004:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f008:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f00c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f010:	edd7 6a07 	vldr	s13, [r7, #28]
 800f014:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f018:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f01c:	ee17 2a90 	vmov	r2, s15
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800f024:	4b13      	ldr	r3, [pc, #76]	@ (800f074 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f026:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f028:	0e1b      	lsrs	r3, r3, #24
 800f02a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f02e:	ee07 3a90 	vmov	s15, r3
 800f032:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f036:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f03a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f03e:	edd7 6a07 	vldr	s13, [r7, #28]
 800f042:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f046:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f04a:	ee17 2a90 	vmov	r2, s15
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800f052:	e008      	b.n	800f066 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	2200      	movs	r2, #0
 800f058:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	2200      	movs	r2, #0
 800f05e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	2200      	movs	r2, #0
 800f064:	609a      	str	r2, [r3, #8]
}
 800f066:	bf00      	nop
 800f068:	3724      	adds	r7, #36	@ 0x24
 800f06a:	46bd      	mov	sp, r7
 800f06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f070:	4770      	bx	lr
 800f072:	bf00      	nop
 800f074:	58024400 	.word	0x58024400
 800f078:	03d09000 	.word	0x03d09000
 800f07c:	46000000 	.word	0x46000000
 800f080:	4c742400 	.word	0x4c742400
 800f084:	4a742400 	.word	0x4a742400
 800f088:	4bbebc20 	.word	0x4bbebc20

0800f08c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800f08c:	b480      	push	{r7}
 800f08e:	b089      	sub	sp, #36	@ 0x24
 800f090:	af00      	add	r7, sp, #0
 800f092:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f094:	4ba1      	ldr	r3, [pc, #644]	@ (800f31c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f098:	f003 0303 	and.w	r3, r3, #3
 800f09c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800f09e:	4b9f      	ldr	r3, [pc, #636]	@ (800f31c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f0a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f0a2:	0d1b      	lsrs	r3, r3, #20
 800f0a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f0a8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800f0aa:	4b9c      	ldr	r3, [pc, #624]	@ (800f31c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f0ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0ae:	0a1b      	lsrs	r3, r3, #8
 800f0b0:	f003 0301 	and.w	r3, r3, #1
 800f0b4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800f0b6:	4b99      	ldr	r3, [pc, #612]	@ (800f31c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f0b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f0ba:	08db      	lsrs	r3, r3, #3
 800f0bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f0c0:	693a      	ldr	r2, [r7, #16]
 800f0c2:	fb02 f303 	mul.w	r3, r2, r3
 800f0c6:	ee07 3a90 	vmov	s15, r3
 800f0ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f0ce:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800f0d2:	697b      	ldr	r3, [r7, #20]
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	f000 8111 	beq.w	800f2fc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800f0da:	69bb      	ldr	r3, [r7, #24]
 800f0dc:	2b02      	cmp	r3, #2
 800f0de:	f000 8083 	beq.w	800f1e8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800f0e2:	69bb      	ldr	r3, [r7, #24]
 800f0e4:	2b02      	cmp	r3, #2
 800f0e6:	f200 80a1 	bhi.w	800f22c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800f0ea:	69bb      	ldr	r3, [r7, #24]
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d003      	beq.n	800f0f8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800f0f0:	69bb      	ldr	r3, [r7, #24]
 800f0f2:	2b01      	cmp	r3, #1
 800f0f4:	d056      	beq.n	800f1a4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800f0f6:	e099      	b.n	800f22c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f0f8:	4b88      	ldr	r3, [pc, #544]	@ (800f31c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	f003 0320 	and.w	r3, r3, #32
 800f100:	2b00      	cmp	r3, #0
 800f102:	d02d      	beq.n	800f160 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f104:	4b85      	ldr	r3, [pc, #532]	@ (800f31c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f106:	681b      	ldr	r3, [r3, #0]
 800f108:	08db      	lsrs	r3, r3, #3
 800f10a:	f003 0303 	and.w	r3, r3, #3
 800f10e:	4a84      	ldr	r2, [pc, #528]	@ (800f320 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800f110:	fa22 f303 	lsr.w	r3, r2, r3
 800f114:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f116:	68bb      	ldr	r3, [r7, #8]
 800f118:	ee07 3a90 	vmov	s15, r3
 800f11c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f120:	697b      	ldr	r3, [r7, #20]
 800f122:	ee07 3a90 	vmov	s15, r3
 800f126:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f12a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f12e:	4b7b      	ldr	r3, [pc, #492]	@ (800f31c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f132:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f136:	ee07 3a90 	vmov	s15, r3
 800f13a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f13e:	ed97 6a03 	vldr	s12, [r7, #12]
 800f142:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800f324 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f146:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f14a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f14e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f152:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f156:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f15a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800f15e:	e087      	b.n	800f270 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f160:	697b      	ldr	r3, [r7, #20]
 800f162:	ee07 3a90 	vmov	s15, r3
 800f166:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f16a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800f328 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800f16e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f172:	4b6a      	ldr	r3, [pc, #424]	@ (800f31c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f176:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f17a:	ee07 3a90 	vmov	s15, r3
 800f17e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f182:	ed97 6a03 	vldr	s12, [r7, #12]
 800f186:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800f324 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f18a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f18e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f192:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f196:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f19a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f19e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f1a2:	e065      	b.n	800f270 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f1a4:	697b      	ldr	r3, [r7, #20]
 800f1a6:	ee07 3a90 	vmov	s15, r3
 800f1aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f1ae:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800f32c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800f1b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f1b6:	4b59      	ldr	r3, [pc, #356]	@ (800f31c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f1b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f1ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f1be:	ee07 3a90 	vmov	s15, r3
 800f1c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f1c6:	ed97 6a03 	vldr	s12, [r7, #12]
 800f1ca:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800f324 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f1ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f1d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f1d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f1da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f1de:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f1e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f1e6:	e043      	b.n	800f270 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f1e8:	697b      	ldr	r3, [r7, #20]
 800f1ea:	ee07 3a90 	vmov	s15, r3
 800f1ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f1f2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800f330 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800f1f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f1fa:	4b48      	ldr	r3, [pc, #288]	@ (800f31c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f1fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f1fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f202:	ee07 3a90 	vmov	s15, r3
 800f206:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f20a:	ed97 6a03 	vldr	s12, [r7, #12]
 800f20e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800f324 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f212:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f216:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f21a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f21e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f222:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f226:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f22a:	e021      	b.n	800f270 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f22c:	697b      	ldr	r3, [r7, #20]
 800f22e:	ee07 3a90 	vmov	s15, r3
 800f232:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f236:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800f32c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800f23a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f23e:	4b37      	ldr	r3, [pc, #220]	@ (800f31c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f242:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f246:	ee07 3a90 	vmov	s15, r3
 800f24a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f24e:	ed97 6a03 	vldr	s12, [r7, #12]
 800f252:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800f324 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f256:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f25a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f25e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f262:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f266:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f26a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f26e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800f270:	4b2a      	ldr	r3, [pc, #168]	@ (800f31c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f274:	0a5b      	lsrs	r3, r3, #9
 800f276:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f27a:	ee07 3a90 	vmov	s15, r3
 800f27e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f282:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f286:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f28a:	edd7 6a07 	vldr	s13, [r7, #28]
 800f28e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f292:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f296:	ee17 2a90 	vmov	r2, s15
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800f29e:	4b1f      	ldr	r3, [pc, #124]	@ (800f31c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f2a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f2a2:	0c1b      	lsrs	r3, r3, #16
 800f2a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f2a8:	ee07 3a90 	vmov	s15, r3
 800f2ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f2b0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f2b4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f2b8:	edd7 6a07 	vldr	s13, [r7, #28]
 800f2bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f2c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f2c4:	ee17 2a90 	vmov	r2, s15
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800f2cc:	4b13      	ldr	r3, [pc, #76]	@ (800f31c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f2ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f2d0:	0e1b      	lsrs	r3, r3, #24
 800f2d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f2d6:	ee07 3a90 	vmov	s15, r3
 800f2da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f2de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f2e2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f2e6:	edd7 6a07 	vldr	s13, [r7, #28]
 800f2ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f2ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f2f2:	ee17 2a90 	vmov	r2, s15
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800f2fa:	e008      	b.n	800f30e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	2200      	movs	r2, #0
 800f300:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	2200      	movs	r2, #0
 800f306:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	2200      	movs	r2, #0
 800f30c:	609a      	str	r2, [r3, #8]
}
 800f30e:	bf00      	nop
 800f310:	3724      	adds	r7, #36	@ 0x24
 800f312:	46bd      	mov	sp, r7
 800f314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f318:	4770      	bx	lr
 800f31a:	bf00      	nop
 800f31c:	58024400 	.word	0x58024400
 800f320:	03d09000 	.word	0x03d09000
 800f324:	46000000 	.word	0x46000000
 800f328:	4c742400 	.word	0x4c742400
 800f32c:	4a742400 	.word	0x4a742400
 800f330:	4bbebc20 	.word	0x4bbebc20

0800f334 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800f334:	b580      	push	{r7, lr}
 800f336:	b084      	sub	sp, #16
 800f338:	af00      	add	r7, sp, #0
 800f33a:	6078      	str	r0, [r7, #4]
 800f33c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800f33e:	2300      	movs	r3, #0
 800f340:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800f342:	4b53      	ldr	r3, [pc, #332]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f344:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f346:	f003 0303 	and.w	r3, r3, #3
 800f34a:	2b03      	cmp	r3, #3
 800f34c:	d101      	bne.n	800f352 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800f34e:	2301      	movs	r3, #1
 800f350:	e099      	b.n	800f486 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800f352:	4b4f      	ldr	r3, [pc, #316]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f354:	681b      	ldr	r3, [r3, #0]
 800f356:	4a4e      	ldr	r2, [pc, #312]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f358:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800f35c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f35e:	f7f6 fae3 	bl	8005928 <HAL_GetTick>
 800f362:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800f364:	e008      	b.n	800f378 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800f366:	f7f6 fadf 	bl	8005928 <HAL_GetTick>
 800f36a:	4602      	mov	r2, r0
 800f36c:	68bb      	ldr	r3, [r7, #8]
 800f36e:	1ad3      	subs	r3, r2, r3
 800f370:	2b02      	cmp	r3, #2
 800f372:	d901      	bls.n	800f378 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800f374:	2303      	movs	r3, #3
 800f376:	e086      	b.n	800f486 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800f378:	4b45      	ldr	r3, [pc, #276]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f37a:	681b      	ldr	r3, [r3, #0]
 800f37c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f380:	2b00      	cmp	r3, #0
 800f382:	d1f0      	bne.n	800f366 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800f384:	4b42      	ldr	r3, [pc, #264]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f388:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	031b      	lsls	r3, r3, #12
 800f392:	493f      	ldr	r1, [pc, #252]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f394:	4313      	orrs	r3, r2
 800f396:	628b      	str	r3, [r1, #40]	@ 0x28
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	685b      	ldr	r3, [r3, #4]
 800f39c:	3b01      	subs	r3, #1
 800f39e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	689b      	ldr	r3, [r3, #8]
 800f3a6:	3b01      	subs	r3, #1
 800f3a8:	025b      	lsls	r3, r3, #9
 800f3aa:	b29b      	uxth	r3, r3
 800f3ac:	431a      	orrs	r2, r3
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	68db      	ldr	r3, [r3, #12]
 800f3b2:	3b01      	subs	r3, #1
 800f3b4:	041b      	lsls	r3, r3, #16
 800f3b6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800f3ba:	431a      	orrs	r2, r3
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	691b      	ldr	r3, [r3, #16]
 800f3c0:	3b01      	subs	r3, #1
 800f3c2:	061b      	lsls	r3, r3, #24
 800f3c4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800f3c8:	4931      	ldr	r1, [pc, #196]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f3ca:	4313      	orrs	r3, r2
 800f3cc:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800f3ce:	4b30      	ldr	r3, [pc, #192]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f3d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f3d2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	695b      	ldr	r3, [r3, #20]
 800f3da:	492d      	ldr	r1, [pc, #180]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f3dc:	4313      	orrs	r3, r2
 800f3de:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800f3e0:	4b2b      	ldr	r3, [pc, #172]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f3e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f3e4:	f023 0220 	bic.w	r2, r3, #32
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	699b      	ldr	r3, [r3, #24]
 800f3ec:	4928      	ldr	r1, [pc, #160]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f3ee:	4313      	orrs	r3, r2
 800f3f0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800f3f2:	4b27      	ldr	r3, [pc, #156]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f3f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f3f6:	4a26      	ldr	r2, [pc, #152]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f3f8:	f023 0310 	bic.w	r3, r3, #16
 800f3fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800f3fe:	4b24      	ldr	r3, [pc, #144]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f400:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f402:	4b24      	ldr	r3, [pc, #144]	@ (800f494 <RCCEx_PLL2_Config+0x160>)
 800f404:	4013      	ands	r3, r2
 800f406:	687a      	ldr	r2, [r7, #4]
 800f408:	69d2      	ldr	r2, [r2, #28]
 800f40a:	00d2      	lsls	r2, r2, #3
 800f40c:	4920      	ldr	r1, [pc, #128]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f40e:	4313      	orrs	r3, r2
 800f410:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800f412:	4b1f      	ldr	r3, [pc, #124]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f416:	4a1e      	ldr	r2, [pc, #120]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f418:	f043 0310 	orr.w	r3, r3, #16
 800f41c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800f41e:	683b      	ldr	r3, [r7, #0]
 800f420:	2b00      	cmp	r3, #0
 800f422:	d106      	bne.n	800f432 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800f424:	4b1a      	ldr	r3, [pc, #104]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f428:	4a19      	ldr	r2, [pc, #100]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f42a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f42e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f430:	e00f      	b.n	800f452 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800f432:	683b      	ldr	r3, [r7, #0]
 800f434:	2b01      	cmp	r3, #1
 800f436:	d106      	bne.n	800f446 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800f438:	4b15      	ldr	r3, [pc, #84]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f43a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f43c:	4a14      	ldr	r2, [pc, #80]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f43e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f442:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f444:	e005      	b.n	800f452 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800f446:	4b12      	ldr	r3, [pc, #72]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f44a:	4a11      	ldr	r2, [pc, #68]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f44c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800f450:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800f452:	4b0f      	ldr	r3, [pc, #60]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f454:	681b      	ldr	r3, [r3, #0]
 800f456:	4a0e      	ldr	r2, [pc, #56]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f458:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800f45c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f45e:	f7f6 fa63 	bl	8005928 <HAL_GetTick>
 800f462:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800f464:	e008      	b.n	800f478 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800f466:	f7f6 fa5f 	bl	8005928 <HAL_GetTick>
 800f46a:	4602      	mov	r2, r0
 800f46c:	68bb      	ldr	r3, [r7, #8]
 800f46e:	1ad3      	subs	r3, r2, r3
 800f470:	2b02      	cmp	r3, #2
 800f472:	d901      	bls.n	800f478 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800f474:	2303      	movs	r3, #3
 800f476:	e006      	b.n	800f486 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800f478:	4b05      	ldr	r3, [pc, #20]	@ (800f490 <RCCEx_PLL2_Config+0x15c>)
 800f47a:	681b      	ldr	r3, [r3, #0]
 800f47c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f480:	2b00      	cmp	r3, #0
 800f482:	d0f0      	beq.n	800f466 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800f484:	7bfb      	ldrb	r3, [r7, #15]
}
 800f486:	4618      	mov	r0, r3
 800f488:	3710      	adds	r7, #16
 800f48a:	46bd      	mov	sp, r7
 800f48c:	bd80      	pop	{r7, pc}
 800f48e:	bf00      	nop
 800f490:	58024400 	.word	0x58024400
 800f494:	ffff0007 	.word	0xffff0007

0800f498 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800f498:	b580      	push	{r7, lr}
 800f49a:	b084      	sub	sp, #16
 800f49c:	af00      	add	r7, sp, #0
 800f49e:	6078      	str	r0, [r7, #4]
 800f4a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800f4a2:	2300      	movs	r3, #0
 800f4a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800f4a6:	4b53      	ldr	r3, [pc, #332]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f4a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4aa:	f003 0303 	and.w	r3, r3, #3
 800f4ae:	2b03      	cmp	r3, #3
 800f4b0:	d101      	bne.n	800f4b6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800f4b2:	2301      	movs	r3, #1
 800f4b4:	e099      	b.n	800f5ea <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800f4b6:	4b4f      	ldr	r3, [pc, #316]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	4a4e      	ldr	r2, [pc, #312]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f4bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f4c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f4c2:	f7f6 fa31 	bl	8005928 <HAL_GetTick>
 800f4c6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800f4c8:	e008      	b.n	800f4dc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800f4ca:	f7f6 fa2d 	bl	8005928 <HAL_GetTick>
 800f4ce:	4602      	mov	r2, r0
 800f4d0:	68bb      	ldr	r3, [r7, #8]
 800f4d2:	1ad3      	subs	r3, r2, r3
 800f4d4:	2b02      	cmp	r3, #2
 800f4d6:	d901      	bls.n	800f4dc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800f4d8:	2303      	movs	r3, #3
 800f4da:	e086      	b.n	800f5ea <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800f4dc:	4b45      	ldr	r3, [pc, #276]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f4de:	681b      	ldr	r3, [r3, #0]
 800f4e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f4e4:	2b00      	cmp	r3, #0
 800f4e6:	d1f0      	bne.n	800f4ca <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800f4e8:	4b42      	ldr	r3, [pc, #264]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f4ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4ec:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	681b      	ldr	r3, [r3, #0]
 800f4f4:	051b      	lsls	r3, r3, #20
 800f4f6:	493f      	ldr	r1, [pc, #252]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f4f8:	4313      	orrs	r3, r2
 800f4fa:	628b      	str	r3, [r1, #40]	@ 0x28
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	685b      	ldr	r3, [r3, #4]
 800f500:	3b01      	subs	r3, #1
 800f502:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	689b      	ldr	r3, [r3, #8]
 800f50a:	3b01      	subs	r3, #1
 800f50c:	025b      	lsls	r3, r3, #9
 800f50e:	b29b      	uxth	r3, r3
 800f510:	431a      	orrs	r2, r3
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	68db      	ldr	r3, [r3, #12]
 800f516:	3b01      	subs	r3, #1
 800f518:	041b      	lsls	r3, r3, #16
 800f51a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800f51e:	431a      	orrs	r2, r3
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	691b      	ldr	r3, [r3, #16]
 800f524:	3b01      	subs	r3, #1
 800f526:	061b      	lsls	r3, r3, #24
 800f528:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800f52c:	4931      	ldr	r1, [pc, #196]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f52e:	4313      	orrs	r3, r2
 800f530:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800f532:	4b30      	ldr	r3, [pc, #192]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f536:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	695b      	ldr	r3, [r3, #20]
 800f53e:	492d      	ldr	r1, [pc, #180]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f540:	4313      	orrs	r3, r2
 800f542:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800f544:	4b2b      	ldr	r3, [pc, #172]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f548:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	699b      	ldr	r3, [r3, #24]
 800f550:	4928      	ldr	r1, [pc, #160]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f552:	4313      	orrs	r3, r2
 800f554:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800f556:	4b27      	ldr	r3, [pc, #156]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f55a:	4a26      	ldr	r2, [pc, #152]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f55c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f560:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800f562:	4b24      	ldr	r3, [pc, #144]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f564:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f566:	4b24      	ldr	r3, [pc, #144]	@ (800f5f8 <RCCEx_PLL3_Config+0x160>)
 800f568:	4013      	ands	r3, r2
 800f56a:	687a      	ldr	r2, [r7, #4]
 800f56c:	69d2      	ldr	r2, [r2, #28]
 800f56e:	00d2      	lsls	r2, r2, #3
 800f570:	4920      	ldr	r1, [pc, #128]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f572:	4313      	orrs	r3, r2
 800f574:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800f576:	4b1f      	ldr	r3, [pc, #124]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f57a:	4a1e      	ldr	r2, [pc, #120]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f57c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f580:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800f582:	683b      	ldr	r3, [r7, #0]
 800f584:	2b00      	cmp	r3, #0
 800f586:	d106      	bne.n	800f596 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800f588:	4b1a      	ldr	r3, [pc, #104]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f58a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f58c:	4a19      	ldr	r2, [pc, #100]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f58e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800f592:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f594:	e00f      	b.n	800f5b6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800f596:	683b      	ldr	r3, [r7, #0]
 800f598:	2b01      	cmp	r3, #1
 800f59a:	d106      	bne.n	800f5aa <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800f59c:	4b15      	ldr	r3, [pc, #84]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f59e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f5a0:	4a14      	ldr	r2, [pc, #80]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f5a2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800f5a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f5a8:	e005      	b.n	800f5b6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800f5aa:	4b12      	ldr	r3, [pc, #72]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f5ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f5ae:	4a11      	ldr	r2, [pc, #68]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f5b0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800f5b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800f5b6:	4b0f      	ldr	r3, [pc, #60]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f5b8:	681b      	ldr	r3, [r3, #0]
 800f5ba:	4a0e      	ldr	r2, [pc, #56]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f5bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f5c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f5c2:	f7f6 f9b1 	bl	8005928 <HAL_GetTick>
 800f5c6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800f5c8:	e008      	b.n	800f5dc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800f5ca:	f7f6 f9ad 	bl	8005928 <HAL_GetTick>
 800f5ce:	4602      	mov	r2, r0
 800f5d0:	68bb      	ldr	r3, [r7, #8]
 800f5d2:	1ad3      	subs	r3, r2, r3
 800f5d4:	2b02      	cmp	r3, #2
 800f5d6:	d901      	bls.n	800f5dc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800f5d8:	2303      	movs	r3, #3
 800f5da:	e006      	b.n	800f5ea <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800f5dc:	4b05      	ldr	r3, [pc, #20]	@ (800f5f4 <RCCEx_PLL3_Config+0x15c>)
 800f5de:	681b      	ldr	r3, [r3, #0]
 800f5e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f5e4:	2b00      	cmp	r3, #0
 800f5e6:	d0f0      	beq.n	800f5ca <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800f5e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f5ea:	4618      	mov	r0, r3
 800f5ec:	3710      	adds	r7, #16
 800f5ee:	46bd      	mov	sp, r7
 800f5f0:	bd80      	pop	{r7, pc}
 800f5f2:	bf00      	nop
 800f5f4:	58024400 	.word	0x58024400
 800f5f8:	ffff0007 	.word	0xffff0007

0800f5fc <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800f5fc:	b580      	push	{r7, lr}
 800f5fe:	b084      	sub	sp, #16
 800f600:	af00      	add	r7, sp, #0
 800f602:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	2b00      	cmp	r3, #0
 800f608:	d101      	bne.n	800f60e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800f60a:	2301      	movs	r3, #1
 800f60c:	e10f      	b.n	800f82e <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	2200      	movs	r2, #0
 800f612:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	681b      	ldr	r3, [r3, #0]
 800f618:	4a87      	ldr	r2, [pc, #540]	@ (800f838 <HAL_SPI_Init+0x23c>)
 800f61a:	4293      	cmp	r3, r2
 800f61c:	d00f      	beq.n	800f63e <HAL_SPI_Init+0x42>
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	681b      	ldr	r3, [r3, #0]
 800f622:	4a86      	ldr	r2, [pc, #536]	@ (800f83c <HAL_SPI_Init+0x240>)
 800f624:	4293      	cmp	r3, r2
 800f626:	d00a      	beq.n	800f63e <HAL_SPI_Init+0x42>
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	681b      	ldr	r3, [r3, #0]
 800f62c:	4a84      	ldr	r2, [pc, #528]	@ (800f840 <HAL_SPI_Init+0x244>)
 800f62e:	4293      	cmp	r3, r2
 800f630:	d005      	beq.n	800f63e <HAL_SPI_Init+0x42>
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	68db      	ldr	r3, [r3, #12]
 800f636:	2b0f      	cmp	r3, #15
 800f638:	d901      	bls.n	800f63e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800f63a:	2301      	movs	r3, #1
 800f63c:	e0f7      	b.n	800f82e <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800f63e:	6878      	ldr	r0, [r7, #4]
 800f640:	f000 ff76 	bl	8010530 <SPI_GetPacketSize>
 800f644:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	681b      	ldr	r3, [r3, #0]
 800f64a:	4a7b      	ldr	r2, [pc, #492]	@ (800f838 <HAL_SPI_Init+0x23c>)
 800f64c:	4293      	cmp	r3, r2
 800f64e:	d00c      	beq.n	800f66a <HAL_SPI_Init+0x6e>
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	681b      	ldr	r3, [r3, #0]
 800f654:	4a79      	ldr	r2, [pc, #484]	@ (800f83c <HAL_SPI_Init+0x240>)
 800f656:	4293      	cmp	r3, r2
 800f658:	d007      	beq.n	800f66a <HAL_SPI_Init+0x6e>
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	681b      	ldr	r3, [r3, #0]
 800f65e:	4a78      	ldr	r2, [pc, #480]	@ (800f840 <HAL_SPI_Init+0x244>)
 800f660:	4293      	cmp	r3, r2
 800f662:	d002      	beq.n	800f66a <HAL_SPI_Init+0x6e>
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	2b08      	cmp	r3, #8
 800f668:	d811      	bhi.n	800f68e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800f66e:	4a72      	ldr	r2, [pc, #456]	@ (800f838 <HAL_SPI_Init+0x23c>)
 800f670:	4293      	cmp	r3, r2
 800f672:	d009      	beq.n	800f688 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	681b      	ldr	r3, [r3, #0]
 800f678:	4a70      	ldr	r2, [pc, #448]	@ (800f83c <HAL_SPI_Init+0x240>)
 800f67a:	4293      	cmp	r3, r2
 800f67c:	d004      	beq.n	800f688 <HAL_SPI_Init+0x8c>
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	681b      	ldr	r3, [r3, #0]
 800f682:	4a6f      	ldr	r2, [pc, #444]	@ (800f840 <HAL_SPI_Init+0x244>)
 800f684:	4293      	cmp	r3, r2
 800f686:	d104      	bne.n	800f692 <HAL_SPI_Init+0x96>
 800f688:	68fb      	ldr	r3, [r7, #12]
 800f68a:	2b10      	cmp	r3, #16
 800f68c:	d901      	bls.n	800f692 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800f68e:	2301      	movs	r3, #1
 800f690:	e0cd      	b.n	800f82e <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800f692:	687b      	ldr	r3, [r7, #4]
 800f694:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800f698:	b2db      	uxtb	r3, r3
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	d106      	bne.n	800f6ac <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	2200      	movs	r2, #0
 800f6a2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800f6a6:	6878      	ldr	r0, [r7, #4]
 800f6a8:	f7f4 fd36 	bl	8004118 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	2202      	movs	r2, #2
 800f6b0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	681b      	ldr	r3, [r3, #0]
 800f6b8:	681a      	ldr	r2, [r3, #0]
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	681b      	ldr	r3, [r3, #0]
 800f6be:	f022 0201 	bic.w	r2, r2, #1
 800f6c2:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	681b      	ldr	r3, [r3, #0]
 800f6c8:	689b      	ldr	r3, [r3, #8]
 800f6ca:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800f6ce:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	699b      	ldr	r3, [r3, #24]
 800f6d4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f6d8:	d119      	bne.n	800f70e <HAL_SPI_Init+0x112>
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	685b      	ldr	r3, [r3, #4]
 800f6de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f6e2:	d103      	bne.n	800f6ec <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	d008      	beq.n	800f6fe <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800f6f0:	2b00      	cmp	r3, #0
 800f6f2:	d10c      	bne.n	800f70e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800f6f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f6fc:	d107      	bne.n	800f70e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	681b      	ldr	r3, [r3, #0]
 800f702:	681a      	ldr	r2, [r3, #0]
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	681b      	ldr	r3, [r3, #0]
 800f708:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800f70c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	685b      	ldr	r3, [r3, #4]
 800f712:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f716:	2b00      	cmp	r3, #0
 800f718:	d00f      	beq.n	800f73a <HAL_SPI_Init+0x13e>
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	68db      	ldr	r3, [r3, #12]
 800f71e:	2b06      	cmp	r3, #6
 800f720:	d90b      	bls.n	800f73a <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	681b      	ldr	r3, [r3, #0]
 800f726:	681b      	ldr	r3, [r3, #0]
 800f728:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	681b      	ldr	r3, [r3, #0]
 800f734:	430a      	orrs	r2, r1
 800f736:	601a      	str	r2, [r3, #0]
 800f738:	e007      	b.n	800f74a <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	681b      	ldr	r3, [r3, #0]
 800f73e:	681a      	ldr	r2, [r3, #0]
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	681b      	ldr	r3, [r3, #0]
 800f744:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800f748:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	69da      	ldr	r2, [r3, #28]
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f752:	431a      	orrs	r2, r3
 800f754:	68bb      	ldr	r3, [r7, #8]
 800f756:	431a      	orrs	r2, r3
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f75c:	ea42 0103 	orr.w	r1, r2, r3
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	68da      	ldr	r2, [r3, #12]
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	681b      	ldr	r3, [r3, #0]
 800f768:	430a      	orrs	r2, r1
 800f76a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f774:	431a      	orrs	r2, r3
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f77a:	431a      	orrs	r2, r3
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	699b      	ldr	r3, [r3, #24]
 800f780:	431a      	orrs	r2, r3
 800f782:	687b      	ldr	r3, [r7, #4]
 800f784:	691b      	ldr	r3, [r3, #16]
 800f786:	431a      	orrs	r2, r3
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	695b      	ldr	r3, [r3, #20]
 800f78c:	431a      	orrs	r2, r3
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	6a1b      	ldr	r3, [r3, #32]
 800f792:	431a      	orrs	r2, r3
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	685b      	ldr	r3, [r3, #4]
 800f798:	431a      	orrs	r2, r3
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f79e:	431a      	orrs	r2, r3
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	689b      	ldr	r3, [r3, #8]
 800f7a4:	431a      	orrs	r2, r3
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f7aa:	ea42 0103 	orr.w	r1, r2, r3
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	430a      	orrs	r2, r1
 800f7b8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	685b      	ldr	r3, [r3, #4]
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	d113      	bne.n	800f7ea <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	681b      	ldr	r3, [r3, #0]
 800f7c6:	689b      	ldr	r3, [r3, #8]
 800f7c8:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	681b      	ldr	r3, [r3, #0]
 800f7d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f7d4:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	681b      	ldr	r3, [r3, #0]
 800f7da:	689b      	ldr	r3, [r3, #8]
 800f7dc:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	681b      	ldr	r3, [r3, #0]
 800f7e4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800f7e8:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	681b      	ldr	r3, [r3, #0]
 800f7f4:	f022 0201 	bic.w	r2, r2, #1
 800f7f8:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	685b      	ldr	r3, [r3, #4]
 800f7fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f802:	2b00      	cmp	r3, #0
 800f804:	d00a      	beq.n	800f81c <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	681b      	ldr	r3, [r3, #0]
 800f80a:	68db      	ldr	r3, [r3, #12]
 800f80c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	430a      	orrs	r2, r1
 800f81a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	2200      	movs	r2, #0
 800f820:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	2201      	movs	r2, #1
 800f828:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800f82c:	2300      	movs	r3, #0
}
 800f82e:	4618      	mov	r0, r3
 800f830:	3710      	adds	r7, #16
 800f832:	46bd      	mov	sp, r7
 800f834:	bd80      	pop	{r7, pc}
 800f836:	bf00      	nop
 800f838:	40013000 	.word	0x40013000
 800f83c:	40003800 	.word	0x40003800
 800f840:	40003c00 	.word	0x40003c00

0800f844 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f844:	b580      	push	{r7, lr}
 800f846:	b088      	sub	sp, #32
 800f848:	af02      	add	r7, sp, #8
 800f84a:	60f8      	str	r0, [r7, #12]
 800f84c:	60b9      	str	r1, [r7, #8]
 800f84e:	603b      	str	r3, [r7, #0]
 800f850:	4613      	mov	r3, r2
 800f852:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800f854:	68fb      	ldr	r3, [r7, #12]
 800f856:	681b      	ldr	r3, [r3, #0]
 800f858:	3320      	adds	r3, #32
 800f85a:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f85c:	f7f6 f864 	bl	8005928 <HAL_GetTick>
 800f860:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800f868:	b2db      	uxtb	r3, r3
 800f86a:	2b01      	cmp	r3, #1
 800f86c:	d001      	beq.n	800f872 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800f86e:	2302      	movs	r3, #2
 800f870:	e1d1      	b.n	800fc16 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800f872:	68bb      	ldr	r3, [r7, #8]
 800f874:	2b00      	cmp	r3, #0
 800f876:	d002      	beq.n	800f87e <HAL_SPI_Transmit+0x3a>
 800f878:	88fb      	ldrh	r3, [r7, #6]
 800f87a:	2b00      	cmp	r3, #0
 800f87c:	d101      	bne.n	800f882 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800f87e:	2301      	movs	r3, #1
 800f880:	e1c9      	b.n	800fc16 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800f882:	68fb      	ldr	r3, [r7, #12]
 800f884:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800f888:	2b01      	cmp	r3, #1
 800f88a:	d101      	bne.n	800f890 <HAL_SPI_Transmit+0x4c>
 800f88c:	2302      	movs	r3, #2
 800f88e:	e1c2      	b.n	800fc16 <HAL_SPI_Transmit+0x3d2>
 800f890:	68fb      	ldr	r3, [r7, #12]
 800f892:	2201      	movs	r2, #1
 800f894:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800f898:	68fb      	ldr	r3, [r7, #12]
 800f89a:	2203      	movs	r2, #3
 800f89c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f8a0:	68fb      	ldr	r3, [r7, #12]
 800f8a2:	2200      	movs	r2, #0
 800f8a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800f8a8:	68fb      	ldr	r3, [r7, #12]
 800f8aa:	68ba      	ldr	r2, [r7, #8]
 800f8ac:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800f8ae:	68fb      	ldr	r3, [r7, #12]
 800f8b0:	88fa      	ldrh	r2, [r7, #6]
 800f8b2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800f8b6:	68fb      	ldr	r3, [r7, #12]
 800f8b8:	88fa      	ldrh	r2, [r7, #6]
 800f8ba:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800f8be:	68fb      	ldr	r3, [r7, #12]
 800f8c0:	2200      	movs	r2, #0
 800f8c2:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800f8c4:	68fb      	ldr	r3, [r7, #12]
 800f8c6:	2200      	movs	r2, #0
 800f8c8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800f8cc:	68fb      	ldr	r3, [r7, #12]
 800f8ce:	2200      	movs	r2, #0
 800f8d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 800f8d4:	68fb      	ldr	r3, [r7, #12]
 800f8d6:	2200      	movs	r2, #0
 800f8d8:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800f8da:	68fb      	ldr	r3, [r7, #12]
 800f8dc:	2200      	movs	r2, #0
 800f8de:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f8e0:	68fb      	ldr	r3, [r7, #12]
 800f8e2:	689b      	ldr	r3, [r3, #8]
 800f8e4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800f8e8:	d108      	bne.n	800f8fc <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800f8ea:	68fb      	ldr	r3, [r7, #12]
 800f8ec:	681b      	ldr	r3, [r3, #0]
 800f8ee:	681a      	ldr	r2, [r3, #0]
 800f8f0:	68fb      	ldr	r3, [r7, #12]
 800f8f2:	681b      	ldr	r3, [r3, #0]
 800f8f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f8f8:	601a      	str	r2, [r3, #0]
 800f8fa:	e009      	b.n	800f910 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800f8fc:	68fb      	ldr	r3, [r7, #12]
 800f8fe:	681b      	ldr	r3, [r3, #0]
 800f900:	68db      	ldr	r3, [r3, #12]
 800f902:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800f906:	68fb      	ldr	r3, [r7, #12]
 800f908:	681b      	ldr	r3, [r3, #0]
 800f90a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800f90e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800f910:	68fb      	ldr	r3, [r7, #12]
 800f912:	681b      	ldr	r3, [r3, #0]
 800f914:	685a      	ldr	r2, [r3, #4]
 800f916:	4b96      	ldr	r3, [pc, #600]	@ (800fb70 <HAL_SPI_Transmit+0x32c>)
 800f918:	4013      	ands	r3, r2
 800f91a:	88f9      	ldrh	r1, [r7, #6]
 800f91c:	68fa      	ldr	r2, [r7, #12]
 800f91e:	6812      	ldr	r2, [r2, #0]
 800f920:	430b      	orrs	r3, r1
 800f922:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800f924:	68fb      	ldr	r3, [r7, #12]
 800f926:	681b      	ldr	r3, [r3, #0]
 800f928:	681a      	ldr	r2, [r3, #0]
 800f92a:	68fb      	ldr	r3, [r7, #12]
 800f92c:	681b      	ldr	r3, [r3, #0]
 800f92e:	f042 0201 	orr.w	r2, r2, #1
 800f932:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f934:	68fb      	ldr	r3, [r7, #12]
 800f936:	685b      	ldr	r3, [r3, #4]
 800f938:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f93c:	d107      	bne.n	800f94e <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800f93e:	68fb      	ldr	r3, [r7, #12]
 800f940:	681b      	ldr	r3, [r3, #0]
 800f942:	681a      	ldr	r2, [r3, #0]
 800f944:	68fb      	ldr	r3, [r7, #12]
 800f946:	681b      	ldr	r3, [r3, #0]
 800f948:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800f94c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800f94e:	68fb      	ldr	r3, [r7, #12]
 800f950:	68db      	ldr	r3, [r3, #12]
 800f952:	2b0f      	cmp	r3, #15
 800f954:	d947      	bls.n	800f9e6 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800f956:	e03f      	b.n	800f9d8 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800f958:	68fb      	ldr	r3, [r7, #12]
 800f95a:	681b      	ldr	r3, [r3, #0]
 800f95c:	695b      	ldr	r3, [r3, #20]
 800f95e:	f003 0302 	and.w	r3, r3, #2
 800f962:	2b02      	cmp	r3, #2
 800f964:	d114      	bne.n	800f990 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800f966:	68fb      	ldr	r3, [r7, #12]
 800f968:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800f96a:	68fb      	ldr	r3, [r7, #12]
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	6812      	ldr	r2, [r2, #0]
 800f970:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800f972:	68fb      	ldr	r3, [r7, #12]
 800f974:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f976:	1d1a      	adds	r2, r3, #4
 800f978:	68fb      	ldr	r3, [r7, #12]
 800f97a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800f97c:	68fb      	ldr	r3, [r7, #12]
 800f97e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800f982:	b29b      	uxth	r3, r3
 800f984:	3b01      	subs	r3, #1
 800f986:	b29a      	uxth	r2, r3
 800f988:	68fb      	ldr	r3, [r7, #12]
 800f98a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800f98e:	e023      	b.n	800f9d8 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f990:	f7f5 ffca 	bl	8005928 <HAL_GetTick>
 800f994:	4602      	mov	r2, r0
 800f996:	693b      	ldr	r3, [r7, #16]
 800f998:	1ad3      	subs	r3, r2, r3
 800f99a:	683a      	ldr	r2, [r7, #0]
 800f99c:	429a      	cmp	r2, r3
 800f99e:	d803      	bhi.n	800f9a8 <HAL_SPI_Transmit+0x164>
 800f9a0:	683b      	ldr	r3, [r7, #0]
 800f9a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f9a6:	d102      	bne.n	800f9ae <HAL_SPI_Transmit+0x16a>
 800f9a8:	683b      	ldr	r3, [r7, #0]
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	d114      	bne.n	800f9d8 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800f9ae:	68f8      	ldr	r0, [r7, #12]
 800f9b0:	f000 fcf0 	bl	8010394 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f9ba:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800f9be:	68fb      	ldr	r3, [r7, #12]
 800f9c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	2201      	movs	r2, #1
 800f9c8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800f9cc:	68fb      	ldr	r3, [r7, #12]
 800f9ce:	2200      	movs	r2, #0
 800f9d0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800f9d4:	2303      	movs	r3, #3
 800f9d6:	e11e      	b.n	800fc16 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800f9d8:	68fb      	ldr	r3, [r7, #12]
 800f9da:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800f9de:	b29b      	uxth	r3, r3
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	d1b9      	bne.n	800f958 <HAL_SPI_Transmit+0x114>
 800f9e4:	e0f1      	b.n	800fbca <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f9e6:	68fb      	ldr	r3, [r7, #12]
 800f9e8:	68db      	ldr	r3, [r3, #12]
 800f9ea:	2b07      	cmp	r3, #7
 800f9ec:	f240 80e6 	bls.w	800fbbc <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800f9f0:	e05d      	b.n	800faae <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800f9f2:	68fb      	ldr	r3, [r7, #12]
 800f9f4:	681b      	ldr	r3, [r3, #0]
 800f9f6:	695b      	ldr	r3, [r3, #20]
 800f9f8:	f003 0302 	and.w	r3, r3, #2
 800f9fc:	2b02      	cmp	r3, #2
 800f9fe:	d132      	bne.n	800fa66 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800fa00:	68fb      	ldr	r3, [r7, #12]
 800fa02:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fa06:	b29b      	uxth	r3, r3
 800fa08:	2b01      	cmp	r3, #1
 800fa0a:	d918      	bls.n	800fa3e <HAL_SPI_Transmit+0x1fa>
 800fa0c:	68fb      	ldr	r3, [r7, #12]
 800fa0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d014      	beq.n	800fa3e <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800fa18:	68fb      	ldr	r3, [r7, #12]
 800fa1a:	681b      	ldr	r3, [r3, #0]
 800fa1c:	6812      	ldr	r2, [r2, #0]
 800fa1e:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800fa20:	68fb      	ldr	r3, [r7, #12]
 800fa22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fa24:	1d1a      	adds	r2, r3, #4
 800fa26:	68fb      	ldr	r3, [r7, #12]
 800fa28:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800fa2a:	68fb      	ldr	r3, [r7, #12]
 800fa2c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fa30:	b29b      	uxth	r3, r3
 800fa32:	3b02      	subs	r3, #2
 800fa34:	b29a      	uxth	r2, r3
 800fa36:	68fb      	ldr	r3, [r7, #12]
 800fa38:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800fa3c:	e037      	b.n	800faae <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800fa3e:	68fb      	ldr	r3, [r7, #12]
 800fa40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fa42:	881a      	ldrh	r2, [r3, #0]
 800fa44:	697b      	ldr	r3, [r7, #20]
 800fa46:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800fa48:	68fb      	ldr	r3, [r7, #12]
 800fa4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fa4c:	1c9a      	adds	r2, r3, #2
 800fa4e:	68fb      	ldr	r3, [r7, #12]
 800fa50:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800fa52:	68fb      	ldr	r3, [r7, #12]
 800fa54:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fa58:	b29b      	uxth	r3, r3
 800fa5a:	3b01      	subs	r3, #1
 800fa5c:	b29a      	uxth	r2, r3
 800fa5e:	68fb      	ldr	r3, [r7, #12]
 800fa60:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800fa64:	e023      	b.n	800faae <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fa66:	f7f5 ff5f 	bl	8005928 <HAL_GetTick>
 800fa6a:	4602      	mov	r2, r0
 800fa6c:	693b      	ldr	r3, [r7, #16]
 800fa6e:	1ad3      	subs	r3, r2, r3
 800fa70:	683a      	ldr	r2, [r7, #0]
 800fa72:	429a      	cmp	r2, r3
 800fa74:	d803      	bhi.n	800fa7e <HAL_SPI_Transmit+0x23a>
 800fa76:	683b      	ldr	r3, [r7, #0]
 800fa78:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa7c:	d102      	bne.n	800fa84 <HAL_SPI_Transmit+0x240>
 800fa7e:	683b      	ldr	r3, [r7, #0]
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	d114      	bne.n	800faae <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800fa84:	68f8      	ldr	r0, [r7, #12]
 800fa86:	f000 fc85 	bl	8010394 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800fa8a:	68fb      	ldr	r3, [r7, #12]
 800fa8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fa90:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800fa94:	68fb      	ldr	r3, [r7, #12]
 800fa96:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800fa9a:	68fb      	ldr	r3, [r7, #12]
 800fa9c:	2201      	movs	r2, #1
 800fa9e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	2200      	movs	r2, #0
 800faa6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800faaa:	2303      	movs	r3, #3
 800faac:	e0b3      	b.n	800fc16 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800faae:	68fb      	ldr	r3, [r7, #12]
 800fab0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fab4:	b29b      	uxth	r3, r3
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	d19b      	bne.n	800f9f2 <HAL_SPI_Transmit+0x1ae>
 800faba:	e086      	b.n	800fbca <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	681b      	ldr	r3, [r3, #0]
 800fac0:	695b      	ldr	r3, [r3, #20]
 800fac2:	f003 0302 	and.w	r3, r3, #2
 800fac6:	2b02      	cmp	r3, #2
 800fac8:	d154      	bne.n	800fb74 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800faca:	68fb      	ldr	r3, [r7, #12]
 800facc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fad0:	b29b      	uxth	r3, r3
 800fad2:	2b03      	cmp	r3, #3
 800fad4:	d918      	bls.n	800fb08 <HAL_SPI_Transmit+0x2c4>
 800fad6:	68fb      	ldr	r3, [r7, #12]
 800fad8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fada:	2b40      	cmp	r3, #64	@ 0x40
 800fadc:	d914      	bls.n	800fb08 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800fade:	68fb      	ldr	r3, [r7, #12]
 800fae0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	681b      	ldr	r3, [r3, #0]
 800fae6:	6812      	ldr	r2, [r2, #0]
 800fae8:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800faea:	68fb      	ldr	r3, [r7, #12]
 800faec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800faee:	1d1a      	adds	r2, r3, #4
 800faf0:	68fb      	ldr	r3, [r7, #12]
 800faf2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800faf4:	68fb      	ldr	r3, [r7, #12]
 800faf6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fafa:	b29b      	uxth	r3, r3
 800fafc:	3b04      	subs	r3, #4
 800fafe:	b29a      	uxth	r2, r3
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800fb06:	e059      	b.n	800fbbc <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800fb08:	68fb      	ldr	r3, [r7, #12]
 800fb0a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fb0e:	b29b      	uxth	r3, r3
 800fb10:	2b01      	cmp	r3, #1
 800fb12:	d917      	bls.n	800fb44 <HAL_SPI_Transmit+0x300>
 800fb14:	68fb      	ldr	r3, [r7, #12]
 800fb16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb18:	2b00      	cmp	r3, #0
 800fb1a:	d013      	beq.n	800fb44 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800fb1c:	68fb      	ldr	r3, [r7, #12]
 800fb1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fb20:	881a      	ldrh	r2, [r3, #0]
 800fb22:	697b      	ldr	r3, [r7, #20]
 800fb24:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800fb26:	68fb      	ldr	r3, [r7, #12]
 800fb28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fb2a:	1c9a      	adds	r2, r3, #2
 800fb2c:	68fb      	ldr	r3, [r7, #12]
 800fb2e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800fb30:	68fb      	ldr	r3, [r7, #12]
 800fb32:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fb36:	b29b      	uxth	r3, r3
 800fb38:	3b02      	subs	r3, #2
 800fb3a:	b29a      	uxth	r2, r3
 800fb3c:	68fb      	ldr	r3, [r7, #12]
 800fb3e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800fb42:	e03b      	b.n	800fbbc <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800fb44:	68fb      	ldr	r3, [r7, #12]
 800fb46:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800fb48:	68fb      	ldr	r3, [r7, #12]
 800fb4a:	681b      	ldr	r3, [r3, #0]
 800fb4c:	3320      	adds	r3, #32
 800fb4e:	7812      	ldrb	r2, [r2, #0]
 800fb50:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800fb52:	68fb      	ldr	r3, [r7, #12]
 800fb54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fb56:	1c5a      	adds	r2, r3, #1
 800fb58:	68fb      	ldr	r3, [r7, #12]
 800fb5a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800fb5c:	68fb      	ldr	r3, [r7, #12]
 800fb5e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fb62:	b29b      	uxth	r3, r3
 800fb64:	3b01      	subs	r3, #1
 800fb66:	b29a      	uxth	r2, r3
 800fb68:	68fb      	ldr	r3, [r7, #12]
 800fb6a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800fb6e:	e025      	b.n	800fbbc <HAL_SPI_Transmit+0x378>
 800fb70:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fb74:	f7f5 fed8 	bl	8005928 <HAL_GetTick>
 800fb78:	4602      	mov	r2, r0
 800fb7a:	693b      	ldr	r3, [r7, #16]
 800fb7c:	1ad3      	subs	r3, r2, r3
 800fb7e:	683a      	ldr	r2, [r7, #0]
 800fb80:	429a      	cmp	r2, r3
 800fb82:	d803      	bhi.n	800fb8c <HAL_SPI_Transmit+0x348>
 800fb84:	683b      	ldr	r3, [r7, #0]
 800fb86:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb8a:	d102      	bne.n	800fb92 <HAL_SPI_Transmit+0x34e>
 800fb8c:	683b      	ldr	r3, [r7, #0]
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	d114      	bne.n	800fbbc <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800fb92:	68f8      	ldr	r0, [r7, #12]
 800fb94:	f000 fbfe 	bl	8010394 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800fb98:	68fb      	ldr	r3, [r7, #12]
 800fb9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fb9e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800fba8:	68fb      	ldr	r3, [r7, #12]
 800fbaa:	2201      	movs	r2, #1
 800fbac:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	2200      	movs	r2, #0
 800fbb4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800fbb8:	2303      	movs	r3, #3
 800fbba:	e02c      	b.n	800fc16 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800fbbc:	68fb      	ldr	r3, [r7, #12]
 800fbbe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fbc2:	b29b      	uxth	r3, r3
 800fbc4:	2b00      	cmp	r3, #0
 800fbc6:	f47f af79 	bne.w	800fabc <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800fbca:	693b      	ldr	r3, [r7, #16]
 800fbcc:	9300      	str	r3, [sp, #0]
 800fbce:	683b      	ldr	r3, [r7, #0]
 800fbd0:	2200      	movs	r2, #0
 800fbd2:	2108      	movs	r1, #8
 800fbd4:	68f8      	ldr	r0, [r7, #12]
 800fbd6:	f000 fc7d 	bl	80104d4 <SPI_WaitOnFlagUntilTimeout>
 800fbda:	4603      	mov	r3, r0
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d007      	beq.n	800fbf0 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800fbe0:	68fb      	ldr	r3, [r7, #12]
 800fbe2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fbe6:	f043 0220 	orr.w	r2, r3, #32
 800fbea:	68fb      	ldr	r3, [r7, #12]
 800fbec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800fbf0:	68f8      	ldr	r0, [r7, #12]
 800fbf2:	f000 fbcf 	bl	8010394 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800fbf6:	68fb      	ldr	r3, [r7, #12]
 800fbf8:	2201      	movs	r2, #1
 800fbfa:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800fbfe:	68fb      	ldr	r3, [r7, #12]
 800fc00:	2200      	movs	r2, #0
 800fc02:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800fc06:	68fb      	ldr	r3, [r7, #12]
 800fc08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fc0c:	2b00      	cmp	r3, #0
 800fc0e:	d001      	beq.n	800fc14 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 800fc10:	2301      	movs	r3, #1
 800fc12:	e000      	b.n	800fc16 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 800fc14:	2300      	movs	r3, #0
  }
}
 800fc16:	4618      	mov	r0, r3
 800fc18:	3718      	adds	r7, #24
 800fc1a:	46bd      	mov	sp, r7
 800fc1c:	bd80      	pop	{r7, pc}
 800fc1e:	bf00      	nop

0800fc20 <HAL_SPI_Transmit_DMA>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 800fc20:	b580      	push	{r7, lr}
 800fc22:	b084      	sub	sp, #16
 800fc24:	af00      	add	r7, sp, #0
 800fc26:	60f8      	str	r0, [r7, #12]
 800fc28:	60b9      	str	r1, [r7, #8]
 800fc2a:	4613      	mov	r3, r2
 800fc2c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800fc2e:	68fb      	ldr	r3, [r7, #12]
 800fc30:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800fc34:	b2db      	uxtb	r3, r3
 800fc36:	2b01      	cmp	r3, #1
 800fc38:	d001      	beq.n	800fc3e <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800fc3a:	2302      	movs	r3, #2
 800fc3c:	e126      	b.n	800fe8c <HAL_SPI_Transmit_DMA+0x26c>
  }

  if ((pData == NULL) || (Size == 0UL))
 800fc3e:	68bb      	ldr	r3, [r7, #8]
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	d002      	beq.n	800fc4a <HAL_SPI_Transmit_DMA+0x2a>
 800fc44:	88fb      	ldrh	r3, [r7, #6]
 800fc46:	2b00      	cmp	r3, #0
 800fc48:	d101      	bne.n	800fc4e <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800fc4a:	2301      	movs	r3, #1
 800fc4c:	e11e      	b.n	800fe8c <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800fc4e:	68fb      	ldr	r3, [r7, #12]
 800fc50:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800fc54:	2b01      	cmp	r3, #1
 800fc56:	d101      	bne.n	800fc5c <HAL_SPI_Transmit_DMA+0x3c>
 800fc58:	2302      	movs	r3, #2
 800fc5a:	e117      	b.n	800fe8c <HAL_SPI_Transmit_DMA+0x26c>
 800fc5c:	68fb      	ldr	r3, [r7, #12]
 800fc5e:	2201      	movs	r2, #1
 800fc60:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800fc64:	68fb      	ldr	r3, [r7, #12]
 800fc66:	2203      	movs	r2, #3
 800fc68:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800fc6c:	68fb      	ldr	r3, [r7, #12]
 800fc6e:	2200      	movs	r2, #0
 800fc70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	68ba      	ldr	r2, [r7, #8]
 800fc78:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800fc7a:	68fb      	ldr	r3, [r7, #12]
 800fc7c:	88fa      	ldrh	r2, [r7, #6]
 800fc7e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800fc82:	68fb      	ldr	r3, [r7, #12]
 800fc84:	88fa      	ldrh	r2, [r7, #6]
 800fc86:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800fc8a:	68fb      	ldr	r3, [r7, #12]
 800fc8c:	2200      	movs	r2, #0
 800fc8e:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxISR       = NULL;
 800fc90:	68fb      	ldr	r3, [r7, #12]
 800fc92:	2200      	movs	r2, #0
 800fc94:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800fc96:	68fb      	ldr	r3, [r7, #12]
 800fc98:	2200      	movs	r2, #0
 800fc9a:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->RxXferSize  = (uint16_t)0UL;
 800fc9c:	68fb      	ldr	r3, [r7, #12]
 800fc9e:	2200      	movs	r2, #0
 800fca0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 800fca4:	68fb      	ldr	r3, [r7, #12]
 800fca6:	2200      	movs	r2, #0
 800fca8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fcac:	68fb      	ldr	r3, [r7, #12]
 800fcae:	689b      	ldr	r3, [r3, #8]
 800fcb0:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800fcb4:	d108      	bne.n	800fcc8 <HAL_SPI_Transmit_DMA+0xa8>
  {
    SPI_1LINE_TX(hspi);
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	681b      	ldr	r3, [r3, #0]
 800fcba:	681a      	ldr	r2, [r3, #0]
 800fcbc:	68fb      	ldr	r3, [r7, #12]
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fcc4:	601a      	str	r2, [r3, #0]
 800fcc6:	e009      	b.n	800fcdc <HAL_SPI_Transmit_DMA+0xbc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800fcc8:	68fb      	ldr	r3, [r7, #12]
 800fcca:	681b      	ldr	r3, [r3, #0]
 800fccc:	68db      	ldr	r3, [r3, #12]
 800fcce:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800fcd2:	68fb      	ldr	r3, [r7, #12]
 800fcd4:	681b      	ldr	r3, [r3, #0]
 800fcd6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800fcda:	60da      	str	r2, [r3, #12]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800fcdc:	68fb      	ldr	r3, [r7, #12]
 800fcde:	68db      	ldr	r3, [r3, #12]
 800fce0:	2b0f      	cmp	r3, #15
 800fce2:	d905      	bls.n	800fcf0 <HAL_SPI_Transmit_DMA+0xd0>
 800fce4:	68fb      	ldr	r3, [r7, #12]
 800fce6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fce8:	699b      	ldr	r3, [r3, #24]
 800fcea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800fcee:	d10f      	bne.n	800fd10 <HAL_SPI_Transmit_DMA+0xf0>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800fcf0:	68fb      	ldr	r3, [r7, #12]
 800fcf2:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800fcf4:	2b07      	cmp	r3, #7
 800fcf6:	d911      	bls.n	800fd1c <HAL_SPI_Transmit_DMA+0xfc>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800fcf8:	68fb      	ldr	r3, [r7, #12]
 800fcfa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fcfc:	699b      	ldr	r3, [r3, #24]
 800fcfe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fd02:	d00b      	beq.n	800fd1c <HAL_SPI_Transmit_DMA+0xfc>
                                                     (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 800fd04:	68fb      	ldr	r3, [r7, #12]
 800fd06:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fd08:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800fd0a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800fd0e:	d005      	beq.n	800fd1c <HAL_SPI_Transmit_DMA+0xfc>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    __HAL_UNLOCK(hspi);
 800fd10:	68fb      	ldr	r3, [r7, #12]
 800fd12:	2200      	movs	r2, #0
 800fd14:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 800fd18:	2301      	movs	r3, #1
 800fd1a:	e0b7      	b.n	800fe8c <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800fd1c:	68fb      	ldr	r3, [r7, #12]
 800fd1e:	68db      	ldr	r3, [r3, #12]
 800fd20:	2b07      	cmp	r3, #7
 800fd22:	d820      	bhi.n	800fd66 <HAL_SPI_Transmit_DMA+0x146>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800fd24:	68fb      	ldr	r3, [r7, #12]
 800fd26:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fd28:	699b      	ldr	r3, [r3, #24]
 800fd2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fd2e:	d109      	bne.n	800fd44 <HAL_SPI_Transmit_DMA+0x124>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800fd30:	68fb      	ldr	r3, [r7, #12]
 800fd32:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fd36:	b29b      	uxth	r3, r3
 800fd38:	3301      	adds	r3, #1
 800fd3a:	105b      	asrs	r3, r3, #1
 800fd3c:	b29a      	uxth	r2, r3
 800fd3e:	68fb      	ldr	r3, [r7, #12]
 800fd40:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800fd44:	68fb      	ldr	r3, [r7, #12]
 800fd46:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fd48:	699b      	ldr	r3, [r3, #24]
 800fd4a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800fd4e:	d11e      	bne.n	800fd8e <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 800fd50:	68fb      	ldr	r3, [r7, #12]
 800fd52:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fd56:	b29b      	uxth	r3, r3
 800fd58:	3303      	adds	r3, #3
 800fd5a:	109b      	asrs	r3, r3, #2
 800fd5c:	b29a      	uxth	r2, r3
 800fd5e:	68fb      	ldr	r3, [r7, #12]
 800fd60:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800fd64:	e013      	b.n	800fd8e <HAL_SPI_Transmit_DMA+0x16e>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 800fd66:	68fb      	ldr	r3, [r7, #12]
 800fd68:	68db      	ldr	r3, [r3, #12]
 800fd6a:	2b0f      	cmp	r3, #15
 800fd6c:	d80f      	bhi.n	800fd8e <HAL_SPI_Transmit_DMA+0x16e>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800fd6e:	68fb      	ldr	r3, [r7, #12]
 800fd70:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fd72:	699b      	ldr	r3, [r3, #24]
 800fd74:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800fd78:	d109      	bne.n	800fd8e <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800fd7a:	68fb      	ldr	r3, [r7, #12]
 800fd7c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fd80:	b29b      	uxth	r3, r3
 800fd82:	3301      	adds	r3, #1
 800fd84:	105b      	asrs	r3, r3, #1
 800fd86:	b29a      	uxth	r2, r3
 800fd88:	68fb      	ldr	r3, [r7, #12]
 800fd8a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  {
    /* Adjustment done */
  }

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800fd8e:	68fb      	ldr	r3, [r7, #12]
 800fd90:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fd92:	4a40      	ldr	r2, [pc, #256]	@ (800fe94 <HAL_SPI_Transmit_DMA+0x274>)
 800fd94:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800fd96:	68fb      	ldr	r3, [r7, #12]
 800fd98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fd9a:	4a3f      	ldr	r2, [pc, #252]	@ (800fe98 <HAL_SPI_Transmit_DMA+0x278>)
 800fd9c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800fd9e:	68fb      	ldr	r3, [r7, #12]
 800fda0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fda2:	4a3e      	ldr	r2, [pc, #248]	@ (800fe9c <HAL_SPI_Transmit_DMA+0x27c>)
 800fda4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800fda6:	68fb      	ldr	r3, [r7, #12]
 800fda8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fdaa:	2200      	movs	r2, #0
 800fdac:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear TXDMAEN bit*/
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800fdae:	68fb      	ldr	r3, [r7, #12]
 800fdb0:	681b      	ldr	r3, [r3, #0]
 800fdb2:	689a      	ldr	r2, [r3, #8]
 800fdb4:	68fb      	ldr	r3, [r7, #12]
 800fdb6:	681b      	ldr	r3, [r3, #0]
 800fdb8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800fdbc:	609a      	str	r2, [r3, #8]

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800fdbe:	68fb      	ldr	r3, [r7, #12]
 800fdc0:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 800fdc2:	68fb      	ldr	r3, [r7, #12]
 800fdc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fdc6:	4619      	mov	r1, r3
 800fdc8:	68fb      	ldr	r3, [r7, #12]
 800fdca:	681b      	ldr	r3, [r3, #0]
 800fdcc:	3320      	adds	r3, #32
 800fdce:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800fdd0:	68fb      	ldr	r3, [r7, #12]
 800fdd2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fdd6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800fdd8:	f7f6 fac6 	bl	8006368 <HAL_DMA_Start_IT>
 800fddc:	4603      	mov	r3, r0
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d011      	beq.n	800fe06 <HAL_SPI_Transmit_DMA+0x1e6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800fde2:	68fb      	ldr	r3, [r7, #12]
 800fde4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fde8:	f043 0210 	orr.w	r2, r3, #16
 800fdec:	68fb      	ldr	r3, [r7, #12]
 800fdee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800fdf2:	68fb      	ldr	r3, [r7, #12]
 800fdf4:	2201      	movs	r2, #1
 800fdf6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800fdfa:	68fb      	ldr	r3, [r7, #12]
 800fdfc:	2200      	movs	r2, #0
 800fdfe:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 800fe02:	2301      	movs	r3, #1
 800fe04:	e042      	b.n	800fe8c <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800fe06:	68fb      	ldr	r3, [r7, #12]
 800fe08:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fe0a:	69db      	ldr	r3, [r3, #28]
 800fe0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fe10:	d108      	bne.n	800fe24 <HAL_SPI_Transmit_DMA+0x204>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800fe12:	68fb      	ldr	r3, [r7, #12]
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	6859      	ldr	r1, [r3, #4]
 800fe18:	68fb      	ldr	r3, [r7, #12]
 800fe1a:	681a      	ldr	r2, [r3, #0]
 800fe1c:	4b20      	ldr	r3, [pc, #128]	@ (800fea0 <HAL_SPI_Transmit_DMA+0x280>)
 800fe1e:	400b      	ands	r3, r1
 800fe20:	6053      	str	r3, [r2, #4]
 800fe22:	e009      	b.n	800fe38 <HAL_SPI_Transmit_DMA+0x218>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800fe24:	68fb      	ldr	r3, [r7, #12]
 800fe26:	681b      	ldr	r3, [r3, #0]
 800fe28:	685a      	ldr	r2, [r3, #4]
 800fe2a:	4b1d      	ldr	r3, [pc, #116]	@ (800fea0 <HAL_SPI_Transmit_DMA+0x280>)
 800fe2c:	4013      	ands	r3, r2
 800fe2e:	88f9      	ldrh	r1, [r7, #6]
 800fe30:	68fa      	ldr	r2, [r7, #12]
 800fe32:	6812      	ldr	r2, [r2, #0]
 800fe34:	430b      	orrs	r3, r1
 800fe36:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800fe38:	68fb      	ldr	r3, [r7, #12]
 800fe3a:	681b      	ldr	r3, [r3, #0]
 800fe3c:	689a      	ldr	r2, [r3, #8]
 800fe3e:	68fb      	ldr	r3, [r7, #12]
 800fe40:	681b      	ldr	r3, [r3, #0]
 800fe42:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800fe46:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 800fe48:	68fb      	ldr	r3, [r7, #12]
 800fe4a:	681b      	ldr	r3, [r3, #0]
 800fe4c:	691a      	ldr	r2, [r3, #16]
 800fe4e:	68fb      	ldr	r3, [r7, #12]
 800fe50:	681b      	ldr	r3, [r3, #0]
 800fe52:	f442 7248 	orr.w	r2, r2, #800	@ 0x320
 800fe56:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800fe58:	68fb      	ldr	r3, [r7, #12]
 800fe5a:	681b      	ldr	r3, [r3, #0]
 800fe5c:	681a      	ldr	r2, [r3, #0]
 800fe5e:	68fb      	ldr	r3, [r7, #12]
 800fe60:	681b      	ldr	r3, [r3, #0]
 800fe62:	f042 0201 	orr.w	r2, r2, #1
 800fe66:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800fe68:	68fb      	ldr	r3, [r7, #12]
 800fe6a:	685b      	ldr	r3, [r3, #4]
 800fe6c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800fe70:	d107      	bne.n	800fe82 <HAL_SPI_Transmit_DMA+0x262>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800fe72:	68fb      	ldr	r3, [r7, #12]
 800fe74:	681b      	ldr	r3, [r3, #0]
 800fe76:	681a      	ldr	r2, [r3, #0]
 800fe78:	68fb      	ldr	r3, [r7, #12]
 800fe7a:	681b      	ldr	r3, [r3, #0]
 800fe7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800fe80:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800fe82:	68fb      	ldr	r3, [r7, #12]
 800fe84:	2200      	movs	r2, #0
 800fe86:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800fe8a:	2300      	movs	r3, #0
}
 800fe8c:	4618      	mov	r0, r3
 800fe8e:	3710      	adds	r7, #16
 800fe90:	46bd      	mov	sp, r7
 800fe92:	bd80      	pop	{r7, pc}
 800fe94:	080102ff 	.word	0x080102ff
 800fe98:	080102b9 	.word	0x080102b9
 800fe9c:	0801031b 	.word	0x0801031b
 800fea0:	ffff0000 	.word	0xffff0000

0800fea4 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800fea4:	b580      	push	{r7, lr}
 800fea6:	b08a      	sub	sp, #40	@ 0x28
 800fea8:	af00      	add	r7, sp, #0
 800feaa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	691b      	ldr	r3, [r3, #16]
 800feb2:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	681b      	ldr	r3, [r3, #0]
 800feb8:	695b      	ldr	r3, [r3, #20]
 800feba:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800febc:	6a3a      	ldr	r2, [r7, #32]
 800febe:	69fb      	ldr	r3, [r7, #28]
 800fec0:	4013      	ands	r3, r2
 800fec2:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	681b      	ldr	r3, [r3, #0]
 800fec8:	689b      	ldr	r3, [r3, #8]
 800feca:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800fecc:	2300      	movs	r3, #0
 800fece:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800fed6:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	681b      	ldr	r3, [r3, #0]
 800fedc:	3330      	adds	r3, #48	@ 0x30
 800fede:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800fee0:	69fb      	ldr	r3, [r7, #28]
 800fee2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fee6:	2b00      	cmp	r3, #0
 800fee8:	d010      	beq.n	800ff0c <HAL_SPI_IRQHandler+0x68>
 800feea:	6a3b      	ldr	r3, [r7, #32]
 800feec:	f003 0308 	and.w	r3, r3, #8
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	d00b      	beq.n	800ff0c <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	681b      	ldr	r3, [r3, #0]
 800fef8:	699a      	ldr	r2, [r3, #24]
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	681b      	ldr	r3, [r3, #0]
 800fefe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ff02:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 800ff04:	6878      	ldr	r0, [r7, #4]
 800ff06:	f000 f9cd 	bl	80102a4 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800ff0a:	e192      	b.n	8010232 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800ff0c:	69bb      	ldr	r3, [r7, #24]
 800ff0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ff12:	2b00      	cmp	r3, #0
 800ff14:	d113      	bne.n	800ff3e <HAL_SPI_IRQHandler+0x9a>
 800ff16:	69bb      	ldr	r3, [r7, #24]
 800ff18:	f003 0320 	and.w	r3, r3, #32
 800ff1c:	2b00      	cmp	r3, #0
 800ff1e:	d10e      	bne.n	800ff3e <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800ff20:	69bb      	ldr	r3, [r7, #24]
 800ff22:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d009      	beq.n	800ff3e <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ff2e:	6878      	ldr	r0, [r7, #4]
 800ff30:	4798      	blx	r3
    hspi->RxISR(hspi);
 800ff32:	687b      	ldr	r3, [r7, #4]
 800ff34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ff36:	6878      	ldr	r0, [r7, #4]
 800ff38:	4798      	blx	r3
    handled = 1UL;
 800ff3a:	2301      	movs	r3, #1
 800ff3c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800ff3e:	69bb      	ldr	r3, [r7, #24]
 800ff40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ff44:	2b00      	cmp	r3, #0
 800ff46:	d10f      	bne.n	800ff68 <HAL_SPI_IRQHandler+0xc4>
 800ff48:	69bb      	ldr	r3, [r7, #24]
 800ff4a:	f003 0301 	and.w	r3, r3, #1
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	d00a      	beq.n	800ff68 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800ff52:	69bb      	ldr	r3, [r7, #24]
 800ff54:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d105      	bne.n	800ff68 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ff60:	6878      	ldr	r0, [r7, #4]
 800ff62:	4798      	blx	r3
    handled = 1UL;
 800ff64:	2301      	movs	r3, #1
 800ff66:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800ff68:	69bb      	ldr	r3, [r7, #24]
 800ff6a:	f003 0320 	and.w	r3, r3, #32
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	d10f      	bne.n	800ff92 <HAL_SPI_IRQHandler+0xee>
 800ff72:	69bb      	ldr	r3, [r7, #24]
 800ff74:	f003 0302 	and.w	r3, r3, #2
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d00a      	beq.n	800ff92 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800ff7c:	69bb      	ldr	r3, [r7, #24]
 800ff7e:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800ff82:	2b00      	cmp	r3, #0
 800ff84:	d105      	bne.n	800ff92 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ff8a:	6878      	ldr	r0, [r7, #4]
 800ff8c:	4798      	blx	r3
    handled = 1UL;
 800ff8e:	2301      	movs	r3, #1
 800ff90:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800ff92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff94:	2b00      	cmp	r3, #0
 800ff96:	f040 8147 	bne.w	8010228 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800ff9a:	69bb      	ldr	r3, [r7, #24]
 800ff9c:	f003 0308 	and.w	r3, r3, #8
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	f000 808b 	beq.w	80100bc <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	681b      	ldr	r3, [r3, #0]
 800ffaa:	699a      	ldr	r2, [r3, #24]
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	681b      	ldr	r3, [r3, #0]
 800ffb0:	f042 0208 	orr.w	r2, r2, #8
 800ffb4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	699a      	ldr	r2, [r3, #24]
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	681b      	ldr	r3, [r3, #0]
 800ffc0:	f042 0210 	orr.w	r2, r2, #16
 800ffc4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	681b      	ldr	r3, [r3, #0]
 800ffca:	699a      	ldr	r2, [r3, #24]
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	681b      	ldr	r3, [r3, #0]
 800ffd0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ffd4:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	681b      	ldr	r3, [r3, #0]
 800ffda:	691a      	ldr	r2, [r3, #16]
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	681b      	ldr	r3, [r3, #0]
 800ffe0:	f022 0208 	bic.w	r2, r2, #8
 800ffe4:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	681b      	ldr	r3, [r3, #0]
 800ffea:	689b      	ldr	r3, [r3, #8]
 800ffec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800fff0:	2b00      	cmp	r3, #0
 800fff2:	d13d      	bne.n	8010070 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800fff4:	e036      	b.n	8010064 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	68db      	ldr	r3, [r3, #12]
 800fffa:	2b0f      	cmp	r3, #15
 800fffc:	d90b      	bls.n	8010016 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	681a      	ldr	r2, [r3, #0]
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010006:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8010008:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801000e:	1d1a      	adds	r2, r3, #4
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	665a      	str	r2, [r3, #100]	@ 0x64
 8010014:	e01d      	b.n	8010052 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	68db      	ldr	r3, [r3, #12]
 801001a:	2b07      	cmp	r3, #7
 801001c:	d90b      	bls.n	8010036 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801001e:	687b      	ldr	r3, [r7, #4]
 8010020:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010022:	68fa      	ldr	r2, [r7, #12]
 8010024:	8812      	ldrh	r2, [r2, #0]
 8010026:	b292      	uxth	r2, r2
 8010028:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801002e:	1c9a      	adds	r2, r3, #2
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	665a      	str	r2, [r3, #100]	@ 0x64
 8010034:	e00d      	b.n	8010052 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	681b      	ldr	r3, [r3, #0]
 801003a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010042:	7812      	ldrb	r2, [r2, #0]
 8010044:	b2d2      	uxtb	r2, r2
 8010046:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801004c:	1c5a      	adds	r2, r3, #1
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010058:	b29b      	uxth	r3, r3
 801005a:	3b01      	subs	r3, #1
 801005c:	b29a      	uxth	r2, r3
 801005e:	687b      	ldr	r3, [r7, #4]
 8010060:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801006a:	b29b      	uxth	r3, r3
 801006c:	2b00      	cmp	r3, #0
 801006e:	d1c2      	bne.n	800fff6 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8010070:	6878      	ldr	r0, [r7, #4]
 8010072:	f000 f98f 	bl	8010394 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	2201      	movs	r2, #1
 801007a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010084:	2b00      	cmp	r3, #0
 8010086:	d003      	beq.n	8010090 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8010088:	6878      	ldr	r0, [r7, #4]
 801008a:	f000 f901 	bl	8010290 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 801008e:	e0d0      	b.n	8010232 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8010090:	7cfb      	ldrb	r3, [r7, #19]
 8010092:	2b05      	cmp	r3, #5
 8010094:	d103      	bne.n	801009e <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8010096:	6878      	ldr	r0, [r7, #4]
 8010098:	f000 f8e6 	bl	8010268 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 801009c:	e0c6      	b.n	801022c <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 801009e:	7cfb      	ldrb	r3, [r7, #19]
 80100a0:	2b04      	cmp	r3, #4
 80100a2:	d103      	bne.n	80100ac <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 80100a4:	6878      	ldr	r0, [r7, #4]
 80100a6:	f000 f8d5 	bl	8010254 <HAL_SPI_RxCpltCallback>
    return;
 80100aa:	e0bf      	b.n	801022c <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 80100ac:	7cfb      	ldrb	r3, [r7, #19]
 80100ae:	2b03      	cmp	r3, #3
 80100b0:	f040 80bc 	bne.w	801022c <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 80100b4:	6878      	ldr	r0, [r7, #4]
 80100b6:	f000 f8c3 	bl	8010240 <HAL_SPI_TxCpltCallback>
    return;
 80100ba:	e0b7      	b.n	801022c <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 80100bc:	69bb      	ldr	r3, [r7, #24]
 80100be:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 80100c2:	2b00      	cmp	r3, #0
 80100c4:	f000 80b5 	beq.w	8010232 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 80100c8:	69bb      	ldr	r3, [r7, #24]
 80100ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80100ce:	2b00      	cmp	r3, #0
 80100d0:	d00f      	beq.n	80100f2 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80100d8:	f043 0204 	orr.w	r2, r3, #4
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	681b      	ldr	r3, [r3, #0]
 80100e6:	699a      	ldr	r2, [r3, #24]
 80100e8:	687b      	ldr	r3, [r7, #4]
 80100ea:	681b      	ldr	r3, [r3, #0]
 80100ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80100f0:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 80100f2:	69bb      	ldr	r3, [r7, #24]
 80100f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80100f8:	2b00      	cmp	r3, #0
 80100fa:	d00f      	beq.n	801011c <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010102:	f043 0201 	orr.w	r2, r3, #1
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 801010c:	687b      	ldr	r3, [r7, #4]
 801010e:	681b      	ldr	r3, [r3, #0]
 8010110:	699a      	ldr	r2, [r3, #24]
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	681b      	ldr	r3, [r3, #0]
 8010116:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801011a:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 801011c:	69bb      	ldr	r3, [r7, #24]
 801011e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010122:	2b00      	cmp	r3, #0
 8010124:	d00f      	beq.n	8010146 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801012c:	f043 0208 	orr.w	r2, r3, #8
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	681b      	ldr	r3, [r3, #0]
 801013a:	699a      	ldr	r2, [r3, #24]
 801013c:	687b      	ldr	r3, [r7, #4]
 801013e:	681b      	ldr	r3, [r3, #0]
 8010140:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8010144:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8010146:	69bb      	ldr	r3, [r7, #24]
 8010148:	f003 0320 	and.w	r3, r3, #32
 801014c:	2b00      	cmp	r3, #0
 801014e:	d00f      	beq.n	8010170 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010156:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	681b      	ldr	r3, [r3, #0]
 8010164:	699a      	ldr	r2, [r3, #24]
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	681b      	ldr	r3, [r3, #0]
 801016a:	f042 0220 	orr.w	r2, r2, #32
 801016e:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010176:	2b00      	cmp	r3, #0
 8010178:	d05a      	beq.n	8010230 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	681b      	ldr	r3, [r3, #0]
 801017e:	681a      	ldr	r2, [r3, #0]
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	681b      	ldr	r3, [r3, #0]
 8010184:	f022 0201 	bic.w	r2, r2, #1
 8010188:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	681b      	ldr	r3, [r3, #0]
 801018e:	6919      	ldr	r1, [r3, #16]
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	681a      	ldr	r2, [r3, #0]
 8010194:	4b28      	ldr	r3, [pc, #160]	@ (8010238 <HAL_SPI_IRQHandler+0x394>)
 8010196:	400b      	ands	r3, r1
 8010198:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 801019a:	697b      	ldr	r3, [r7, #20]
 801019c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80101a0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80101a4:	d138      	bne.n	8010218 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	681b      	ldr	r3, [r3, #0]
 80101aa:	689a      	ldr	r2, [r3, #8]
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	681b      	ldr	r3, [r3, #0]
 80101b0:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80101b4:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80101ba:	2b00      	cmp	r3, #0
 80101bc:	d013      	beq.n	80101e6 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80101c2:	4a1e      	ldr	r2, [pc, #120]	@ (801023c <HAL_SPI_IRQHandler+0x398>)
 80101c4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80101ca:	4618      	mov	r0, r3
 80101cc:	f7f6 fe54 	bl	8006e78 <HAL_DMA_Abort_IT>
 80101d0:	4603      	mov	r3, r0
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	d007      	beq.n	80101e6 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80101dc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	d020      	beq.n	8010230 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80101f2:	4a12      	ldr	r2, [pc, #72]	@ (801023c <HAL_SPI_IRQHandler+0x398>)
 80101f4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80101f6:	687b      	ldr	r3, [r7, #4]
 80101f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80101fa:	4618      	mov	r0, r3
 80101fc:	f7f6 fe3c 	bl	8006e78 <HAL_DMA_Abort_IT>
 8010200:	4603      	mov	r3, r0
 8010202:	2b00      	cmp	r3, #0
 8010204:	d014      	beq.n	8010230 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801020c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8010216:	e00b      	b.n	8010230 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	2201      	movs	r2, #1
 801021c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 8010220:	6878      	ldr	r0, [r7, #4]
 8010222:	f000 f835 	bl	8010290 <HAL_SPI_ErrorCallback>
    return;
 8010226:	e003      	b.n	8010230 <HAL_SPI_IRQHandler+0x38c>
    return;
 8010228:	bf00      	nop
 801022a:	e002      	b.n	8010232 <HAL_SPI_IRQHandler+0x38e>
    return;
 801022c:	bf00      	nop
 801022e:	e000      	b.n	8010232 <HAL_SPI_IRQHandler+0x38e>
    return;
 8010230:	bf00      	nop
  }
}
 8010232:	3728      	adds	r7, #40	@ 0x28
 8010234:	46bd      	mov	sp, r7
 8010236:	bd80      	pop	{r7, pc}
 8010238:	fffffc94 	.word	0xfffffc94
 801023c:	08010361 	.word	0x08010361

08010240 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8010240:	b480      	push	{r7}
 8010242:	b083      	sub	sp, #12
 8010244:	af00      	add	r7, sp, #0
 8010246:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8010248:	bf00      	nop
 801024a:	370c      	adds	r7, #12
 801024c:	46bd      	mov	sp, r7
 801024e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010252:	4770      	bx	lr

08010254 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8010254:	b480      	push	{r7}
 8010256:	b083      	sub	sp, #12
 8010258:	af00      	add	r7, sp, #0
 801025a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 801025c:	bf00      	nop
 801025e:	370c      	adds	r7, #12
 8010260:	46bd      	mov	sp, r7
 8010262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010266:	4770      	bx	lr

08010268 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8010268:	b480      	push	{r7}
 801026a:	b083      	sub	sp, #12
 801026c:	af00      	add	r7, sp, #0
 801026e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8010270:	bf00      	nop
 8010272:	370c      	adds	r7, #12
 8010274:	46bd      	mov	sp, r7
 8010276:	f85d 7b04 	ldr.w	r7, [sp], #4
 801027a:	4770      	bx	lr

0801027c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 801027c:	b480      	push	{r7}
 801027e:	b083      	sub	sp, #12
 8010280:	af00      	add	r7, sp, #0
 8010282:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8010284:	bf00      	nop
 8010286:	370c      	adds	r7, #12
 8010288:	46bd      	mov	sp, r7
 801028a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801028e:	4770      	bx	lr

08010290 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8010290:	b480      	push	{r7}
 8010292:	b083      	sub	sp, #12
 8010294:	af00      	add	r7, sp, #0
 8010296:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8010298:	bf00      	nop
 801029a:	370c      	adds	r7, #12
 801029c:	46bd      	mov	sp, r7
 801029e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102a2:	4770      	bx	lr

080102a4 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80102a4:	b480      	push	{r7}
 80102a6:	b083      	sub	sp, #12
 80102a8:	af00      	add	r7, sp, #0
 80102aa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 80102ac:	bf00      	nop
 80102ae:	370c      	adds	r7, #12
 80102b0:	46bd      	mov	sp, r7
 80102b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102b6:	4770      	bx	lr

080102b8 <SPI_DMATransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80102b8:	b580      	push	{r7, lr}
 80102ba:	b084      	sub	sp, #16
 80102bc:	af00      	add	r7, sp, #0
 80102be:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80102c4:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 80102c6:	68fb      	ldr	r3, [r7, #12]
 80102c8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80102cc:	b2db      	uxtb	r3, r3
 80102ce:	2b07      	cmp	r3, #7
 80102d0:	d011      	beq.n	80102f6 <SPI_DMATransmitCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 80102d2:	68fb      	ldr	r3, [r7, #12]
 80102d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80102d6:	69db      	ldr	r3, [r3, #28]
 80102d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80102dc:	d103      	bne.n	80102e6 <SPI_DMATransmitCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxCpltCallback(hspi);
#else
      HAL_SPI_TxCpltCallback(hspi);
 80102de:	68f8      	ldr	r0, [r7, #12]
 80102e0:	f7ff ffae 	bl	8010240 <HAL_SPI_TxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 80102e4:	e007      	b.n	80102f6 <SPI_DMATransmitCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 80102e6:	68fb      	ldr	r3, [r7, #12]
 80102e8:	681b      	ldr	r3, [r3, #0]
 80102ea:	691a      	ldr	r2, [r3, #16]
 80102ec:	68fb      	ldr	r3, [r7, #12]
 80102ee:	681b      	ldr	r3, [r3, #0]
 80102f0:	f042 0208 	orr.w	r2, r2, #8
 80102f4:	611a      	str	r2, [r3, #16]
}
 80102f6:	bf00      	nop
 80102f8:	3710      	adds	r7, #16
 80102fa:	46bd      	mov	sp, r7
 80102fc:	bd80      	pop	{r7, pc}

080102fe <SPI_DMAHalfTransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 80102fe:	b580      	push	{r7, lr}
 8010300:	b084      	sub	sp, #16
 8010302:	af00      	add	r7, sp, #0
 8010304:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801030a:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 801030c:	68f8      	ldr	r0, [r7, #12]
 801030e:	f7ff ffb5 	bl	801027c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8010312:	bf00      	nop
 8010314:	3710      	adds	r7, #16
 8010316:	46bd      	mov	sp, r7
 8010318:	bd80      	pop	{r7, pc}

0801031a <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 801031a:	b580      	push	{r7, lr}
 801031c:	b084      	sub	sp, #16
 801031e:	af00      	add	r7, sp, #0
 8010320:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010326:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8010328:	6878      	ldr	r0, [r7, #4]
 801032a:	f7f7 ff23 	bl	8008174 <HAL_DMA_GetError>
 801032e:	4603      	mov	r3, r0
 8010330:	2b02      	cmp	r3, #2
 8010332:	d011      	beq.n	8010358 <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 8010334:	68f8      	ldr	r0, [r7, #12]
 8010336:	f000 f82d 	bl	8010394 <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 801033a:	68fb      	ldr	r3, [r7, #12]
 801033c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010340:	f043 0210 	orr.w	r2, r3, #16
 8010344:	68fb      	ldr	r3, [r7, #12]
 8010346:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 801034a:	68fb      	ldr	r3, [r7, #12]
 801034c:	2201      	movs	r2, #1
 801034e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8010352:	68f8      	ldr	r0, [r7, #12]
 8010354:	f7ff ff9c 	bl	8010290 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8010358:	bf00      	nop
 801035a:	3710      	adds	r7, #16
 801035c:	46bd      	mov	sp, r7
 801035e:	bd80      	pop	{r7, pc}

08010360 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010360:	b580      	push	{r7, lr}
 8010362:	b084      	sub	sp, #16
 8010364:	af00      	add	r7, sp, #0
 8010366:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801036c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 801036e:	68fb      	ldr	r3, [r7, #12]
 8010370:	2200      	movs	r2, #0
 8010372:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8010376:	68fb      	ldr	r3, [r7, #12]
 8010378:	2200      	movs	r2, #0
 801037a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 801037e:	68fb      	ldr	r3, [r7, #12]
 8010380:	2201      	movs	r2, #1
 8010382:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8010386:	68f8      	ldr	r0, [r7, #12]
 8010388:	f7ff ff82 	bl	8010290 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801038c:	bf00      	nop
 801038e:	3710      	adds	r7, #16
 8010390:	46bd      	mov	sp, r7
 8010392:	bd80      	pop	{r7, pc}

08010394 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8010394:	b480      	push	{r7}
 8010396:	b085      	sub	sp, #20
 8010398:	af00      	add	r7, sp, #0
 801039a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	681b      	ldr	r3, [r3, #0]
 80103a0:	695b      	ldr	r3, [r3, #20]
 80103a2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	681b      	ldr	r3, [r3, #0]
 80103a8:	699a      	ldr	r2, [r3, #24]
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	681b      	ldr	r3, [r3, #0]
 80103ae:	f042 0208 	orr.w	r2, r2, #8
 80103b2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	681b      	ldr	r3, [r3, #0]
 80103b8:	699a      	ldr	r2, [r3, #24]
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	681b      	ldr	r3, [r3, #0]
 80103be:	f042 0210 	orr.w	r2, r2, #16
 80103c2:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	681b      	ldr	r3, [r3, #0]
 80103c8:	681a      	ldr	r2, [r3, #0]
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	681b      	ldr	r3, [r3, #0]
 80103ce:	f022 0201 	bic.w	r2, r2, #1
 80103d2:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	681b      	ldr	r3, [r3, #0]
 80103d8:	6919      	ldr	r1, [r3, #16]
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	681a      	ldr	r2, [r3, #0]
 80103de:	4b3c      	ldr	r3, [pc, #240]	@ (80104d0 <SPI_CloseTransfer+0x13c>)
 80103e0:	400b      	ands	r3, r1
 80103e2:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	681b      	ldr	r3, [r3, #0]
 80103e8:	689a      	ldr	r2, [r3, #8]
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	681b      	ldr	r3, [r3, #0]
 80103ee:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80103f2:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80103fa:	b2db      	uxtb	r3, r3
 80103fc:	2b04      	cmp	r3, #4
 80103fe:	d014      	beq.n	801042a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8010400:	68fb      	ldr	r3, [r7, #12]
 8010402:	f003 0320 	and.w	r3, r3, #32
 8010406:	2b00      	cmp	r3, #0
 8010408:	d00f      	beq.n	801042a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010410:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	681b      	ldr	r3, [r3, #0]
 801041e:	699a      	ldr	r2, [r3, #24]
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	681b      	ldr	r3, [r3, #0]
 8010424:	f042 0220 	orr.w	r2, r2, #32
 8010428:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 801042a:	687b      	ldr	r3, [r7, #4]
 801042c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010430:	b2db      	uxtb	r3, r3
 8010432:	2b03      	cmp	r3, #3
 8010434:	d014      	beq.n	8010460 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8010436:	68fb      	ldr	r3, [r7, #12]
 8010438:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801043c:	2b00      	cmp	r3, #0
 801043e:	d00f      	beq.n	8010460 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010446:	f043 0204 	orr.w	r2, r3, #4
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	681b      	ldr	r3, [r3, #0]
 8010454:	699a      	ldr	r2, [r3, #24]
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	681b      	ldr	r3, [r3, #0]
 801045a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801045e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8010460:	68fb      	ldr	r3, [r7, #12]
 8010462:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8010466:	2b00      	cmp	r3, #0
 8010468:	d00f      	beq.n	801048a <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010470:	f043 0201 	orr.w	r2, r3, #1
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 801047a:	687b      	ldr	r3, [r7, #4]
 801047c:	681b      	ldr	r3, [r3, #0]
 801047e:	699a      	ldr	r2, [r3, #24]
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	681b      	ldr	r3, [r3, #0]
 8010484:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010488:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 801048a:	68fb      	ldr	r3, [r7, #12]
 801048c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010490:	2b00      	cmp	r3, #0
 8010492:	d00f      	beq.n	80104b4 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801049a:	f043 0208 	orr.w	r2, r3, #8
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	681b      	ldr	r3, [r3, #0]
 80104a8:	699a      	ldr	r2, [r3, #24]
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	681b      	ldr	r3, [r3, #0]
 80104ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80104b2:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	2200      	movs	r2, #0
 80104b8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	2200      	movs	r2, #0
 80104c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 80104c4:	bf00      	nop
 80104c6:	3714      	adds	r7, #20
 80104c8:	46bd      	mov	sp, r7
 80104ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104ce:	4770      	bx	lr
 80104d0:	fffffc90 	.word	0xfffffc90

080104d4 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80104d4:	b580      	push	{r7, lr}
 80104d6:	b084      	sub	sp, #16
 80104d8:	af00      	add	r7, sp, #0
 80104da:	60f8      	str	r0, [r7, #12]
 80104dc:	60b9      	str	r1, [r7, #8]
 80104de:	603b      	str	r3, [r7, #0]
 80104e0:	4613      	mov	r3, r2
 80104e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80104e4:	e010      	b.n	8010508 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80104e6:	f7f5 fa1f 	bl	8005928 <HAL_GetTick>
 80104ea:	4602      	mov	r2, r0
 80104ec:	69bb      	ldr	r3, [r7, #24]
 80104ee:	1ad3      	subs	r3, r2, r3
 80104f0:	683a      	ldr	r2, [r7, #0]
 80104f2:	429a      	cmp	r2, r3
 80104f4:	d803      	bhi.n	80104fe <SPI_WaitOnFlagUntilTimeout+0x2a>
 80104f6:	683b      	ldr	r3, [r7, #0]
 80104f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80104fc:	d102      	bne.n	8010504 <SPI_WaitOnFlagUntilTimeout+0x30>
 80104fe:	683b      	ldr	r3, [r7, #0]
 8010500:	2b00      	cmp	r3, #0
 8010502:	d101      	bne.n	8010508 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8010504:	2303      	movs	r3, #3
 8010506:	e00f      	b.n	8010528 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8010508:	68fb      	ldr	r3, [r7, #12]
 801050a:	681b      	ldr	r3, [r3, #0]
 801050c:	695a      	ldr	r2, [r3, #20]
 801050e:	68bb      	ldr	r3, [r7, #8]
 8010510:	4013      	ands	r3, r2
 8010512:	68ba      	ldr	r2, [r7, #8]
 8010514:	429a      	cmp	r2, r3
 8010516:	bf0c      	ite	eq
 8010518:	2301      	moveq	r3, #1
 801051a:	2300      	movne	r3, #0
 801051c:	b2db      	uxtb	r3, r3
 801051e:	461a      	mov	r2, r3
 8010520:	79fb      	ldrb	r3, [r7, #7]
 8010522:	429a      	cmp	r2, r3
 8010524:	d0df      	beq.n	80104e6 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8010526:	2300      	movs	r3, #0
}
 8010528:	4618      	mov	r0, r3
 801052a:	3710      	adds	r7, #16
 801052c:	46bd      	mov	sp, r7
 801052e:	bd80      	pop	{r7, pc}

08010530 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8010530:	b480      	push	{r7}
 8010532:	b085      	sub	sp, #20
 8010534:	af00      	add	r7, sp, #0
 8010536:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801053c:	095b      	lsrs	r3, r3, #5
 801053e:	3301      	adds	r3, #1
 8010540:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	68db      	ldr	r3, [r3, #12]
 8010546:	3301      	adds	r3, #1
 8010548:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 801054a:	68bb      	ldr	r3, [r7, #8]
 801054c:	3307      	adds	r3, #7
 801054e:	08db      	lsrs	r3, r3, #3
 8010550:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8010552:	68bb      	ldr	r3, [r7, #8]
 8010554:	68fa      	ldr	r2, [r7, #12]
 8010556:	fb02 f303 	mul.w	r3, r2, r3
}
 801055a:	4618      	mov	r0, r3
 801055c:	3714      	adds	r7, #20
 801055e:	46bd      	mov	sp, r7
 8010560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010564:	4770      	bx	lr

08010566 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8010566:	b580      	push	{r7, lr}
 8010568:	b082      	sub	sp, #8
 801056a:	af00      	add	r7, sp, #0
 801056c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	2b00      	cmp	r3, #0
 8010572:	d101      	bne.n	8010578 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8010574:	2301      	movs	r3, #1
 8010576:	e049      	b.n	801060c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801057e:	b2db      	uxtb	r3, r3
 8010580:	2b00      	cmp	r3, #0
 8010582:	d106      	bne.n	8010592 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	2200      	movs	r2, #0
 8010588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 801058c:	6878      	ldr	r0, [r7, #4]
 801058e:	f7f3 fe65 	bl	800425c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	2202      	movs	r2, #2
 8010596:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	681a      	ldr	r2, [r3, #0]
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	3304      	adds	r3, #4
 80105a2:	4619      	mov	r1, r3
 80105a4:	4610      	mov	r0, r2
 80105a6:	f000 fad5 	bl	8010b54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80105aa:	687b      	ldr	r3, [r7, #4]
 80105ac:	2201      	movs	r2, #1
 80105ae:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	2201      	movs	r2, #1
 80105b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	2201      	movs	r2, #1
 80105be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	2201      	movs	r2, #1
 80105c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80105ca:	687b      	ldr	r3, [r7, #4]
 80105cc:	2201      	movs	r2, #1
 80105ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	2201      	movs	r2, #1
 80105d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	2201      	movs	r2, #1
 80105de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80105e2:	687b      	ldr	r3, [r7, #4]
 80105e4:	2201      	movs	r2, #1
 80105e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	2201      	movs	r2, #1
 80105ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	2201      	movs	r2, #1
 80105f6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	2201      	movs	r2, #1
 80105fe:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	2201      	movs	r2, #1
 8010606:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 801060a:	2300      	movs	r3, #0
}
 801060c:	4618      	mov	r0, r3
 801060e:	3708      	adds	r7, #8
 8010610:	46bd      	mov	sp, r7
 8010612:	bd80      	pop	{r7, pc}

08010614 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8010614:	b480      	push	{r7}
 8010616:	b085      	sub	sp, #20
 8010618:	af00      	add	r7, sp, #0
 801061a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 801061c:	687b      	ldr	r3, [r7, #4]
 801061e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8010622:	b2db      	uxtb	r3, r3
 8010624:	2b01      	cmp	r3, #1
 8010626:	d001      	beq.n	801062c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8010628:	2301      	movs	r3, #1
 801062a:	e054      	b.n	80106d6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	2202      	movs	r2, #2
 8010630:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8010634:	687b      	ldr	r3, [r7, #4]
 8010636:	681b      	ldr	r3, [r3, #0]
 8010638:	68da      	ldr	r2, [r3, #12]
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	681b      	ldr	r3, [r3, #0]
 801063e:	f042 0201 	orr.w	r2, r2, #1
 8010642:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010644:	687b      	ldr	r3, [r7, #4]
 8010646:	681b      	ldr	r3, [r3, #0]
 8010648:	4a26      	ldr	r2, [pc, #152]	@ (80106e4 <HAL_TIM_Base_Start_IT+0xd0>)
 801064a:	4293      	cmp	r3, r2
 801064c:	d022      	beq.n	8010694 <HAL_TIM_Base_Start_IT+0x80>
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	681b      	ldr	r3, [r3, #0]
 8010652:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010656:	d01d      	beq.n	8010694 <HAL_TIM_Base_Start_IT+0x80>
 8010658:	687b      	ldr	r3, [r7, #4]
 801065a:	681b      	ldr	r3, [r3, #0]
 801065c:	4a22      	ldr	r2, [pc, #136]	@ (80106e8 <HAL_TIM_Base_Start_IT+0xd4>)
 801065e:	4293      	cmp	r3, r2
 8010660:	d018      	beq.n	8010694 <HAL_TIM_Base_Start_IT+0x80>
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	681b      	ldr	r3, [r3, #0]
 8010666:	4a21      	ldr	r2, [pc, #132]	@ (80106ec <HAL_TIM_Base_Start_IT+0xd8>)
 8010668:	4293      	cmp	r3, r2
 801066a:	d013      	beq.n	8010694 <HAL_TIM_Base_Start_IT+0x80>
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	681b      	ldr	r3, [r3, #0]
 8010670:	4a1f      	ldr	r2, [pc, #124]	@ (80106f0 <HAL_TIM_Base_Start_IT+0xdc>)
 8010672:	4293      	cmp	r3, r2
 8010674:	d00e      	beq.n	8010694 <HAL_TIM_Base_Start_IT+0x80>
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	681b      	ldr	r3, [r3, #0]
 801067a:	4a1e      	ldr	r2, [pc, #120]	@ (80106f4 <HAL_TIM_Base_Start_IT+0xe0>)
 801067c:	4293      	cmp	r3, r2
 801067e:	d009      	beq.n	8010694 <HAL_TIM_Base_Start_IT+0x80>
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	681b      	ldr	r3, [r3, #0]
 8010684:	4a1c      	ldr	r2, [pc, #112]	@ (80106f8 <HAL_TIM_Base_Start_IT+0xe4>)
 8010686:	4293      	cmp	r3, r2
 8010688:	d004      	beq.n	8010694 <HAL_TIM_Base_Start_IT+0x80>
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	681b      	ldr	r3, [r3, #0]
 801068e:	4a1b      	ldr	r2, [pc, #108]	@ (80106fc <HAL_TIM_Base_Start_IT+0xe8>)
 8010690:	4293      	cmp	r3, r2
 8010692:	d115      	bne.n	80106c0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010694:	687b      	ldr	r3, [r7, #4]
 8010696:	681b      	ldr	r3, [r3, #0]
 8010698:	689a      	ldr	r2, [r3, #8]
 801069a:	4b19      	ldr	r3, [pc, #100]	@ (8010700 <HAL_TIM_Base_Start_IT+0xec>)
 801069c:	4013      	ands	r3, r2
 801069e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80106a0:	68fb      	ldr	r3, [r7, #12]
 80106a2:	2b06      	cmp	r3, #6
 80106a4:	d015      	beq.n	80106d2 <HAL_TIM_Base_Start_IT+0xbe>
 80106a6:	68fb      	ldr	r3, [r7, #12]
 80106a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80106ac:	d011      	beq.n	80106d2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80106ae:	687b      	ldr	r3, [r7, #4]
 80106b0:	681b      	ldr	r3, [r3, #0]
 80106b2:	681a      	ldr	r2, [r3, #0]
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	f042 0201 	orr.w	r2, r2, #1
 80106bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80106be:	e008      	b.n	80106d2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80106c0:	687b      	ldr	r3, [r7, #4]
 80106c2:	681b      	ldr	r3, [r3, #0]
 80106c4:	681a      	ldr	r2, [r3, #0]
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	681b      	ldr	r3, [r3, #0]
 80106ca:	f042 0201 	orr.w	r2, r2, #1
 80106ce:	601a      	str	r2, [r3, #0]
 80106d0:	e000      	b.n	80106d4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80106d2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80106d4:	2300      	movs	r3, #0
}
 80106d6:	4618      	mov	r0, r3
 80106d8:	3714      	adds	r7, #20
 80106da:	46bd      	mov	sp, r7
 80106dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106e0:	4770      	bx	lr
 80106e2:	bf00      	nop
 80106e4:	40010000 	.word	0x40010000
 80106e8:	40000400 	.word	0x40000400
 80106ec:	40000800 	.word	0x40000800
 80106f0:	40000c00 	.word	0x40000c00
 80106f4:	40010400 	.word	0x40010400
 80106f8:	40001800 	.word	0x40001800
 80106fc:	40014000 	.word	0x40014000
 8010700:	00010007 	.word	0x00010007

08010704 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8010704:	b580      	push	{r7, lr}
 8010706:	b084      	sub	sp, #16
 8010708:	af00      	add	r7, sp, #0
 801070a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	681b      	ldr	r3, [r3, #0]
 8010710:	68db      	ldr	r3, [r3, #12]
 8010712:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	681b      	ldr	r3, [r3, #0]
 8010718:	691b      	ldr	r3, [r3, #16]
 801071a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 801071c:	68bb      	ldr	r3, [r7, #8]
 801071e:	f003 0302 	and.w	r3, r3, #2
 8010722:	2b00      	cmp	r3, #0
 8010724:	d020      	beq.n	8010768 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8010726:	68fb      	ldr	r3, [r7, #12]
 8010728:	f003 0302 	and.w	r3, r3, #2
 801072c:	2b00      	cmp	r3, #0
 801072e:	d01b      	beq.n	8010768 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	681b      	ldr	r3, [r3, #0]
 8010734:	f06f 0202 	mvn.w	r2, #2
 8010738:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	2201      	movs	r2, #1
 801073e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8010740:	687b      	ldr	r3, [r7, #4]
 8010742:	681b      	ldr	r3, [r3, #0]
 8010744:	699b      	ldr	r3, [r3, #24]
 8010746:	f003 0303 	and.w	r3, r3, #3
 801074a:	2b00      	cmp	r3, #0
 801074c:	d003      	beq.n	8010756 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 801074e:	6878      	ldr	r0, [r7, #4]
 8010750:	f000 f9e2 	bl	8010b18 <HAL_TIM_IC_CaptureCallback>
 8010754:	e005      	b.n	8010762 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8010756:	6878      	ldr	r0, [r7, #4]
 8010758:	f000 f9d4 	bl	8010b04 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 801075c:	6878      	ldr	r0, [r7, #4]
 801075e:	f000 f9e5 	bl	8010b2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	2200      	movs	r2, #0
 8010766:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8010768:	68bb      	ldr	r3, [r7, #8]
 801076a:	f003 0304 	and.w	r3, r3, #4
 801076e:	2b00      	cmp	r3, #0
 8010770:	d020      	beq.n	80107b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8010772:	68fb      	ldr	r3, [r7, #12]
 8010774:	f003 0304 	and.w	r3, r3, #4
 8010778:	2b00      	cmp	r3, #0
 801077a:	d01b      	beq.n	80107b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 801077c:	687b      	ldr	r3, [r7, #4]
 801077e:	681b      	ldr	r3, [r3, #0]
 8010780:	f06f 0204 	mvn.w	r2, #4
 8010784:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	2202      	movs	r2, #2
 801078a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	681b      	ldr	r3, [r3, #0]
 8010790:	699b      	ldr	r3, [r3, #24]
 8010792:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010796:	2b00      	cmp	r3, #0
 8010798:	d003      	beq.n	80107a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801079a:	6878      	ldr	r0, [r7, #4]
 801079c:	f000 f9bc 	bl	8010b18 <HAL_TIM_IC_CaptureCallback>
 80107a0:	e005      	b.n	80107ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80107a2:	6878      	ldr	r0, [r7, #4]
 80107a4:	f000 f9ae 	bl	8010b04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80107a8:	6878      	ldr	r0, [r7, #4]
 80107aa:	f000 f9bf 	bl	8010b2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	2200      	movs	r2, #0
 80107b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80107b4:	68bb      	ldr	r3, [r7, #8]
 80107b6:	f003 0308 	and.w	r3, r3, #8
 80107ba:	2b00      	cmp	r3, #0
 80107bc:	d020      	beq.n	8010800 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80107be:	68fb      	ldr	r3, [r7, #12]
 80107c0:	f003 0308 	and.w	r3, r3, #8
 80107c4:	2b00      	cmp	r3, #0
 80107c6:	d01b      	beq.n	8010800 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	681b      	ldr	r3, [r3, #0]
 80107cc:	f06f 0208 	mvn.w	r2, #8
 80107d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	2204      	movs	r2, #4
 80107d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	681b      	ldr	r3, [r3, #0]
 80107dc:	69db      	ldr	r3, [r3, #28]
 80107de:	f003 0303 	and.w	r3, r3, #3
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	d003      	beq.n	80107ee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80107e6:	6878      	ldr	r0, [r7, #4]
 80107e8:	f000 f996 	bl	8010b18 <HAL_TIM_IC_CaptureCallback>
 80107ec:	e005      	b.n	80107fa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80107ee:	6878      	ldr	r0, [r7, #4]
 80107f0:	f000 f988 	bl	8010b04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80107f4:	6878      	ldr	r0, [r7, #4]
 80107f6:	f000 f999 	bl	8010b2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	2200      	movs	r2, #0
 80107fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8010800:	68bb      	ldr	r3, [r7, #8]
 8010802:	f003 0310 	and.w	r3, r3, #16
 8010806:	2b00      	cmp	r3, #0
 8010808:	d020      	beq.n	801084c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 801080a:	68fb      	ldr	r3, [r7, #12]
 801080c:	f003 0310 	and.w	r3, r3, #16
 8010810:	2b00      	cmp	r3, #0
 8010812:	d01b      	beq.n	801084c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	681b      	ldr	r3, [r3, #0]
 8010818:	f06f 0210 	mvn.w	r2, #16
 801081c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	2208      	movs	r2, #8
 8010822:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	681b      	ldr	r3, [r3, #0]
 8010828:	69db      	ldr	r3, [r3, #28]
 801082a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801082e:	2b00      	cmp	r3, #0
 8010830:	d003      	beq.n	801083a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010832:	6878      	ldr	r0, [r7, #4]
 8010834:	f000 f970 	bl	8010b18 <HAL_TIM_IC_CaptureCallback>
 8010838:	e005      	b.n	8010846 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801083a:	6878      	ldr	r0, [r7, #4]
 801083c:	f000 f962 	bl	8010b04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010840:	6878      	ldr	r0, [r7, #4]
 8010842:	f000 f973 	bl	8010b2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	2200      	movs	r2, #0
 801084a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 801084c:	68bb      	ldr	r3, [r7, #8]
 801084e:	f003 0301 	and.w	r3, r3, #1
 8010852:	2b00      	cmp	r3, #0
 8010854:	d00c      	beq.n	8010870 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8010856:	68fb      	ldr	r3, [r7, #12]
 8010858:	f003 0301 	and.w	r3, r3, #1
 801085c:	2b00      	cmp	r3, #0
 801085e:	d007      	beq.n	8010870 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	681b      	ldr	r3, [r3, #0]
 8010864:	f06f 0201 	mvn.w	r2, #1
 8010868:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 801086a:	6878      	ldr	r0, [r7, #4]
 801086c:	f7f1 f908 	bl	8001a80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8010870:	68bb      	ldr	r3, [r7, #8]
 8010872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010876:	2b00      	cmp	r3, #0
 8010878:	d104      	bne.n	8010884 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 801087a:	68bb      	ldr	r3, [r7, #8]
 801087c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8010880:	2b00      	cmp	r3, #0
 8010882:	d00c      	beq.n	801089e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8010884:	68fb      	ldr	r3, [r7, #12]
 8010886:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801088a:	2b00      	cmp	r3, #0
 801088c:	d007      	beq.n	801089e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	681b      	ldr	r3, [r3, #0]
 8010892:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8010896:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8010898:	6878      	ldr	r0, [r7, #4]
 801089a:	f000 fb31 	bl	8010f00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 801089e:	68bb      	ldr	r3, [r7, #8]
 80108a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80108a4:	2b00      	cmp	r3, #0
 80108a6:	d00c      	beq.n	80108c2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80108a8:	68fb      	ldr	r3, [r7, #12]
 80108aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80108ae:	2b00      	cmp	r3, #0
 80108b0:	d007      	beq.n	80108c2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	681b      	ldr	r3, [r3, #0]
 80108b6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80108ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80108bc:	6878      	ldr	r0, [r7, #4]
 80108be:	f000 fb29 	bl	8010f14 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80108c2:	68bb      	ldr	r3, [r7, #8]
 80108c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	d00c      	beq.n	80108e6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80108cc:	68fb      	ldr	r3, [r7, #12]
 80108ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	d007      	beq.n	80108e6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80108d6:	687b      	ldr	r3, [r7, #4]
 80108d8:	681b      	ldr	r3, [r3, #0]
 80108da:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80108de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80108e0:	6878      	ldr	r0, [r7, #4]
 80108e2:	f000 f92d 	bl	8010b40 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80108e6:	68bb      	ldr	r3, [r7, #8]
 80108e8:	f003 0320 	and.w	r3, r3, #32
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	d00c      	beq.n	801090a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80108f0:	68fb      	ldr	r3, [r7, #12]
 80108f2:	f003 0320 	and.w	r3, r3, #32
 80108f6:	2b00      	cmp	r3, #0
 80108f8:	d007      	beq.n	801090a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	681b      	ldr	r3, [r3, #0]
 80108fe:	f06f 0220 	mvn.w	r2, #32
 8010902:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8010904:	6878      	ldr	r0, [r7, #4]
 8010906:	f000 faf1 	bl	8010eec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 801090a:	bf00      	nop
 801090c:	3710      	adds	r7, #16
 801090e:	46bd      	mov	sp, r7
 8010910:	bd80      	pop	{r7, pc}
	...

08010914 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8010914:	b580      	push	{r7, lr}
 8010916:	b084      	sub	sp, #16
 8010918:	af00      	add	r7, sp, #0
 801091a:	6078      	str	r0, [r7, #4]
 801091c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801091e:	2300      	movs	r3, #0
 8010920:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010928:	2b01      	cmp	r3, #1
 801092a:	d101      	bne.n	8010930 <HAL_TIM_ConfigClockSource+0x1c>
 801092c:	2302      	movs	r3, #2
 801092e:	e0dc      	b.n	8010aea <HAL_TIM_ConfigClockSource+0x1d6>
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	2201      	movs	r2, #1
 8010934:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	2202      	movs	r2, #2
 801093c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8010940:	687b      	ldr	r3, [r7, #4]
 8010942:	681b      	ldr	r3, [r3, #0]
 8010944:	689b      	ldr	r3, [r3, #8]
 8010946:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8010948:	68ba      	ldr	r2, [r7, #8]
 801094a:	4b6a      	ldr	r3, [pc, #424]	@ (8010af4 <HAL_TIM_ConfigClockSource+0x1e0>)
 801094c:	4013      	ands	r3, r2
 801094e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010950:	68bb      	ldr	r3, [r7, #8]
 8010952:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8010956:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	681b      	ldr	r3, [r3, #0]
 801095c:	68ba      	ldr	r2, [r7, #8]
 801095e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8010960:	683b      	ldr	r3, [r7, #0]
 8010962:	681b      	ldr	r3, [r3, #0]
 8010964:	4a64      	ldr	r2, [pc, #400]	@ (8010af8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8010966:	4293      	cmp	r3, r2
 8010968:	f000 80a9 	beq.w	8010abe <HAL_TIM_ConfigClockSource+0x1aa>
 801096c:	4a62      	ldr	r2, [pc, #392]	@ (8010af8 <HAL_TIM_ConfigClockSource+0x1e4>)
 801096e:	4293      	cmp	r3, r2
 8010970:	f200 80ae 	bhi.w	8010ad0 <HAL_TIM_ConfigClockSource+0x1bc>
 8010974:	4a61      	ldr	r2, [pc, #388]	@ (8010afc <HAL_TIM_ConfigClockSource+0x1e8>)
 8010976:	4293      	cmp	r3, r2
 8010978:	f000 80a1 	beq.w	8010abe <HAL_TIM_ConfigClockSource+0x1aa>
 801097c:	4a5f      	ldr	r2, [pc, #380]	@ (8010afc <HAL_TIM_ConfigClockSource+0x1e8>)
 801097e:	4293      	cmp	r3, r2
 8010980:	f200 80a6 	bhi.w	8010ad0 <HAL_TIM_ConfigClockSource+0x1bc>
 8010984:	4a5e      	ldr	r2, [pc, #376]	@ (8010b00 <HAL_TIM_ConfigClockSource+0x1ec>)
 8010986:	4293      	cmp	r3, r2
 8010988:	f000 8099 	beq.w	8010abe <HAL_TIM_ConfigClockSource+0x1aa>
 801098c:	4a5c      	ldr	r2, [pc, #368]	@ (8010b00 <HAL_TIM_ConfigClockSource+0x1ec>)
 801098e:	4293      	cmp	r3, r2
 8010990:	f200 809e 	bhi.w	8010ad0 <HAL_TIM_ConfigClockSource+0x1bc>
 8010994:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8010998:	f000 8091 	beq.w	8010abe <HAL_TIM_ConfigClockSource+0x1aa>
 801099c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80109a0:	f200 8096 	bhi.w	8010ad0 <HAL_TIM_ConfigClockSource+0x1bc>
 80109a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80109a8:	f000 8089 	beq.w	8010abe <HAL_TIM_ConfigClockSource+0x1aa>
 80109ac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80109b0:	f200 808e 	bhi.w	8010ad0 <HAL_TIM_ConfigClockSource+0x1bc>
 80109b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80109b8:	d03e      	beq.n	8010a38 <HAL_TIM_ConfigClockSource+0x124>
 80109ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80109be:	f200 8087 	bhi.w	8010ad0 <HAL_TIM_ConfigClockSource+0x1bc>
 80109c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80109c6:	f000 8086 	beq.w	8010ad6 <HAL_TIM_ConfigClockSource+0x1c2>
 80109ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80109ce:	d87f      	bhi.n	8010ad0 <HAL_TIM_ConfigClockSource+0x1bc>
 80109d0:	2b70      	cmp	r3, #112	@ 0x70
 80109d2:	d01a      	beq.n	8010a0a <HAL_TIM_ConfigClockSource+0xf6>
 80109d4:	2b70      	cmp	r3, #112	@ 0x70
 80109d6:	d87b      	bhi.n	8010ad0 <HAL_TIM_ConfigClockSource+0x1bc>
 80109d8:	2b60      	cmp	r3, #96	@ 0x60
 80109da:	d050      	beq.n	8010a7e <HAL_TIM_ConfigClockSource+0x16a>
 80109dc:	2b60      	cmp	r3, #96	@ 0x60
 80109de:	d877      	bhi.n	8010ad0 <HAL_TIM_ConfigClockSource+0x1bc>
 80109e0:	2b50      	cmp	r3, #80	@ 0x50
 80109e2:	d03c      	beq.n	8010a5e <HAL_TIM_ConfigClockSource+0x14a>
 80109e4:	2b50      	cmp	r3, #80	@ 0x50
 80109e6:	d873      	bhi.n	8010ad0 <HAL_TIM_ConfigClockSource+0x1bc>
 80109e8:	2b40      	cmp	r3, #64	@ 0x40
 80109ea:	d058      	beq.n	8010a9e <HAL_TIM_ConfigClockSource+0x18a>
 80109ec:	2b40      	cmp	r3, #64	@ 0x40
 80109ee:	d86f      	bhi.n	8010ad0 <HAL_TIM_ConfigClockSource+0x1bc>
 80109f0:	2b30      	cmp	r3, #48	@ 0x30
 80109f2:	d064      	beq.n	8010abe <HAL_TIM_ConfigClockSource+0x1aa>
 80109f4:	2b30      	cmp	r3, #48	@ 0x30
 80109f6:	d86b      	bhi.n	8010ad0 <HAL_TIM_ConfigClockSource+0x1bc>
 80109f8:	2b20      	cmp	r3, #32
 80109fa:	d060      	beq.n	8010abe <HAL_TIM_ConfigClockSource+0x1aa>
 80109fc:	2b20      	cmp	r3, #32
 80109fe:	d867      	bhi.n	8010ad0 <HAL_TIM_ConfigClockSource+0x1bc>
 8010a00:	2b00      	cmp	r3, #0
 8010a02:	d05c      	beq.n	8010abe <HAL_TIM_ConfigClockSource+0x1aa>
 8010a04:	2b10      	cmp	r3, #16
 8010a06:	d05a      	beq.n	8010abe <HAL_TIM_ConfigClockSource+0x1aa>
 8010a08:	e062      	b.n	8010ad0 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8010a0a:	687b      	ldr	r3, [r7, #4]
 8010a0c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8010a0e:	683b      	ldr	r3, [r7, #0]
 8010a10:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8010a12:	683b      	ldr	r3, [r7, #0]
 8010a14:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8010a16:	683b      	ldr	r3, [r7, #0]
 8010a18:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8010a1a:	f000 f9b9 	bl	8010d90 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8010a1e:	687b      	ldr	r3, [r7, #4]
 8010a20:	681b      	ldr	r3, [r3, #0]
 8010a22:	689b      	ldr	r3, [r3, #8]
 8010a24:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8010a26:	68bb      	ldr	r3, [r7, #8]
 8010a28:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8010a2c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8010a2e:	687b      	ldr	r3, [r7, #4]
 8010a30:	681b      	ldr	r3, [r3, #0]
 8010a32:	68ba      	ldr	r2, [r7, #8]
 8010a34:	609a      	str	r2, [r3, #8]
      break;
 8010a36:	e04f      	b.n	8010ad8 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8010a3c:	683b      	ldr	r3, [r7, #0]
 8010a3e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8010a40:	683b      	ldr	r3, [r7, #0]
 8010a42:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8010a44:	683b      	ldr	r3, [r7, #0]
 8010a46:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8010a48:	f000 f9a2 	bl	8010d90 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	681b      	ldr	r3, [r3, #0]
 8010a50:	689a      	ldr	r2, [r3, #8]
 8010a52:	687b      	ldr	r3, [r7, #4]
 8010a54:	681b      	ldr	r3, [r3, #0]
 8010a56:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8010a5a:	609a      	str	r2, [r3, #8]
      break;
 8010a5c:	e03c      	b.n	8010ad8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010a62:	683b      	ldr	r3, [r7, #0]
 8010a64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8010a66:	683b      	ldr	r3, [r7, #0]
 8010a68:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010a6a:	461a      	mov	r2, r3
 8010a6c:	f000 f912 	bl	8010c94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	681b      	ldr	r3, [r3, #0]
 8010a74:	2150      	movs	r1, #80	@ 0x50
 8010a76:	4618      	mov	r0, r3
 8010a78:	f000 f96c 	bl	8010d54 <TIM_ITRx_SetConfig>
      break;
 8010a7c:	e02c      	b.n	8010ad8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010a82:	683b      	ldr	r3, [r7, #0]
 8010a84:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8010a86:	683b      	ldr	r3, [r7, #0]
 8010a88:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8010a8a:	461a      	mov	r2, r3
 8010a8c:	f000 f931 	bl	8010cf2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	681b      	ldr	r3, [r3, #0]
 8010a94:	2160      	movs	r1, #96	@ 0x60
 8010a96:	4618      	mov	r0, r3
 8010a98:	f000 f95c 	bl	8010d54 <TIM_ITRx_SetConfig>
      break;
 8010a9c:	e01c      	b.n	8010ad8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010aa2:	683b      	ldr	r3, [r7, #0]
 8010aa4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8010aa6:	683b      	ldr	r3, [r7, #0]
 8010aa8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010aaa:	461a      	mov	r2, r3
 8010aac:	f000 f8f2 	bl	8010c94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	681b      	ldr	r3, [r3, #0]
 8010ab4:	2140      	movs	r1, #64	@ 0x40
 8010ab6:	4618      	mov	r0, r3
 8010ab8:	f000 f94c 	bl	8010d54 <TIM_ITRx_SetConfig>
      break;
 8010abc:	e00c      	b.n	8010ad8 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	681a      	ldr	r2, [r3, #0]
 8010ac2:	683b      	ldr	r3, [r7, #0]
 8010ac4:	681b      	ldr	r3, [r3, #0]
 8010ac6:	4619      	mov	r1, r3
 8010ac8:	4610      	mov	r0, r2
 8010aca:	f000 f943 	bl	8010d54 <TIM_ITRx_SetConfig>
      break;
 8010ace:	e003      	b.n	8010ad8 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8010ad0:	2301      	movs	r3, #1
 8010ad2:	73fb      	strb	r3, [r7, #15]
      break;
 8010ad4:	e000      	b.n	8010ad8 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8010ad6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	2201      	movs	r2, #1
 8010adc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010ae0:	687b      	ldr	r3, [r7, #4]
 8010ae2:	2200      	movs	r2, #0
 8010ae4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8010ae8:	7bfb      	ldrb	r3, [r7, #15]
}
 8010aea:	4618      	mov	r0, r3
 8010aec:	3710      	adds	r7, #16
 8010aee:	46bd      	mov	sp, r7
 8010af0:	bd80      	pop	{r7, pc}
 8010af2:	bf00      	nop
 8010af4:	ffceff88 	.word	0xffceff88
 8010af8:	00100040 	.word	0x00100040
 8010afc:	00100030 	.word	0x00100030
 8010b00:	00100020 	.word	0x00100020

08010b04 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010b04:	b480      	push	{r7}
 8010b06:	b083      	sub	sp, #12
 8010b08:	af00      	add	r7, sp, #0
 8010b0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8010b0c:	bf00      	nop
 8010b0e:	370c      	adds	r7, #12
 8010b10:	46bd      	mov	sp, r7
 8010b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b16:	4770      	bx	lr

08010b18 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8010b18:	b480      	push	{r7}
 8010b1a:	b083      	sub	sp, #12
 8010b1c:	af00      	add	r7, sp, #0
 8010b1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8010b20:	bf00      	nop
 8010b22:	370c      	adds	r7, #12
 8010b24:	46bd      	mov	sp, r7
 8010b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b2a:	4770      	bx	lr

08010b2c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8010b2c:	b480      	push	{r7}
 8010b2e:	b083      	sub	sp, #12
 8010b30:	af00      	add	r7, sp, #0
 8010b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8010b34:	bf00      	nop
 8010b36:	370c      	adds	r7, #12
 8010b38:	46bd      	mov	sp, r7
 8010b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b3e:	4770      	bx	lr

08010b40 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8010b40:	b480      	push	{r7}
 8010b42:	b083      	sub	sp, #12
 8010b44:	af00      	add	r7, sp, #0
 8010b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8010b48:	bf00      	nop
 8010b4a:	370c      	adds	r7, #12
 8010b4c:	46bd      	mov	sp, r7
 8010b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b52:	4770      	bx	lr

08010b54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8010b54:	b480      	push	{r7}
 8010b56:	b085      	sub	sp, #20
 8010b58:	af00      	add	r7, sp, #0
 8010b5a:	6078      	str	r0, [r7, #4]
 8010b5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8010b5e:	687b      	ldr	r3, [r7, #4]
 8010b60:	681b      	ldr	r3, [r3, #0]
 8010b62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	4a43      	ldr	r2, [pc, #268]	@ (8010c74 <TIM_Base_SetConfig+0x120>)
 8010b68:	4293      	cmp	r3, r2
 8010b6a:	d013      	beq.n	8010b94 <TIM_Base_SetConfig+0x40>
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010b72:	d00f      	beq.n	8010b94 <TIM_Base_SetConfig+0x40>
 8010b74:	687b      	ldr	r3, [r7, #4]
 8010b76:	4a40      	ldr	r2, [pc, #256]	@ (8010c78 <TIM_Base_SetConfig+0x124>)
 8010b78:	4293      	cmp	r3, r2
 8010b7a:	d00b      	beq.n	8010b94 <TIM_Base_SetConfig+0x40>
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	4a3f      	ldr	r2, [pc, #252]	@ (8010c7c <TIM_Base_SetConfig+0x128>)
 8010b80:	4293      	cmp	r3, r2
 8010b82:	d007      	beq.n	8010b94 <TIM_Base_SetConfig+0x40>
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	4a3e      	ldr	r2, [pc, #248]	@ (8010c80 <TIM_Base_SetConfig+0x12c>)
 8010b88:	4293      	cmp	r3, r2
 8010b8a:	d003      	beq.n	8010b94 <TIM_Base_SetConfig+0x40>
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	4a3d      	ldr	r2, [pc, #244]	@ (8010c84 <TIM_Base_SetConfig+0x130>)
 8010b90:	4293      	cmp	r3, r2
 8010b92:	d108      	bne.n	8010ba6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8010b94:	68fb      	ldr	r3, [r7, #12]
 8010b96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010b9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8010b9c:	683b      	ldr	r3, [r7, #0]
 8010b9e:	685b      	ldr	r3, [r3, #4]
 8010ba0:	68fa      	ldr	r2, [r7, #12]
 8010ba2:	4313      	orrs	r3, r2
 8010ba4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8010ba6:	687b      	ldr	r3, [r7, #4]
 8010ba8:	4a32      	ldr	r2, [pc, #200]	@ (8010c74 <TIM_Base_SetConfig+0x120>)
 8010baa:	4293      	cmp	r3, r2
 8010bac:	d01f      	beq.n	8010bee <TIM_Base_SetConfig+0x9a>
 8010bae:	687b      	ldr	r3, [r7, #4]
 8010bb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010bb4:	d01b      	beq.n	8010bee <TIM_Base_SetConfig+0x9a>
 8010bb6:	687b      	ldr	r3, [r7, #4]
 8010bb8:	4a2f      	ldr	r2, [pc, #188]	@ (8010c78 <TIM_Base_SetConfig+0x124>)
 8010bba:	4293      	cmp	r3, r2
 8010bbc:	d017      	beq.n	8010bee <TIM_Base_SetConfig+0x9a>
 8010bbe:	687b      	ldr	r3, [r7, #4]
 8010bc0:	4a2e      	ldr	r2, [pc, #184]	@ (8010c7c <TIM_Base_SetConfig+0x128>)
 8010bc2:	4293      	cmp	r3, r2
 8010bc4:	d013      	beq.n	8010bee <TIM_Base_SetConfig+0x9a>
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	4a2d      	ldr	r2, [pc, #180]	@ (8010c80 <TIM_Base_SetConfig+0x12c>)
 8010bca:	4293      	cmp	r3, r2
 8010bcc:	d00f      	beq.n	8010bee <TIM_Base_SetConfig+0x9a>
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	4a2c      	ldr	r2, [pc, #176]	@ (8010c84 <TIM_Base_SetConfig+0x130>)
 8010bd2:	4293      	cmp	r3, r2
 8010bd4:	d00b      	beq.n	8010bee <TIM_Base_SetConfig+0x9a>
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	4a2b      	ldr	r2, [pc, #172]	@ (8010c88 <TIM_Base_SetConfig+0x134>)
 8010bda:	4293      	cmp	r3, r2
 8010bdc:	d007      	beq.n	8010bee <TIM_Base_SetConfig+0x9a>
 8010bde:	687b      	ldr	r3, [r7, #4]
 8010be0:	4a2a      	ldr	r2, [pc, #168]	@ (8010c8c <TIM_Base_SetConfig+0x138>)
 8010be2:	4293      	cmp	r3, r2
 8010be4:	d003      	beq.n	8010bee <TIM_Base_SetConfig+0x9a>
 8010be6:	687b      	ldr	r3, [r7, #4]
 8010be8:	4a29      	ldr	r2, [pc, #164]	@ (8010c90 <TIM_Base_SetConfig+0x13c>)
 8010bea:	4293      	cmp	r3, r2
 8010bec:	d108      	bne.n	8010c00 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8010bee:	68fb      	ldr	r3, [r7, #12]
 8010bf0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8010bf4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8010bf6:	683b      	ldr	r3, [r7, #0]
 8010bf8:	68db      	ldr	r3, [r3, #12]
 8010bfa:	68fa      	ldr	r2, [r7, #12]
 8010bfc:	4313      	orrs	r3, r2
 8010bfe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8010c00:	68fb      	ldr	r3, [r7, #12]
 8010c02:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8010c06:	683b      	ldr	r3, [r7, #0]
 8010c08:	695b      	ldr	r3, [r3, #20]
 8010c0a:	4313      	orrs	r3, r2
 8010c0c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8010c0e:	683b      	ldr	r3, [r7, #0]
 8010c10:	689a      	ldr	r2, [r3, #8]
 8010c12:	687b      	ldr	r3, [r7, #4]
 8010c14:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8010c16:	683b      	ldr	r3, [r7, #0]
 8010c18:	681a      	ldr	r2, [r3, #0]
 8010c1a:	687b      	ldr	r3, [r7, #4]
 8010c1c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	4a14      	ldr	r2, [pc, #80]	@ (8010c74 <TIM_Base_SetConfig+0x120>)
 8010c22:	4293      	cmp	r3, r2
 8010c24:	d00f      	beq.n	8010c46 <TIM_Base_SetConfig+0xf2>
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	4a16      	ldr	r2, [pc, #88]	@ (8010c84 <TIM_Base_SetConfig+0x130>)
 8010c2a:	4293      	cmp	r3, r2
 8010c2c:	d00b      	beq.n	8010c46 <TIM_Base_SetConfig+0xf2>
 8010c2e:	687b      	ldr	r3, [r7, #4]
 8010c30:	4a15      	ldr	r2, [pc, #84]	@ (8010c88 <TIM_Base_SetConfig+0x134>)
 8010c32:	4293      	cmp	r3, r2
 8010c34:	d007      	beq.n	8010c46 <TIM_Base_SetConfig+0xf2>
 8010c36:	687b      	ldr	r3, [r7, #4]
 8010c38:	4a14      	ldr	r2, [pc, #80]	@ (8010c8c <TIM_Base_SetConfig+0x138>)
 8010c3a:	4293      	cmp	r3, r2
 8010c3c:	d003      	beq.n	8010c46 <TIM_Base_SetConfig+0xf2>
 8010c3e:	687b      	ldr	r3, [r7, #4]
 8010c40:	4a13      	ldr	r2, [pc, #76]	@ (8010c90 <TIM_Base_SetConfig+0x13c>)
 8010c42:	4293      	cmp	r3, r2
 8010c44:	d103      	bne.n	8010c4e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8010c46:	683b      	ldr	r3, [r7, #0]
 8010c48:	691a      	ldr	r2, [r3, #16]
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8010c4e:	687b      	ldr	r3, [r7, #4]
 8010c50:	681b      	ldr	r3, [r3, #0]
 8010c52:	f043 0204 	orr.w	r2, r3, #4
 8010c56:	687b      	ldr	r3, [r7, #4]
 8010c58:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8010c5a:	687b      	ldr	r3, [r7, #4]
 8010c5c:	2201      	movs	r2, #1
 8010c5e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8010c60:	687b      	ldr	r3, [r7, #4]
 8010c62:	68fa      	ldr	r2, [r7, #12]
 8010c64:	601a      	str	r2, [r3, #0]
}
 8010c66:	bf00      	nop
 8010c68:	3714      	adds	r7, #20
 8010c6a:	46bd      	mov	sp, r7
 8010c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c70:	4770      	bx	lr
 8010c72:	bf00      	nop
 8010c74:	40010000 	.word	0x40010000
 8010c78:	40000400 	.word	0x40000400
 8010c7c:	40000800 	.word	0x40000800
 8010c80:	40000c00 	.word	0x40000c00
 8010c84:	40010400 	.word	0x40010400
 8010c88:	40014000 	.word	0x40014000
 8010c8c:	40014400 	.word	0x40014400
 8010c90:	40014800 	.word	0x40014800

08010c94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010c94:	b480      	push	{r7}
 8010c96:	b087      	sub	sp, #28
 8010c98:	af00      	add	r7, sp, #0
 8010c9a:	60f8      	str	r0, [r7, #12]
 8010c9c:	60b9      	str	r1, [r7, #8]
 8010c9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8010ca0:	68fb      	ldr	r3, [r7, #12]
 8010ca2:	6a1b      	ldr	r3, [r3, #32]
 8010ca4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010ca6:	68fb      	ldr	r3, [r7, #12]
 8010ca8:	6a1b      	ldr	r3, [r3, #32]
 8010caa:	f023 0201 	bic.w	r2, r3, #1
 8010cae:	68fb      	ldr	r3, [r7, #12]
 8010cb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010cb2:	68fb      	ldr	r3, [r7, #12]
 8010cb4:	699b      	ldr	r3, [r3, #24]
 8010cb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8010cb8:	693b      	ldr	r3, [r7, #16]
 8010cba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8010cbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010cc0:	687b      	ldr	r3, [r7, #4]
 8010cc2:	011b      	lsls	r3, r3, #4
 8010cc4:	693a      	ldr	r2, [r7, #16]
 8010cc6:	4313      	orrs	r3, r2
 8010cc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010cca:	697b      	ldr	r3, [r7, #20]
 8010ccc:	f023 030a 	bic.w	r3, r3, #10
 8010cd0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8010cd2:	697a      	ldr	r2, [r7, #20]
 8010cd4:	68bb      	ldr	r3, [r7, #8]
 8010cd6:	4313      	orrs	r3, r2
 8010cd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8010cda:	68fb      	ldr	r3, [r7, #12]
 8010cdc:	693a      	ldr	r2, [r7, #16]
 8010cde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010ce0:	68fb      	ldr	r3, [r7, #12]
 8010ce2:	697a      	ldr	r2, [r7, #20]
 8010ce4:	621a      	str	r2, [r3, #32]
}
 8010ce6:	bf00      	nop
 8010ce8:	371c      	adds	r7, #28
 8010cea:	46bd      	mov	sp, r7
 8010cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cf0:	4770      	bx	lr

08010cf2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010cf2:	b480      	push	{r7}
 8010cf4:	b087      	sub	sp, #28
 8010cf6:	af00      	add	r7, sp, #0
 8010cf8:	60f8      	str	r0, [r7, #12]
 8010cfa:	60b9      	str	r1, [r7, #8]
 8010cfc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8010cfe:	68fb      	ldr	r3, [r7, #12]
 8010d00:	6a1b      	ldr	r3, [r3, #32]
 8010d02:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010d04:	68fb      	ldr	r3, [r7, #12]
 8010d06:	6a1b      	ldr	r3, [r3, #32]
 8010d08:	f023 0210 	bic.w	r2, r3, #16
 8010d0c:	68fb      	ldr	r3, [r7, #12]
 8010d0e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010d10:	68fb      	ldr	r3, [r7, #12]
 8010d12:	699b      	ldr	r3, [r3, #24]
 8010d14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8010d16:	693b      	ldr	r3, [r7, #16]
 8010d18:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8010d1c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	031b      	lsls	r3, r3, #12
 8010d22:	693a      	ldr	r2, [r7, #16]
 8010d24:	4313      	orrs	r3, r2
 8010d26:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010d28:	697b      	ldr	r3, [r7, #20]
 8010d2a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8010d2e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8010d30:	68bb      	ldr	r3, [r7, #8]
 8010d32:	011b      	lsls	r3, r3, #4
 8010d34:	697a      	ldr	r2, [r7, #20]
 8010d36:	4313      	orrs	r3, r2
 8010d38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010d3a:	68fb      	ldr	r3, [r7, #12]
 8010d3c:	693a      	ldr	r2, [r7, #16]
 8010d3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010d40:	68fb      	ldr	r3, [r7, #12]
 8010d42:	697a      	ldr	r2, [r7, #20]
 8010d44:	621a      	str	r2, [r3, #32]
}
 8010d46:	bf00      	nop
 8010d48:	371c      	adds	r7, #28
 8010d4a:	46bd      	mov	sp, r7
 8010d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d50:	4770      	bx	lr
	...

08010d54 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8010d54:	b480      	push	{r7}
 8010d56:	b085      	sub	sp, #20
 8010d58:	af00      	add	r7, sp, #0
 8010d5a:	6078      	str	r0, [r7, #4]
 8010d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	689b      	ldr	r3, [r3, #8]
 8010d62:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8010d64:	68fa      	ldr	r2, [r7, #12]
 8010d66:	4b09      	ldr	r3, [pc, #36]	@ (8010d8c <TIM_ITRx_SetConfig+0x38>)
 8010d68:	4013      	ands	r3, r2
 8010d6a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010d6c:	683a      	ldr	r2, [r7, #0]
 8010d6e:	68fb      	ldr	r3, [r7, #12]
 8010d70:	4313      	orrs	r3, r2
 8010d72:	f043 0307 	orr.w	r3, r3, #7
 8010d76:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010d78:	687b      	ldr	r3, [r7, #4]
 8010d7a:	68fa      	ldr	r2, [r7, #12]
 8010d7c:	609a      	str	r2, [r3, #8]
}
 8010d7e:	bf00      	nop
 8010d80:	3714      	adds	r7, #20
 8010d82:	46bd      	mov	sp, r7
 8010d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d88:	4770      	bx	lr
 8010d8a:	bf00      	nop
 8010d8c:	ffcfff8f 	.word	0xffcfff8f

08010d90 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8010d90:	b480      	push	{r7}
 8010d92:	b087      	sub	sp, #28
 8010d94:	af00      	add	r7, sp, #0
 8010d96:	60f8      	str	r0, [r7, #12]
 8010d98:	60b9      	str	r1, [r7, #8]
 8010d9a:	607a      	str	r2, [r7, #4]
 8010d9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8010d9e:	68fb      	ldr	r3, [r7, #12]
 8010da0:	689b      	ldr	r3, [r3, #8]
 8010da2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010da4:	697b      	ldr	r3, [r7, #20]
 8010da6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8010daa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8010dac:	683b      	ldr	r3, [r7, #0]
 8010dae:	021a      	lsls	r2, r3, #8
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	431a      	orrs	r2, r3
 8010db4:	68bb      	ldr	r3, [r7, #8]
 8010db6:	4313      	orrs	r3, r2
 8010db8:	697a      	ldr	r2, [r7, #20]
 8010dba:	4313      	orrs	r3, r2
 8010dbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010dbe:	68fb      	ldr	r3, [r7, #12]
 8010dc0:	697a      	ldr	r2, [r7, #20]
 8010dc2:	609a      	str	r2, [r3, #8]
}
 8010dc4:	bf00      	nop
 8010dc6:	371c      	adds	r7, #28
 8010dc8:	46bd      	mov	sp, r7
 8010dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dce:	4770      	bx	lr

08010dd0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8010dd0:	b480      	push	{r7}
 8010dd2:	b085      	sub	sp, #20
 8010dd4:	af00      	add	r7, sp, #0
 8010dd6:	6078      	str	r0, [r7, #4]
 8010dd8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010de0:	2b01      	cmp	r3, #1
 8010de2:	d101      	bne.n	8010de8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8010de4:	2302      	movs	r3, #2
 8010de6:	e06d      	b.n	8010ec4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	2201      	movs	r2, #1
 8010dec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	2202      	movs	r2, #2
 8010df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	681b      	ldr	r3, [r3, #0]
 8010dfc:	685b      	ldr	r3, [r3, #4]
 8010dfe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	681b      	ldr	r3, [r3, #0]
 8010e04:	689b      	ldr	r3, [r3, #8]
 8010e06:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8010e08:	687b      	ldr	r3, [r7, #4]
 8010e0a:	681b      	ldr	r3, [r3, #0]
 8010e0c:	4a30      	ldr	r2, [pc, #192]	@ (8010ed0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8010e0e:	4293      	cmp	r3, r2
 8010e10:	d004      	beq.n	8010e1c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8010e12:	687b      	ldr	r3, [r7, #4]
 8010e14:	681b      	ldr	r3, [r3, #0]
 8010e16:	4a2f      	ldr	r2, [pc, #188]	@ (8010ed4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8010e18:	4293      	cmp	r3, r2
 8010e1a:	d108      	bne.n	8010e2e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8010e1c:	68fb      	ldr	r3, [r7, #12]
 8010e1e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8010e22:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8010e24:	683b      	ldr	r3, [r7, #0]
 8010e26:	685b      	ldr	r3, [r3, #4]
 8010e28:	68fa      	ldr	r2, [r7, #12]
 8010e2a:	4313      	orrs	r3, r2
 8010e2c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8010e2e:	68fb      	ldr	r3, [r7, #12]
 8010e30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010e34:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010e36:	683b      	ldr	r3, [r7, #0]
 8010e38:	681b      	ldr	r3, [r3, #0]
 8010e3a:	68fa      	ldr	r2, [r7, #12]
 8010e3c:	4313      	orrs	r3, r2
 8010e3e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8010e40:	687b      	ldr	r3, [r7, #4]
 8010e42:	681b      	ldr	r3, [r3, #0]
 8010e44:	68fa      	ldr	r2, [r7, #12]
 8010e46:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010e48:	687b      	ldr	r3, [r7, #4]
 8010e4a:	681b      	ldr	r3, [r3, #0]
 8010e4c:	4a20      	ldr	r2, [pc, #128]	@ (8010ed0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8010e4e:	4293      	cmp	r3, r2
 8010e50:	d022      	beq.n	8010e98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	681b      	ldr	r3, [r3, #0]
 8010e56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010e5a:	d01d      	beq.n	8010e98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	681b      	ldr	r3, [r3, #0]
 8010e60:	4a1d      	ldr	r2, [pc, #116]	@ (8010ed8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8010e62:	4293      	cmp	r3, r2
 8010e64:	d018      	beq.n	8010e98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	681b      	ldr	r3, [r3, #0]
 8010e6a:	4a1c      	ldr	r2, [pc, #112]	@ (8010edc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8010e6c:	4293      	cmp	r3, r2
 8010e6e:	d013      	beq.n	8010e98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010e70:	687b      	ldr	r3, [r7, #4]
 8010e72:	681b      	ldr	r3, [r3, #0]
 8010e74:	4a1a      	ldr	r2, [pc, #104]	@ (8010ee0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8010e76:	4293      	cmp	r3, r2
 8010e78:	d00e      	beq.n	8010e98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	681b      	ldr	r3, [r3, #0]
 8010e7e:	4a15      	ldr	r2, [pc, #84]	@ (8010ed4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8010e80:	4293      	cmp	r3, r2
 8010e82:	d009      	beq.n	8010e98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	681b      	ldr	r3, [r3, #0]
 8010e88:	4a16      	ldr	r2, [pc, #88]	@ (8010ee4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8010e8a:	4293      	cmp	r3, r2
 8010e8c:	d004      	beq.n	8010e98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010e8e:	687b      	ldr	r3, [r7, #4]
 8010e90:	681b      	ldr	r3, [r3, #0]
 8010e92:	4a15      	ldr	r2, [pc, #84]	@ (8010ee8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8010e94:	4293      	cmp	r3, r2
 8010e96:	d10c      	bne.n	8010eb2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8010e98:	68bb      	ldr	r3, [r7, #8]
 8010e9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010e9e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010ea0:	683b      	ldr	r3, [r7, #0]
 8010ea2:	689b      	ldr	r3, [r3, #8]
 8010ea4:	68ba      	ldr	r2, [r7, #8]
 8010ea6:	4313      	orrs	r3, r2
 8010ea8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	681b      	ldr	r3, [r3, #0]
 8010eae:	68ba      	ldr	r2, [r7, #8]
 8010eb0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	2201      	movs	r2, #1
 8010eb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	2200      	movs	r2, #0
 8010ebe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8010ec2:	2300      	movs	r3, #0
}
 8010ec4:	4618      	mov	r0, r3
 8010ec6:	3714      	adds	r7, #20
 8010ec8:	46bd      	mov	sp, r7
 8010eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ece:	4770      	bx	lr
 8010ed0:	40010000 	.word	0x40010000
 8010ed4:	40010400 	.word	0x40010400
 8010ed8:	40000400 	.word	0x40000400
 8010edc:	40000800 	.word	0x40000800
 8010ee0:	40000c00 	.word	0x40000c00
 8010ee4:	40001800 	.word	0x40001800
 8010ee8:	40014000 	.word	0x40014000

08010eec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8010eec:	b480      	push	{r7}
 8010eee:	b083      	sub	sp, #12
 8010ef0:	af00      	add	r7, sp, #0
 8010ef2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8010ef4:	bf00      	nop
 8010ef6:	370c      	adds	r7, #12
 8010ef8:	46bd      	mov	sp, r7
 8010efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010efe:	4770      	bx	lr

08010f00 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010f00:	b480      	push	{r7}
 8010f02:	b083      	sub	sp, #12
 8010f04:	af00      	add	r7, sp, #0
 8010f06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8010f08:	bf00      	nop
 8010f0a:	370c      	adds	r7, #12
 8010f0c:	46bd      	mov	sp, r7
 8010f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f12:	4770      	bx	lr

08010f14 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8010f14:	b480      	push	{r7}
 8010f16:	b083      	sub	sp, #12
 8010f18:	af00      	add	r7, sp, #0
 8010f1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8010f1c:	bf00      	nop
 8010f1e:	370c      	adds	r7, #12
 8010f20:	46bd      	mov	sp, r7
 8010f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f26:	4770      	bx	lr

08010f28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010f28:	b580      	push	{r7, lr}
 8010f2a:	b082      	sub	sp, #8
 8010f2c:	af00      	add	r7, sp, #0
 8010f2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010f30:	687b      	ldr	r3, [r7, #4]
 8010f32:	2b00      	cmp	r3, #0
 8010f34:	d101      	bne.n	8010f3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010f36:	2301      	movs	r3, #1
 8010f38:	e042      	b.n	8010fc0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8010f3a:	687b      	ldr	r3, [r7, #4]
 8010f3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010f40:	2b00      	cmp	r3, #0
 8010f42:	d106      	bne.n	8010f52 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	2200      	movs	r2, #0
 8010f48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010f4c:	6878      	ldr	r0, [r7, #4]
 8010f4e:	f7f3 f9cb 	bl	80042e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	2224      	movs	r2, #36	@ 0x24
 8010f56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8010f5a:	687b      	ldr	r3, [r7, #4]
 8010f5c:	681b      	ldr	r3, [r3, #0]
 8010f5e:	681a      	ldr	r2, [r3, #0]
 8010f60:	687b      	ldr	r3, [r7, #4]
 8010f62:	681b      	ldr	r3, [r3, #0]
 8010f64:	f022 0201 	bic.w	r2, r2, #1
 8010f68:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f6e:	2b00      	cmp	r3, #0
 8010f70:	d002      	beq.n	8010f78 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8010f72:	6878      	ldr	r0, [r7, #4]
 8010f74:	f001 fb20 	bl	80125b8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8010f78:	6878      	ldr	r0, [r7, #4]
 8010f7a:	f000 fdb5 	bl	8011ae8 <UART_SetConfig>
 8010f7e:	4603      	mov	r3, r0
 8010f80:	2b01      	cmp	r3, #1
 8010f82:	d101      	bne.n	8010f88 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8010f84:	2301      	movs	r3, #1
 8010f86:	e01b      	b.n	8010fc0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010f88:	687b      	ldr	r3, [r7, #4]
 8010f8a:	681b      	ldr	r3, [r3, #0]
 8010f8c:	685a      	ldr	r2, [r3, #4]
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	681b      	ldr	r3, [r3, #0]
 8010f92:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8010f96:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010f98:	687b      	ldr	r3, [r7, #4]
 8010f9a:	681b      	ldr	r3, [r3, #0]
 8010f9c:	689a      	ldr	r2, [r3, #8]
 8010f9e:	687b      	ldr	r3, [r7, #4]
 8010fa0:	681b      	ldr	r3, [r3, #0]
 8010fa2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8010fa6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8010fa8:	687b      	ldr	r3, [r7, #4]
 8010faa:	681b      	ldr	r3, [r3, #0]
 8010fac:	681a      	ldr	r2, [r3, #0]
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	681b      	ldr	r3, [r3, #0]
 8010fb2:	f042 0201 	orr.w	r2, r2, #1
 8010fb6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8010fb8:	6878      	ldr	r0, [r7, #4]
 8010fba:	f001 fb9f 	bl	80126fc <UART_CheckIdleState>
 8010fbe:	4603      	mov	r3, r0
}
 8010fc0:	4618      	mov	r0, r3
 8010fc2:	3708      	adds	r7, #8
 8010fc4:	46bd      	mov	sp, r7
 8010fc6:	bd80      	pop	{r7, pc}

08010fc8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010fc8:	b580      	push	{r7, lr}
 8010fca:	b08a      	sub	sp, #40	@ 0x28
 8010fcc:	af00      	add	r7, sp, #0
 8010fce:	60f8      	str	r0, [r7, #12]
 8010fd0:	60b9      	str	r1, [r7, #8]
 8010fd2:	4613      	mov	r3, r2
 8010fd4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8010fd6:	68fb      	ldr	r3, [r7, #12]
 8010fd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010fdc:	2b20      	cmp	r3, #32
 8010fde:	d137      	bne.n	8011050 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8010fe0:	68bb      	ldr	r3, [r7, #8]
 8010fe2:	2b00      	cmp	r3, #0
 8010fe4:	d002      	beq.n	8010fec <HAL_UART_Receive_IT+0x24>
 8010fe6:	88fb      	ldrh	r3, [r7, #6]
 8010fe8:	2b00      	cmp	r3, #0
 8010fea:	d101      	bne.n	8010ff0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8010fec:	2301      	movs	r3, #1
 8010fee:	e030      	b.n	8011052 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010ff0:	68fb      	ldr	r3, [r7, #12]
 8010ff2:	2200      	movs	r2, #0
 8010ff4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8010ff6:	68fb      	ldr	r3, [r7, #12]
 8010ff8:	681b      	ldr	r3, [r3, #0]
 8010ffa:	4a18      	ldr	r2, [pc, #96]	@ (801105c <HAL_UART_Receive_IT+0x94>)
 8010ffc:	4293      	cmp	r3, r2
 8010ffe:	d01f      	beq.n	8011040 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011000:	68fb      	ldr	r3, [r7, #12]
 8011002:	681b      	ldr	r3, [r3, #0]
 8011004:	685b      	ldr	r3, [r3, #4]
 8011006:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801100a:	2b00      	cmp	r3, #0
 801100c:	d018      	beq.n	8011040 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801100e:	68fb      	ldr	r3, [r7, #12]
 8011010:	681b      	ldr	r3, [r3, #0]
 8011012:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011014:	697b      	ldr	r3, [r7, #20]
 8011016:	e853 3f00 	ldrex	r3, [r3]
 801101a:	613b      	str	r3, [r7, #16]
   return(result);
 801101c:	693b      	ldr	r3, [r7, #16]
 801101e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8011022:	627b      	str	r3, [r7, #36]	@ 0x24
 8011024:	68fb      	ldr	r3, [r7, #12]
 8011026:	681b      	ldr	r3, [r3, #0]
 8011028:	461a      	mov	r2, r3
 801102a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801102c:	623b      	str	r3, [r7, #32]
 801102e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011030:	69f9      	ldr	r1, [r7, #28]
 8011032:	6a3a      	ldr	r2, [r7, #32]
 8011034:	e841 2300 	strex	r3, r2, [r1]
 8011038:	61bb      	str	r3, [r7, #24]
   return(result);
 801103a:	69bb      	ldr	r3, [r7, #24]
 801103c:	2b00      	cmp	r3, #0
 801103e:	d1e6      	bne.n	801100e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8011040:	88fb      	ldrh	r3, [r7, #6]
 8011042:	461a      	mov	r2, r3
 8011044:	68b9      	ldr	r1, [r7, #8]
 8011046:	68f8      	ldr	r0, [r7, #12]
 8011048:	f001 fc70 	bl	801292c <UART_Start_Receive_IT>
 801104c:	4603      	mov	r3, r0
 801104e:	e000      	b.n	8011052 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8011050:	2302      	movs	r3, #2
  }
}
 8011052:	4618      	mov	r0, r3
 8011054:	3728      	adds	r7, #40	@ 0x28
 8011056:	46bd      	mov	sp, r7
 8011058:	bd80      	pop	{r7, pc}
 801105a:	bf00      	nop
 801105c:	58000c00 	.word	0x58000c00

08011060 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8011060:	b580      	push	{r7, lr}
 8011062:	b08a      	sub	sp, #40	@ 0x28
 8011064:	af00      	add	r7, sp, #0
 8011066:	60f8      	str	r0, [r7, #12]
 8011068:	60b9      	str	r1, [r7, #8]
 801106a:	4613      	mov	r3, r2
 801106c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801106e:	68fb      	ldr	r3, [r7, #12]
 8011070:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011074:	2b20      	cmp	r3, #32
 8011076:	d167      	bne.n	8011148 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8011078:	68bb      	ldr	r3, [r7, #8]
 801107a:	2b00      	cmp	r3, #0
 801107c:	d002      	beq.n	8011084 <HAL_UART_Transmit_DMA+0x24>
 801107e:	88fb      	ldrh	r3, [r7, #6]
 8011080:	2b00      	cmp	r3, #0
 8011082:	d101      	bne.n	8011088 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8011084:	2301      	movs	r3, #1
 8011086:	e060      	b.n	801114a <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8011088:	68fb      	ldr	r3, [r7, #12]
 801108a:	68ba      	ldr	r2, [r7, #8]
 801108c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 801108e:	68fb      	ldr	r3, [r7, #12]
 8011090:	88fa      	ldrh	r2, [r7, #6]
 8011092:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8011096:	68fb      	ldr	r3, [r7, #12]
 8011098:	88fa      	ldrh	r2, [r7, #6]
 801109a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801109e:	68fb      	ldr	r3, [r7, #12]
 80110a0:	2200      	movs	r2, #0
 80110a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80110a6:	68fb      	ldr	r3, [r7, #12]
 80110a8:	2221      	movs	r2, #33	@ 0x21
 80110aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80110ae:	68fb      	ldr	r3, [r7, #12]
 80110b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80110b2:	2b00      	cmp	r3, #0
 80110b4:	d028      	beq.n	8011108 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80110b6:	68fb      	ldr	r3, [r7, #12]
 80110b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80110ba:	4a26      	ldr	r2, [pc, #152]	@ (8011154 <HAL_UART_Transmit_DMA+0xf4>)
 80110bc:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80110be:	68fb      	ldr	r3, [r7, #12]
 80110c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80110c2:	4a25      	ldr	r2, [pc, #148]	@ (8011158 <HAL_UART_Transmit_DMA+0xf8>)
 80110c4:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80110c6:	68fb      	ldr	r3, [r7, #12]
 80110c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80110ca:	4a24      	ldr	r2, [pc, #144]	@ (801115c <HAL_UART_Transmit_DMA+0xfc>)
 80110cc:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80110ce:	68fb      	ldr	r3, [r7, #12]
 80110d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80110d2:	2200      	movs	r2, #0
 80110d4:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80110d6:	68fb      	ldr	r3, [r7, #12]
 80110d8:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80110da:	68fb      	ldr	r3, [r7, #12]
 80110dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80110de:	4619      	mov	r1, r3
 80110e0:	68fb      	ldr	r3, [r7, #12]
 80110e2:	681b      	ldr	r3, [r3, #0]
 80110e4:	3328      	adds	r3, #40	@ 0x28
 80110e6:	461a      	mov	r2, r3
 80110e8:	88fb      	ldrh	r3, [r7, #6]
 80110ea:	f7f5 f93d 	bl	8006368 <HAL_DMA_Start_IT>
 80110ee:	4603      	mov	r3, r0
 80110f0:	2b00      	cmp	r3, #0
 80110f2:	d009      	beq.n	8011108 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80110f4:	68fb      	ldr	r3, [r7, #12]
 80110f6:	2210      	movs	r2, #16
 80110f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80110fc:	68fb      	ldr	r3, [r7, #12]
 80110fe:	2220      	movs	r2, #32
 8011100:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8011104:	2301      	movs	r3, #1
 8011106:	e020      	b.n	801114a <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8011108:	68fb      	ldr	r3, [r7, #12]
 801110a:	681b      	ldr	r3, [r3, #0]
 801110c:	2240      	movs	r2, #64	@ 0x40
 801110e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8011110:	68fb      	ldr	r3, [r7, #12]
 8011112:	681b      	ldr	r3, [r3, #0]
 8011114:	3308      	adds	r3, #8
 8011116:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011118:	697b      	ldr	r3, [r7, #20]
 801111a:	e853 3f00 	ldrex	r3, [r3]
 801111e:	613b      	str	r3, [r7, #16]
   return(result);
 8011120:	693b      	ldr	r3, [r7, #16]
 8011122:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011126:	627b      	str	r3, [r7, #36]	@ 0x24
 8011128:	68fb      	ldr	r3, [r7, #12]
 801112a:	681b      	ldr	r3, [r3, #0]
 801112c:	3308      	adds	r3, #8
 801112e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011130:	623a      	str	r2, [r7, #32]
 8011132:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011134:	69f9      	ldr	r1, [r7, #28]
 8011136:	6a3a      	ldr	r2, [r7, #32]
 8011138:	e841 2300 	strex	r3, r2, [r1]
 801113c:	61bb      	str	r3, [r7, #24]
   return(result);
 801113e:	69bb      	ldr	r3, [r7, #24]
 8011140:	2b00      	cmp	r3, #0
 8011142:	d1e5      	bne.n	8011110 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8011144:	2300      	movs	r3, #0
 8011146:	e000      	b.n	801114a <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8011148:	2302      	movs	r3, #2
  }
}
 801114a:	4618      	mov	r0, r3
 801114c:	3728      	adds	r7, #40	@ 0x28
 801114e:	46bd      	mov	sp, r7
 8011150:	bd80      	pop	{r7, pc}
 8011152:	bf00      	nop
 8011154:	08012cc1 	.word	0x08012cc1
 8011158:	08012d57 	.word	0x08012d57
 801115c:	08012d73 	.word	0x08012d73

08011160 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8011160:	b580      	push	{r7, lr}
 8011162:	b09a      	sub	sp, #104	@ 0x68
 8011164:	af00      	add	r7, sp, #0
 8011166:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	681b      	ldr	r3, [r3, #0]
 801116c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801116e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011170:	e853 3f00 	ldrex	r3, [r3]
 8011174:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8011176:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011178:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801117c:	667b      	str	r3, [r7, #100]	@ 0x64
 801117e:	687b      	ldr	r3, [r7, #4]
 8011180:	681b      	ldr	r3, [r3, #0]
 8011182:	461a      	mov	r2, r3
 8011184:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011186:	657b      	str	r3, [r7, #84]	@ 0x54
 8011188:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801118a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801118c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801118e:	e841 2300 	strex	r3, r2, [r1]
 8011192:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8011194:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011196:	2b00      	cmp	r3, #0
 8011198:	d1e6      	bne.n	8011168 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801119a:	687b      	ldr	r3, [r7, #4]
 801119c:	681b      	ldr	r3, [r3, #0]
 801119e:	3308      	adds	r3, #8
 80111a0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80111a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80111a4:	e853 3f00 	ldrex	r3, [r3]
 80111a8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80111aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80111ac:	4b51      	ldr	r3, [pc, #324]	@ (80112f4 <HAL_UART_AbortReceive_IT+0x194>)
 80111ae:	4013      	ands	r3, r2
 80111b0:	663b      	str	r3, [r7, #96]	@ 0x60
 80111b2:	687b      	ldr	r3, [r7, #4]
 80111b4:	681b      	ldr	r3, [r3, #0]
 80111b6:	3308      	adds	r3, #8
 80111b8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80111ba:	643a      	str	r2, [r7, #64]	@ 0x40
 80111bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111be:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80111c0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80111c2:	e841 2300 	strex	r3, r2, [r1]
 80111c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80111c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111ca:	2b00      	cmp	r3, #0
 80111cc:	d1e5      	bne.n	801119a <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80111ce:	687b      	ldr	r3, [r7, #4]
 80111d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80111d2:	2b01      	cmp	r3, #1
 80111d4:	d118      	bne.n	8011208 <HAL_UART_AbortReceive_IT+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80111d6:	687b      	ldr	r3, [r7, #4]
 80111d8:	681b      	ldr	r3, [r3, #0]
 80111da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80111dc:	6a3b      	ldr	r3, [r7, #32]
 80111de:	e853 3f00 	ldrex	r3, [r3]
 80111e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80111e4:	69fb      	ldr	r3, [r7, #28]
 80111e6:	f023 0310 	bic.w	r3, r3, #16
 80111ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80111ec:	687b      	ldr	r3, [r7, #4]
 80111ee:	681b      	ldr	r3, [r3, #0]
 80111f0:	461a      	mov	r2, r3
 80111f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80111f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80111f6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80111fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80111fc:	e841 2300 	strex	r3, r2, [r1]
 8011200:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011204:	2b00      	cmp	r3, #0
 8011206:	d1e6      	bne.n	80111d6 <HAL_UART_AbortReceive_IT+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011208:	687b      	ldr	r3, [r7, #4]
 801120a:	681b      	ldr	r3, [r3, #0]
 801120c:	689b      	ldr	r3, [r3, #8]
 801120e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011212:	2b40      	cmp	r3, #64	@ 0x40
 8011214:	d154      	bne.n	80112c0 <HAL_UART_AbortReceive_IT+0x160>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	681b      	ldr	r3, [r3, #0]
 801121a:	3308      	adds	r3, #8
 801121c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801121e:	68fb      	ldr	r3, [r7, #12]
 8011220:	e853 3f00 	ldrex	r3, [r3]
 8011224:	60bb      	str	r3, [r7, #8]
   return(result);
 8011226:	68bb      	ldr	r3, [r7, #8]
 8011228:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801122c:	65bb      	str	r3, [r7, #88]	@ 0x58
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	681b      	ldr	r3, [r3, #0]
 8011232:	3308      	adds	r3, #8
 8011234:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011236:	61ba      	str	r2, [r7, #24]
 8011238:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801123a:	6979      	ldr	r1, [r7, #20]
 801123c:	69ba      	ldr	r2, [r7, #24]
 801123e:	e841 2300 	strex	r3, r2, [r1]
 8011242:	613b      	str	r3, [r7, #16]
   return(result);
 8011244:	693b      	ldr	r3, [r7, #16]
 8011246:	2b00      	cmp	r3, #0
 8011248:	d1e5      	bne.n	8011216 <HAL_UART_AbortReceive_IT+0xb6>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 801124a:	687b      	ldr	r3, [r7, #4]
 801124c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011250:	2b00      	cmp	r3, #0
 8011252:	d017      	beq.n	8011284 <HAL_UART_AbortReceive_IT+0x124>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8011254:	687b      	ldr	r3, [r7, #4]
 8011256:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801125a:	4a27      	ldr	r2, [pc, #156]	@ (80112f8 <HAL_UART_AbortReceive_IT+0x198>)
 801125c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801125e:	687b      	ldr	r3, [r7, #4]
 8011260:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011264:	4618      	mov	r0, r3
 8011266:	f7f5 fe07 	bl	8006e78 <HAL_DMA_Abort_IT>
 801126a:	4603      	mov	r3, r0
 801126c:	2b00      	cmp	r3, #0
 801126e:	d03c      	beq.n	80112ea <HAL_UART_AbortReceive_IT+0x18a>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8011270:	687b      	ldr	r3, [r7, #4]
 8011272:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011276:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011278:	687a      	ldr	r2, [r7, #4]
 801127a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 801127e:	4610      	mov	r0, r2
 8011280:	4798      	blx	r3
 8011282:	e032      	b.n	80112ea <HAL_UART_AbortReceive_IT+0x18a>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	2200      	movs	r2, #0
 8011288:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 801128c:	687b      	ldr	r3, [r7, #4]
 801128e:	2200      	movs	r2, #0
 8011290:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	681b      	ldr	r3, [r3, #0]
 8011296:	220f      	movs	r2, #15
 8011298:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	681b      	ldr	r3, [r3, #0]
 801129e:	699a      	ldr	r2, [r3, #24]
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	681b      	ldr	r3, [r3, #0]
 80112a4:	f042 0208 	orr.w	r2, r2, #8
 80112a8:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80112aa:	687b      	ldr	r3, [r7, #4]
 80112ac:	2220      	movs	r2, #32
 80112ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	2200      	movs	r2, #0
 80112b6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 80112b8:	6878      	ldr	r0, [r7, #4]
 80112ba:	f000 fbff 	bl	8011abc <HAL_UART_AbortReceiveCpltCallback>
 80112be:	e014      	b.n	80112ea <HAL_UART_AbortReceive_IT+0x18a>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 80112c0:	687b      	ldr	r3, [r7, #4]
 80112c2:	2200      	movs	r2, #0
 80112c4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 80112c8:	687b      	ldr	r3, [r7, #4]
 80112ca:	2200      	movs	r2, #0
 80112cc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80112ce:	687b      	ldr	r3, [r7, #4]
 80112d0:	681b      	ldr	r3, [r3, #0]
 80112d2:	220f      	movs	r2, #15
 80112d4:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	2220      	movs	r2, #32
 80112da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	2200      	movs	r2, #0
 80112e2:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 80112e4:	6878      	ldr	r0, [r7, #4]
 80112e6:	f000 fbe9 	bl	8011abc <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80112ea:	2300      	movs	r3, #0
}
 80112ec:	4618      	mov	r0, r3
 80112ee:	3768      	adds	r7, #104	@ 0x68
 80112f0:	46bd      	mov	sp, r7
 80112f2:	bd80      	pop	{r7, pc}
 80112f4:	effffffe 	.word	0xeffffffe
 80112f8:	08012e17 	.word	0x08012e17

080112fc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80112fc:	b580      	push	{r7, lr}
 80112fe:	b0ba      	sub	sp, #232	@ 0xe8
 8011300:	af00      	add	r7, sp, #0
 8011302:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8011304:	687b      	ldr	r3, [r7, #4]
 8011306:	681b      	ldr	r3, [r3, #0]
 8011308:	69db      	ldr	r3, [r3, #28]
 801130a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	681b      	ldr	r3, [r3, #0]
 8011312:	681b      	ldr	r3, [r3, #0]
 8011314:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	681b      	ldr	r3, [r3, #0]
 801131c:	689b      	ldr	r3, [r3, #8]
 801131e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8011322:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8011326:	f640 030f 	movw	r3, #2063	@ 0x80f
 801132a:	4013      	ands	r3, r2
 801132c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8011330:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8011334:	2b00      	cmp	r3, #0
 8011336:	d11b      	bne.n	8011370 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8011338:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801133c:	f003 0320 	and.w	r3, r3, #32
 8011340:	2b00      	cmp	r3, #0
 8011342:	d015      	beq.n	8011370 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8011344:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011348:	f003 0320 	and.w	r3, r3, #32
 801134c:	2b00      	cmp	r3, #0
 801134e:	d105      	bne.n	801135c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8011350:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011354:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8011358:	2b00      	cmp	r3, #0
 801135a:	d009      	beq.n	8011370 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 801135c:	687b      	ldr	r3, [r7, #4]
 801135e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011360:	2b00      	cmp	r3, #0
 8011362:	f000 8393 	beq.w	8011a8c <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801136a:	6878      	ldr	r0, [r7, #4]
 801136c:	4798      	blx	r3
      }
      return;
 801136e:	e38d      	b.n	8011a8c <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8011370:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8011374:	2b00      	cmp	r3, #0
 8011376:	f000 8123 	beq.w	80115c0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 801137a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 801137e:	4b8d      	ldr	r3, [pc, #564]	@ (80115b4 <HAL_UART_IRQHandler+0x2b8>)
 8011380:	4013      	ands	r3, r2
 8011382:	2b00      	cmp	r3, #0
 8011384:	d106      	bne.n	8011394 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8011386:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 801138a:	4b8b      	ldr	r3, [pc, #556]	@ (80115b8 <HAL_UART_IRQHandler+0x2bc>)
 801138c:	4013      	ands	r3, r2
 801138e:	2b00      	cmp	r3, #0
 8011390:	f000 8116 	beq.w	80115c0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8011394:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011398:	f003 0301 	and.w	r3, r3, #1
 801139c:	2b00      	cmp	r3, #0
 801139e:	d011      	beq.n	80113c4 <HAL_UART_IRQHandler+0xc8>
 80113a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80113a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	d00b      	beq.n	80113c4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80113ac:	687b      	ldr	r3, [r7, #4]
 80113ae:	681b      	ldr	r3, [r3, #0]
 80113b0:	2201      	movs	r2, #1
 80113b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80113ba:	f043 0201 	orr.w	r2, r3, #1
 80113be:	687b      	ldr	r3, [r7, #4]
 80113c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80113c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80113c8:	f003 0302 	and.w	r3, r3, #2
 80113cc:	2b00      	cmp	r3, #0
 80113ce:	d011      	beq.n	80113f4 <HAL_UART_IRQHandler+0xf8>
 80113d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80113d4:	f003 0301 	and.w	r3, r3, #1
 80113d8:	2b00      	cmp	r3, #0
 80113da:	d00b      	beq.n	80113f4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	681b      	ldr	r3, [r3, #0]
 80113e0:	2202      	movs	r2, #2
 80113e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80113e4:	687b      	ldr	r3, [r7, #4]
 80113e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80113ea:	f043 0204 	orr.w	r2, r3, #4
 80113ee:	687b      	ldr	r3, [r7, #4]
 80113f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80113f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80113f8:	f003 0304 	and.w	r3, r3, #4
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	d011      	beq.n	8011424 <HAL_UART_IRQHandler+0x128>
 8011400:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011404:	f003 0301 	and.w	r3, r3, #1
 8011408:	2b00      	cmp	r3, #0
 801140a:	d00b      	beq.n	8011424 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801140c:	687b      	ldr	r3, [r7, #4]
 801140e:	681b      	ldr	r3, [r3, #0]
 8011410:	2204      	movs	r2, #4
 8011412:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011414:	687b      	ldr	r3, [r7, #4]
 8011416:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801141a:	f043 0202 	orr.w	r2, r3, #2
 801141e:	687b      	ldr	r3, [r7, #4]
 8011420:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8011424:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011428:	f003 0308 	and.w	r3, r3, #8
 801142c:	2b00      	cmp	r3, #0
 801142e:	d017      	beq.n	8011460 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8011430:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011434:	f003 0320 	and.w	r3, r3, #32
 8011438:	2b00      	cmp	r3, #0
 801143a:	d105      	bne.n	8011448 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 801143c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8011440:	4b5c      	ldr	r3, [pc, #368]	@ (80115b4 <HAL_UART_IRQHandler+0x2b8>)
 8011442:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8011444:	2b00      	cmp	r3, #0
 8011446:	d00b      	beq.n	8011460 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	681b      	ldr	r3, [r3, #0]
 801144c:	2208      	movs	r2, #8
 801144e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011456:	f043 0208 	orr.w	r2, r3, #8
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8011460:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011464:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8011468:	2b00      	cmp	r3, #0
 801146a:	d012      	beq.n	8011492 <HAL_UART_IRQHandler+0x196>
 801146c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011470:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8011474:	2b00      	cmp	r3, #0
 8011476:	d00c      	beq.n	8011492 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011478:	687b      	ldr	r3, [r7, #4]
 801147a:	681b      	ldr	r3, [r3, #0]
 801147c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8011480:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011488:	f043 0220 	orr.w	r2, r3, #32
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011492:	687b      	ldr	r3, [r7, #4]
 8011494:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011498:	2b00      	cmp	r3, #0
 801149a:	f000 82f9 	beq.w	8011a90 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801149e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80114a2:	f003 0320 	and.w	r3, r3, #32
 80114a6:	2b00      	cmp	r3, #0
 80114a8:	d013      	beq.n	80114d2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80114aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80114ae:	f003 0320 	and.w	r3, r3, #32
 80114b2:	2b00      	cmp	r3, #0
 80114b4:	d105      	bne.n	80114c2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80114b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80114ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80114be:	2b00      	cmp	r3, #0
 80114c0:	d007      	beq.n	80114d2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80114c2:	687b      	ldr	r3, [r7, #4]
 80114c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80114c6:	2b00      	cmp	r3, #0
 80114c8:	d003      	beq.n	80114d2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80114ca:	687b      	ldr	r3, [r7, #4]
 80114cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80114ce:	6878      	ldr	r0, [r7, #4]
 80114d0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80114d2:	687b      	ldr	r3, [r7, #4]
 80114d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80114d8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	681b      	ldr	r3, [r3, #0]
 80114e0:	689b      	ldr	r3, [r3, #8]
 80114e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80114e6:	2b40      	cmp	r3, #64	@ 0x40
 80114e8:	d005      	beq.n	80114f6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80114ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80114ee:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80114f2:	2b00      	cmp	r3, #0
 80114f4:	d054      	beq.n	80115a0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80114f6:	6878      	ldr	r0, [r7, #4]
 80114f8:	f001 fb7c 	bl	8012bf4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80114fc:	687b      	ldr	r3, [r7, #4]
 80114fe:	681b      	ldr	r3, [r3, #0]
 8011500:	689b      	ldr	r3, [r3, #8]
 8011502:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011506:	2b40      	cmp	r3, #64	@ 0x40
 8011508:	d146      	bne.n	8011598 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801150a:	687b      	ldr	r3, [r7, #4]
 801150c:	681b      	ldr	r3, [r3, #0]
 801150e:	3308      	adds	r3, #8
 8011510:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011514:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011518:	e853 3f00 	ldrex	r3, [r3]
 801151c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8011520:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011524:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011528:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 801152c:	687b      	ldr	r3, [r7, #4]
 801152e:	681b      	ldr	r3, [r3, #0]
 8011530:	3308      	adds	r3, #8
 8011532:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8011536:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 801153a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801153e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8011542:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8011546:	e841 2300 	strex	r3, r2, [r1]
 801154a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 801154e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011552:	2b00      	cmp	r3, #0
 8011554:	d1d9      	bne.n	801150a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8011556:	687b      	ldr	r3, [r7, #4]
 8011558:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801155c:	2b00      	cmp	r3, #0
 801155e:	d017      	beq.n	8011590 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8011560:	687b      	ldr	r3, [r7, #4]
 8011562:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011566:	4a15      	ldr	r2, [pc, #84]	@ (80115bc <HAL_UART_IRQHandler+0x2c0>)
 8011568:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801156a:	687b      	ldr	r3, [r7, #4]
 801156c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011570:	4618      	mov	r0, r3
 8011572:	f7f5 fc81 	bl	8006e78 <HAL_DMA_Abort_IT>
 8011576:	4603      	mov	r3, r0
 8011578:	2b00      	cmp	r3, #0
 801157a:	d019      	beq.n	80115b0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 801157c:	687b      	ldr	r3, [r7, #4]
 801157e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011582:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011584:	687a      	ldr	r2, [r7, #4]
 8011586:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 801158a:	4610      	mov	r0, r2
 801158c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801158e:	e00f      	b.n	80115b0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8011590:	6878      	ldr	r0, [r7, #4]
 8011592:	f7f0 faa8 	bl	8001ae6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011596:	e00b      	b.n	80115b0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8011598:	6878      	ldr	r0, [r7, #4]
 801159a:	f7f0 faa4 	bl	8001ae6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801159e:	e007      	b.n	80115b0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80115a0:	6878      	ldr	r0, [r7, #4]
 80115a2:	f7f0 faa0 	bl	8001ae6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80115a6:	687b      	ldr	r3, [r7, #4]
 80115a8:	2200      	movs	r2, #0
 80115aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80115ae:	e26f      	b.n	8011a90 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80115b0:	bf00      	nop
    return;
 80115b2:	e26d      	b.n	8011a90 <HAL_UART_IRQHandler+0x794>
 80115b4:	10000001 	.word	0x10000001
 80115b8:	04000120 	.word	0x04000120
 80115bc:	08012df3 	.word	0x08012df3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80115c0:	687b      	ldr	r3, [r7, #4]
 80115c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80115c4:	2b01      	cmp	r3, #1
 80115c6:	f040 8203 	bne.w	80119d0 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80115ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80115ce:	f003 0310 	and.w	r3, r3, #16
 80115d2:	2b00      	cmp	r3, #0
 80115d4:	f000 81fc 	beq.w	80119d0 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80115d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80115dc:	f003 0310 	and.w	r3, r3, #16
 80115e0:	2b00      	cmp	r3, #0
 80115e2:	f000 81f5 	beq.w	80119d0 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80115e6:	687b      	ldr	r3, [r7, #4]
 80115e8:	681b      	ldr	r3, [r3, #0]
 80115ea:	2210      	movs	r2, #16
 80115ec:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	681b      	ldr	r3, [r3, #0]
 80115f2:	689b      	ldr	r3, [r3, #8]
 80115f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80115f8:	2b40      	cmp	r3, #64	@ 0x40
 80115fa:	f040 816d 	bne.w	80118d8 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011604:	681b      	ldr	r3, [r3, #0]
 8011606:	4aa4      	ldr	r2, [pc, #656]	@ (8011898 <HAL_UART_IRQHandler+0x59c>)
 8011608:	4293      	cmp	r3, r2
 801160a:	d068      	beq.n	80116de <HAL_UART_IRQHandler+0x3e2>
 801160c:	687b      	ldr	r3, [r7, #4]
 801160e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011612:	681b      	ldr	r3, [r3, #0]
 8011614:	4aa1      	ldr	r2, [pc, #644]	@ (801189c <HAL_UART_IRQHandler+0x5a0>)
 8011616:	4293      	cmp	r3, r2
 8011618:	d061      	beq.n	80116de <HAL_UART_IRQHandler+0x3e2>
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011620:	681b      	ldr	r3, [r3, #0]
 8011622:	4a9f      	ldr	r2, [pc, #636]	@ (80118a0 <HAL_UART_IRQHandler+0x5a4>)
 8011624:	4293      	cmp	r3, r2
 8011626:	d05a      	beq.n	80116de <HAL_UART_IRQHandler+0x3e2>
 8011628:	687b      	ldr	r3, [r7, #4]
 801162a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801162e:	681b      	ldr	r3, [r3, #0]
 8011630:	4a9c      	ldr	r2, [pc, #624]	@ (80118a4 <HAL_UART_IRQHandler+0x5a8>)
 8011632:	4293      	cmp	r3, r2
 8011634:	d053      	beq.n	80116de <HAL_UART_IRQHandler+0x3e2>
 8011636:	687b      	ldr	r3, [r7, #4]
 8011638:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801163c:	681b      	ldr	r3, [r3, #0]
 801163e:	4a9a      	ldr	r2, [pc, #616]	@ (80118a8 <HAL_UART_IRQHandler+0x5ac>)
 8011640:	4293      	cmp	r3, r2
 8011642:	d04c      	beq.n	80116de <HAL_UART_IRQHandler+0x3e2>
 8011644:	687b      	ldr	r3, [r7, #4]
 8011646:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801164a:	681b      	ldr	r3, [r3, #0]
 801164c:	4a97      	ldr	r2, [pc, #604]	@ (80118ac <HAL_UART_IRQHandler+0x5b0>)
 801164e:	4293      	cmp	r3, r2
 8011650:	d045      	beq.n	80116de <HAL_UART_IRQHandler+0x3e2>
 8011652:	687b      	ldr	r3, [r7, #4]
 8011654:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011658:	681b      	ldr	r3, [r3, #0]
 801165a:	4a95      	ldr	r2, [pc, #596]	@ (80118b0 <HAL_UART_IRQHandler+0x5b4>)
 801165c:	4293      	cmp	r3, r2
 801165e:	d03e      	beq.n	80116de <HAL_UART_IRQHandler+0x3e2>
 8011660:	687b      	ldr	r3, [r7, #4]
 8011662:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011666:	681b      	ldr	r3, [r3, #0]
 8011668:	4a92      	ldr	r2, [pc, #584]	@ (80118b4 <HAL_UART_IRQHandler+0x5b8>)
 801166a:	4293      	cmp	r3, r2
 801166c:	d037      	beq.n	80116de <HAL_UART_IRQHandler+0x3e2>
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011674:	681b      	ldr	r3, [r3, #0]
 8011676:	4a90      	ldr	r2, [pc, #576]	@ (80118b8 <HAL_UART_IRQHandler+0x5bc>)
 8011678:	4293      	cmp	r3, r2
 801167a:	d030      	beq.n	80116de <HAL_UART_IRQHandler+0x3e2>
 801167c:	687b      	ldr	r3, [r7, #4]
 801167e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011682:	681b      	ldr	r3, [r3, #0]
 8011684:	4a8d      	ldr	r2, [pc, #564]	@ (80118bc <HAL_UART_IRQHandler+0x5c0>)
 8011686:	4293      	cmp	r3, r2
 8011688:	d029      	beq.n	80116de <HAL_UART_IRQHandler+0x3e2>
 801168a:	687b      	ldr	r3, [r7, #4]
 801168c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011690:	681b      	ldr	r3, [r3, #0]
 8011692:	4a8b      	ldr	r2, [pc, #556]	@ (80118c0 <HAL_UART_IRQHandler+0x5c4>)
 8011694:	4293      	cmp	r3, r2
 8011696:	d022      	beq.n	80116de <HAL_UART_IRQHandler+0x3e2>
 8011698:	687b      	ldr	r3, [r7, #4]
 801169a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801169e:	681b      	ldr	r3, [r3, #0]
 80116a0:	4a88      	ldr	r2, [pc, #544]	@ (80118c4 <HAL_UART_IRQHandler+0x5c8>)
 80116a2:	4293      	cmp	r3, r2
 80116a4:	d01b      	beq.n	80116de <HAL_UART_IRQHandler+0x3e2>
 80116a6:	687b      	ldr	r3, [r7, #4]
 80116a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80116ac:	681b      	ldr	r3, [r3, #0]
 80116ae:	4a86      	ldr	r2, [pc, #536]	@ (80118c8 <HAL_UART_IRQHandler+0x5cc>)
 80116b0:	4293      	cmp	r3, r2
 80116b2:	d014      	beq.n	80116de <HAL_UART_IRQHandler+0x3e2>
 80116b4:	687b      	ldr	r3, [r7, #4]
 80116b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80116ba:	681b      	ldr	r3, [r3, #0]
 80116bc:	4a83      	ldr	r2, [pc, #524]	@ (80118cc <HAL_UART_IRQHandler+0x5d0>)
 80116be:	4293      	cmp	r3, r2
 80116c0:	d00d      	beq.n	80116de <HAL_UART_IRQHandler+0x3e2>
 80116c2:	687b      	ldr	r3, [r7, #4]
 80116c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80116c8:	681b      	ldr	r3, [r3, #0]
 80116ca:	4a81      	ldr	r2, [pc, #516]	@ (80118d0 <HAL_UART_IRQHandler+0x5d4>)
 80116cc:	4293      	cmp	r3, r2
 80116ce:	d006      	beq.n	80116de <HAL_UART_IRQHandler+0x3e2>
 80116d0:	687b      	ldr	r3, [r7, #4]
 80116d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80116d6:	681b      	ldr	r3, [r3, #0]
 80116d8:	4a7e      	ldr	r2, [pc, #504]	@ (80118d4 <HAL_UART_IRQHandler+0x5d8>)
 80116da:	4293      	cmp	r3, r2
 80116dc:	d106      	bne.n	80116ec <HAL_UART_IRQHandler+0x3f0>
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80116e4:	681b      	ldr	r3, [r3, #0]
 80116e6:	685b      	ldr	r3, [r3, #4]
 80116e8:	b29b      	uxth	r3, r3
 80116ea:	e005      	b.n	80116f8 <HAL_UART_IRQHandler+0x3fc>
 80116ec:	687b      	ldr	r3, [r7, #4]
 80116ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80116f2:	681b      	ldr	r3, [r3, #0]
 80116f4:	685b      	ldr	r3, [r3, #4]
 80116f6:	b29b      	uxth	r3, r3
 80116f8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80116fc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8011700:	2b00      	cmp	r3, #0
 8011702:	f000 80ad 	beq.w	8011860 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8011706:	687b      	ldr	r3, [r7, #4]
 8011708:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801170c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8011710:	429a      	cmp	r2, r3
 8011712:	f080 80a5 	bcs.w	8011860 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8011716:	687b      	ldr	r3, [r7, #4]
 8011718:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801171c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011726:	69db      	ldr	r3, [r3, #28]
 8011728:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801172c:	f000 8087 	beq.w	801183e <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011730:	687b      	ldr	r3, [r7, #4]
 8011732:	681b      	ldr	r3, [r3, #0]
 8011734:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011738:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801173c:	e853 3f00 	ldrex	r3, [r3]
 8011740:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8011744:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8011748:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801174c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	681b      	ldr	r3, [r3, #0]
 8011754:	461a      	mov	r2, r3
 8011756:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801175a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801175e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011762:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8011766:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801176a:	e841 2300 	strex	r3, r2, [r1]
 801176e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8011772:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011776:	2b00      	cmp	r3, #0
 8011778:	d1da      	bne.n	8011730 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	681b      	ldr	r3, [r3, #0]
 801177e:	3308      	adds	r3, #8
 8011780:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011782:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011784:	e853 3f00 	ldrex	r3, [r3]
 8011788:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801178a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801178c:	f023 0301 	bic.w	r3, r3, #1
 8011790:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	681b      	ldr	r3, [r3, #0]
 8011798:	3308      	adds	r3, #8
 801179a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 801179e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80117a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80117a4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80117a6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80117aa:	e841 2300 	strex	r3, r2, [r1]
 80117ae:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80117b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	d1e1      	bne.n	801177a <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	681b      	ldr	r3, [r3, #0]
 80117ba:	3308      	adds	r3, #8
 80117bc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80117be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80117c0:	e853 3f00 	ldrex	r3, [r3]
 80117c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80117c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80117c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80117cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	681b      	ldr	r3, [r3, #0]
 80117d4:	3308      	adds	r3, #8
 80117d6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80117da:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80117dc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80117de:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80117e0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80117e2:	e841 2300 	strex	r3, r2, [r1]
 80117e6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80117e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80117ea:	2b00      	cmp	r3, #0
 80117ec:	d1e3      	bne.n	80117b6 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80117ee:	687b      	ldr	r3, [r7, #4]
 80117f0:	2220      	movs	r2, #32
 80117f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80117f6:	687b      	ldr	r3, [r7, #4]
 80117f8:	2200      	movs	r2, #0
 80117fa:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80117fc:	687b      	ldr	r3, [r7, #4]
 80117fe:	681b      	ldr	r3, [r3, #0]
 8011800:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011802:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011804:	e853 3f00 	ldrex	r3, [r3]
 8011808:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801180a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801180c:	f023 0310 	bic.w	r3, r3, #16
 8011810:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8011814:	687b      	ldr	r3, [r7, #4]
 8011816:	681b      	ldr	r3, [r3, #0]
 8011818:	461a      	mov	r2, r3
 801181a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801181e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011820:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011822:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8011824:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011826:	e841 2300 	strex	r3, r2, [r1]
 801182a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801182c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801182e:	2b00      	cmp	r3, #0
 8011830:	d1e4      	bne.n	80117fc <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011838:	4618      	mov	r0, r3
 801183a:	f7f4 ffff 	bl	800683c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	2202      	movs	r2, #2
 8011842:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 801184a:	687b      	ldr	r3, [r7, #4]
 801184c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011850:	b29b      	uxth	r3, r3
 8011852:	1ad3      	subs	r3, r2, r3
 8011854:	b29b      	uxth	r3, r3
 8011856:	4619      	mov	r1, r3
 8011858:	6878      	ldr	r0, [r7, #4]
 801185a:	f000 f939 	bl	8011ad0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 801185e:	e119      	b.n	8011a94 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011866:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801186a:	429a      	cmp	r2, r3
 801186c:	f040 8112 	bne.w	8011a94 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8011870:	687b      	ldr	r3, [r7, #4]
 8011872:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011876:	69db      	ldr	r3, [r3, #28]
 8011878:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801187c:	f040 810a 	bne.w	8011a94 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8011880:	687b      	ldr	r3, [r7, #4]
 8011882:	2202      	movs	r2, #2
 8011884:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011886:	687b      	ldr	r3, [r7, #4]
 8011888:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801188c:	4619      	mov	r1, r3
 801188e:	6878      	ldr	r0, [r7, #4]
 8011890:	f000 f91e 	bl	8011ad0 <HAL_UARTEx_RxEventCallback>
      return;
 8011894:	e0fe      	b.n	8011a94 <HAL_UART_IRQHandler+0x798>
 8011896:	bf00      	nop
 8011898:	40020010 	.word	0x40020010
 801189c:	40020028 	.word	0x40020028
 80118a0:	40020040 	.word	0x40020040
 80118a4:	40020058 	.word	0x40020058
 80118a8:	40020070 	.word	0x40020070
 80118ac:	40020088 	.word	0x40020088
 80118b0:	400200a0 	.word	0x400200a0
 80118b4:	400200b8 	.word	0x400200b8
 80118b8:	40020410 	.word	0x40020410
 80118bc:	40020428 	.word	0x40020428
 80118c0:	40020440 	.word	0x40020440
 80118c4:	40020458 	.word	0x40020458
 80118c8:	40020470 	.word	0x40020470
 80118cc:	40020488 	.word	0x40020488
 80118d0:	400204a0 	.word	0x400204a0
 80118d4:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80118d8:	687b      	ldr	r3, [r7, #4]
 80118da:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80118e4:	b29b      	uxth	r3, r3
 80118e6:	1ad3      	subs	r3, r2, r3
 80118e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80118ec:	687b      	ldr	r3, [r7, #4]
 80118ee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80118f2:	b29b      	uxth	r3, r3
 80118f4:	2b00      	cmp	r3, #0
 80118f6:	f000 80cf 	beq.w	8011a98 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 80118fa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80118fe:	2b00      	cmp	r3, #0
 8011900:	f000 80ca 	beq.w	8011a98 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011904:	687b      	ldr	r3, [r7, #4]
 8011906:	681b      	ldr	r3, [r3, #0]
 8011908:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801190a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801190c:	e853 3f00 	ldrex	r3, [r3]
 8011910:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011912:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011914:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011918:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 801191c:	687b      	ldr	r3, [r7, #4]
 801191e:	681b      	ldr	r3, [r3, #0]
 8011920:	461a      	mov	r2, r3
 8011922:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8011926:	647b      	str	r3, [r7, #68]	@ 0x44
 8011928:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801192a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801192c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801192e:	e841 2300 	strex	r3, r2, [r1]
 8011932:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011934:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011936:	2b00      	cmp	r3, #0
 8011938:	d1e4      	bne.n	8011904 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801193a:	687b      	ldr	r3, [r7, #4]
 801193c:	681b      	ldr	r3, [r3, #0]
 801193e:	3308      	adds	r3, #8
 8011940:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011944:	e853 3f00 	ldrex	r3, [r3]
 8011948:	623b      	str	r3, [r7, #32]
   return(result);
 801194a:	6a3a      	ldr	r2, [r7, #32]
 801194c:	4b55      	ldr	r3, [pc, #340]	@ (8011aa4 <HAL_UART_IRQHandler+0x7a8>)
 801194e:	4013      	ands	r3, r2
 8011950:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	681b      	ldr	r3, [r3, #0]
 8011958:	3308      	adds	r3, #8
 801195a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 801195e:	633a      	str	r2, [r7, #48]	@ 0x30
 8011960:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011962:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011964:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011966:	e841 2300 	strex	r3, r2, [r1]
 801196a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801196c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801196e:	2b00      	cmp	r3, #0
 8011970:	d1e3      	bne.n	801193a <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	2220      	movs	r2, #32
 8011976:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	2200      	movs	r2, #0
 801197e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8011980:	687b      	ldr	r3, [r7, #4]
 8011982:	2200      	movs	r2, #0
 8011984:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011986:	687b      	ldr	r3, [r7, #4]
 8011988:	681b      	ldr	r3, [r3, #0]
 801198a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801198c:	693b      	ldr	r3, [r7, #16]
 801198e:	e853 3f00 	ldrex	r3, [r3]
 8011992:	60fb      	str	r3, [r7, #12]
   return(result);
 8011994:	68fb      	ldr	r3, [r7, #12]
 8011996:	f023 0310 	bic.w	r3, r3, #16
 801199a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	681b      	ldr	r3, [r3, #0]
 80119a2:	461a      	mov	r2, r3
 80119a4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80119a8:	61fb      	str	r3, [r7, #28]
 80119aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80119ac:	69b9      	ldr	r1, [r7, #24]
 80119ae:	69fa      	ldr	r2, [r7, #28]
 80119b0:	e841 2300 	strex	r3, r2, [r1]
 80119b4:	617b      	str	r3, [r7, #20]
   return(result);
 80119b6:	697b      	ldr	r3, [r7, #20]
 80119b8:	2b00      	cmp	r3, #0
 80119ba:	d1e4      	bne.n	8011986 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80119bc:	687b      	ldr	r3, [r7, #4]
 80119be:	2202      	movs	r2, #2
 80119c0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80119c2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80119c6:	4619      	mov	r1, r3
 80119c8:	6878      	ldr	r0, [r7, #4]
 80119ca:	f000 f881 	bl	8011ad0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80119ce:	e063      	b.n	8011a98 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80119d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80119d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80119d8:	2b00      	cmp	r3, #0
 80119da:	d00e      	beq.n	80119fa <HAL_UART_IRQHandler+0x6fe>
 80119dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80119e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80119e4:	2b00      	cmp	r3, #0
 80119e6:	d008      	beq.n	80119fa <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	681b      	ldr	r3, [r3, #0]
 80119ec:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80119f0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80119f2:	6878      	ldr	r0, [r7, #4]
 80119f4:	f001 ff80 	bl	80138f8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80119f8:	e051      	b.n	8011a9e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80119fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80119fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011a02:	2b00      	cmp	r3, #0
 8011a04:	d014      	beq.n	8011a30 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8011a06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011a0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011a0e:	2b00      	cmp	r3, #0
 8011a10:	d105      	bne.n	8011a1e <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8011a12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011a16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d008      	beq.n	8011a30 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8011a1e:	687b      	ldr	r3, [r7, #4]
 8011a20:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	d03a      	beq.n	8011a9c <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011a2a:	6878      	ldr	r0, [r7, #4]
 8011a2c:	4798      	blx	r3
    }
    return;
 8011a2e:	e035      	b.n	8011a9c <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8011a30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011a34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011a38:	2b00      	cmp	r3, #0
 8011a3a:	d009      	beq.n	8011a50 <HAL_UART_IRQHandler+0x754>
 8011a3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011a40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011a44:	2b00      	cmp	r3, #0
 8011a46:	d003      	beq.n	8011a50 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8011a48:	6878      	ldr	r0, [r7, #4]
 8011a4a:	f001 fa09 	bl	8012e60 <UART_EndTransmit_IT>
    return;
 8011a4e:	e026      	b.n	8011a9e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8011a50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011a54:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	d009      	beq.n	8011a70 <HAL_UART_IRQHandler+0x774>
 8011a5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011a60:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8011a64:	2b00      	cmp	r3, #0
 8011a66:	d003      	beq.n	8011a70 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8011a68:	6878      	ldr	r0, [r7, #4]
 8011a6a:	f001 ff59 	bl	8013920 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8011a6e:	e016      	b.n	8011a9e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8011a70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011a74:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8011a78:	2b00      	cmp	r3, #0
 8011a7a:	d010      	beq.n	8011a9e <HAL_UART_IRQHandler+0x7a2>
 8011a7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011a80:	2b00      	cmp	r3, #0
 8011a82:	da0c      	bge.n	8011a9e <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8011a84:	6878      	ldr	r0, [r7, #4]
 8011a86:	f001 ff41 	bl	801390c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8011a8a:	e008      	b.n	8011a9e <HAL_UART_IRQHandler+0x7a2>
      return;
 8011a8c:	bf00      	nop
 8011a8e:	e006      	b.n	8011a9e <HAL_UART_IRQHandler+0x7a2>
    return;
 8011a90:	bf00      	nop
 8011a92:	e004      	b.n	8011a9e <HAL_UART_IRQHandler+0x7a2>
      return;
 8011a94:	bf00      	nop
 8011a96:	e002      	b.n	8011a9e <HAL_UART_IRQHandler+0x7a2>
      return;
 8011a98:	bf00      	nop
 8011a9a:	e000      	b.n	8011a9e <HAL_UART_IRQHandler+0x7a2>
    return;
 8011a9c:	bf00      	nop
  }
}
 8011a9e:	37e8      	adds	r7, #232	@ 0xe8
 8011aa0:	46bd      	mov	sp, r7
 8011aa2:	bd80      	pop	{r7, pc}
 8011aa4:	effffffe 	.word	0xeffffffe

08011aa8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8011aa8:	b480      	push	{r7}
 8011aaa:	b083      	sub	sp, #12
 8011aac:	af00      	add	r7, sp, #0
 8011aae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8011ab0:	bf00      	nop
 8011ab2:	370c      	adds	r7, #12
 8011ab4:	46bd      	mov	sp, r7
 8011ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aba:	4770      	bx	lr

08011abc <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8011abc:	b480      	push	{r7}
 8011abe:	b083      	sub	sp, #12
 8011ac0:	af00      	add	r7, sp, #0
 8011ac2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8011ac4:	bf00      	nop
 8011ac6:	370c      	adds	r7, #12
 8011ac8:	46bd      	mov	sp, r7
 8011aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ace:	4770      	bx	lr

08011ad0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8011ad0:	b480      	push	{r7}
 8011ad2:	b083      	sub	sp, #12
 8011ad4:	af00      	add	r7, sp, #0
 8011ad6:	6078      	str	r0, [r7, #4]
 8011ad8:	460b      	mov	r3, r1
 8011ada:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8011adc:	bf00      	nop
 8011ade:	370c      	adds	r7, #12
 8011ae0:	46bd      	mov	sp, r7
 8011ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ae6:	4770      	bx	lr

08011ae8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8011ae8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011aec:	b092      	sub	sp, #72	@ 0x48
 8011aee:	af00      	add	r7, sp, #0
 8011af0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8011af2:	2300      	movs	r3, #0
 8011af4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8011af8:	697b      	ldr	r3, [r7, #20]
 8011afa:	689a      	ldr	r2, [r3, #8]
 8011afc:	697b      	ldr	r3, [r7, #20]
 8011afe:	691b      	ldr	r3, [r3, #16]
 8011b00:	431a      	orrs	r2, r3
 8011b02:	697b      	ldr	r3, [r7, #20]
 8011b04:	695b      	ldr	r3, [r3, #20]
 8011b06:	431a      	orrs	r2, r3
 8011b08:	697b      	ldr	r3, [r7, #20]
 8011b0a:	69db      	ldr	r3, [r3, #28]
 8011b0c:	4313      	orrs	r3, r2
 8011b0e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8011b10:	697b      	ldr	r3, [r7, #20]
 8011b12:	681b      	ldr	r3, [r3, #0]
 8011b14:	681a      	ldr	r2, [r3, #0]
 8011b16:	4bbe      	ldr	r3, [pc, #760]	@ (8011e10 <UART_SetConfig+0x328>)
 8011b18:	4013      	ands	r3, r2
 8011b1a:	697a      	ldr	r2, [r7, #20]
 8011b1c:	6812      	ldr	r2, [r2, #0]
 8011b1e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011b20:	430b      	orrs	r3, r1
 8011b22:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8011b24:	697b      	ldr	r3, [r7, #20]
 8011b26:	681b      	ldr	r3, [r3, #0]
 8011b28:	685b      	ldr	r3, [r3, #4]
 8011b2a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8011b2e:	697b      	ldr	r3, [r7, #20]
 8011b30:	68da      	ldr	r2, [r3, #12]
 8011b32:	697b      	ldr	r3, [r7, #20]
 8011b34:	681b      	ldr	r3, [r3, #0]
 8011b36:	430a      	orrs	r2, r1
 8011b38:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8011b3a:	697b      	ldr	r3, [r7, #20]
 8011b3c:	699b      	ldr	r3, [r3, #24]
 8011b3e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8011b40:	697b      	ldr	r3, [r7, #20]
 8011b42:	681b      	ldr	r3, [r3, #0]
 8011b44:	4ab3      	ldr	r2, [pc, #716]	@ (8011e14 <UART_SetConfig+0x32c>)
 8011b46:	4293      	cmp	r3, r2
 8011b48:	d004      	beq.n	8011b54 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8011b4a:	697b      	ldr	r3, [r7, #20]
 8011b4c:	6a1b      	ldr	r3, [r3, #32]
 8011b4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011b50:	4313      	orrs	r3, r2
 8011b52:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8011b54:	697b      	ldr	r3, [r7, #20]
 8011b56:	681b      	ldr	r3, [r3, #0]
 8011b58:	689a      	ldr	r2, [r3, #8]
 8011b5a:	4baf      	ldr	r3, [pc, #700]	@ (8011e18 <UART_SetConfig+0x330>)
 8011b5c:	4013      	ands	r3, r2
 8011b5e:	697a      	ldr	r2, [r7, #20]
 8011b60:	6812      	ldr	r2, [r2, #0]
 8011b62:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011b64:	430b      	orrs	r3, r1
 8011b66:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8011b68:	697b      	ldr	r3, [r7, #20]
 8011b6a:	681b      	ldr	r3, [r3, #0]
 8011b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b6e:	f023 010f 	bic.w	r1, r3, #15
 8011b72:	697b      	ldr	r3, [r7, #20]
 8011b74:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011b76:	697b      	ldr	r3, [r7, #20]
 8011b78:	681b      	ldr	r3, [r3, #0]
 8011b7a:	430a      	orrs	r2, r1
 8011b7c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011b7e:	697b      	ldr	r3, [r7, #20]
 8011b80:	681b      	ldr	r3, [r3, #0]
 8011b82:	4aa6      	ldr	r2, [pc, #664]	@ (8011e1c <UART_SetConfig+0x334>)
 8011b84:	4293      	cmp	r3, r2
 8011b86:	d177      	bne.n	8011c78 <UART_SetConfig+0x190>
 8011b88:	4ba5      	ldr	r3, [pc, #660]	@ (8011e20 <UART_SetConfig+0x338>)
 8011b8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011b8c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8011b90:	2b28      	cmp	r3, #40	@ 0x28
 8011b92:	d86d      	bhi.n	8011c70 <UART_SetConfig+0x188>
 8011b94:	a201      	add	r2, pc, #4	@ (adr r2, 8011b9c <UART_SetConfig+0xb4>)
 8011b96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b9a:	bf00      	nop
 8011b9c:	08011c41 	.word	0x08011c41
 8011ba0:	08011c71 	.word	0x08011c71
 8011ba4:	08011c71 	.word	0x08011c71
 8011ba8:	08011c71 	.word	0x08011c71
 8011bac:	08011c71 	.word	0x08011c71
 8011bb0:	08011c71 	.word	0x08011c71
 8011bb4:	08011c71 	.word	0x08011c71
 8011bb8:	08011c71 	.word	0x08011c71
 8011bbc:	08011c49 	.word	0x08011c49
 8011bc0:	08011c71 	.word	0x08011c71
 8011bc4:	08011c71 	.word	0x08011c71
 8011bc8:	08011c71 	.word	0x08011c71
 8011bcc:	08011c71 	.word	0x08011c71
 8011bd0:	08011c71 	.word	0x08011c71
 8011bd4:	08011c71 	.word	0x08011c71
 8011bd8:	08011c71 	.word	0x08011c71
 8011bdc:	08011c51 	.word	0x08011c51
 8011be0:	08011c71 	.word	0x08011c71
 8011be4:	08011c71 	.word	0x08011c71
 8011be8:	08011c71 	.word	0x08011c71
 8011bec:	08011c71 	.word	0x08011c71
 8011bf0:	08011c71 	.word	0x08011c71
 8011bf4:	08011c71 	.word	0x08011c71
 8011bf8:	08011c71 	.word	0x08011c71
 8011bfc:	08011c59 	.word	0x08011c59
 8011c00:	08011c71 	.word	0x08011c71
 8011c04:	08011c71 	.word	0x08011c71
 8011c08:	08011c71 	.word	0x08011c71
 8011c0c:	08011c71 	.word	0x08011c71
 8011c10:	08011c71 	.word	0x08011c71
 8011c14:	08011c71 	.word	0x08011c71
 8011c18:	08011c71 	.word	0x08011c71
 8011c1c:	08011c61 	.word	0x08011c61
 8011c20:	08011c71 	.word	0x08011c71
 8011c24:	08011c71 	.word	0x08011c71
 8011c28:	08011c71 	.word	0x08011c71
 8011c2c:	08011c71 	.word	0x08011c71
 8011c30:	08011c71 	.word	0x08011c71
 8011c34:	08011c71 	.word	0x08011c71
 8011c38:	08011c71 	.word	0x08011c71
 8011c3c:	08011c69 	.word	0x08011c69
 8011c40:	2301      	movs	r3, #1
 8011c42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011c46:	e222      	b.n	801208e <UART_SetConfig+0x5a6>
 8011c48:	2304      	movs	r3, #4
 8011c4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011c4e:	e21e      	b.n	801208e <UART_SetConfig+0x5a6>
 8011c50:	2308      	movs	r3, #8
 8011c52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011c56:	e21a      	b.n	801208e <UART_SetConfig+0x5a6>
 8011c58:	2310      	movs	r3, #16
 8011c5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011c5e:	e216      	b.n	801208e <UART_SetConfig+0x5a6>
 8011c60:	2320      	movs	r3, #32
 8011c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011c66:	e212      	b.n	801208e <UART_SetConfig+0x5a6>
 8011c68:	2340      	movs	r3, #64	@ 0x40
 8011c6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011c6e:	e20e      	b.n	801208e <UART_SetConfig+0x5a6>
 8011c70:	2380      	movs	r3, #128	@ 0x80
 8011c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011c76:	e20a      	b.n	801208e <UART_SetConfig+0x5a6>
 8011c78:	697b      	ldr	r3, [r7, #20]
 8011c7a:	681b      	ldr	r3, [r3, #0]
 8011c7c:	4a69      	ldr	r2, [pc, #420]	@ (8011e24 <UART_SetConfig+0x33c>)
 8011c7e:	4293      	cmp	r3, r2
 8011c80:	d130      	bne.n	8011ce4 <UART_SetConfig+0x1fc>
 8011c82:	4b67      	ldr	r3, [pc, #412]	@ (8011e20 <UART_SetConfig+0x338>)
 8011c84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011c86:	f003 0307 	and.w	r3, r3, #7
 8011c8a:	2b05      	cmp	r3, #5
 8011c8c:	d826      	bhi.n	8011cdc <UART_SetConfig+0x1f4>
 8011c8e:	a201      	add	r2, pc, #4	@ (adr r2, 8011c94 <UART_SetConfig+0x1ac>)
 8011c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011c94:	08011cad 	.word	0x08011cad
 8011c98:	08011cb5 	.word	0x08011cb5
 8011c9c:	08011cbd 	.word	0x08011cbd
 8011ca0:	08011cc5 	.word	0x08011cc5
 8011ca4:	08011ccd 	.word	0x08011ccd
 8011ca8:	08011cd5 	.word	0x08011cd5
 8011cac:	2300      	movs	r3, #0
 8011cae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011cb2:	e1ec      	b.n	801208e <UART_SetConfig+0x5a6>
 8011cb4:	2304      	movs	r3, #4
 8011cb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011cba:	e1e8      	b.n	801208e <UART_SetConfig+0x5a6>
 8011cbc:	2308      	movs	r3, #8
 8011cbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011cc2:	e1e4      	b.n	801208e <UART_SetConfig+0x5a6>
 8011cc4:	2310      	movs	r3, #16
 8011cc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011cca:	e1e0      	b.n	801208e <UART_SetConfig+0x5a6>
 8011ccc:	2320      	movs	r3, #32
 8011cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011cd2:	e1dc      	b.n	801208e <UART_SetConfig+0x5a6>
 8011cd4:	2340      	movs	r3, #64	@ 0x40
 8011cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011cda:	e1d8      	b.n	801208e <UART_SetConfig+0x5a6>
 8011cdc:	2380      	movs	r3, #128	@ 0x80
 8011cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011ce2:	e1d4      	b.n	801208e <UART_SetConfig+0x5a6>
 8011ce4:	697b      	ldr	r3, [r7, #20]
 8011ce6:	681b      	ldr	r3, [r3, #0]
 8011ce8:	4a4f      	ldr	r2, [pc, #316]	@ (8011e28 <UART_SetConfig+0x340>)
 8011cea:	4293      	cmp	r3, r2
 8011cec:	d130      	bne.n	8011d50 <UART_SetConfig+0x268>
 8011cee:	4b4c      	ldr	r3, [pc, #304]	@ (8011e20 <UART_SetConfig+0x338>)
 8011cf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011cf2:	f003 0307 	and.w	r3, r3, #7
 8011cf6:	2b05      	cmp	r3, #5
 8011cf8:	d826      	bhi.n	8011d48 <UART_SetConfig+0x260>
 8011cfa:	a201      	add	r2, pc, #4	@ (adr r2, 8011d00 <UART_SetConfig+0x218>)
 8011cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d00:	08011d19 	.word	0x08011d19
 8011d04:	08011d21 	.word	0x08011d21
 8011d08:	08011d29 	.word	0x08011d29
 8011d0c:	08011d31 	.word	0x08011d31
 8011d10:	08011d39 	.word	0x08011d39
 8011d14:	08011d41 	.word	0x08011d41
 8011d18:	2300      	movs	r3, #0
 8011d1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d1e:	e1b6      	b.n	801208e <UART_SetConfig+0x5a6>
 8011d20:	2304      	movs	r3, #4
 8011d22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d26:	e1b2      	b.n	801208e <UART_SetConfig+0x5a6>
 8011d28:	2308      	movs	r3, #8
 8011d2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d2e:	e1ae      	b.n	801208e <UART_SetConfig+0x5a6>
 8011d30:	2310      	movs	r3, #16
 8011d32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d36:	e1aa      	b.n	801208e <UART_SetConfig+0x5a6>
 8011d38:	2320      	movs	r3, #32
 8011d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d3e:	e1a6      	b.n	801208e <UART_SetConfig+0x5a6>
 8011d40:	2340      	movs	r3, #64	@ 0x40
 8011d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d46:	e1a2      	b.n	801208e <UART_SetConfig+0x5a6>
 8011d48:	2380      	movs	r3, #128	@ 0x80
 8011d4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d4e:	e19e      	b.n	801208e <UART_SetConfig+0x5a6>
 8011d50:	697b      	ldr	r3, [r7, #20]
 8011d52:	681b      	ldr	r3, [r3, #0]
 8011d54:	4a35      	ldr	r2, [pc, #212]	@ (8011e2c <UART_SetConfig+0x344>)
 8011d56:	4293      	cmp	r3, r2
 8011d58:	d130      	bne.n	8011dbc <UART_SetConfig+0x2d4>
 8011d5a:	4b31      	ldr	r3, [pc, #196]	@ (8011e20 <UART_SetConfig+0x338>)
 8011d5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011d5e:	f003 0307 	and.w	r3, r3, #7
 8011d62:	2b05      	cmp	r3, #5
 8011d64:	d826      	bhi.n	8011db4 <UART_SetConfig+0x2cc>
 8011d66:	a201      	add	r2, pc, #4	@ (adr r2, 8011d6c <UART_SetConfig+0x284>)
 8011d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d6c:	08011d85 	.word	0x08011d85
 8011d70:	08011d8d 	.word	0x08011d8d
 8011d74:	08011d95 	.word	0x08011d95
 8011d78:	08011d9d 	.word	0x08011d9d
 8011d7c:	08011da5 	.word	0x08011da5
 8011d80:	08011dad 	.word	0x08011dad
 8011d84:	2300      	movs	r3, #0
 8011d86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d8a:	e180      	b.n	801208e <UART_SetConfig+0x5a6>
 8011d8c:	2304      	movs	r3, #4
 8011d8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d92:	e17c      	b.n	801208e <UART_SetConfig+0x5a6>
 8011d94:	2308      	movs	r3, #8
 8011d96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d9a:	e178      	b.n	801208e <UART_SetConfig+0x5a6>
 8011d9c:	2310      	movs	r3, #16
 8011d9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011da2:	e174      	b.n	801208e <UART_SetConfig+0x5a6>
 8011da4:	2320      	movs	r3, #32
 8011da6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011daa:	e170      	b.n	801208e <UART_SetConfig+0x5a6>
 8011dac:	2340      	movs	r3, #64	@ 0x40
 8011dae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011db2:	e16c      	b.n	801208e <UART_SetConfig+0x5a6>
 8011db4:	2380      	movs	r3, #128	@ 0x80
 8011db6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011dba:	e168      	b.n	801208e <UART_SetConfig+0x5a6>
 8011dbc:	697b      	ldr	r3, [r7, #20]
 8011dbe:	681b      	ldr	r3, [r3, #0]
 8011dc0:	4a1b      	ldr	r2, [pc, #108]	@ (8011e30 <UART_SetConfig+0x348>)
 8011dc2:	4293      	cmp	r3, r2
 8011dc4:	d142      	bne.n	8011e4c <UART_SetConfig+0x364>
 8011dc6:	4b16      	ldr	r3, [pc, #88]	@ (8011e20 <UART_SetConfig+0x338>)
 8011dc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011dca:	f003 0307 	and.w	r3, r3, #7
 8011dce:	2b05      	cmp	r3, #5
 8011dd0:	d838      	bhi.n	8011e44 <UART_SetConfig+0x35c>
 8011dd2:	a201      	add	r2, pc, #4	@ (adr r2, 8011dd8 <UART_SetConfig+0x2f0>)
 8011dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011dd8:	08011df1 	.word	0x08011df1
 8011ddc:	08011df9 	.word	0x08011df9
 8011de0:	08011e01 	.word	0x08011e01
 8011de4:	08011e09 	.word	0x08011e09
 8011de8:	08011e35 	.word	0x08011e35
 8011dec:	08011e3d 	.word	0x08011e3d
 8011df0:	2300      	movs	r3, #0
 8011df2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011df6:	e14a      	b.n	801208e <UART_SetConfig+0x5a6>
 8011df8:	2304      	movs	r3, #4
 8011dfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011dfe:	e146      	b.n	801208e <UART_SetConfig+0x5a6>
 8011e00:	2308      	movs	r3, #8
 8011e02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011e06:	e142      	b.n	801208e <UART_SetConfig+0x5a6>
 8011e08:	2310      	movs	r3, #16
 8011e0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011e0e:	e13e      	b.n	801208e <UART_SetConfig+0x5a6>
 8011e10:	cfff69f3 	.word	0xcfff69f3
 8011e14:	58000c00 	.word	0x58000c00
 8011e18:	11fff4ff 	.word	0x11fff4ff
 8011e1c:	40011000 	.word	0x40011000
 8011e20:	58024400 	.word	0x58024400
 8011e24:	40004400 	.word	0x40004400
 8011e28:	40004800 	.word	0x40004800
 8011e2c:	40004c00 	.word	0x40004c00
 8011e30:	40005000 	.word	0x40005000
 8011e34:	2320      	movs	r3, #32
 8011e36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011e3a:	e128      	b.n	801208e <UART_SetConfig+0x5a6>
 8011e3c:	2340      	movs	r3, #64	@ 0x40
 8011e3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011e42:	e124      	b.n	801208e <UART_SetConfig+0x5a6>
 8011e44:	2380      	movs	r3, #128	@ 0x80
 8011e46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011e4a:	e120      	b.n	801208e <UART_SetConfig+0x5a6>
 8011e4c:	697b      	ldr	r3, [r7, #20]
 8011e4e:	681b      	ldr	r3, [r3, #0]
 8011e50:	4acb      	ldr	r2, [pc, #812]	@ (8012180 <UART_SetConfig+0x698>)
 8011e52:	4293      	cmp	r3, r2
 8011e54:	d176      	bne.n	8011f44 <UART_SetConfig+0x45c>
 8011e56:	4bcb      	ldr	r3, [pc, #812]	@ (8012184 <UART_SetConfig+0x69c>)
 8011e58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011e5a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8011e5e:	2b28      	cmp	r3, #40	@ 0x28
 8011e60:	d86c      	bhi.n	8011f3c <UART_SetConfig+0x454>
 8011e62:	a201      	add	r2, pc, #4	@ (adr r2, 8011e68 <UART_SetConfig+0x380>)
 8011e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011e68:	08011f0d 	.word	0x08011f0d
 8011e6c:	08011f3d 	.word	0x08011f3d
 8011e70:	08011f3d 	.word	0x08011f3d
 8011e74:	08011f3d 	.word	0x08011f3d
 8011e78:	08011f3d 	.word	0x08011f3d
 8011e7c:	08011f3d 	.word	0x08011f3d
 8011e80:	08011f3d 	.word	0x08011f3d
 8011e84:	08011f3d 	.word	0x08011f3d
 8011e88:	08011f15 	.word	0x08011f15
 8011e8c:	08011f3d 	.word	0x08011f3d
 8011e90:	08011f3d 	.word	0x08011f3d
 8011e94:	08011f3d 	.word	0x08011f3d
 8011e98:	08011f3d 	.word	0x08011f3d
 8011e9c:	08011f3d 	.word	0x08011f3d
 8011ea0:	08011f3d 	.word	0x08011f3d
 8011ea4:	08011f3d 	.word	0x08011f3d
 8011ea8:	08011f1d 	.word	0x08011f1d
 8011eac:	08011f3d 	.word	0x08011f3d
 8011eb0:	08011f3d 	.word	0x08011f3d
 8011eb4:	08011f3d 	.word	0x08011f3d
 8011eb8:	08011f3d 	.word	0x08011f3d
 8011ebc:	08011f3d 	.word	0x08011f3d
 8011ec0:	08011f3d 	.word	0x08011f3d
 8011ec4:	08011f3d 	.word	0x08011f3d
 8011ec8:	08011f25 	.word	0x08011f25
 8011ecc:	08011f3d 	.word	0x08011f3d
 8011ed0:	08011f3d 	.word	0x08011f3d
 8011ed4:	08011f3d 	.word	0x08011f3d
 8011ed8:	08011f3d 	.word	0x08011f3d
 8011edc:	08011f3d 	.word	0x08011f3d
 8011ee0:	08011f3d 	.word	0x08011f3d
 8011ee4:	08011f3d 	.word	0x08011f3d
 8011ee8:	08011f2d 	.word	0x08011f2d
 8011eec:	08011f3d 	.word	0x08011f3d
 8011ef0:	08011f3d 	.word	0x08011f3d
 8011ef4:	08011f3d 	.word	0x08011f3d
 8011ef8:	08011f3d 	.word	0x08011f3d
 8011efc:	08011f3d 	.word	0x08011f3d
 8011f00:	08011f3d 	.word	0x08011f3d
 8011f04:	08011f3d 	.word	0x08011f3d
 8011f08:	08011f35 	.word	0x08011f35
 8011f0c:	2301      	movs	r3, #1
 8011f0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f12:	e0bc      	b.n	801208e <UART_SetConfig+0x5a6>
 8011f14:	2304      	movs	r3, #4
 8011f16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f1a:	e0b8      	b.n	801208e <UART_SetConfig+0x5a6>
 8011f1c:	2308      	movs	r3, #8
 8011f1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f22:	e0b4      	b.n	801208e <UART_SetConfig+0x5a6>
 8011f24:	2310      	movs	r3, #16
 8011f26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f2a:	e0b0      	b.n	801208e <UART_SetConfig+0x5a6>
 8011f2c:	2320      	movs	r3, #32
 8011f2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f32:	e0ac      	b.n	801208e <UART_SetConfig+0x5a6>
 8011f34:	2340      	movs	r3, #64	@ 0x40
 8011f36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f3a:	e0a8      	b.n	801208e <UART_SetConfig+0x5a6>
 8011f3c:	2380      	movs	r3, #128	@ 0x80
 8011f3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f42:	e0a4      	b.n	801208e <UART_SetConfig+0x5a6>
 8011f44:	697b      	ldr	r3, [r7, #20]
 8011f46:	681b      	ldr	r3, [r3, #0]
 8011f48:	4a8f      	ldr	r2, [pc, #572]	@ (8012188 <UART_SetConfig+0x6a0>)
 8011f4a:	4293      	cmp	r3, r2
 8011f4c:	d130      	bne.n	8011fb0 <UART_SetConfig+0x4c8>
 8011f4e:	4b8d      	ldr	r3, [pc, #564]	@ (8012184 <UART_SetConfig+0x69c>)
 8011f50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011f52:	f003 0307 	and.w	r3, r3, #7
 8011f56:	2b05      	cmp	r3, #5
 8011f58:	d826      	bhi.n	8011fa8 <UART_SetConfig+0x4c0>
 8011f5a:	a201      	add	r2, pc, #4	@ (adr r2, 8011f60 <UART_SetConfig+0x478>)
 8011f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f60:	08011f79 	.word	0x08011f79
 8011f64:	08011f81 	.word	0x08011f81
 8011f68:	08011f89 	.word	0x08011f89
 8011f6c:	08011f91 	.word	0x08011f91
 8011f70:	08011f99 	.word	0x08011f99
 8011f74:	08011fa1 	.word	0x08011fa1
 8011f78:	2300      	movs	r3, #0
 8011f7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f7e:	e086      	b.n	801208e <UART_SetConfig+0x5a6>
 8011f80:	2304      	movs	r3, #4
 8011f82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f86:	e082      	b.n	801208e <UART_SetConfig+0x5a6>
 8011f88:	2308      	movs	r3, #8
 8011f8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f8e:	e07e      	b.n	801208e <UART_SetConfig+0x5a6>
 8011f90:	2310      	movs	r3, #16
 8011f92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f96:	e07a      	b.n	801208e <UART_SetConfig+0x5a6>
 8011f98:	2320      	movs	r3, #32
 8011f9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f9e:	e076      	b.n	801208e <UART_SetConfig+0x5a6>
 8011fa0:	2340      	movs	r3, #64	@ 0x40
 8011fa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011fa6:	e072      	b.n	801208e <UART_SetConfig+0x5a6>
 8011fa8:	2380      	movs	r3, #128	@ 0x80
 8011faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011fae:	e06e      	b.n	801208e <UART_SetConfig+0x5a6>
 8011fb0:	697b      	ldr	r3, [r7, #20]
 8011fb2:	681b      	ldr	r3, [r3, #0]
 8011fb4:	4a75      	ldr	r2, [pc, #468]	@ (801218c <UART_SetConfig+0x6a4>)
 8011fb6:	4293      	cmp	r3, r2
 8011fb8:	d130      	bne.n	801201c <UART_SetConfig+0x534>
 8011fba:	4b72      	ldr	r3, [pc, #456]	@ (8012184 <UART_SetConfig+0x69c>)
 8011fbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011fbe:	f003 0307 	and.w	r3, r3, #7
 8011fc2:	2b05      	cmp	r3, #5
 8011fc4:	d826      	bhi.n	8012014 <UART_SetConfig+0x52c>
 8011fc6:	a201      	add	r2, pc, #4	@ (adr r2, 8011fcc <UART_SetConfig+0x4e4>)
 8011fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011fcc:	08011fe5 	.word	0x08011fe5
 8011fd0:	08011fed 	.word	0x08011fed
 8011fd4:	08011ff5 	.word	0x08011ff5
 8011fd8:	08011ffd 	.word	0x08011ffd
 8011fdc:	08012005 	.word	0x08012005
 8011fe0:	0801200d 	.word	0x0801200d
 8011fe4:	2300      	movs	r3, #0
 8011fe6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011fea:	e050      	b.n	801208e <UART_SetConfig+0x5a6>
 8011fec:	2304      	movs	r3, #4
 8011fee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011ff2:	e04c      	b.n	801208e <UART_SetConfig+0x5a6>
 8011ff4:	2308      	movs	r3, #8
 8011ff6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011ffa:	e048      	b.n	801208e <UART_SetConfig+0x5a6>
 8011ffc:	2310      	movs	r3, #16
 8011ffe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012002:	e044      	b.n	801208e <UART_SetConfig+0x5a6>
 8012004:	2320      	movs	r3, #32
 8012006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801200a:	e040      	b.n	801208e <UART_SetConfig+0x5a6>
 801200c:	2340      	movs	r3, #64	@ 0x40
 801200e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012012:	e03c      	b.n	801208e <UART_SetConfig+0x5a6>
 8012014:	2380      	movs	r3, #128	@ 0x80
 8012016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801201a:	e038      	b.n	801208e <UART_SetConfig+0x5a6>
 801201c:	697b      	ldr	r3, [r7, #20]
 801201e:	681b      	ldr	r3, [r3, #0]
 8012020:	4a5b      	ldr	r2, [pc, #364]	@ (8012190 <UART_SetConfig+0x6a8>)
 8012022:	4293      	cmp	r3, r2
 8012024:	d130      	bne.n	8012088 <UART_SetConfig+0x5a0>
 8012026:	4b57      	ldr	r3, [pc, #348]	@ (8012184 <UART_SetConfig+0x69c>)
 8012028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801202a:	f003 0307 	and.w	r3, r3, #7
 801202e:	2b05      	cmp	r3, #5
 8012030:	d826      	bhi.n	8012080 <UART_SetConfig+0x598>
 8012032:	a201      	add	r2, pc, #4	@ (adr r2, 8012038 <UART_SetConfig+0x550>)
 8012034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012038:	08012051 	.word	0x08012051
 801203c:	08012059 	.word	0x08012059
 8012040:	08012061 	.word	0x08012061
 8012044:	08012069 	.word	0x08012069
 8012048:	08012071 	.word	0x08012071
 801204c:	08012079 	.word	0x08012079
 8012050:	2302      	movs	r3, #2
 8012052:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012056:	e01a      	b.n	801208e <UART_SetConfig+0x5a6>
 8012058:	2304      	movs	r3, #4
 801205a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801205e:	e016      	b.n	801208e <UART_SetConfig+0x5a6>
 8012060:	2308      	movs	r3, #8
 8012062:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012066:	e012      	b.n	801208e <UART_SetConfig+0x5a6>
 8012068:	2310      	movs	r3, #16
 801206a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801206e:	e00e      	b.n	801208e <UART_SetConfig+0x5a6>
 8012070:	2320      	movs	r3, #32
 8012072:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012076:	e00a      	b.n	801208e <UART_SetConfig+0x5a6>
 8012078:	2340      	movs	r3, #64	@ 0x40
 801207a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801207e:	e006      	b.n	801208e <UART_SetConfig+0x5a6>
 8012080:	2380      	movs	r3, #128	@ 0x80
 8012082:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012086:	e002      	b.n	801208e <UART_SetConfig+0x5a6>
 8012088:	2380      	movs	r3, #128	@ 0x80
 801208a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801208e:	697b      	ldr	r3, [r7, #20]
 8012090:	681b      	ldr	r3, [r3, #0]
 8012092:	4a3f      	ldr	r2, [pc, #252]	@ (8012190 <UART_SetConfig+0x6a8>)
 8012094:	4293      	cmp	r3, r2
 8012096:	f040 80f8 	bne.w	801228a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801209a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801209e:	2b20      	cmp	r3, #32
 80120a0:	dc46      	bgt.n	8012130 <UART_SetConfig+0x648>
 80120a2:	2b02      	cmp	r3, #2
 80120a4:	f2c0 8082 	blt.w	80121ac <UART_SetConfig+0x6c4>
 80120a8:	3b02      	subs	r3, #2
 80120aa:	2b1e      	cmp	r3, #30
 80120ac:	d87e      	bhi.n	80121ac <UART_SetConfig+0x6c4>
 80120ae:	a201      	add	r2, pc, #4	@ (adr r2, 80120b4 <UART_SetConfig+0x5cc>)
 80120b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80120b4:	08012137 	.word	0x08012137
 80120b8:	080121ad 	.word	0x080121ad
 80120bc:	0801213f 	.word	0x0801213f
 80120c0:	080121ad 	.word	0x080121ad
 80120c4:	080121ad 	.word	0x080121ad
 80120c8:	080121ad 	.word	0x080121ad
 80120cc:	0801214f 	.word	0x0801214f
 80120d0:	080121ad 	.word	0x080121ad
 80120d4:	080121ad 	.word	0x080121ad
 80120d8:	080121ad 	.word	0x080121ad
 80120dc:	080121ad 	.word	0x080121ad
 80120e0:	080121ad 	.word	0x080121ad
 80120e4:	080121ad 	.word	0x080121ad
 80120e8:	080121ad 	.word	0x080121ad
 80120ec:	0801215f 	.word	0x0801215f
 80120f0:	080121ad 	.word	0x080121ad
 80120f4:	080121ad 	.word	0x080121ad
 80120f8:	080121ad 	.word	0x080121ad
 80120fc:	080121ad 	.word	0x080121ad
 8012100:	080121ad 	.word	0x080121ad
 8012104:	080121ad 	.word	0x080121ad
 8012108:	080121ad 	.word	0x080121ad
 801210c:	080121ad 	.word	0x080121ad
 8012110:	080121ad 	.word	0x080121ad
 8012114:	080121ad 	.word	0x080121ad
 8012118:	080121ad 	.word	0x080121ad
 801211c:	080121ad 	.word	0x080121ad
 8012120:	080121ad 	.word	0x080121ad
 8012124:	080121ad 	.word	0x080121ad
 8012128:	080121ad 	.word	0x080121ad
 801212c:	0801219f 	.word	0x0801219f
 8012130:	2b40      	cmp	r3, #64	@ 0x40
 8012132:	d037      	beq.n	80121a4 <UART_SetConfig+0x6bc>
 8012134:	e03a      	b.n	80121ac <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8012136:	f7fc fe3f 	bl	800edb8 <HAL_RCCEx_GetD3PCLK1Freq>
 801213a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801213c:	e03c      	b.n	80121b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801213e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012142:	4618      	mov	r0, r3
 8012144:	f7fc fe4e 	bl	800ede4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8012148:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801214a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801214c:	e034      	b.n	80121b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801214e:	f107 0318 	add.w	r3, r7, #24
 8012152:	4618      	mov	r0, r3
 8012154:	f7fc ff9a 	bl	800f08c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8012158:	69fb      	ldr	r3, [r7, #28]
 801215a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801215c:	e02c      	b.n	80121b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801215e:	4b09      	ldr	r3, [pc, #36]	@ (8012184 <UART_SetConfig+0x69c>)
 8012160:	681b      	ldr	r3, [r3, #0]
 8012162:	f003 0320 	and.w	r3, r3, #32
 8012166:	2b00      	cmp	r3, #0
 8012168:	d016      	beq.n	8012198 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801216a:	4b06      	ldr	r3, [pc, #24]	@ (8012184 <UART_SetConfig+0x69c>)
 801216c:	681b      	ldr	r3, [r3, #0]
 801216e:	08db      	lsrs	r3, r3, #3
 8012170:	f003 0303 	and.w	r3, r3, #3
 8012174:	4a07      	ldr	r2, [pc, #28]	@ (8012194 <UART_SetConfig+0x6ac>)
 8012176:	fa22 f303 	lsr.w	r3, r2, r3
 801217a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 801217c:	e01c      	b.n	80121b8 <UART_SetConfig+0x6d0>
 801217e:	bf00      	nop
 8012180:	40011400 	.word	0x40011400
 8012184:	58024400 	.word	0x58024400
 8012188:	40007800 	.word	0x40007800
 801218c:	40007c00 	.word	0x40007c00
 8012190:	58000c00 	.word	0x58000c00
 8012194:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8012198:	4b9d      	ldr	r3, [pc, #628]	@ (8012410 <UART_SetConfig+0x928>)
 801219a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801219c:	e00c      	b.n	80121b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801219e:	4b9d      	ldr	r3, [pc, #628]	@ (8012414 <UART_SetConfig+0x92c>)
 80121a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80121a2:	e009      	b.n	80121b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80121a4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80121a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80121aa:	e005      	b.n	80121b8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80121ac:	2300      	movs	r3, #0
 80121ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80121b0:	2301      	movs	r3, #1
 80121b2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80121b6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80121b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80121ba:	2b00      	cmp	r3, #0
 80121bc:	f000 81de 	beq.w	801257c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80121c0:	697b      	ldr	r3, [r7, #20]
 80121c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80121c4:	4a94      	ldr	r2, [pc, #592]	@ (8012418 <UART_SetConfig+0x930>)
 80121c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80121ca:	461a      	mov	r2, r3
 80121cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80121ce:	fbb3 f3f2 	udiv	r3, r3, r2
 80121d2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80121d4:	697b      	ldr	r3, [r7, #20]
 80121d6:	685a      	ldr	r2, [r3, #4]
 80121d8:	4613      	mov	r3, r2
 80121da:	005b      	lsls	r3, r3, #1
 80121dc:	4413      	add	r3, r2
 80121de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80121e0:	429a      	cmp	r2, r3
 80121e2:	d305      	bcc.n	80121f0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80121e4:	697b      	ldr	r3, [r7, #20]
 80121e6:	685b      	ldr	r3, [r3, #4]
 80121e8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80121ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80121ec:	429a      	cmp	r2, r3
 80121ee:	d903      	bls.n	80121f8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80121f0:	2301      	movs	r3, #1
 80121f2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80121f6:	e1c1      	b.n	801257c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80121f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80121fa:	2200      	movs	r2, #0
 80121fc:	60bb      	str	r3, [r7, #8]
 80121fe:	60fa      	str	r2, [r7, #12]
 8012200:	697b      	ldr	r3, [r7, #20]
 8012202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012204:	4a84      	ldr	r2, [pc, #528]	@ (8012418 <UART_SetConfig+0x930>)
 8012206:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801220a:	b29b      	uxth	r3, r3
 801220c:	2200      	movs	r2, #0
 801220e:	603b      	str	r3, [r7, #0]
 8012210:	607a      	str	r2, [r7, #4]
 8012212:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012216:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801221a:	f7ee f8c9 	bl	80003b0 <__aeabi_uldivmod>
 801221e:	4602      	mov	r2, r0
 8012220:	460b      	mov	r3, r1
 8012222:	4610      	mov	r0, r2
 8012224:	4619      	mov	r1, r3
 8012226:	f04f 0200 	mov.w	r2, #0
 801222a:	f04f 0300 	mov.w	r3, #0
 801222e:	020b      	lsls	r3, r1, #8
 8012230:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8012234:	0202      	lsls	r2, r0, #8
 8012236:	6979      	ldr	r1, [r7, #20]
 8012238:	6849      	ldr	r1, [r1, #4]
 801223a:	0849      	lsrs	r1, r1, #1
 801223c:	2000      	movs	r0, #0
 801223e:	460c      	mov	r4, r1
 8012240:	4605      	mov	r5, r0
 8012242:	eb12 0804 	adds.w	r8, r2, r4
 8012246:	eb43 0905 	adc.w	r9, r3, r5
 801224a:	697b      	ldr	r3, [r7, #20]
 801224c:	685b      	ldr	r3, [r3, #4]
 801224e:	2200      	movs	r2, #0
 8012250:	469a      	mov	sl, r3
 8012252:	4693      	mov	fp, r2
 8012254:	4652      	mov	r2, sl
 8012256:	465b      	mov	r3, fp
 8012258:	4640      	mov	r0, r8
 801225a:	4649      	mov	r1, r9
 801225c:	f7ee f8a8 	bl	80003b0 <__aeabi_uldivmod>
 8012260:	4602      	mov	r2, r0
 8012262:	460b      	mov	r3, r1
 8012264:	4613      	mov	r3, r2
 8012266:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8012268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801226a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801226e:	d308      	bcc.n	8012282 <UART_SetConfig+0x79a>
 8012270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012272:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012276:	d204      	bcs.n	8012282 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8012278:	697b      	ldr	r3, [r7, #20]
 801227a:	681b      	ldr	r3, [r3, #0]
 801227c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801227e:	60da      	str	r2, [r3, #12]
 8012280:	e17c      	b.n	801257c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8012282:	2301      	movs	r3, #1
 8012284:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8012288:	e178      	b.n	801257c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801228a:	697b      	ldr	r3, [r7, #20]
 801228c:	69db      	ldr	r3, [r3, #28]
 801228e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8012292:	f040 80c5 	bne.w	8012420 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8012296:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801229a:	2b20      	cmp	r3, #32
 801229c:	dc48      	bgt.n	8012330 <UART_SetConfig+0x848>
 801229e:	2b00      	cmp	r3, #0
 80122a0:	db7b      	blt.n	801239a <UART_SetConfig+0x8b2>
 80122a2:	2b20      	cmp	r3, #32
 80122a4:	d879      	bhi.n	801239a <UART_SetConfig+0x8b2>
 80122a6:	a201      	add	r2, pc, #4	@ (adr r2, 80122ac <UART_SetConfig+0x7c4>)
 80122a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80122ac:	08012337 	.word	0x08012337
 80122b0:	0801233f 	.word	0x0801233f
 80122b4:	0801239b 	.word	0x0801239b
 80122b8:	0801239b 	.word	0x0801239b
 80122bc:	08012347 	.word	0x08012347
 80122c0:	0801239b 	.word	0x0801239b
 80122c4:	0801239b 	.word	0x0801239b
 80122c8:	0801239b 	.word	0x0801239b
 80122cc:	08012357 	.word	0x08012357
 80122d0:	0801239b 	.word	0x0801239b
 80122d4:	0801239b 	.word	0x0801239b
 80122d8:	0801239b 	.word	0x0801239b
 80122dc:	0801239b 	.word	0x0801239b
 80122e0:	0801239b 	.word	0x0801239b
 80122e4:	0801239b 	.word	0x0801239b
 80122e8:	0801239b 	.word	0x0801239b
 80122ec:	08012367 	.word	0x08012367
 80122f0:	0801239b 	.word	0x0801239b
 80122f4:	0801239b 	.word	0x0801239b
 80122f8:	0801239b 	.word	0x0801239b
 80122fc:	0801239b 	.word	0x0801239b
 8012300:	0801239b 	.word	0x0801239b
 8012304:	0801239b 	.word	0x0801239b
 8012308:	0801239b 	.word	0x0801239b
 801230c:	0801239b 	.word	0x0801239b
 8012310:	0801239b 	.word	0x0801239b
 8012314:	0801239b 	.word	0x0801239b
 8012318:	0801239b 	.word	0x0801239b
 801231c:	0801239b 	.word	0x0801239b
 8012320:	0801239b 	.word	0x0801239b
 8012324:	0801239b 	.word	0x0801239b
 8012328:	0801239b 	.word	0x0801239b
 801232c:	0801238d 	.word	0x0801238d
 8012330:	2b40      	cmp	r3, #64	@ 0x40
 8012332:	d02e      	beq.n	8012392 <UART_SetConfig+0x8aa>
 8012334:	e031      	b.n	801239a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8012336:	f7fb fb09 	bl	800d94c <HAL_RCC_GetPCLK1Freq>
 801233a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801233c:	e033      	b.n	80123a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801233e:	f7fb fb1b 	bl	800d978 <HAL_RCC_GetPCLK2Freq>
 8012342:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012344:	e02f      	b.n	80123a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8012346:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801234a:	4618      	mov	r0, r3
 801234c:	f7fc fd4a 	bl	800ede4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8012350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012352:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012354:	e027      	b.n	80123a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8012356:	f107 0318 	add.w	r3, r7, #24
 801235a:	4618      	mov	r0, r3
 801235c:	f7fc fe96 	bl	800f08c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8012360:	69fb      	ldr	r3, [r7, #28]
 8012362:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012364:	e01f      	b.n	80123a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8012366:	4b2d      	ldr	r3, [pc, #180]	@ (801241c <UART_SetConfig+0x934>)
 8012368:	681b      	ldr	r3, [r3, #0]
 801236a:	f003 0320 	and.w	r3, r3, #32
 801236e:	2b00      	cmp	r3, #0
 8012370:	d009      	beq.n	8012386 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8012372:	4b2a      	ldr	r3, [pc, #168]	@ (801241c <UART_SetConfig+0x934>)
 8012374:	681b      	ldr	r3, [r3, #0]
 8012376:	08db      	lsrs	r3, r3, #3
 8012378:	f003 0303 	and.w	r3, r3, #3
 801237c:	4a24      	ldr	r2, [pc, #144]	@ (8012410 <UART_SetConfig+0x928>)
 801237e:	fa22 f303 	lsr.w	r3, r2, r3
 8012382:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012384:	e00f      	b.n	80123a6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8012386:	4b22      	ldr	r3, [pc, #136]	@ (8012410 <UART_SetConfig+0x928>)
 8012388:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801238a:	e00c      	b.n	80123a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801238c:	4b21      	ldr	r3, [pc, #132]	@ (8012414 <UART_SetConfig+0x92c>)
 801238e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012390:	e009      	b.n	80123a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012392:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8012396:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012398:	e005      	b.n	80123a6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 801239a:	2300      	movs	r3, #0
 801239c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801239e:	2301      	movs	r3, #1
 80123a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80123a4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80123a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	f000 80e7 	beq.w	801257c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80123ae:	697b      	ldr	r3, [r7, #20]
 80123b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80123b2:	4a19      	ldr	r2, [pc, #100]	@ (8012418 <UART_SetConfig+0x930>)
 80123b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80123b8:	461a      	mov	r2, r3
 80123ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80123bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80123c0:	005a      	lsls	r2, r3, #1
 80123c2:	697b      	ldr	r3, [r7, #20]
 80123c4:	685b      	ldr	r3, [r3, #4]
 80123c6:	085b      	lsrs	r3, r3, #1
 80123c8:	441a      	add	r2, r3
 80123ca:	697b      	ldr	r3, [r7, #20]
 80123cc:	685b      	ldr	r3, [r3, #4]
 80123ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80123d2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80123d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80123d6:	2b0f      	cmp	r3, #15
 80123d8:	d916      	bls.n	8012408 <UART_SetConfig+0x920>
 80123da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80123dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80123e0:	d212      	bcs.n	8012408 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80123e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80123e4:	b29b      	uxth	r3, r3
 80123e6:	f023 030f 	bic.w	r3, r3, #15
 80123ea:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80123ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80123ee:	085b      	lsrs	r3, r3, #1
 80123f0:	b29b      	uxth	r3, r3
 80123f2:	f003 0307 	and.w	r3, r3, #7
 80123f6:	b29a      	uxth	r2, r3
 80123f8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80123fa:	4313      	orrs	r3, r2
 80123fc:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80123fe:	697b      	ldr	r3, [r7, #20]
 8012400:	681b      	ldr	r3, [r3, #0]
 8012402:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8012404:	60da      	str	r2, [r3, #12]
 8012406:	e0b9      	b.n	801257c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8012408:	2301      	movs	r3, #1
 801240a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801240e:	e0b5      	b.n	801257c <UART_SetConfig+0xa94>
 8012410:	03d09000 	.word	0x03d09000
 8012414:	003d0900 	.word	0x003d0900
 8012418:	08018a00 	.word	0x08018a00
 801241c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8012420:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8012424:	2b20      	cmp	r3, #32
 8012426:	dc49      	bgt.n	80124bc <UART_SetConfig+0x9d4>
 8012428:	2b00      	cmp	r3, #0
 801242a:	db7c      	blt.n	8012526 <UART_SetConfig+0xa3e>
 801242c:	2b20      	cmp	r3, #32
 801242e:	d87a      	bhi.n	8012526 <UART_SetConfig+0xa3e>
 8012430:	a201      	add	r2, pc, #4	@ (adr r2, 8012438 <UART_SetConfig+0x950>)
 8012432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012436:	bf00      	nop
 8012438:	080124c3 	.word	0x080124c3
 801243c:	080124cb 	.word	0x080124cb
 8012440:	08012527 	.word	0x08012527
 8012444:	08012527 	.word	0x08012527
 8012448:	080124d3 	.word	0x080124d3
 801244c:	08012527 	.word	0x08012527
 8012450:	08012527 	.word	0x08012527
 8012454:	08012527 	.word	0x08012527
 8012458:	080124e3 	.word	0x080124e3
 801245c:	08012527 	.word	0x08012527
 8012460:	08012527 	.word	0x08012527
 8012464:	08012527 	.word	0x08012527
 8012468:	08012527 	.word	0x08012527
 801246c:	08012527 	.word	0x08012527
 8012470:	08012527 	.word	0x08012527
 8012474:	08012527 	.word	0x08012527
 8012478:	080124f3 	.word	0x080124f3
 801247c:	08012527 	.word	0x08012527
 8012480:	08012527 	.word	0x08012527
 8012484:	08012527 	.word	0x08012527
 8012488:	08012527 	.word	0x08012527
 801248c:	08012527 	.word	0x08012527
 8012490:	08012527 	.word	0x08012527
 8012494:	08012527 	.word	0x08012527
 8012498:	08012527 	.word	0x08012527
 801249c:	08012527 	.word	0x08012527
 80124a0:	08012527 	.word	0x08012527
 80124a4:	08012527 	.word	0x08012527
 80124a8:	08012527 	.word	0x08012527
 80124ac:	08012527 	.word	0x08012527
 80124b0:	08012527 	.word	0x08012527
 80124b4:	08012527 	.word	0x08012527
 80124b8:	08012519 	.word	0x08012519
 80124bc:	2b40      	cmp	r3, #64	@ 0x40
 80124be:	d02e      	beq.n	801251e <UART_SetConfig+0xa36>
 80124c0:	e031      	b.n	8012526 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80124c2:	f7fb fa43 	bl	800d94c <HAL_RCC_GetPCLK1Freq>
 80124c6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80124c8:	e033      	b.n	8012532 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80124ca:	f7fb fa55 	bl	800d978 <HAL_RCC_GetPCLK2Freq>
 80124ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80124d0:	e02f      	b.n	8012532 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80124d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80124d6:	4618      	mov	r0, r3
 80124d8:	f7fc fc84 	bl	800ede4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80124dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80124de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80124e0:	e027      	b.n	8012532 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80124e2:	f107 0318 	add.w	r3, r7, #24
 80124e6:	4618      	mov	r0, r3
 80124e8:	f7fc fdd0 	bl	800f08c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80124ec:	69fb      	ldr	r3, [r7, #28]
 80124ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80124f0:	e01f      	b.n	8012532 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80124f2:	4b2d      	ldr	r3, [pc, #180]	@ (80125a8 <UART_SetConfig+0xac0>)
 80124f4:	681b      	ldr	r3, [r3, #0]
 80124f6:	f003 0320 	and.w	r3, r3, #32
 80124fa:	2b00      	cmp	r3, #0
 80124fc:	d009      	beq.n	8012512 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80124fe:	4b2a      	ldr	r3, [pc, #168]	@ (80125a8 <UART_SetConfig+0xac0>)
 8012500:	681b      	ldr	r3, [r3, #0]
 8012502:	08db      	lsrs	r3, r3, #3
 8012504:	f003 0303 	and.w	r3, r3, #3
 8012508:	4a28      	ldr	r2, [pc, #160]	@ (80125ac <UART_SetConfig+0xac4>)
 801250a:	fa22 f303 	lsr.w	r3, r2, r3
 801250e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012510:	e00f      	b.n	8012532 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8012512:	4b26      	ldr	r3, [pc, #152]	@ (80125ac <UART_SetConfig+0xac4>)
 8012514:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012516:	e00c      	b.n	8012532 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8012518:	4b25      	ldr	r3, [pc, #148]	@ (80125b0 <UART_SetConfig+0xac8>)
 801251a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801251c:	e009      	b.n	8012532 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801251e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8012522:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012524:	e005      	b.n	8012532 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8012526:	2300      	movs	r3, #0
 8012528:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801252a:	2301      	movs	r3, #1
 801252c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8012530:	bf00      	nop
    }

    if (pclk != 0U)
 8012532:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012534:	2b00      	cmp	r3, #0
 8012536:	d021      	beq.n	801257c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8012538:	697b      	ldr	r3, [r7, #20]
 801253a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801253c:	4a1d      	ldr	r2, [pc, #116]	@ (80125b4 <UART_SetConfig+0xacc>)
 801253e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012542:	461a      	mov	r2, r3
 8012544:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012546:	fbb3 f2f2 	udiv	r2, r3, r2
 801254a:	697b      	ldr	r3, [r7, #20]
 801254c:	685b      	ldr	r3, [r3, #4]
 801254e:	085b      	lsrs	r3, r3, #1
 8012550:	441a      	add	r2, r3
 8012552:	697b      	ldr	r3, [r7, #20]
 8012554:	685b      	ldr	r3, [r3, #4]
 8012556:	fbb2 f3f3 	udiv	r3, r2, r3
 801255a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801255c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801255e:	2b0f      	cmp	r3, #15
 8012560:	d909      	bls.n	8012576 <UART_SetConfig+0xa8e>
 8012562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012564:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012568:	d205      	bcs.n	8012576 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801256a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801256c:	b29a      	uxth	r2, r3
 801256e:	697b      	ldr	r3, [r7, #20]
 8012570:	681b      	ldr	r3, [r3, #0]
 8012572:	60da      	str	r2, [r3, #12]
 8012574:	e002      	b.n	801257c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8012576:	2301      	movs	r3, #1
 8012578:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 801257c:	697b      	ldr	r3, [r7, #20]
 801257e:	2201      	movs	r2, #1
 8012580:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8012584:	697b      	ldr	r3, [r7, #20]
 8012586:	2201      	movs	r2, #1
 8012588:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801258c:	697b      	ldr	r3, [r7, #20]
 801258e:	2200      	movs	r2, #0
 8012590:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8012592:	697b      	ldr	r3, [r7, #20]
 8012594:	2200      	movs	r2, #0
 8012596:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8012598:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 801259c:	4618      	mov	r0, r3
 801259e:	3748      	adds	r7, #72	@ 0x48
 80125a0:	46bd      	mov	sp, r7
 80125a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80125a6:	bf00      	nop
 80125a8:	58024400 	.word	0x58024400
 80125ac:	03d09000 	.word	0x03d09000
 80125b0:	003d0900 	.word	0x003d0900
 80125b4:	08018a00 	.word	0x08018a00

080125b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80125b8:	b480      	push	{r7}
 80125ba:	b083      	sub	sp, #12
 80125bc:	af00      	add	r7, sp, #0
 80125be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80125c0:	687b      	ldr	r3, [r7, #4]
 80125c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80125c4:	f003 0308 	and.w	r3, r3, #8
 80125c8:	2b00      	cmp	r3, #0
 80125ca:	d00a      	beq.n	80125e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80125cc:	687b      	ldr	r3, [r7, #4]
 80125ce:	681b      	ldr	r3, [r3, #0]
 80125d0:	685b      	ldr	r3, [r3, #4]
 80125d2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80125d6:	687b      	ldr	r3, [r7, #4]
 80125d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	681b      	ldr	r3, [r3, #0]
 80125de:	430a      	orrs	r2, r1
 80125e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80125e2:	687b      	ldr	r3, [r7, #4]
 80125e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80125e6:	f003 0301 	and.w	r3, r3, #1
 80125ea:	2b00      	cmp	r3, #0
 80125ec:	d00a      	beq.n	8012604 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	681b      	ldr	r3, [r3, #0]
 80125f2:	685b      	ldr	r3, [r3, #4]
 80125f4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80125f8:	687b      	ldr	r3, [r7, #4]
 80125fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80125fc:	687b      	ldr	r3, [r7, #4]
 80125fe:	681b      	ldr	r3, [r3, #0]
 8012600:	430a      	orrs	r2, r1
 8012602:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8012604:	687b      	ldr	r3, [r7, #4]
 8012606:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012608:	f003 0302 	and.w	r3, r3, #2
 801260c:	2b00      	cmp	r3, #0
 801260e:	d00a      	beq.n	8012626 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8012610:	687b      	ldr	r3, [r7, #4]
 8012612:	681b      	ldr	r3, [r3, #0]
 8012614:	685b      	ldr	r3, [r3, #4]
 8012616:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801261a:	687b      	ldr	r3, [r7, #4]
 801261c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801261e:	687b      	ldr	r3, [r7, #4]
 8012620:	681b      	ldr	r3, [r3, #0]
 8012622:	430a      	orrs	r2, r1
 8012624:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8012626:	687b      	ldr	r3, [r7, #4]
 8012628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801262a:	f003 0304 	and.w	r3, r3, #4
 801262e:	2b00      	cmp	r3, #0
 8012630:	d00a      	beq.n	8012648 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8012632:	687b      	ldr	r3, [r7, #4]
 8012634:	681b      	ldr	r3, [r3, #0]
 8012636:	685b      	ldr	r3, [r3, #4]
 8012638:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 801263c:	687b      	ldr	r3, [r7, #4]
 801263e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8012640:	687b      	ldr	r3, [r7, #4]
 8012642:	681b      	ldr	r3, [r3, #0]
 8012644:	430a      	orrs	r2, r1
 8012646:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8012648:	687b      	ldr	r3, [r7, #4]
 801264a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801264c:	f003 0310 	and.w	r3, r3, #16
 8012650:	2b00      	cmp	r3, #0
 8012652:	d00a      	beq.n	801266a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8012654:	687b      	ldr	r3, [r7, #4]
 8012656:	681b      	ldr	r3, [r3, #0]
 8012658:	689b      	ldr	r3, [r3, #8]
 801265a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801265e:	687b      	ldr	r3, [r7, #4]
 8012660:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8012662:	687b      	ldr	r3, [r7, #4]
 8012664:	681b      	ldr	r3, [r3, #0]
 8012666:	430a      	orrs	r2, r1
 8012668:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801266a:	687b      	ldr	r3, [r7, #4]
 801266c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801266e:	f003 0320 	and.w	r3, r3, #32
 8012672:	2b00      	cmp	r3, #0
 8012674:	d00a      	beq.n	801268c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8012676:	687b      	ldr	r3, [r7, #4]
 8012678:	681b      	ldr	r3, [r3, #0]
 801267a:	689b      	ldr	r3, [r3, #8]
 801267c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8012680:	687b      	ldr	r3, [r7, #4]
 8012682:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8012684:	687b      	ldr	r3, [r7, #4]
 8012686:	681b      	ldr	r3, [r3, #0]
 8012688:	430a      	orrs	r2, r1
 801268a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801268c:	687b      	ldr	r3, [r7, #4]
 801268e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012690:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012694:	2b00      	cmp	r3, #0
 8012696:	d01a      	beq.n	80126ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8012698:	687b      	ldr	r3, [r7, #4]
 801269a:	681b      	ldr	r3, [r3, #0]
 801269c:	685b      	ldr	r3, [r3, #4]
 801269e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80126a2:	687b      	ldr	r3, [r7, #4]
 80126a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	681b      	ldr	r3, [r3, #0]
 80126aa:	430a      	orrs	r2, r1
 80126ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80126ae:	687b      	ldr	r3, [r7, #4]
 80126b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80126b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80126b6:	d10a      	bne.n	80126ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	681b      	ldr	r3, [r3, #0]
 80126bc:	685b      	ldr	r3, [r3, #4]
 80126be:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	681b      	ldr	r3, [r3, #0]
 80126ca:	430a      	orrs	r2, r1
 80126cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80126ce:	687b      	ldr	r3, [r7, #4]
 80126d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80126d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80126d6:	2b00      	cmp	r3, #0
 80126d8:	d00a      	beq.n	80126f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80126da:	687b      	ldr	r3, [r7, #4]
 80126dc:	681b      	ldr	r3, [r3, #0]
 80126de:	685b      	ldr	r3, [r3, #4]
 80126e0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80126e4:	687b      	ldr	r3, [r7, #4]
 80126e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80126e8:	687b      	ldr	r3, [r7, #4]
 80126ea:	681b      	ldr	r3, [r3, #0]
 80126ec:	430a      	orrs	r2, r1
 80126ee:	605a      	str	r2, [r3, #4]
  }
}
 80126f0:	bf00      	nop
 80126f2:	370c      	adds	r7, #12
 80126f4:	46bd      	mov	sp, r7
 80126f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126fa:	4770      	bx	lr

080126fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80126fc:	b580      	push	{r7, lr}
 80126fe:	b098      	sub	sp, #96	@ 0x60
 8012700:	af02      	add	r7, sp, #8
 8012702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012704:	687b      	ldr	r3, [r7, #4]
 8012706:	2200      	movs	r2, #0
 8012708:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801270c:	f7f3 f90c 	bl	8005928 <HAL_GetTick>
 8012710:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8012712:	687b      	ldr	r3, [r7, #4]
 8012714:	681b      	ldr	r3, [r3, #0]
 8012716:	681b      	ldr	r3, [r3, #0]
 8012718:	f003 0308 	and.w	r3, r3, #8
 801271c:	2b08      	cmp	r3, #8
 801271e:	d12f      	bne.n	8012780 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012720:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8012724:	9300      	str	r3, [sp, #0]
 8012726:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012728:	2200      	movs	r2, #0
 801272a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801272e:	6878      	ldr	r0, [r7, #4]
 8012730:	f000 f88e 	bl	8012850 <UART_WaitOnFlagUntilTimeout>
 8012734:	4603      	mov	r3, r0
 8012736:	2b00      	cmp	r3, #0
 8012738:	d022      	beq.n	8012780 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801273a:	687b      	ldr	r3, [r7, #4]
 801273c:	681b      	ldr	r3, [r3, #0]
 801273e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012742:	e853 3f00 	ldrex	r3, [r3]
 8012746:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8012748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801274a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801274e:	653b      	str	r3, [r7, #80]	@ 0x50
 8012750:	687b      	ldr	r3, [r7, #4]
 8012752:	681b      	ldr	r3, [r3, #0]
 8012754:	461a      	mov	r2, r3
 8012756:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012758:	647b      	str	r3, [r7, #68]	@ 0x44
 801275a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801275c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801275e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012760:	e841 2300 	strex	r3, r2, [r1]
 8012764:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8012766:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012768:	2b00      	cmp	r3, #0
 801276a:	d1e6      	bne.n	801273a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 801276c:	687b      	ldr	r3, [r7, #4]
 801276e:	2220      	movs	r2, #32
 8012770:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8012774:	687b      	ldr	r3, [r7, #4]
 8012776:	2200      	movs	r2, #0
 8012778:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801277c:	2303      	movs	r3, #3
 801277e:	e063      	b.n	8012848 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8012780:	687b      	ldr	r3, [r7, #4]
 8012782:	681b      	ldr	r3, [r3, #0]
 8012784:	681b      	ldr	r3, [r3, #0]
 8012786:	f003 0304 	and.w	r3, r3, #4
 801278a:	2b04      	cmp	r3, #4
 801278c:	d149      	bne.n	8012822 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801278e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8012792:	9300      	str	r3, [sp, #0]
 8012794:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012796:	2200      	movs	r2, #0
 8012798:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 801279c:	6878      	ldr	r0, [r7, #4]
 801279e:	f000 f857 	bl	8012850 <UART_WaitOnFlagUntilTimeout>
 80127a2:	4603      	mov	r3, r0
 80127a4:	2b00      	cmp	r3, #0
 80127a6:	d03c      	beq.n	8012822 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80127a8:	687b      	ldr	r3, [r7, #4]
 80127aa:	681b      	ldr	r3, [r3, #0]
 80127ac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80127ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127b0:	e853 3f00 	ldrex	r3, [r3]
 80127b4:	623b      	str	r3, [r7, #32]
   return(result);
 80127b6:	6a3b      	ldr	r3, [r7, #32]
 80127b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80127bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80127be:	687b      	ldr	r3, [r7, #4]
 80127c0:	681b      	ldr	r3, [r3, #0]
 80127c2:	461a      	mov	r2, r3
 80127c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80127c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80127c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80127ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80127cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80127ce:	e841 2300 	strex	r3, r2, [r1]
 80127d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80127d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127d6:	2b00      	cmp	r3, #0
 80127d8:	d1e6      	bne.n	80127a8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80127da:	687b      	ldr	r3, [r7, #4]
 80127dc:	681b      	ldr	r3, [r3, #0]
 80127de:	3308      	adds	r3, #8
 80127e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80127e2:	693b      	ldr	r3, [r7, #16]
 80127e4:	e853 3f00 	ldrex	r3, [r3]
 80127e8:	60fb      	str	r3, [r7, #12]
   return(result);
 80127ea:	68fb      	ldr	r3, [r7, #12]
 80127ec:	f023 0301 	bic.w	r3, r3, #1
 80127f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80127f2:	687b      	ldr	r3, [r7, #4]
 80127f4:	681b      	ldr	r3, [r3, #0]
 80127f6:	3308      	adds	r3, #8
 80127f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80127fa:	61fa      	str	r2, [r7, #28]
 80127fc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80127fe:	69b9      	ldr	r1, [r7, #24]
 8012800:	69fa      	ldr	r2, [r7, #28]
 8012802:	e841 2300 	strex	r3, r2, [r1]
 8012806:	617b      	str	r3, [r7, #20]
   return(result);
 8012808:	697b      	ldr	r3, [r7, #20]
 801280a:	2b00      	cmp	r3, #0
 801280c:	d1e5      	bne.n	80127da <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801280e:	687b      	ldr	r3, [r7, #4]
 8012810:	2220      	movs	r2, #32
 8012812:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8012816:	687b      	ldr	r3, [r7, #4]
 8012818:	2200      	movs	r2, #0
 801281a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801281e:	2303      	movs	r3, #3
 8012820:	e012      	b.n	8012848 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8012822:	687b      	ldr	r3, [r7, #4]
 8012824:	2220      	movs	r2, #32
 8012826:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801282a:	687b      	ldr	r3, [r7, #4]
 801282c:	2220      	movs	r2, #32
 801282e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012832:	687b      	ldr	r3, [r7, #4]
 8012834:	2200      	movs	r2, #0
 8012836:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012838:	687b      	ldr	r3, [r7, #4]
 801283a:	2200      	movs	r2, #0
 801283c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 801283e:	687b      	ldr	r3, [r7, #4]
 8012840:	2200      	movs	r2, #0
 8012842:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012846:	2300      	movs	r3, #0
}
 8012848:	4618      	mov	r0, r3
 801284a:	3758      	adds	r7, #88	@ 0x58
 801284c:	46bd      	mov	sp, r7
 801284e:	bd80      	pop	{r7, pc}

08012850 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8012850:	b580      	push	{r7, lr}
 8012852:	b084      	sub	sp, #16
 8012854:	af00      	add	r7, sp, #0
 8012856:	60f8      	str	r0, [r7, #12]
 8012858:	60b9      	str	r1, [r7, #8]
 801285a:	603b      	str	r3, [r7, #0]
 801285c:	4613      	mov	r3, r2
 801285e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012860:	e04f      	b.n	8012902 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8012862:	69bb      	ldr	r3, [r7, #24]
 8012864:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012868:	d04b      	beq.n	8012902 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801286a:	f7f3 f85d 	bl	8005928 <HAL_GetTick>
 801286e:	4602      	mov	r2, r0
 8012870:	683b      	ldr	r3, [r7, #0]
 8012872:	1ad3      	subs	r3, r2, r3
 8012874:	69ba      	ldr	r2, [r7, #24]
 8012876:	429a      	cmp	r2, r3
 8012878:	d302      	bcc.n	8012880 <UART_WaitOnFlagUntilTimeout+0x30>
 801287a:	69bb      	ldr	r3, [r7, #24]
 801287c:	2b00      	cmp	r3, #0
 801287e:	d101      	bne.n	8012884 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8012880:	2303      	movs	r3, #3
 8012882:	e04e      	b.n	8012922 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8012884:	68fb      	ldr	r3, [r7, #12]
 8012886:	681b      	ldr	r3, [r3, #0]
 8012888:	681b      	ldr	r3, [r3, #0]
 801288a:	f003 0304 	and.w	r3, r3, #4
 801288e:	2b00      	cmp	r3, #0
 8012890:	d037      	beq.n	8012902 <UART_WaitOnFlagUntilTimeout+0xb2>
 8012892:	68bb      	ldr	r3, [r7, #8]
 8012894:	2b80      	cmp	r3, #128	@ 0x80
 8012896:	d034      	beq.n	8012902 <UART_WaitOnFlagUntilTimeout+0xb2>
 8012898:	68bb      	ldr	r3, [r7, #8]
 801289a:	2b40      	cmp	r3, #64	@ 0x40
 801289c:	d031      	beq.n	8012902 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801289e:	68fb      	ldr	r3, [r7, #12]
 80128a0:	681b      	ldr	r3, [r3, #0]
 80128a2:	69db      	ldr	r3, [r3, #28]
 80128a4:	f003 0308 	and.w	r3, r3, #8
 80128a8:	2b08      	cmp	r3, #8
 80128aa:	d110      	bne.n	80128ce <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80128ac:	68fb      	ldr	r3, [r7, #12]
 80128ae:	681b      	ldr	r3, [r3, #0]
 80128b0:	2208      	movs	r2, #8
 80128b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80128b4:	68f8      	ldr	r0, [r7, #12]
 80128b6:	f000 f99d 	bl	8012bf4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80128ba:	68fb      	ldr	r3, [r7, #12]
 80128bc:	2208      	movs	r2, #8
 80128be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80128c2:	68fb      	ldr	r3, [r7, #12]
 80128c4:	2200      	movs	r2, #0
 80128c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80128ca:	2301      	movs	r3, #1
 80128cc:	e029      	b.n	8012922 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80128ce:	68fb      	ldr	r3, [r7, #12]
 80128d0:	681b      	ldr	r3, [r3, #0]
 80128d2:	69db      	ldr	r3, [r3, #28]
 80128d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80128d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80128dc:	d111      	bne.n	8012902 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80128de:	68fb      	ldr	r3, [r7, #12]
 80128e0:	681b      	ldr	r3, [r3, #0]
 80128e2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80128e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80128e8:	68f8      	ldr	r0, [r7, #12]
 80128ea:	f000 f983 	bl	8012bf4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80128ee:	68fb      	ldr	r3, [r7, #12]
 80128f0:	2220      	movs	r2, #32
 80128f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80128f6:	68fb      	ldr	r3, [r7, #12]
 80128f8:	2200      	movs	r2, #0
 80128fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80128fe:	2303      	movs	r3, #3
 8012900:	e00f      	b.n	8012922 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012902:	68fb      	ldr	r3, [r7, #12]
 8012904:	681b      	ldr	r3, [r3, #0]
 8012906:	69da      	ldr	r2, [r3, #28]
 8012908:	68bb      	ldr	r3, [r7, #8]
 801290a:	4013      	ands	r3, r2
 801290c:	68ba      	ldr	r2, [r7, #8]
 801290e:	429a      	cmp	r2, r3
 8012910:	bf0c      	ite	eq
 8012912:	2301      	moveq	r3, #1
 8012914:	2300      	movne	r3, #0
 8012916:	b2db      	uxtb	r3, r3
 8012918:	461a      	mov	r2, r3
 801291a:	79fb      	ldrb	r3, [r7, #7]
 801291c:	429a      	cmp	r2, r3
 801291e:	d0a0      	beq.n	8012862 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8012920:	2300      	movs	r3, #0
}
 8012922:	4618      	mov	r0, r3
 8012924:	3710      	adds	r7, #16
 8012926:	46bd      	mov	sp, r7
 8012928:	bd80      	pop	{r7, pc}
	...

0801292c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801292c:	b480      	push	{r7}
 801292e:	b0a3      	sub	sp, #140	@ 0x8c
 8012930:	af00      	add	r7, sp, #0
 8012932:	60f8      	str	r0, [r7, #12]
 8012934:	60b9      	str	r1, [r7, #8]
 8012936:	4613      	mov	r3, r2
 8012938:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 801293a:	68fb      	ldr	r3, [r7, #12]
 801293c:	68ba      	ldr	r2, [r7, #8]
 801293e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8012940:	68fb      	ldr	r3, [r7, #12]
 8012942:	88fa      	ldrh	r2, [r7, #6]
 8012944:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8012948:	68fb      	ldr	r3, [r7, #12]
 801294a:	88fa      	ldrh	r2, [r7, #6]
 801294c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8012950:	68fb      	ldr	r3, [r7, #12]
 8012952:	2200      	movs	r2, #0
 8012954:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8012956:	68fb      	ldr	r3, [r7, #12]
 8012958:	689b      	ldr	r3, [r3, #8]
 801295a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801295e:	d10e      	bne.n	801297e <UART_Start_Receive_IT+0x52>
 8012960:	68fb      	ldr	r3, [r7, #12]
 8012962:	691b      	ldr	r3, [r3, #16]
 8012964:	2b00      	cmp	r3, #0
 8012966:	d105      	bne.n	8012974 <UART_Start_Receive_IT+0x48>
 8012968:	68fb      	ldr	r3, [r7, #12]
 801296a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 801296e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8012972:	e02d      	b.n	80129d0 <UART_Start_Receive_IT+0xa4>
 8012974:	68fb      	ldr	r3, [r7, #12]
 8012976:	22ff      	movs	r2, #255	@ 0xff
 8012978:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801297c:	e028      	b.n	80129d0 <UART_Start_Receive_IT+0xa4>
 801297e:	68fb      	ldr	r3, [r7, #12]
 8012980:	689b      	ldr	r3, [r3, #8]
 8012982:	2b00      	cmp	r3, #0
 8012984:	d10d      	bne.n	80129a2 <UART_Start_Receive_IT+0x76>
 8012986:	68fb      	ldr	r3, [r7, #12]
 8012988:	691b      	ldr	r3, [r3, #16]
 801298a:	2b00      	cmp	r3, #0
 801298c:	d104      	bne.n	8012998 <UART_Start_Receive_IT+0x6c>
 801298e:	68fb      	ldr	r3, [r7, #12]
 8012990:	22ff      	movs	r2, #255	@ 0xff
 8012992:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8012996:	e01b      	b.n	80129d0 <UART_Start_Receive_IT+0xa4>
 8012998:	68fb      	ldr	r3, [r7, #12]
 801299a:	227f      	movs	r2, #127	@ 0x7f
 801299c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80129a0:	e016      	b.n	80129d0 <UART_Start_Receive_IT+0xa4>
 80129a2:	68fb      	ldr	r3, [r7, #12]
 80129a4:	689b      	ldr	r3, [r3, #8]
 80129a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80129aa:	d10d      	bne.n	80129c8 <UART_Start_Receive_IT+0x9c>
 80129ac:	68fb      	ldr	r3, [r7, #12]
 80129ae:	691b      	ldr	r3, [r3, #16]
 80129b0:	2b00      	cmp	r3, #0
 80129b2:	d104      	bne.n	80129be <UART_Start_Receive_IT+0x92>
 80129b4:	68fb      	ldr	r3, [r7, #12]
 80129b6:	227f      	movs	r2, #127	@ 0x7f
 80129b8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80129bc:	e008      	b.n	80129d0 <UART_Start_Receive_IT+0xa4>
 80129be:	68fb      	ldr	r3, [r7, #12]
 80129c0:	223f      	movs	r2, #63	@ 0x3f
 80129c2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80129c6:	e003      	b.n	80129d0 <UART_Start_Receive_IT+0xa4>
 80129c8:	68fb      	ldr	r3, [r7, #12]
 80129ca:	2200      	movs	r2, #0
 80129cc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80129d0:	68fb      	ldr	r3, [r7, #12]
 80129d2:	2200      	movs	r2, #0
 80129d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80129d8:	68fb      	ldr	r3, [r7, #12]
 80129da:	2222      	movs	r2, #34	@ 0x22
 80129dc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80129e0:	68fb      	ldr	r3, [r7, #12]
 80129e2:	681b      	ldr	r3, [r3, #0]
 80129e4:	3308      	adds	r3, #8
 80129e6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80129e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80129ea:	e853 3f00 	ldrex	r3, [r3]
 80129ee:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80129f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80129f2:	f043 0301 	orr.w	r3, r3, #1
 80129f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80129fa:	68fb      	ldr	r3, [r7, #12]
 80129fc:	681b      	ldr	r3, [r3, #0]
 80129fe:	3308      	adds	r3, #8
 8012a00:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8012a04:	673a      	str	r2, [r7, #112]	@ 0x70
 8012a06:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012a08:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8012a0a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8012a0c:	e841 2300 	strex	r3, r2, [r1]
 8012a10:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8012a12:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012a14:	2b00      	cmp	r3, #0
 8012a16:	d1e3      	bne.n	80129e0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8012a18:	68fb      	ldr	r3, [r7, #12]
 8012a1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012a1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8012a20:	d14f      	bne.n	8012ac2 <UART_Start_Receive_IT+0x196>
 8012a22:	68fb      	ldr	r3, [r7, #12]
 8012a24:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8012a28:	88fa      	ldrh	r2, [r7, #6]
 8012a2a:	429a      	cmp	r2, r3
 8012a2c:	d349      	bcc.n	8012ac2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012a2e:	68fb      	ldr	r3, [r7, #12]
 8012a30:	689b      	ldr	r3, [r3, #8]
 8012a32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012a36:	d107      	bne.n	8012a48 <UART_Start_Receive_IT+0x11c>
 8012a38:	68fb      	ldr	r3, [r7, #12]
 8012a3a:	691b      	ldr	r3, [r3, #16]
 8012a3c:	2b00      	cmp	r3, #0
 8012a3e:	d103      	bne.n	8012a48 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8012a40:	68fb      	ldr	r3, [r7, #12]
 8012a42:	4a47      	ldr	r2, [pc, #284]	@ (8012b60 <UART_Start_Receive_IT+0x234>)
 8012a44:	675a      	str	r2, [r3, #116]	@ 0x74
 8012a46:	e002      	b.n	8012a4e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8012a48:	68fb      	ldr	r3, [r7, #12]
 8012a4a:	4a46      	ldr	r2, [pc, #280]	@ (8012b64 <UART_Start_Receive_IT+0x238>)
 8012a4c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8012a4e:	68fb      	ldr	r3, [r7, #12]
 8012a50:	691b      	ldr	r3, [r3, #16]
 8012a52:	2b00      	cmp	r3, #0
 8012a54:	d01a      	beq.n	8012a8c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8012a56:	68fb      	ldr	r3, [r7, #12]
 8012a58:	681b      	ldr	r3, [r3, #0]
 8012a5a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012a5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012a5e:	e853 3f00 	ldrex	r3, [r3]
 8012a62:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8012a64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012a66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8012a6a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8012a6e:	68fb      	ldr	r3, [r7, #12]
 8012a70:	681b      	ldr	r3, [r3, #0]
 8012a72:	461a      	mov	r2, r3
 8012a74:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8012a78:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012a7a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012a7c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8012a7e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8012a80:	e841 2300 	strex	r3, r2, [r1]
 8012a84:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8012a86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012a88:	2b00      	cmp	r3, #0
 8012a8a:	d1e4      	bne.n	8012a56 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8012a8c:	68fb      	ldr	r3, [r7, #12]
 8012a8e:	681b      	ldr	r3, [r3, #0]
 8012a90:	3308      	adds	r3, #8
 8012a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012a94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012a96:	e853 3f00 	ldrex	r3, [r3]
 8012a9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8012a9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8012aa2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8012aa4:	68fb      	ldr	r3, [r7, #12]
 8012aa6:	681b      	ldr	r3, [r3, #0]
 8012aa8:	3308      	adds	r3, #8
 8012aaa:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8012aac:	64ba      	str	r2, [r7, #72]	@ 0x48
 8012aae:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012ab0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8012ab2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012ab4:	e841 2300 	strex	r3, r2, [r1]
 8012ab8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8012aba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012abc:	2b00      	cmp	r3, #0
 8012abe:	d1e5      	bne.n	8012a8c <UART_Start_Receive_IT+0x160>
 8012ac0:	e046      	b.n	8012b50 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012ac2:	68fb      	ldr	r3, [r7, #12]
 8012ac4:	689b      	ldr	r3, [r3, #8]
 8012ac6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012aca:	d107      	bne.n	8012adc <UART_Start_Receive_IT+0x1b0>
 8012acc:	68fb      	ldr	r3, [r7, #12]
 8012ace:	691b      	ldr	r3, [r3, #16]
 8012ad0:	2b00      	cmp	r3, #0
 8012ad2:	d103      	bne.n	8012adc <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8012ad4:	68fb      	ldr	r3, [r7, #12]
 8012ad6:	4a24      	ldr	r2, [pc, #144]	@ (8012b68 <UART_Start_Receive_IT+0x23c>)
 8012ad8:	675a      	str	r2, [r3, #116]	@ 0x74
 8012ada:	e002      	b.n	8012ae2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8012adc:	68fb      	ldr	r3, [r7, #12]
 8012ade:	4a23      	ldr	r2, [pc, #140]	@ (8012b6c <UART_Start_Receive_IT+0x240>)
 8012ae0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8012ae2:	68fb      	ldr	r3, [r7, #12]
 8012ae4:	691b      	ldr	r3, [r3, #16]
 8012ae6:	2b00      	cmp	r3, #0
 8012ae8:	d019      	beq.n	8012b1e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8012aea:	68fb      	ldr	r3, [r7, #12]
 8012aec:	681b      	ldr	r3, [r3, #0]
 8012aee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012af2:	e853 3f00 	ldrex	r3, [r3]
 8012af6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8012af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012afa:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8012afe:	677b      	str	r3, [r7, #116]	@ 0x74
 8012b00:	68fb      	ldr	r3, [r7, #12]
 8012b02:	681b      	ldr	r3, [r3, #0]
 8012b04:	461a      	mov	r2, r3
 8012b06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8012b08:	637b      	str	r3, [r7, #52]	@ 0x34
 8012b0a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012b0c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8012b0e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012b10:	e841 2300 	strex	r3, r2, [r1]
 8012b14:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8012b16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b18:	2b00      	cmp	r3, #0
 8012b1a:	d1e6      	bne.n	8012aea <UART_Start_Receive_IT+0x1be>
 8012b1c:	e018      	b.n	8012b50 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8012b1e:	68fb      	ldr	r3, [r7, #12]
 8012b20:	681b      	ldr	r3, [r3, #0]
 8012b22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012b24:	697b      	ldr	r3, [r7, #20]
 8012b26:	e853 3f00 	ldrex	r3, [r3]
 8012b2a:	613b      	str	r3, [r7, #16]
   return(result);
 8012b2c:	693b      	ldr	r3, [r7, #16]
 8012b2e:	f043 0320 	orr.w	r3, r3, #32
 8012b32:	67bb      	str	r3, [r7, #120]	@ 0x78
 8012b34:	68fb      	ldr	r3, [r7, #12]
 8012b36:	681b      	ldr	r3, [r3, #0]
 8012b38:	461a      	mov	r2, r3
 8012b3a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012b3c:	623b      	str	r3, [r7, #32]
 8012b3e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012b40:	69f9      	ldr	r1, [r7, #28]
 8012b42:	6a3a      	ldr	r2, [r7, #32]
 8012b44:	e841 2300 	strex	r3, r2, [r1]
 8012b48:	61bb      	str	r3, [r7, #24]
   return(result);
 8012b4a:	69bb      	ldr	r3, [r7, #24]
 8012b4c:	2b00      	cmp	r3, #0
 8012b4e:	d1e6      	bne.n	8012b1e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8012b50:	2300      	movs	r3, #0
}
 8012b52:	4618      	mov	r0, r3
 8012b54:	378c      	adds	r7, #140	@ 0x8c
 8012b56:	46bd      	mov	sp, r7
 8012b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b5c:	4770      	bx	lr
 8012b5e:	bf00      	nop
 8012b60:	0801358d 	.word	0x0801358d
 8012b64:	08013229 	.word	0x08013229
 8012b68:	08013071 	.word	0x08013071
 8012b6c:	08012eb9 	.word	0x08012eb9

08012b70 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8012b70:	b480      	push	{r7}
 8012b72:	b08f      	sub	sp, #60	@ 0x3c
 8012b74:	af00      	add	r7, sp, #0
 8012b76:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8012b78:	687b      	ldr	r3, [r7, #4]
 8012b7a:	681b      	ldr	r3, [r3, #0]
 8012b7c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012b7e:	6a3b      	ldr	r3, [r7, #32]
 8012b80:	e853 3f00 	ldrex	r3, [r3]
 8012b84:	61fb      	str	r3, [r7, #28]
   return(result);
 8012b86:	69fb      	ldr	r3, [r7, #28]
 8012b88:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8012b8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	681b      	ldr	r3, [r3, #0]
 8012b92:	461a      	mov	r2, r3
 8012b94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012b96:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012b98:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012b9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8012b9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012b9e:	e841 2300 	strex	r3, r2, [r1]
 8012ba2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8012ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ba6:	2b00      	cmp	r3, #0
 8012ba8:	d1e6      	bne.n	8012b78 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8012baa:	687b      	ldr	r3, [r7, #4]
 8012bac:	681b      	ldr	r3, [r3, #0]
 8012bae:	3308      	adds	r3, #8
 8012bb0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012bb2:	68fb      	ldr	r3, [r7, #12]
 8012bb4:	e853 3f00 	ldrex	r3, [r3]
 8012bb8:	60bb      	str	r3, [r7, #8]
   return(result);
 8012bba:	68bb      	ldr	r3, [r7, #8]
 8012bbc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8012bc0:	633b      	str	r3, [r7, #48]	@ 0x30
 8012bc2:	687b      	ldr	r3, [r7, #4]
 8012bc4:	681b      	ldr	r3, [r3, #0]
 8012bc6:	3308      	adds	r3, #8
 8012bc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012bca:	61ba      	str	r2, [r7, #24]
 8012bcc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012bce:	6979      	ldr	r1, [r7, #20]
 8012bd0:	69ba      	ldr	r2, [r7, #24]
 8012bd2:	e841 2300 	strex	r3, r2, [r1]
 8012bd6:	613b      	str	r3, [r7, #16]
   return(result);
 8012bd8:	693b      	ldr	r3, [r7, #16]
 8012bda:	2b00      	cmp	r3, #0
 8012bdc:	d1e5      	bne.n	8012baa <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8012bde:	687b      	ldr	r3, [r7, #4]
 8012be0:	2220      	movs	r2, #32
 8012be2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8012be6:	bf00      	nop
 8012be8:	373c      	adds	r7, #60	@ 0x3c
 8012bea:	46bd      	mov	sp, r7
 8012bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bf0:	4770      	bx	lr
	...

08012bf4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8012bf4:	b480      	push	{r7}
 8012bf6:	b095      	sub	sp, #84	@ 0x54
 8012bf8:	af00      	add	r7, sp, #0
 8012bfa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012bfc:	687b      	ldr	r3, [r7, #4]
 8012bfe:	681b      	ldr	r3, [r3, #0]
 8012c00:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012c02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012c04:	e853 3f00 	ldrex	r3, [r3]
 8012c08:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8012c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c0c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012c10:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012c12:	687b      	ldr	r3, [r7, #4]
 8012c14:	681b      	ldr	r3, [r3, #0]
 8012c16:	461a      	mov	r2, r3
 8012c18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012c1a:	643b      	str	r3, [r7, #64]	@ 0x40
 8012c1c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012c1e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8012c20:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012c22:	e841 2300 	strex	r3, r2, [r1]
 8012c26:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8012c28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012c2a:	2b00      	cmp	r3, #0
 8012c2c:	d1e6      	bne.n	8012bfc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8012c2e:	687b      	ldr	r3, [r7, #4]
 8012c30:	681b      	ldr	r3, [r3, #0]
 8012c32:	3308      	adds	r3, #8
 8012c34:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012c36:	6a3b      	ldr	r3, [r7, #32]
 8012c38:	e853 3f00 	ldrex	r3, [r3]
 8012c3c:	61fb      	str	r3, [r7, #28]
   return(result);
 8012c3e:	69fa      	ldr	r2, [r7, #28]
 8012c40:	4b1e      	ldr	r3, [pc, #120]	@ (8012cbc <UART_EndRxTransfer+0xc8>)
 8012c42:	4013      	ands	r3, r2
 8012c44:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012c46:	687b      	ldr	r3, [r7, #4]
 8012c48:	681b      	ldr	r3, [r3, #0]
 8012c4a:	3308      	adds	r3, #8
 8012c4c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012c4e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8012c50:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012c52:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8012c54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012c56:	e841 2300 	strex	r3, r2, [r1]
 8012c5a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8012c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c5e:	2b00      	cmp	r3, #0
 8012c60:	d1e5      	bne.n	8012c2e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012c62:	687b      	ldr	r3, [r7, #4]
 8012c64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012c66:	2b01      	cmp	r3, #1
 8012c68:	d118      	bne.n	8012c9c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012c6a:	687b      	ldr	r3, [r7, #4]
 8012c6c:	681b      	ldr	r3, [r3, #0]
 8012c6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012c70:	68fb      	ldr	r3, [r7, #12]
 8012c72:	e853 3f00 	ldrex	r3, [r3]
 8012c76:	60bb      	str	r3, [r7, #8]
   return(result);
 8012c78:	68bb      	ldr	r3, [r7, #8]
 8012c7a:	f023 0310 	bic.w	r3, r3, #16
 8012c7e:	647b      	str	r3, [r7, #68]	@ 0x44
 8012c80:	687b      	ldr	r3, [r7, #4]
 8012c82:	681b      	ldr	r3, [r3, #0]
 8012c84:	461a      	mov	r2, r3
 8012c86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012c88:	61bb      	str	r3, [r7, #24]
 8012c8a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012c8c:	6979      	ldr	r1, [r7, #20]
 8012c8e:	69ba      	ldr	r2, [r7, #24]
 8012c90:	e841 2300 	strex	r3, r2, [r1]
 8012c94:	613b      	str	r3, [r7, #16]
   return(result);
 8012c96:	693b      	ldr	r3, [r7, #16]
 8012c98:	2b00      	cmp	r3, #0
 8012c9a:	d1e6      	bne.n	8012c6a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8012c9c:	687b      	ldr	r3, [r7, #4]
 8012c9e:	2220      	movs	r2, #32
 8012ca0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012ca4:	687b      	ldr	r3, [r7, #4]
 8012ca6:	2200      	movs	r2, #0
 8012ca8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8012caa:	687b      	ldr	r3, [r7, #4]
 8012cac:	2200      	movs	r2, #0
 8012cae:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8012cb0:	bf00      	nop
 8012cb2:	3754      	adds	r7, #84	@ 0x54
 8012cb4:	46bd      	mov	sp, r7
 8012cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cba:	4770      	bx	lr
 8012cbc:	effffffe 	.word	0xeffffffe

08012cc0 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8012cc0:	b580      	push	{r7, lr}
 8012cc2:	b090      	sub	sp, #64	@ 0x40
 8012cc4:	af00      	add	r7, sp, #0
 8012cc6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8012cc8:	687b      	ldr	r3, [r7, #4]
 8012cca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012ccc:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8012cce:	687b      	ldr	r3, [r7, #4]
 8012cd0:	69db      	ldr	r3, [r3, #28]
 8012cd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012cd6:	d037      	beq.n	8012d48 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 8012cd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012cda:	2200      	movs	r2, #0
 8012cdc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8012ce0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012ce2:	681b      	ldr	r3, [r3, #0]
 8012ce4:	3308      	adds	r3, #8
 8012ce6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012cea:	e853 3f00 	ldrex	r3, [r3]
 8012cee:	623b      	str	r3, [r7, #32]
   return(result);
 8012cf0:	6a3b      	ldr	r3, [r7, #32]
 8012cf2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012cf6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012cf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012cfa:	681b      	ldr	r3, [r3, #0]
 8012cfc:	3308      	adds	r3, #8
 8012cfe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012d00:	633a      	str	r2, [r7, #48]	@ 0x30
 8012d02:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012d04:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8012d06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012d08:	e841 2300 	strex	r3, r2, [r1]
 8012d0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8012d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d10:	2b00      	cmp	r3, #0
 8012d12:	d1e5      	bne.n	8012ce0 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8012d14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012d16:	681b      	ldr	r3, [r3, #0]
 8012d18:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012d1a:	693b      	ldr	r3, [r7, #16]
 8012d1c:	e853 3f00 	ldrex	r3, [r3]
 8012d20:	60fb      	str	r3, [r7, #12]
   return(result);
 8012d22:	68fb      	ldr	r3, [r7, #12]
 8012d24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012d28:	637b      	str	r3, [r7, #52]	@ 0x34
 8012d2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012d2c:	681b      	ldr	r3, [r3, #0]
 8012d2e:	461a      	mov	r2, r3
 8012d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012d32:	61fb      	str	r3, [r7, #28]
 8012d34:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012d36:	69b9      	ldr	r1, [r7, #24]
 8012d38:	69fa      	ldr	r2, [r7, #28]
 8012d3a:	e841 2300 	strex	r3, r2, [r1]
 8012d3e:	617b      	str	r3, [r7, #20]
   return(result);
 8012d40:	697b      	ldr	r3, [r7, #20]
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	d1e6      	bne.n	8012d14 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8012d46:	e002      	b.n	8012d4e <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 8012d48:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8012d4a:	f7ee feb6 	bl	8001aba <HAL_UART_TxCpltCallback>
}
 8012d4e:	bf00      	nop
 8012d50:	3740      	adds	r7, #64	@ 0x40
 8012d52:	46bd      	mov	sp, r7
 8012d54:	bd80      	pop	{r7, pc}

08012d56 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8012d56:	b580      	push	{r7, lr}
 8012d58:	b084      	sub	sp, #16
 8012d5a:	af00      	add	r7, sp, #0
 8012d5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8012d5e:	687b      	ldr	r3, [r7, #4]
 8012d60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012d62:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8012d64:	68f8      	ldr	r0, [r7, #12]
 8012d66:	f7fe fe9f 	bl	8011aa8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8012d6a:	bf00      	nop
 8012d6c:	3710      	adds	r7, #16
 8012d6e:	46bd      	mov	sp, r7
 8012d70:	bd80      	pop	{r7, pc}

08012d72 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8012d72:	b580      	push	{r7, lr}
 8012d74:	b086      	sub	sp, #24
 8012d76:	af00      	add	r7, sp, #0
 8012d78:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8012d7a:	687b      	ldr	r3, [r7, #4]
 8012d7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012d7e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8012d80:	697b      	ldr	r3, [r7, #20]
 8012d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012d86:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8012d88:	697b      	ldr	r3, [r7, #20]
 8012d8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8012d8e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8012d90:	697b      	ldr	r3, [r7, #20]
 8012d92:	681b      	ldr	r3, [r3, #0]
 8012d94:	689b      	ldr	r3, [r3, #8]
 8012d96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012d9a:	2b80      	cmp	r3, #128	@ 0x80
 8012d9c:	d109      	bne.n	8012db2 <UART_DMAError+0x40>
 8012d9e:	693b      	ldr	r3, [r7, #16]
 8012da0:	2b21      	cmp	r3, #33	@ 0x21
 8012da2:	d106      	bne.n	8012db2 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8012da4:	697b      	ldr	r3, [r7, #20]
 8012da6:	2200      	movs	r2, #0
 8012da8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8012dac:	6978      	ldr	r0, [r7, #20]
 8012dae:	f7ff fedf 	bl	8012b70 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8012db2:	697b      	ldr	r3, [r7, #20]
 8012db4:	681b      	ldr	r3, [r3, #0]
 8012db6:	689b      	ldr	r3, [r3, #8]
 8012db8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012dbc:	2b40      	cmp	r3, #64	@ 0x40
 8012dbe:	d109      	bne.n	8012dd4 <UART_DMAError+0x62>
 8012dc0:	68fb      	ldr	r3, [r7, #12]
 8012dc2:	2b22      	cmp	r3, #34	@ 0x22
 8012dc4:	d106      	bne.n	8012dd4 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8012dc6:	697b      	ldr	r3, [r7, #20]
 8012dc8:	2200      	movs	r2, #0
 8012dca:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8012dce:	6978      	ldr	r0, [r7, #20]
 8012dd0:	f7ff ff10 	bl	8012bf4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8012dd4:	697b      	ldr	r3, [r7, #20]
 8012dd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012dda:	f043 0210 	orr.w	r2, r3, #16
 8012dde:	697b      	ldr	r3, [r7, #20]
 8012de0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8012de4:	6978      	ldr	r0, [r7, #20]
 8012de6:	f7ee fe7e 	bl	8001ae6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8012dea:	bf00      	nop
 8012dec:	3718      	adds	r7, #24
 8012dee:	46bd      	mov	sp, r7
 8012df0:	bd80      	pop	{r7, pc}

08012df2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8012df2:	b580      	push	{r7, lr}
 8012df4:	b084      	sub	sp, #16
 8012df6:	af00      	add	r7, sp, #0
 8012df8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8012dfa:	687b      	ldr	r3, [r7, #4]
 8012dfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012dfe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8012e00:	68fb      	ldr	r3, [r7, #12]
 8012e02:	2200      	movs	r2, #0
 8012e04:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8012e08:	68f8      	ldr	r0, [r7, #12]
 8012e0a:	f7ee fe6c 	bl	8001ae6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8012e0e:	bf00      	nop
 8012e10:	3710      	adds	r7, #16
 8012e12:	46bd      	mov	sp, r7
 8012e14:	bd80      	pop	{r7, pc}

08012e16 <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8012e16:	b580      	push	{r7, lr}
 8012e18:	b084      	sub	sp, #16
 8012e1a:	af00      	add	r7, sp, #0
 8012e1c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8012e1e:	687b      	ldr	r3, [r7, #4]
 8012e20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012e22:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 8012e24:	68fb      	ldr	r3, [r7, #12]
 8012e26:	2200      	movs	r2, #0
 8012e28:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8012e2c:	68fb      	ldr	r3, [r7, #12]
 8012e2e:	681b      	ldr	r3, [r3, #0]
 8012e30:	220f      	movs	r2, #15
 8012e32:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8012e34:	68fb      	ldr	r3, [r7, #12]
 8012e36:	681b      	ldr	r3, [r3, #0]
 8012e38:	699a      	ldr	r2, [r3, #24]
 8012e3a:	68fb      	ldr	r3, [r7, #12]
 8012e3c:	681b      	ldr	r3, [r3, #0]
 8012e3e:	f042 0208 	orr.w	r2, r2, #8
 8012e42:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8012e44:	68fb      	ldr	r3, [r7, #12]
 8012e46:	2220      	movs	r2, #32
 8012e48:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012e4c:	68fb      	ldr	r3, [r7, #12]
 8012e4e:	2200      	movs	r2, #0
 8012e50:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8012e52:	68f8      	ldr	r0, [r7, #12]
 8012e54:	f7fe fe32 	bl	8011abc <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8012e58:	bf00      	nop
 8012e5a:	3710      	adds	r7, #16
 8012e5c:	46bd      	mov	sp, r7
 8012e5e:	bd80      	pop	{r7, pc}

08012e60 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8012e60:	b580      	push	{r7, lr}
 8012e62:	b088      	sub	sp, #32
 8012e64:	af00      	add	r7, sp, #0
 8012e66:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8012e68:	687b      	ldr	r3, [r7, #4]
 8012e6a:	681b      	ldr	r3, [r3, #0]
 8012e6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012e6e:	68fb      	ldr	r3, [r7, #12]
 8012e70:	e853 3f00 	ldrex	r3, [r3]
 8012e74:	60bb      	str	r3, [r7, #8]
   return(result);
 8012e76:	68bb      	ldr	r3, [r7, #8]
 8012e78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012e7c:	61fb      	str	r3, [r7, #28]
 8012e7e:	687b      	ldr	r3, [r7, #4]
 8012e80:	681b      	ldr	r3, [r3, #0]
 8012e82:	461a      	mov	r2, r3
 8012e84:	69fb      	ldr	r3, [r7, #28]
 8012e86:	61bb      	str	r3, [r7, #24]
 8012e88:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012e8a:	6979      	ldr	r1, [r7, #20]
 8012e8c:	69ba      	ldr	r2, [r7, #24]
 8012e8e:	e841 2300 	strex	r3, r2, [r1]
 8012e92:	613b      	str	r3, [r7, #16]
   return(result);
 8012e94:	693b      	ldr	r3, [r7, #16]
 8012e96:	2b00      	cmp	r3, #0
 8012e98:	d1e6      	bne.n	8012e68 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8012e9a:	687b      	ldr	r3, [r7, #4]
 8012e9c:	2220      	movs	r2, #32
 8012e9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8012ea2:	687b      	ldr	r3, [r7, #4]
 8012ea4:	2200      	movs	r2, #0
 8012ea6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8012ea8:	6878      	ldr	r0, [r7, #4]
 8012eaa:	f7ee fe06 	bl	8001aba <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8012eae:	bf00      	nop
 8012eb0:	3720      	adds	r7, #32
 8012eb2:	46bd      	mov	sp, r7
 8012eb4:	bd80      	pop	{r7, pc}
	...

08012eb8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8012eb8:	b580      	push	{r7, lr}
 8012eba:	b09c      	sub	sp, #112	@ 0x70
 8012ebc:	af00      	add	r7, sp, #0
 8012ebe:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8012ec0:	687b      	ldr	r3, [r7, #4]
 8012ec2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8012ec6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8012eca:	687b      	ldr	r3, [r7, #4]
 8012ecc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8012ed0:	2b22      	cmp	r3, #34	@ 0x22
 8012ed2:	f040 80be 	bne.w	8013052 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8012ed6:	687b      	ldr	r3, [r7, #4]
 8012ed8:	681b      	ldr	r3, [r3, #0]
 8012eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012edc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8012ee0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8012ee4:	b2d9      	uxtb	r1, r3
 8012ee6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8012eea:	b2da      	uxtb	r2, r3
 8012eec:	687b      	ldr	r3, [r7, #4]
 8012eee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012ef0:	400a      	ands	r2, r1
 8012ef2:	b2d2      	uxtb	r2, r2
 8012ef4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8012ef6:	687b      	ldr	r3, [r7, #4]
 8012ef8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012efa:	1c5a      	adds	r2, r3, #1
 8012efc:	687b      	ldr	r3, [r7, #4]
 8012efe:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8012f00:	687b      	ldr	r3, [r7, #4]
 8012f02:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8012f06:	b29b      	uxth	r3, r3
 8012f08:	3b01      	subs	r3, #1
 8012f0a:	b29a      	uxth	r2, r3
 8012f0c:	687b      	ldr	r3, [r7, #4]
 8012f0e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8012f12:	687b      	ldr	r3, [r7, #4]
 8012f14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8012f18:	b29b      	uxth	r3, r3
 8012f1a:	2b00      	cmp	r3, #0
 8012f1c:	f040 80a1 	bne.w	8013062 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012f20:	687b      	ldr	r3, [r7, #4]
 8012f22:	681b      	ldr	r3, [r3, #0]
 8012f24:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012f26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012f28:	e853 3f00 	ldrex	r3, [r3]
 8012f2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8012f2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012f30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012f34:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012f36:	687b      	ldr	r3, [r7, #4]
 8012f38:	681b      	ldr	r3, [r3, #0]
 8012f3a:	461a      	mov	r2, r3
 8012f3c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012f3e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8012f40:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012f42:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8012f44:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8012f46:	e841 2300 	strex	r3, r2, [r1]
 8012f4a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8012f4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012f4e:	2b00      	cmp	r3, #0
 8012f50:	d1e6      	bne.n	8012f20 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012f52:	687b      	ldr	r3, [r7, #4]
 8012f54:	681b      	ldr	r3, [r3, #0]
 8012f56:	3308      	adds	r3, #8
 8012f58:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012f5c:	e853 3f00 	ldrex	r3, [r3]
 8012f60:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8012f62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012f64:	f023 0301 	bic.w	r3, r3, #1
 8012f68:	667b      	str	r3, [r7, #100]	@ 0x64
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	681b      	ldr	r3, [r3, #0]
 8012f6e:	3308      	adds	r3, #8
 8012f70:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8012f72:	647a      	str	r2, [r7, #68]	@ 0x44
 8012f74:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012f76:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8012f78:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012f7a:	e841 2300 	strex	r3, r2, [r1]
 8012f7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8012f80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012f82:	2b00      	cmp	r3, #0
 8012f84:	d1e5      	bne.n	8012f52 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8012f86:	687b      	ldr	r3, [r7, #4]
 8012f88:	2220      	movs	r2, #32
 8012f8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8012f8e:	687b      	ldr	r3, [r7, #4]
 8012f90:	2200      	movs	r2, #0
 8012f92:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012f94:	687b      	ldr	r3, [r7, #4]
 8012f96:	2200      	movs	r2, #0
 8012f98:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8012f9a:	687b      	ldr	r3, [r7, #4]
 8012f9c:	681b      	ldr	r3, [r3, #0]
 8012f9e:	4a33      	ldr	r2, [pc, #204]	@ (801306c <UART_RxISR_8BIT+0x1b4>)
 8012fa0:	4293      	cmp	r3, r2
 8012fa2:	d01f      	beq.n	8012fe4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8012fa4:	687b      	ldr	r3, [r7, #4]
 8012fa6:	681b      	ldr	r3, [r3, #0]
 8012fa8:	685b      	ldr	r3, [r3, #4]
 8012faa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8012fae:	2b00      	cmp	r3, #0
 8012fb0:	d018      	beq.n	8012fe4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8012fb2:	687b      	ldr	r3, [r7, #4]
 8012fb4:	681b      	ldr	r3, [r3, #0]
 8012fb6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012fba:	e853 3f00 	ldrex	r3, [r3]
 8012fbe:	623b      	str	r3, [r7, #32]
   return(result);
 8012fc0:	6a3b      	ldr	r3, [r7, #32]
 8012fc2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8012fc6:	663b      	str	r3, [r7, #96]	@ 0x60
 8012fc8:	687b      	ldr	r3, [r7, #4]
 8012fca:	681b      	ldr	r3, [r3, #0]
 8012fcc:	461a      	mov	r2, r3
 8012fce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012fd0:	633b      	str	r3, [r7, #48]	@ 0x30
 8012fd2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012fd4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8012fd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012fd8:	e841 2300 	strex	r3, r2, [r1]
 8012fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8012fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012fe0:	2b00      	cmp	r3, #0
 8012fe2:	d1e6      	bne.n	8012fb2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012fe4:	687b      	ldr	r3, [r7, #4]
 8012fe6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012fe8:	2b01      	cmp	r3, #1
 8012fea:	d12e      	bne.n	801304a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012fec:	687b      	ldr	r3, [r7, #4]
 8012fee:	2200      	movs	r2, #0
 8012ff0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012ff2:	687b      	ldr	r3, [r7, #4]
 8012ff4:	681b      	ldr	r3, [r3, #0]
 8012ff6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012ff8:	693b      	ldr	r3, [r7, #16]
 8012ffa:	e853 3f00 	ldrex	r3, [r3]
 8012ffe:	60fb      	str	r3, [r7, #12]
   return(result);
 8013000:	68fb      	ldr	r3, [r7, #12]
 8013002:	f023 0310 	bic.w	r3, r3, #16
 8013006:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8013008:	687b      	ldr	r3, [r7, #4]
 801300a:	681b      	ldr	r3, [r3, #0]
 801300c:	461a      	mov	r2, r3
 801300e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013010:	61fb      	str	r3, [r7, #28]
 8013012:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013014:	69b9      	ldr	r1, [r7, #24]
 8013016:	69fa      	ldr	r2, [r7, #28]
 8013018:	e841 2300 	strex	r3, r2, [r1]
 801301c:	617b      	str	r3, [r7, #20]
   return(result);
 801301e:	697b      	ldr	r3, [r7, #20]
 8013020:	2b00      	cmp	r3, #0
 8013022:	d1e6      	bne.n	8012ff2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8013024:	687b      	ldr	r3, [r7, #4]
 8013026:	681b      	ldr	r3, [r3, #0]
 8013028:	69db      	ldr	r3, [r3, #28]
 801302a:	f003 0310 	and.w	r3, r3, #16
 801302e:	2b10      	cmp	r3, #16
 8013030:	d103      	bne.n	801303a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8013032:	687b      	ldr	r3, [r7, #4]
 8013034:	681b      	ldr	r3, [r3, #0]
 8013036:	2210      	movs	r2, #16
 8013038:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801303a:	687b      	ldr	r3, [r7, #4]
 801303c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013040:	4619      	mov	r1, r3
 8013042:	6878      	ldr	r0, [r7, #4]
 8013044:	f7fe fd44 	bl	8011ad0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8013048:	e00b      	b.n	8013062 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 801304a:	6878      	ldr	r0, [r7, #4]
 801304c:	f7ee fd40 	bl	8001ad0 <HAL_UART_RxCpltCallback>
}
 8013050:	e007      	b.n	8013062 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013052:	687b      	ldr	r3, [r7, #4]
 8013054:	681b      	ldr	r3, [r3, #0]
 8013056:	699a      	ldr	r2, [r3, #24]
 8013058:	687b      	ldr	r3, [r7, #4]
 801305a:	681b      	ldr	r3, [r3, #0]
 801305c:	f042 0208 	orr.w	r2, r2, #8
 8013060:	619a      	str	r2, [r3, #24]
}
 8013062:	bf00      	nop
 8013064:	3770      	adds	r7, #112	@ 0x70
 8013066:	46bd      	mov	sp, r7
 8013068:	bd80      	pop	{r7, pc}
 801306a:	bf00      	nop
 801306c:	58000c00 	.word	0x58000c00

08013070 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8013070:	b580      	push	{r7, lr}
 8013072:	b09c      	sub	sp, #112	@ 0x70
 8013074:	af00      	add	r7, sp, #0
 8013076:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8013078:	687b      	ldr	r3, [r7, #4]
 801307a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801307e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8013082:	687b      	ldr	r3, [r7, #4]
 8013084:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013088:	2b22      	cmp	r3, #34	@ 0x22
 801308a:	f040 80be 	bne.w	801320a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801308e:	687b      	ldr	r3, [r7, #4]
 8013090:	681b      	ldr	r3, [r3, #0]
 8013092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013094:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8013098:	687b      	ldr	r3, [r7, #4]
 801309a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801309c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 801309e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80130a2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80130a6:	4013      	ands	r3, r2
 80130a8:	b29a      	uxth	r2, r3
 80130aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80130ac:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80130ae:	687b      	ldr	r3, [r7, #4]
 80130b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80130b2:	1c9a      	adds	r2, r3, #2
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80130b8:	687b      	ldr	r3, [r7, #4]
 80130ba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80130be:	b29b      	uxth	r3, r3
 80130c0:	3b01      	subs	r3, #1
 80130c2:	b29a      	uxth	r2, r3
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80130ca:	687b      	ldr	r3, [r7, #4]
 80130cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80130d0:	b29b      	uxth	r3, r3
 80130d2:	2b00      	cmp	r3, #0
 80130d4:	f040 80a1 	bne.w	801321a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80130d8:	687b      	ldr	r3, [r7, #4]
 80130da:	681b      	ldr	r3, [r3, #0]
 80130dc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80130de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80130e0:	e853 3f00 	ldrex	r3, [r3]
 80130e4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80130e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80130e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80130ec:	667b      	str	r3, [r7, #100]	@ 0x64
 80130ee:	687b      	ldr	r3, [r7, #4]
 80130f0:	681b      	ldr	r3, [r3, #0]
 80130f2:	461a      	mov	r2, r3
 80130f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80130f6:	657b      	str	r3, [r7, #84]	@ 0x54
 80130f8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80130fa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80130fc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80130fe:	e841 2300 	strex	r3, r2, [r1]
 8013102:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8013104:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013106:	2b00      	cmp	r3, #0
 8013108:	d1e6      	bne.n	80130d8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801310a:	687b      	ldr	r3, [r7, #4]
 801310c:	681b      	ldr	r3, [r3, #0]
 801310e:	3308      	adds	r3, #8
 8013110:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013112:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013114:	e853 3f00 	ldrex	r3, [r3]
 8013118:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801311a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801311c:	f023 0301 	bic.w	r3, r3, #1
 8013120:	663b      	str	r3, [r7, #96]	@ 0x60
 8013122:	687b      	ldr	r3, [r7, #4]
 8013124:	681b      	ldr	r3, [r3, #0]
 8013126:	3308      	adds	r3, #8
 8013128:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801312a:	643a      	str	r2, [r7, #64]	@ 0x40
 801312c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801312e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013130:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013132:	e841 2300 	strex	r3, r2, [r1]
 8013136:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8013138:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801313a:	2b00      	cmp	r3, #0
 801313c:	d1e5      	bne.n	801310a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801313e:	687b      	ldr	r3, [r7, #4]
 8013140:	2220      	movs	r2, #32
 8013142:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8013146:	687b      	ldr	r3, [r7, #4]
 8013148:	2200      	movs	r2, #0
 801314a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 801314c:	687b      	ldr	r3, [r7, #4]
 801314e:	2200      	movs	r2, #0
 8013150:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8013152:	687b      	ldr	r3, [r7, #4]
 8013154:	681b      	ldr	r3, [r3, #0]
 8013156:	4a33      	ldr	r2, [pc, #204]	@ (8013224 <UART_RxISR_16BIT+0x1b4>)
 8013158:	4293      	cmp	r3, r2
 801315a:	d01f      	beq.n	801319c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801315c:	687b      	ldr	r3, [r7, #4]
 801315e:	681b      	ldr	r3, [r3, #0]
 8013160:	685b      	ldr	r3, [r3, #4]
 8013162:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013166:	2b00      	cmp	r3, #0
 8013168:	d018      	beq.n	801319c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801316a:	687b      	ldr	r3, [r7, #4]
 801316c:	681b      	ldr	r3, [r3, #0]
 801316e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013170:	6a3b      	ldr	r3, [r7, #32]
 8013172:	e853 3f00 	ldrex	r3, [r3]
 8013176:	61fb      	str	r3, [r7, #28]
   return(result);
 8013178:	69fb      	ldr	r3, [r7, #28]
 801317a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801317e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8013180:	687b      	ldr	r3, [r7, #4]
 8013182:	681b      	ldr	r3, [r3, #0]
 8013184:	461a      	mov	r2, r3
 8013186:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013188:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801318a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801318c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801318e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013190:	e841 2300 	strex	r3, r2, [r1]
 8013194:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8013196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013198:	2b00      	cmp	r3, #0
 801319a:	d1e6      	bne.n	801316a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801319c:	687b      	ldr	r3, [r7, #4]
 801319e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80131a0:	2b01      	cmp	r3, #1
 80131a2:	d12e      	bne.n	8013202 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80131a4:	687b      	ldr	r3, [r7, #4]
 80131a6:	2200      	movs	r2, #0
 80131a8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80131aa:	687b      	ldr	r3, [r7, #4]
 80131ac:	681b      	ldr	r3, [r3, #0]
 80131ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80131b0:	68fb      	ldr	r3, [r7, #12]
 80131b2:	e853 3f00 	ldrex	r3, [r3]
 80131b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80131b8:	68bb      	ldr	r3, [r7, #8]
 80131ba:	f023 0310 	bic.w	r3, r3, #16
 80131be:	65bb      	str	r3, [r7, #88]	@ 0x58
 80131c0:	687b      	ldr	r3, [r7, #4]
 80131c2:	681b      	ldr	r3, [r3, #0]
 80131c4:	461a      	mov	r2, r3
 80131c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80131c8:	61bb      	str	r3, [r7, #24]
 80131ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80131cc:	6979      	ldr	r1, [r7, #20]
 80131ce:	69ba      	ldr	r2, [r7, #24]
 80131d0:	e841 2300 	strex	r3, r2, [r1]
 80131d4:	613b      	str	r3, [r7, #16]
   return(result);
 80131d6:	693b      	ldr	r3, [r7, #16]
 80131d8:	2b00      	cmp	r3, #0
 80131da:	d1e6      	bne.n	80131aa <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80131dc:	687b      	ldr	r3, [r7, #4]
 80131de:	681b      	ldr	r3, [r3, #0]
 80131e0:	69db      	ldr	r3, [r3, #28]
 80131e2:	f003 0310 	and.w	r3, r3, #16
 80131e6:	2b10      	cmp	r3, #16
 80131e8:	d103      	bne.n	80131f2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80131ea:	687b      	ldr	r3, [r7, #4]
 80131ec:	681b      	ldr	r3, [r3, #0]
 80131ee:	2210      	movs	r2, #16
 80131f0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80131f2:	687b      	ldr	r3, [r7, #4]
 80131f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80131f8:	4619      	mov	r1, r3
 80131fa:	6878      	ldr	r0, [r7, #4]
 80131fc:	f7fe fc68 	bl	8011ad0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8013200:	e00b      	b.n	801321a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8013202:	6878      	ldr	r0, [r7, #4]
 8013204:	f7ee fc64 	bl	8001ad0 <HAL_UART_RxCpltCallback>
}
 8013208:	e007      	b.n	801321a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801320a:	687b      	ldr	r3, [r7, #4]
 801320c:	681b      	ldr	r3, [r3, #0]
 801320e:	699a      	ldr	r2, [r3, #24]
 8013210:	687b      	ldr	r3, [r7, #4]
 8013212:	681b      	ldr	r3, [r3, #0]
 8013214:	f042 0208 	orr.w	r2, r2, #8
 8013218:	619a      	str	r2, [r3, #24]
}
 801321a:	bf00      	nop
 801321c:	3770      	adds	r7, #112	@ 0x70
 801321e:	46bd      	mov	sp, r7
 8013220:	bd80      	pop	{r7, pc}
 8013222:	bf00      	nop
 8013224:	58000c00 	.word	0x58000c00

08013228 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8013228:	b580      	push	{r7, lr}
 801322a:	b0ac      	sub	sp, #176	@ 0xb0
 801322c:	af00      	add	r7, sp, #0
 801322e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8013230:	687b      	ldr	r3, [r7, #4]
 8013232:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8013236:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801323a:	687b      	ldr	r3, [r7, #4]
 801323c:	681b      	ldr	r3, [r3, #0]
 801323e:	69db      	ldr	r3, [r3, #28]
 8013240:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8013244:	687b      	ldr	r3, [r7, #4]
 8013246:	681b      	ldr	r3, [r3, #0]
 8013248:	681b      	ldr	r3, [r3, #0]
 801324a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801324e:	687b      	ldr	r3, [r7, #4]
 8013250:	681b      	ldr	r3, [r3, #0]
 8013252:	689b      	ldr	r3, [r3, #8]
 8013254:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8013258:	687b      	ldr	r3, [r7, #4]
 801325a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801325e:	2b22      	cmp	r3, #34	@ 0x22
 8013260:	f040 8181 	bne.w	8013566 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8013264:	687b      	ldr	r3, [r7, #4]
 8013266:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801326a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801326e:	e124      	b.n	80134ba <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8013270:	687b      	ldr	r3, [r7, #4]
 8013272:	681b      	ldr	r3, [r3, #0]
 8013274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013276:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 801327a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 801327e:	b2d9      	uxtb	r1, r3
 8013280:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8013284:	b2da      	uxtb	r2, r3
 8013286:	687b      	ldr	r3, [r7, #4]
 8013288:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801328a:	400a      	ands	r2, r1
 801328c:	b2d2      	uxtb	r2, r2
 801328e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8013290:	687b      	ldr	r3, [r7, #4]
 8013292:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013294:	1c5a      	adds	r2, r3, #1
 8013296:	687b      	ldr	r3, [r7, #4]
 8013298:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 801329a:	687b      	ldr	r3, [r7, #4]
 801329c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80132a0:	b29b      	uxth	r3, r3
 80132a2:	3b01      	subs	r3, #1
 80132a4:	b29a      	uxth	r2, r3
 80132a6:	687b      	ldr	r3, [r7, #4]
 80132a8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80132ac:	687b      	ldr	r3, [r7, #4]
 80132ae:	681b      	ldr	r3, [r3, #0]
 80132b0:	69db      	ldr	r3, [r3, #28]
 80132b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80132b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80132ba:	f003 0307 	and.w	r3, r3, #7
 80132be:	2b00      	cmp	r3, #0
 80132c0:	d053      	beq.n	801336a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80132c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80132c6:	f003 0301 	and.w	r3, r3, #1
 80132ca:	2b00      	cmp	r3, #0
 80132cc:	d011      	beq.n	80132f2 <UART_RxISR_8BIT_FIFOEN+0xca>
 80132ce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80132d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80132d6:	2b00      	cmp	r3, #0
 80132d8:	d00b      	beq.n	80132f2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80132da:	687b      	ldr	r3, [r7, #4]
 80132dc:	681b      	ldr	r3, [r3, #0]
 80132de:	2201      	movs	r2, #1
 80132e0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80132e2:	687b      	ldr	r3, [r7, #4]
 80132e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80132e8:	f043 0201 	orr.w	r2, r3, #1
 80132ec:	687b      	ldr	r3, [r7, #4]
 80132ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80132f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80132f6:	f003 0302 	and.w	r3, r3, #2
 80132fa:	2b00      	cmp	r3, #0
 80132fc:	d011      	beq.n	8013322 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80132fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8013302:	f003 0301 	and.w	r3, r3, #1
 8013306:	2b00      	cmp	r3, #0
 8013308:	d00b      	beq.n	8013322 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801330a:	687b      	ldr	r3, [r7, #4]
 801330c:	681b      	ldr	r3, [r3, #0]
 801330e:	2202      	movs	r2, #2
 8013310:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8013312:	687b      	ldr	r3, [r7, #4]
 8013314:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013318:	f043 0204 	orr.w	r2, r3, #4
 801331c:	687b      	ldr	r3, [r7, #4]
 801331e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013322:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013326:	f003 0304 	and.w	r3, r3, #4
 801332a:	2b00      	cmp	r3, #0
 801332c:	d011      	beq.n	8013352 <UART_RxISR_8BIT_FIFOEN+0x12a>
 801332e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8013332:	f003 0301 	and.w	r3, r3, #1
 8013336:	2b00      	cmp	r3, #0
 8013338:	d00b      	beq.n	8013352 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801333a:	687b      	ldr	r3, [r7, #4]
 801333c:	681b      	ldr	r3, [r3, #0]
 801333e:	2204      	movs	r2, #4
 8013340:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8013342:	687b      	ldr	r3, [r7, #4]
 8013344:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013348:	f043 0202 	orr.w	r2, r3, #2
 801334c:	687b      	ldr	r3, [r7, #4]
 801334e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8013352:	687b      	ldr	r3, [r7, #4]
 8013354:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013358:	2b00      	cmp	r3, #0
 801335a:	d006      	beq.n	801336a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801335c:	6878      	ldr	r0, [r7, #4]
 801335e:	f7ee fbc2 	bl	8001ae6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013362:	687b      	ldr	r3, [r7, #4]
 8013364:	2200      	movs	r2, #0
 8013366:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 801336a:	687b      	ldr	r3, [r7, #4]
 801336c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013370:	b29b      	uxth	r3, r3
 8013372:	2b00      	cmp	r3, #0
 8013374:	f040 80a1 	bne.w	80134ba <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8013378:	687b      	ldr	r3, [r7, #4]
 801337a:	681b      	ldr	r3, [r3, #0]
 801337c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801337e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8013380:	e853 3f00 	ldrex	r3, [r3]
 8013384:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8013386:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013388:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801338c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8013390:	687b      	ldr	r3, [r7, #4]
 8013392:	681b      	ldr	r3, [r3, #0]
 8013394:	461a      	mov	r2, r3
 8013396:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801339a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801339c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801339e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80133a0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80133a2:	e841 2300 	strex	r3, r2, [r1]
 80133a6:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80133a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80133aa:	2b00      	cmp	r3, #0
 80133ac:	d1e4      	bne.n	8013378 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80133ae:	687b      	ldr	r3, [r7, #4]
 80133b0:	681b      	ldr	r3, [r3, #0]
 80133b2:	3308      	adds	r3, #8
 80133b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80133b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80133b8:	e853 3f00 	ldrex	r3, [r3]
 80133bc:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80133be:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80133c0:	4b6f      	ldr	r3, [pc, #444]	@ (8013580 <UART_RxISR_8BIT_FIFOEN+0x358>)
 80133c2:	4013      	ands	r3, r2
 80133c4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80133c8:	687b      	ldr	r3, [r7, #4]
 80133ca:	681b      	ldr	r3, [r3, #0]
 80133cc:	3308      	adds	r3, #8
 80133ce:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80133d2:	66ba      	str	r2, [r7, #104]	@ 0x68
 80133d4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80133d6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80133d8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80133da:	e841 2300 	strex	r3, r2, [r1]
 80133de:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80133e0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80133e2:	2b00      	cmp	r3, #0
 80133e4:	d1e3      	bne.n	80133ae <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80133e6:	687b      	ldr	r3, [r7, #4]
 80133e8:	2220      	movs	r2, #32
 80133ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	2200      	movs	r2, #0
 80133f2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80133f4:	687b      	ldr	r3, [r7, #4]
 80133f6:	2200      	movs	r2, #0
 80133f8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80133fa:	687b      	ldr	r3, [r7, #4]
 80133fc:	681b      	ldr	r3, [r3, #0]
 80133fe:	4a61      	ldr	r2, [pc, #388]	@ (8013584 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8013400:	4293      	cmp	r3, r2
 8013402:	d021      	beq.n	8013448 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013404:	687b      	ldr	r3, [r7, #4]
 8013406:	681b      	ldr	r3, [r3, #0]
 8013408:	685b      	ldr	r3, [r3, #4]
 801340a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801340e:	2b00      	cmp	r3, #0
 8013410:	d01a      	beq.n	8013448 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8013412:	687b      	ldr	r3, [r7, #4]
 8013414:	681b      	ldr	r3, [r3, #0]
 8013416:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013418:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801341a:	e853 3f00 	ldrex	r3, [r3]
 801341e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8013420:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013422:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8013426:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	681b      	ldr	r3, [r3, #0]
 801342e:	461a      	mov	r2, r3
 8013430:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8013434:	657b      	str	r3, [r7, #84]	@ 0x54
 8013436:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013438:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801343a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801343c:	e841 2300 	strex	r3, r2, [r1]
 8013440:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8013442:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013444:	2b00      	cmp	r3, #0
 8013446:	d1e4      	bne.n	8013412 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013448:	687b      	ldr	r3, [r7, #4]
 801344a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801344c:	2b01      	cmp	r3, #1
 801344e:	d130      	bne.n	80134b2 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013450:	687b      	ldr	r3, [r7, #4]
 8013452:	2200      	movs	r2, #0
 8013454:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013456:	687b      	ldr	r3, [r7, #4]
 8013458:	681b      	ldr	r3, [r3, #0]
 801345a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801345c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801345e:	e853 3f00 	ldrex	r3, [r3]
 8013462:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8013464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013466:	f023 0310 	bic.w	r3, r3, #16
 801346a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801346e:	687b      	ldr	r3, [r7, #4]
 8013470:	681b      	ldr	r3, [r3, #0]
 8013472:	461a      	mov	r2, r3
 8013474:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013478:	643b      	str	r3, [r7, #64]	@ 0x40
 801347a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801347c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801347e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013480:	e841 2300 	strex	r3, r2, [r1]
 8013484:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8013486:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013488:	2b00      	cmp	r3, #0
 801348a:	d1e4      	bne.n	8013456 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	681b      	ldr	r3, [r3, #0]
 8013490:	69db      	ldr	r3, [r3, #28]
 8013492:	f003 0310 	and.w	r3, r3, #16
 8013496:	2b10      	cmp	r3, #16
 8013498:	d103      	bne.n	80134a2 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801349a:	687b      	ldr	r3, [r7, #4]
 801349c:	681b      	ldr	r3, [r3, #0]
 801349e:	2210      	movs	r2, #16
 80134a0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80134a2:	687b      	ldr	r3, [r7, #4]
 80134a4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80134a8:	4619      	mov	r1, r3
 80134aa:	6878      	ldr	r0, [r7, #4]
 80134ac:	f7fe fb10 	bl	8011ad0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80134b0:	e00e      	b.n	80134d0 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 80134b2:	6878      	ldr	r0, [r7, #4]
 80134b4:	f7ee fb0c 	bl	8001ad0 <HAL_UART_RxCpltCallback>
        break;
 80134b8:	e00a      	b.n	80134d0 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80134ba:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80134be:	2b00      	cmp	r3, #0
 80134c0:	d006      	beq.n	80134d0 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 80134c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80134c6:	f003 0320 	and.w	r3, r3, #32
 80134ca:	2b00      	cmp	r3, #0
 80134cc:	f47f aed0 	bne.w	8013270 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80134d0:	687b      	ldr	r3, [r7, #4]
 80134d2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80134d6:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80134da:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80134de:	2b00      	cmp	r3, #0
 80134e0:	d049      	beq.n	8013576 <UART_RxISR_8BIT_FIFOEN+0x34e>
 80134e2:	687b      	ldr	r3, [r7, #4]
 80134e4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80134e8:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80134ec:	429a      	cmp	r2, r3
 80134ee:	d242      	bcs.n	8013576 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80134f0:	687b      	ldr	r3, [r7, #4]
 80134f2:	681b      	ldr	r3, [r3, #0]
 80134f4:	3308      	adds	r3, #8
 80134f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80134f8:	6a3b      	ldr	r3, [r7, #32]
 80134fa:	e853 3f00 	ldrex	r3, [r3]
 80134fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8013500:	69fb      	ldr	r3, [r7, #28]
 8013502:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8013506:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801350a:	687b      	ldr	r3, [r7, #4]
 801350c:	681b      	ldr	r3, [r3, #0]
 801350e:	3308      	adds	r3, #8
 8013510:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8013514:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8013516:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013518:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801351a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801351c:	e841 2300 	strex	r3, r2, [r1]
 8013520:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8013522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013524:	2b00      	cmp	r3, #0
 8013526:	d1e3      	bne.n	80134f0 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8013528:	687b      	ldr	r3, [r7, #4]
 801352a:	4a17      	ldr	r2, [pc, #92]	@ (8013588 <UART_RxISR_8BIT_FIFOEN+0x360>)
 801352c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801352e:	687b      	ldr	r3, [r7, #4]
 8013530:	681b      	ldr	r3, [r3, #0]
 8013532:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013534:	68fb      	ldr	r3, [r7, #12]
 8013536:	e853 3f00 	ldrex	r3, [r3]
 801353a:	60bb      	str	r3, [r7, #8]
   return(result);
 801353c:	68bb      	ldr	r3, [r7, #8]
 801353e:	f043 0320 	orr.w	r3, r3, #32
 8013542:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8013546:	687b      	ldr	r3, [r7, #4]
 8013548:	681b      	ldr	r3, [r3, #0]
 801354a:	461a      	mov	r2, r3
 801354c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8013550:	61bb      	str	r3, [r7, #24]
 8013552:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013554:	6979      	ldr	r1, [r7, #20]
 8013556:	69ba      	ldr	r2, [r7, #24]
 8013558:	e841 2300 	strex	r3, r2, [r1]
 801355c:	613b      	str	r3, [r7, #16]
   return(result);
 801355e:	693b      	ldr	r3, [r7, #16]
 8013560:	2b00      	cmp	r3, #0
 8013562:	d1e4      	bne.n	801352e <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8013564:	e007      	b.n	8013576 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013566:	687b      	ldr	r3, [r7, #4]
 8013568:	681b      	ldr	r3, [r3, #0]
 801356a:	699a      	ldr	r2, [r3, #24]
 801356c:	687b      	ldr	r3, [r7, #4]
 801356e:	681b      	ldr	r3, [r3, #0]
 8013570:	f042 0208 	orr.w	r2, r2, #8
 8013574:	619a      	str	r2, [r3, #24]
}
 8013576:	bf00      	nop
 8013578:	37b0      	adds	r7, #176	@ 0xb0
 801357a:	46bd      	mov	sp, r7
 801357c:	bd80      	pop	{r7, pc}
 801357e:	bf00      	nop
 8013580:	effffffe 	.word	0xeffffffe
 8013584:	58000c00 	.word	0x58000c00
 8013588:	08012eb9 	.word	0x08012eb9

0801358c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 801358c:	b580      	push	{r7, lr}
 801358e:	b0ae      	sub	sp, #184	@ 0xb8
 8013590:	af00      	add	r7, sp, #0
 8013592:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8013594:	687b      	ldr	r3, [r7, #4]
 8013596:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801359a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801359e:	687b      	ldr	r3, [r7, #4]
 80135a0:	681b      	ldr	r3, [r3, #0]
 80135a2:	69db      	ldr	r3, [r3, #28]
 80135a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80135a8:	687b      	ldr	r3, [r7, #4]
 80135aa:	681b      	ldr	r3, [r3, #0]
 80135ac:	681b      	ldr	r3, [r3, #0]
 80135ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80135b2:	687b      	ldr	r3, [r7, #4]
 80135b4:	681b      	ldr	r3, [r3, #0]
 80135b6:	689b      	ldr	r3, [r3, #8]
 80135b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80135bc:	687b      	ldr	r3, [r7, #4]
 80135be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80135c2:	2b22      	cmp	r3, #34	@ 0x22
 80135c4:	f040 8185 	bne.w	80138d2 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80135c8:	687b      	ldr	r3, [r7, #4]
 80135ca:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80135ce:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80135d2:	e128      	b.n	8013826 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80135d4:	687b      	ldr	r3, [r7, #4]
 80135d6:	681b      	ldr	r3, [r3, #0]
 80135d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80135da:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80135e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80135e6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80135ea:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80135ee:	4013      	ands	r3, r2
 80135f0:	b29a      	uxth	r2, r3
 80135f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80135f6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80135f8:	687b      	ldr	r3, [r7, #4]
 80135fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80135fc:	1c9a      	adds	r2, r3, #2
 80135fe:	687b      	ldr	r3, [r7, #4]
 8013600:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8013602:	687b      	ldr	r3, [r7, #4]
 8013604:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013608:	b29b      	uxth	r3, r3
 801360a:	3b01      	subs	r3, #1
 801360c:	b29a      	uxth	r2, r3
 801360e:	687b      	ldr	r3, [r7, #4]
 8013610:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8013614:	687b      	ldr	r3, [r7, #4]
 8013616:	681b      	ldr	r3, [r3, #0]
 8013618:	69db      	ldr	r3, [r3, #28]
 801361a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 801361e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013622:	f003 0307 	and.w	r3, r3, #7
 8013626:	2b00      	cmp	r3, #0
 8013628:	d053      	beq.n	80136d2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801362a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801362e:	f003 0301 	and.w	r3, r3, #1
 8013632:	2b00      	cmp	r3, #0
 8013634:	d011      	beq.n	801365a <UART_RxISR_16BIT_FIFOEN+0xce>
 8013636:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801363a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801363e:	2b00      	cmp	r3, #0
 8013640:	d00b      	beq.n	801365a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8013642:	687b      	ldr	r3, [r7, #4]
 8013644:	681b      	ldr	r3, [r3, #0]
 8013646:	2201      	movs	r2, #1
 8013648:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 801364a:	687b      	ldr	r3, [r7, #4]
 801364c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013650:	f043 0201 	orr.w	r2, r3, #1
 8013654:	687b      	ldr	r3, [r7, #4]
 8013656:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801365a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801365e:	f003 0302 	and.w	r3, r3, #2
 8013662:	2b00      	cmp	r3, #0
 8013664:	d011      	beq.n	801368a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8013666:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801366a:	f003 0301 	and.w	r3, r3, #1
 801366e:	2b00      	cmp	r3, #0
 8013670:	d00b      	beq.n	801368a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8013672:	687b      	ldr	r3, [r7, #4]
 8013674:	681b      	ldr	r3, [r3, #0]
 8013676:	2202      	movs	r2, #2
 8013678:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 801367a:	687b      	ldr	r3, [r7, #4]
 801367c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013680:	f043 0204 	orr.w	r2, r3, #4
 8013684:	687b      	ldr	r3, [r7, #4]
 8013686:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801368a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801368e:	f003 0304 	and.w	r3, r3, #4
 8013692:	2b00      	cmp	r3, #0
 8013694:	d011      	beq.n	80136ba <UART_RxISR_16BIT_FIFOEN+0x12e>
 8013696:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801369a:	f003 0301 	and.w	r3, r3, #1
 801369e:	2b00      	cmp	r3, #0
 80136a0:	d00b      	beq.n	80136ba <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80136a2:	687b      	ldr	r3, [r7, #4]
 80136a4:	681b      	ldr	r3, [r3, #0]
 80136a6:	2204      	movs	r2, #4
 80136a8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80136aa:	687b      	ldr	r3, [r7, #4]
 80136ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80136b0:	f043 0202 	orr.w	r2, r3, #2
 80136b4:	687b      	ldr	r3, [r7, #4]
 80136b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80136ba:	687b      	ldr	r3, [r7, #4]
 80136bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80136c0:	2b00      	cmp	r3, #0
 80136c2:	d006      	beq.n	80136d2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80136c4:	6878      	ldr	r0, [r7, #4]
 80136c6:	f7ee fa0e 	bl	8001ae6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80136ca:	687b      	ldr	r3, [r7, #4]
 80136cc:	2200      	movs	r2, #0
 80136ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80136d2:	687b      	ldr	r3, [r7, #4]
 80136d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80136d8:	b29b      	uxth	r3, r3
 80136da:	2b00      	cmp	r3, #0
 80136dc:	f040 80a3 	bne.w	8013826 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80136e0:	687b      	ldr	r3, [r7, #4]
 80136e2:	681b      	ldr	r3, [r3, #0]
 80136e4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80136e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80136e8:	e853 3f00 	ldrex	r3, [r3]
 80136ec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80136ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80136f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80136f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80136f8:	687b      	ldr	r3, [r7, #4]
 80136fa:	681b      	ldr	r3, [r3, #0]
 80136fc:	461a      	mov	r2, r3
 80136fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8013702:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8013706:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013708:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 801370a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801370e:	e841 2300 	strex	r3, r2, [r1]
 8013712:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8013714:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013716:	2b00      	cmp	r3, #0
 8013718:	d1e2      	bne.n	80136e0 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801371a:	687b      	ldr	r3, [r7, #4]
 801371c:	681b      	ldr	r3, [r3, #0]
 801371e:	3308      	adds	r3, #8
 8013720:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013722:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013724:	e853 3f00 	ldrex	r3, [r3]
 8013728:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 801372a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801372c:	4b6f      	ldr	r3, [pc, #444]	@ (80138ec <UART_RxISR_16BIT_FIFOEN+0x360>)
 801372e:	4013      	ands	r3, r2
 8013730:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8013734:	687b      	ldr	r3, [r7, #4]
 8013736:	681b      	ldr	r3, [r3, #0]
 8013738:	3308      	adds	r3, #8
 801373a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 801373e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8013740:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013742:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8013744:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8013746:	e841 2300 	strex	r3, r2, [r1]
 801374a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 801374c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801374e:	2b00      	cmp	r3, #0
 8013750:	d1e3      	bne.n	801371a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8013752:	687b      	ldr	r3, [r7, #4]
 8013754:	2220      	movs	r2, #32
 8013756:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	2200      	movs	r2, #0
 801375e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013760:	687b      	ldr	r3, [r7, #4]
 8013762:	2200      	movs	r2, #0
 8013764:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8013766:	687b      	ldr	r3, [r7, #4]
 8013768:	681b      	ldr	r3, [r3, #0]
 801376a:	4a61      	ldr	r2, [pc, #388]	@ (80138f0 <UART_RxISR_16BIT_FIFOEN+0x364>)
 801376c:	4293      	cmp	r3, r2
 801376e:	d021      	beq.n	80137b4 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013770:	687b      	ldr	r3, [r7, #4]
 8013772:	681b      	ldr	r3, [r3, #0]
 8013774:	685b      	ldr	r3, [r3, #4]
 8013776:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801377a:	2b00      	cmp	r3, #0
 801377c:	d01a      	beq.n	80137b4 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801377e:	687b      	ldr	r3, [r7, #4]
 8013780:	681b      	ldr	r3, [r3, #0]
 8013782:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013784:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013786:	e853 3f00 	ldrex	r3, [r3]
 801378a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801378c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801378e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8013792:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8013796:	687b      	ldr	r3, [r7, #4]
 8013798:	681b      	ldr	r3, [r3, #0]
 801379a:	461a      	mov	r2, r3
 801379c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80137a0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80137a2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80137a4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80137a6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80137a8:	e841 2300 	strex	r3, r2, [r1]
 80137ac:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80137ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80137b0:	2b00      	cmp	r3, #0
 80137b2:	d1e4      	bne.n	801377e <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80137b8:	2b01      	cmp	r3, #1
 80137ba:	d130      	bne.n	801381e <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80137bc:	687b      	ldr	r3, [r7, #4]
 80137be:	2200      	movs	r2, #0
 80137c0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80137c2:	687b      	ldr	r3, [r7, #4]
 80137c4:	681b      	ldr	r3, [r3, #0]
 80137c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80137c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80137ca:	e853 3f00 	ldrex	r3, [r3]
 80137ce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80137d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80137d2:	f023 0310 	bic.w	r3, r3, #16
 80137d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80137da:	687b      	ldr	r3, [r7, #4]
 80137dc:	681b      	ldr	r3, [r3, #0]
 80137de:	461a      	mov	r2, r3
 80137e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80137e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80137e6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80137e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80137ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80137ec:	e841 2300 	strex	r3, r2, [r1]
 80137f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80137f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	d1e4      	bne.n	80137c2 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80137f8:	687b      	ldr	r3, [r7, #4]
 80137fa:	681b      	ldr	r3, [r3, #0]
 80137fc:	69db      	ldr	r3, [r3, #28]
 80137fe:	f003 0310 	and.w	r3, r3, #16
 8013802:	2b10      	cmp	r3, #16
 8013804:	d103      	bne.n	801380e <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8013806:	687b      	ldr	r3, [r7, #4]
 8013808:	681b      	ldr	r3, [r3, #0]
 801380a:	2210      	movs	r2, #16
 801380c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801380e:	687b      	ldr	r3, [r7, #4]
 8013810:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013814:	4619      	mov	r1, r3
 8013816:	6878      	ldr	r0, [r7, #4]
 8013818:	f7fe f95a 	bl	8011ad0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 801381c:	e00e      	b.n	801383c <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 801381e:	6878      	ldr	r0, [r7, #4]
 8013820:	f7ee f956 	bl	8001ad0 <HAL_UART_RxCpltCallback>
        break;
 8013824:	e00a      	b.n	801383c <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8013826:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 801382a:	2b00      	cmp	r3, #0
 801382c:	d006      	beq.n	801383c <UART_RxISR_16BIT_FIFOEN+0x2b0>
 801382e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013832:	f003 0320 	and.w	r3, r3, #32
 8013836:	2b00      	cmp	r3, #0
 8013838:	f47f aecc 	bne.w	80135d4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 801383c:	687b      	ldr	r3, [r7, #4]
 801383e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013842:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8013846:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 801384a:	2b00      	cmp	r3, #0
 801384c:	d049      	beq.n	80138e2 <UART_RxISR_16BIT_FIFOEN+0x356>
 801384e:	687b      	ldr	r3, [r7, #4]
 8013850:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8013854:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8013858:	429a      	cmp	r2, r3
 801385a:	d242      	bcs.n	80138e2 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801385c:	687b      	ldr	r3, [r7, #4]
 801385e:	681b      	ldr	r3, [r3, #0]
 8013860:	3308      	adds	r3, #8
 8013862:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013866:	e853 3f00 	ldrex	r3, [r3]
 801386a:	623b      	str	r3, [r7, #32]
   return(result);
 801386c:	6a3b      	ldr	r3, [r7, #32]
 801386e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8013872:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8013876:	687b      	ldr	r3, [r7, #4]
 8013878:	681b      	ldr	r3, [r3, #0]
 801387a:	3308      	adds	r3, #8
 801387c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8013880:	633a      	str	r2, [r7, #48]	@ 0x30
 8013882:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013884:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013886:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013888:	e841 2300 	strex	r3, r2, [r1]
 801388c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801388e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013890:	2b00      	cmp	r3, #0
 8013892:	d1e3      	bne.n	801385c <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8013894:	687b      	ldr	r3, [r7, #4]
 8013896:	4a17      	ldr	r2, [pc, #92]	@ (80138f4 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8013898:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801389a:	687b      	ldr	r3, [r7, #4]
 801389c:	681b      	ldr	r3, [r3, #0]
 801389e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80138a0:	693b      	ldr	r3, [r7, #16]
 80138a2:	e853 3f00 	ldrex	r3, [r3]
 80138a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80138a8:	68fb      	ldr	r3, [r7, #12]
 80138aa:	f043 0320 	orr.w	r3, r3, #32
 80138ae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80138b2:	687b      	ldr	r3, [r7, #4]
 80138b4:	681b      	ldr	r3, [r3, #0]
 80138b6:	461a      	mov	r2, r3
 80138b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80138bc:	61fb      	str	r3, [r7, #28]
 80138be:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80138c0:	69b9      	ldr	r1, [r7, #24]
 80138c2:	69fa      	ldr	r2, [r7, #28]
 80138c4:	e841 2300 	strex	r3, r2, [r1]
 80138c8:	617b      	str	r3, [r7, #20]
   return(result);
 80138ca:	697b      	ldr	r3, [r7, #20]
 80138cc:	2b00      	cmp	r3, #0
 80138ce:	d1e4      	bne.n	801389a <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80138d0:	e007      	b.n	80138e2 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80138d2:	687b      	ldr	r3, [r7, #4]
 80138d4:	681b      	ldr	r3, [r3, #0]
 80138d6:	699a      	ldr	r2, [r3, #24]
 80138d8:	687b      	ldr	r3, [r7, #4]
 80138da:	681b      	ldr	r3, [r3, #0]
 80138dc:	f042 0208 	orr.w	r2, r2, #8
 80138e0:	619a      	str	r2, [r3, #24]
}
 80138e2:	bf00      	nop
 80138e4:	37b8      	adds	r7, #184	@ 0xb8
 80138e6:	46bd      	mov	sp, r7
 80138e8:	bd80      	pop	{r7, pc}
 80138ea:	bf00      	nop
 80138ec:	effffffe 	.word	0xeffffffe
 80138f0:	58000c00 	.word	0x58000c00
 80138f4:	08013071 	.word	0x08013071

080138f8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80138f8:	b480      	push	{r7}
 80138fa:	b083      	sub	sp, #12
 80138fc:	af00      	add	r7, sp, #0
 80138fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8013900:	bf00      	nop
 8013902:	370c      	adds	r7, #12
 8013904:	46bd      	mov	sp, r7
 8013906:	f85d 7b04 	ldr.w	r7, [sp], #4
 801390a:	4770      	bx	lr

0801390c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 801390c:	b480      	push	{r7}
 801390e:	b083      	sub	sp, #12
 8013910:	af00      	add	r7, sp, #0
 8013912:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8013914:	bf00      	nop
 8013916:	370c      	adds	r7, #12
 8013918:	46bd      	mov	sp, r7
 801391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801391e:	4770      	bx	lr

08013920 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8013920:	b480      	push	{r7}
 8013922:	b083      	sub	sp, #12
 8013924:	af00      	add	r7, sp, #0
 8013926:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8013928:	bf00      	nop
 801392a:	370c      	adds	r7, #12
 801392c:	46bd      	mov	sp, r7
 801392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013932:	4770      	bx	lr

08013934 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8013934:	b084      	sub	sp, #16
 8013936:	b580      	push	{r7, lr}
 8013938:	b084      	sub	sp, #16
 801393a:	af00      	add	r7, sp, #0
 801393c:	6078      	str	r0, [r7, #4]
 801393e:	f107 001c 	add.w	r0, r7, #28
 8013942:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8013946:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801394a:	2b01      	cmp	r3, #1
 801394c:	d121      	bne.n	8013992 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801394e:	687b      	ldr	r3, [r7, #4]
 8013950:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013952:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8013956:	687b      	ldr	r3, [r7, #4]
 8013958:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 801395a:	687b      	ldr	r3, [r7, #4]
 801395c:	68da      	ldr	r2, [r3, #12]
 801395e:	4b2c      	ldr	r3, [pc, #176]	@ (8013a10 <USB_CoreInit+0xdc>)
 8013960:	4013      	ands	r3, r2
 8013962:	687a      	ldr	r2, [r7, #4]
 8013964:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8013966:	687b      	ldr	r3, [r7, #4]
 8013968:	68db      	ldr	r3, [r3, #12]
 801396a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 801396e:	687b      	ldr	r3, [r7, #4]
 8013970:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8013972:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8013976:	2b01      	cmp	r3, #1
 8013978:	d105      	bne.n	8013986 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 801397a:	687b      	ldr	r3, [r7, #4]
 801397c:	68db      	ldr	r3, [r3, #12]
 801397e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8013982:	687b      	ldr	r3, [r7, #4]
 8013984:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8013986:	6878      	ldr	r0, [r7, #4]
 8013988:	f001 fafa 	bl	8014f80 <USB_CoreReset>
 801398c:	4603      	mov	r3, r0
 801398e:	73fb      	strb	r3, [r7, #15]
 8013990:	e01b      	b.n	80139ca <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8013992:	687b      	ldr	r3, [r7, #4]
 8013994:	68db      	ldr	r3, [r3, #12]
 8013996:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801399a:	687b      	ldr	r3, [r7, #4]
 801399c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801399e:	6878      	ldr	r0, [r7, #4]
 80139a0:	f001 faee 	bl	8014f80 <USB_CoreReset>
 80139a4:	4603      	mov	r3, r0
 80139a6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80139a8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80139ac:	2b00      	cmp	r3, #0
 80139ae:	d106      	bne.n	80139be <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80139b0:	687b      	ldr	r3, [r7, #4]
 80139b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80139b4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80139b8:	687b      	ldr	r3, [r7, #4]
 80139ba:	639a      	str	r2, [r3, #56]	@ 0x38
 80139bc:	e005      	b.n	80139ca <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80139be:	687b      	ldr	r3, [r7, #4]
 80139c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80139c2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80139c6:	687b      	ldr	r3, [r7, #4]
 80139c8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80139ca:	7fbb      	ldrb	r3, [r7, #30]
 80139cc:	2b01      	cmp	r3, #1
 80139ce:	d116      	bne.n	80139fe <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80139d0:	687b      	ldr	r3, [r7, #4]
 80139d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80139d4:	b29a      	uxth	r2, r3
 80139d6:	687b      	ldr	r3, [r7, #4]
 80139d8:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80139da:	687b      	ldr	r3, [r7, #4]
 80139dc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80139de:	4b0d      	ldr	r3, [pc, #52]	@ (8013a14 <USB_CoreInit+0xe0>)
 80139e0:	4313      	orrs	r3, r2
 80139e2:	687a      	ldr	r2, [r7, #4]
 80139e4:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80139e6:	687b      	ldr	r3, [r7, #4]
 80139e8:	689b      	ldr	r3, [r3, #8]
 80139ea:	f043 0206 	orr.w	r2, r3, #6
 80139ee:	687b      	ldr	r3, [r7, #4]
 80139f0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80139f2:	687b      	ldr	r3, [r7, #4]
 80139f4:	689b      	ldr	r3, [r3, #8]
 80139f6:	f043 0220 	orr.w	r2, r3, #32
 80139fa:	687b      	ldr	r3, [r7, #4]
 80139fc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80139fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8013a00:	4618      	mov	r0, r3
 8013a02:	3710      	adds	r7, #16
 8013a04:	46bd      	mov	sp, r7
 8013a06:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013a0a:	b004      	add	sp, #16
 8013a0c:	4770      	bx	lr
 8013a0e:	bf00      	nop
 8013a10:	ffbdffbf 	.word	0xffbdffbf
 8013a14:	03ee0000 	.word	0x03ee0000

08013a18 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8013a18:	b480      	push	{r7}
 8013a1a:	b087      	sub	sp, #28
 8013a1c:	af00      	add	r7, sp, #0
 8013a1e:	60f8      	str	r0, [r7, #12]
 8013a20:	60b9      	str	r1, [r7, #8]
 8013a22:	4613      	mov	r3, r2
 8013a24:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8013a26:	79fb      	ldrb	r3, [r7, #7]
 8013a28:	2b02      	cmp	r3, #2
 8013a2a:	d165      	bne.n	8013af8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8013a2c:	68bb      	ldr	r3, [r7, #8]
 8013a2e:	4a41      	ldr	r2, [pc, #260]	@ (8013b34 <USB_SetTurnaroundTime+0x11c>)
 8013a30:	4293      	cmp	r3, r2
 8013a32:	d906      	bls.n	8013a42 <USB_SetTurnaroundTime+0x2a>
 8013a34:	68bb      	ldr	r3, [r7, #8]
 8013a36:	4a40      	ldr	r2, [pc, #256]	@ (8013b38 <USB_SetTurnaroundTime+0x120>)
 8013a38:	4293      	cmp	r3, r2
 8013a3a:	d202      	bcs.n	8013a42 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8013a3c:	230f      	movs	r3, #15
 8013a3e:	617b      	str	r3, [r7, #20]
 8013a40:	e062      	b.n	8013b08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8013a42:	68bb      	ldr	r3, [r7, #8]
 8013a44:	4a3c      	ldr	r2, [pc, #240]	@ (8013b38 <USB_SetTurnaroundTime+0x120>)
 8013a46:	4293      	cmp	r3, r2
 8013a48:	d306      	bcc.n	8013a58 <USB_SetTurnaroundTime+0x40>
 8013a4a:	68bb      	ldr	r3, [r7, #8]
 8013a4c:	4a3b      	ldr	r2, [pc, #236]	@ (8013b3c <USB_SetTurnaroundTime+0x124>)
 8013a4e:	4293      	cmp	r3, r2
 8013a50:	d202      	bcs.n	8013a58 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8013a52:	230e      	movs	r3, #14
 8013a54:	617b      	str	r3, [r7, #20]
 8013a56:	e057      	b.n	8013b08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8013a58:	68bb      	ldr	r3, [r7, #8]
 8013a5a:	4a38      	ldr	r2, [pc, #224]	@ (8013b3c <USB_SetTurnaroundTime+0x124>)
 8013a5c:	4293      	cmp	r3, r2
 8013a5e:	d306      	bcc.n	8013a6e <USB_SetTurnaroundTime+0x56>
 8013a60:	68bb      	ldr	r3, [r7, #8]
 8013a62:	4a37      	ldr	r2, [pc, #220]	@ (8013b40 <USB_SetTurnaroundTime+0x128>)
 8013a64:	4293      	cmp	r3, r2
 8013a66:	d202      	bcs.n	8013a6e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8013a68:	230d      	movs	r3, #13
 8013a6a:	617b      	str	r3, [r7, #20]
 8013a6c:	e04c      	b.n	8013b08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8013a6e:	68bb      	ldr	r3, [r7, #8]
 8013a70:	4a33      	ldr	r2, [pc, #204]	@ (8013b40 <USB_SetTurnaroundTime+0x128>)
 8013a72:	4293      	cmp	r3, r2
 8013a74:	d306      	bcc.n	8013a84 <USB_SetTurnaroundTime+0x6c>
 8013a76:	68bb      	ldr	r3, [r7, #8]
 8013a78:	4a32      	ldr	r2, [pc, #200]	@ (8013b44 <USB_SetTurnaroundTime+0x12c>)
 8013a7a:	4293      	cmp	r3, r2
 8013a7c:	d802      	bhi.n	8013a84 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8013a7e:	230c      	movs	r3, #12
 8013a80:	617b      	str	r3, [r7, #20]
 8013a82:	e041      	b.n	8013b08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8013a84:	68bb      	ldr	r3, [r7, #8]
 8013a86:	4a2f      	ldr	r2, [pc, #188]	@ (8013b44 <USB_SetTurnaroundTime+0x12c>)
 8013a88:	4293      	cmp	r3, r2
 8013a8a:	d906      	bls.n	8013a9a <USB_SetTurnaroundTime+0x82>
 8013a8c:	68bb      	ldr	r3, [r7, #8]
 8013a8e:	4a2e      	ldr	r2, [pc, #184]	@ (8013b48 <USB_SetTurnaroundTime+0x130>)
 8013a90:	4293      	cmp	r3, r2
 8013a92:	d802      	bhi.n	8013a9a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8013a94:	230b      	movs	r3, #11
 8013a96:	617b      	str	r3, [r7, #20]
 8013a98:	e036      	b.n	8013b08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8013a9a:	68bb      	ldr	r3, [r7, #8]
 8013a9c:	4a2a      	ldr	r2, [pc, #168]	@ (8013b48 <USB_SetTurnaroundTime+0x130>)
 8013a9e:	4293      	cmp	r3, r2
 8013aa0:	d906      	bls.n	8013ab0 <USB_SetTurnaroundTime+0x98>
 8013aa2:	68bb      	ldr	r3, [r7, #8]
 8013aa4:	4a29      	ldr	r2, [pc, #164]	@ (8013b4c <USB_SetTurnaroundTime+0x134>)
 8013aa6:	4293      	cmp	r3, r2
 8013aa8:	d802      	bhi.n	8013ab0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8013aaa:	230a      	movs	r3, #10
 8013aac:	617b      	str	r3, [r7, #20]
 8013aae:	e02b      	b.n	8013b08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8013ab0:	68bb      	ldr	r3, [r7, #8]
 8013ab2:	4a26      	ldr	r2, [pc, #152]	@ (8013b4c <USB_SetTurnaroundTime+0x134>)
 8013ab4:	4293      	cmp	r3, r2
 8013ab6:	d906      	bls.n	8013ac6 <USB_SetTurnaroundTime+0xae>
 8013ab8:	68bb      	ldr	r3, [r7, #8]
 8013aba:	4a25      	ldr	r2, [pc, #148]	@ (8013b50 <USB_SetTurnaroundTime+0x138>)
 8013abc:	4293      	cmp	r3, r2
 8013abe:	d202      	bcs.n	8013ac6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8013ac0:	2309      	movs	r3, #9
 8013ac2:	617b      	str	r3, [r7, #20]
 8013ac4:	e020      	b.n	8013b08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8013ac6:	68bb      	ldr	r3, [r7, #8]
 8013ac8:	4a21      	ldr	r2, [pc, #132]	@ (8013b50 <USB_SetTurnaroundTime+0x138>)
 8013aca:	4293      	cmp	r3, r2
 8013acc:	d306      	bcc.n	8013adc <USB_SetTurnaroundTime+0xc4>
 8013ace:	68bb      	ldr	r3, [r7, #8]
 8013ad0:	4a20      	ldr	r2, [pc, #128]	@ (8013b54 <USB_SetTurnaroundTime+0x13c>)
 8013ad2:	4293      	cmp	r3, r2
 8013ad4:	d802      	bhi.n	8013adc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8013ad6:	2308      	movs	r3, #8
 8013ad8:	617b      	str	r3, [r7, #20]
 8013ada:	e015      	b.n	8013b08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8013adc:	68bb      	ldr	r3, [r7, #8]
 8013ade:	4a1d      	ldr	r2, [pc, #116]	@ (8013b54 <USB_SetTurnaroundTime+0x13c>)
 8013ae0:	4293      	cmp	r3, r2
 8013ae2:	d906      	bls.n	8013af2 <USB_SetTurnaroundTime+0xda>
 8013ae4:	68bb      	ldr	r3, [r7, #8]
 8013ae6:	4a1c      	ldr	r2, [pc, #112]	@ (8013b58 <USB_SetTurnaroundTime+0x140>)
 8013ae8:	4293      	cmp	r3, r2
 8013aea:	d202      	bcs.n	8013af2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8013aec:	2307      	movs	r3, #7
 8013aee:	617b      	str	r3, [r7, #20]
 8013af0:	e00a      	b.n	8013b08 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8013af2:	2306      	movs	r3, #6
 8013af4:	617b      	str	r3, [r7, #20]
 8013af6:	e007      	b.n	8013b08 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8013af8:	79fb      	ldrb	r3, [r7, #7]
 8013afa:	2b00      	cmp	r3, #0
 8013afc:	d102      	bne.n	8013b04 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8013afe:	2309      	movs	r3, #9
 8013b00:	617b      	str	r3, [r7, #20]
 8013b02:	e001      	b.n	8013b08 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8013b04:	2309      	movs	r3, #9
 8013b06:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8013b08:	68fb      	ldr	r3, [r7, #12]
 8013b0a:	68db      	ldr	r3, [r3, #12]
 8013b0c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8013b10:	68fb      	ldr	r3, [r7, #12]
 8013b12:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8013b14:	68fb      	ldr	r3, [r7, #12]
 8013b16:	68da      	ldr	r2, [r3, #12]
 8013b18:	697b      	ldr	r3, [r7, #20]
 8013b1a:	029b      	lsls	r3, r3, #10
 8013b1c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8013b20:	431a      	orrs	r2, r3
 8013b22:	68fb      	ldr	r3, [r7, #12]
 8013b24:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8013b26:	2300      	movs	r3, #0
}
 8013b28:	4618      	mov	r0, r3
 8013b2a:	371c      	adds	r7, #28
 8013b2c:	46bd      	mov	sp, r7
 8013b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b32:	4770      	bx	lr
 8013b34:	00d8acbf 	.word	0x00d8acbf
 8013b38:	00e4e1c0 	.word	0x00e4e1c0
 8013b3c:	00f42400 	.word	0x00f42400
 8013b40:	01067380 	.word	0x01067380
 8013b44:	011a499f 	.word	0x011a499f
 8013b48:	01312cff 	.word	0x01312cff
 8013b4c:	014ca43f 	.word	0x014ca43f
 8013b50:	016e3600 	.word	0x016e3600
 8013b54:	01a6ab1f 	.word	0x01a6ab1f
 8013b58:	01e84800 	.word	0x01e84800

08013b5c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8013b5c:	b480      	push	{r7}
 8013b5e:	b083      	sub	sp, #12
 8013b60:	af00      	add	r7, sp, #0
 8013b62:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8013b64:	687b      	ldr	r3, [r7, #4]
 8013b66:	689b      	ldr	r3, [r3, #8]
 8013b68:	f043 0201 	orr.w	r2, r3, #1
 8013b6c:	687b      	ldr	r3, [r7, #4]
 8013b6e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8013b70:	2300      	movs	r3, #0
}
 8013b72:	4618      	mov	r0, r3
 8013b74:	370c      	adds	r7, #12
 8013b76:	46bd      	mov	sp, r7
 8013b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b7c:	4770      	bx	lr

08013b7e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8013b7e:	b480      	push	{r7}
 8013b80:	b083      	sub	sp, #12
 8013b82:	af00      	add	r7, sp, #0
 8013b84:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8013b86:	687b      	ldr	r3, [r7, #4]
 8013b88:	689b      	ldr	r3, [r3, #8]
 8013b8a:	f023 0201 	bic.w	r2, r3, #1
 8013b8e:	687b      	ldr	r3, [r7, #4]
 8013b90:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8013b92:	2300      	movs	r3, #0
}
 8013b94:	4618      	mov	r0, r3
 8013b96:	370c      	adds	r7, #12
 8013b98:	46bd      	mov	sp, r7
 8013b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b9e:	4770      	bx	lr

08013ba0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8013ba0:	b580      	push	{r7, lr}
 8013ba2:	b084      	sub	sp, #16
 8013ba4:	af00      	add	r7, sp, #0
 8013ba6:	6078      	str	r0, [r7, #4]
 8013ba8:	460b      	mov	r3, r1
 8013baa:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8013bac:	2300      	movs	r3, #0
 8013bae:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8013bb0:	687b      	ldr	r3, [r7, #4]
 8013bb2:	68db      	ldr	r3, [r3, #12]
 8013bb4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8013bb8:	687b      	ldr	r3, [r7, #4]
 8013bba:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8013bbc:	78fb      	ldrb	r3, [r7, #3]
 8013bbe:	2b01      	cmp	r3, #1
 8013bc0:	d115      	bne.n	8013bee <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8013bc2:	687b      	ldr	r3, [r7, #4]
 8013bc4:	68db      	ldr	r3, [r3, #12]
 8013bc6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8013bca:	687b      	ldr	r3, [r7, #4]
 8013bcc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8013bce:	200a      	movs	r0, #10
 8013bd0:	f7f1 feb6 	bl	8005940 <HAL_Delay>
      ms += 10U;
 8013bd4:	68fb      	ldr	r3, [r7, #12]
 8013bd6:	330a      	adds	r3, #10
 8013bd8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8013bda:	6878      	ldr	r0, [r7, #4]
 8013bdc:	f001 f93f 	bl	8014e5e <USB_GetMode>
 8013be0:	4603      	mov	r3, r0
 8013be2:	2b01      	cmp	r3, #1
 8013be4:	d01e      	beq.n	8013c24 <USB_SetCurrentMode+0x84>
 8013be6:	68fb      	ldr	r3, [r7, #12]
 8013be8:	2bc7      	cmp	r3, #199	@ 0xc7
 8013bea:	d9f0      	bls.n	8013bce <USB_SetCurrentMode+0x2e>
 8013bec:	e01a      	b.n	8013c24 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8013bee:	78fb      	ldrb	r3, [r7, #3]
 8013bf0:	2b00      	cmp	r3, #0
 8013bf2:	d115      	bne.n	8013c20 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8013bf4:	687b      	ldr	r3, [r7, #4]
 8013bf6:	68db      	ldr	r3, [r3, #12]
 8013bf8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8013bfc:	687b      	ldr	r3, [r7, #4]
 8013bfe:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8013c00:	200a      	movs	r0, #10
 8013c02:	f7f1 fe9d 	bl	8005940 <HAL_Delay>
      ms += 10U;
 8013c06:	68fb      	ldr	r3, [r7, #12]
 8013c08:	330a      	adds	r3, #10
 8013c0a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8013c0c:	6878      	ldr	r0, [r7, #4]
 8013c0e:	f001 f926 	bl	8014e5e <USB_GetMode>
 8013c12:	4603      	mov	r3, r0
 8013c14:	2b00      	cmp	r3, #0
 8013c16:	d005      	beq.n	8013c24 <USB_SetCurrentMode+0x84>
 8013c18:	68fb      	ldr	r3, [r7, #12]
 8013c1a:	2bc7      	cmp	r3, #199	@ 0xc7
 8013c1c:	d9f0      	bls.n	8013c00 <USB_SetCurrentMode+0x60>
 8013c1e:	e001      	b.n	8013c24 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8013c20:	2301      	movs	r3, #1
 8013c22:	e005      	b.n	8013c30 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8013c24:	68fb      	ldr	r3, [r7, #12]
 8013c26:	2bc8      	cmp	r3, #200	@ 0xc8
 8013c28:	d101      	bne.n	8013c2e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8013c2a:	2301      	movs	r3, #1
 8013c2c:	e000      	b.n	8013c30 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8013c2e:	2300      	movs	r3, #0
}
 8013c30:	4618      	mov	r0, r3
 8013c32:	3710      	adds	r7, #16
 8013c34:	46bd      	mov	sp, r7
 8013c36:	bd80      	pop	{r7, pc}

08013c38 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8013c38:	b084      	sub	sp, #16
 8013c3a:	b580      	push	{r7, lr}
 8013c3c:	b086      	sub	sp, #24
 8013c3e:	af00      	add	r7, sp, #0
 8013c40:	6078      	str	r0, [r7, #4]
 8013c42:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8013c46:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8013c4a:	2300      	movs	r3, #0
 8013c4c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013c4e:	687b      	ldr	r3, [r7, #4]
 8013c50:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8013c52:	2300      	movs	r3, #0
 8013c54:	613b      	str	r3, [r7, #16]
 8013c56:	e009      	b.n	8013c6c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8013c58:	687a      	ldr	r2, [r7, #4]
 8013c5a:	693b      	ldr	r3, [r7, #16]
 8013c5c:	3340      	adds	r3, #64	@ 0x40
 8013c5e:	009b      	lsls	r3, r3, #2
 8013c60:	4413      	add	r3, r2
 8013c62:	2200      	movs	r2, #0
 8013c64:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8013c66:	693b      	ldr	r3, [r7, #16]
 8013c68:	3301      	adds	r3, #1
 8013c6a:	613b      	str	r3, [r7, #16]
 8013c6c:	693b      	ldr	r3, [r7, #16]
 8013c6e:	2b0e      	cmp	r3, #14
 8013c70:	d9f2      	bls.n	8013c58 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8013c72:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8013c76:	2b00      	cmp	r3, #0
 8013c78:	d11c      	bne.n	8013cb4 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8013c7a:	68fb      	ldr	r3, [r7, #12]
 8013c7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013c80:	685b      	ldr	r3, [r3, #4]
 8013c82:	68fa      	ldr	r2, [r7, #12]
 8013c84:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8013c88:	f043 0302 	orr.w	r3, r3, #2
 8013c8c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8013c8e:	687b      	ldr	r3, [r7, #4]
 8013c90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013c92:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8013c96:	687b      	ldr	r3, [r7, #4]
 8013c98:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8013c9a:	687b      	ldr	r3, [r7, #4]
 8013c9c:	681b      	ldr	r3, [r3, #0]
 8013c9e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8013ca2:	687b      	ldr	r3, [r7, #4]
 8013ca4:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8013ca6:	687b      	ldr	r3, [r7, #4]
 8013ca8:	681b      	ldr	r3, [r3, #0]
 8013caa:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8013cae:	687b      	ldr	r3, [r7, #4]
 8013cb0:	601a      	str	r2, [r3, #0]
 8013cb2:	e005      	b.n	8013cc0 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8013cb4:	687b      	ldr	r3, [r7, #4]
 8013cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013cb8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8013cbc:	687b      	ldr	r3, [r7, #4]
 8013cbe:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8013cc0:	68fb      	ldr	r3, [r7, #12]
 8013cc2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8013cc6:	461a      	mov	r2, r3
 8013cc8:	2300      	movs	r3, #0
 8013cca:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8013ccc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8013cd0:	2b01      	cmp	r3, #1
 8013cd2:	d10d      	bne.n	8013cf0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8013cd4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013cd8:	2b00      	cmp	r3, #0
 8013cda:	d104      	bne.n	8013ce6 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8013cdc:	2100      	movs	r1, #0
 8013cde:	6878      	ldr	r0, [r7, #4]
 8013ce0:	f000 f968 	bl	8013fb4 <USB_SetDevSpeed>
 8013ce4:	e008      	b.n	8013cf8 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8013ce6:	2101      	movs	r1, #1
 8013ce8:	6878      	ldr	r0, [r7, #4]
 8013cea:	f000 f963 	bl	8013fb4 <USB_SetDevSpeed>
 8013cee:	e003      	b.n	8013cf8 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8013cf0:	2103      	movs	r1, #3
 8013cf2:	6878      	ldr	r0, [r7, #4]
 8013cf4:	f000 f95e 	bl	8013fb4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8013cf8:	2110      	movs	r1, #16
 8013cfa:	6878      	ldr	r0, [r7, #4]
 8013cfc:	f000 f8fa 	bl	8013ef4 <USB_FlushTxFifo>
 8013d00:	4603      	mov	r3, r0
 8013d02:	2b00      	cmp	r3, #0
 8013d04:	d001      	beq.n	8013d0a <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8013d06:	2301      	movs	r3, #1
 8013d08:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8013d0a:	6878      	ldr	r0, [r7, #4]
 8013d0c:	f000 f924 	bl	8013f58 <USB_FlushRxFifo>
 8013d10:	4603      	mov	r3, r0
 8013d12:	2b00      	cmp	r3, #0
 8013d14:	d001      	beq.n	8013d1a <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8013d16:	2301      	movs	r3, #1
 8013d18:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8013d1a:	68fb      	ldr	r3, [r7, #12]
 8013d1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013d20:	461a      	mov	r2, r3
 8013d22:	2300      	movs	r3, #0
 8013d24:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8013d26:	68fb      	ldr	r3, [r7, #12]
 8013d28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013d2c:	461a      	mov	r2, r3
 8013d2e:	2300      	movs	r3, #0
 8013d30:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8013d32:	68fb      	ldr	r3, [r7, #12]
 8013d34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013d38:	461a      	mov	r2, r3
 8013d3a:	2300      	movs	r3, #0
 8013d3c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013d3e:	2300      	movs	r3, #0
 8013d40:	613b      	str	r3, [r7, #16]
 8013d42:	e043      	b.n	8013dcc <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8013d44:	693b      	ldr	r3, [r7, #16]
 8013d46:	015a      	lsls	r2, r3, #5
 8013d48:	68fb      	ldr	r3, [r7, #12]
 8013d4a:	4413      	add	r3, r2
 8013d4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013d50:	681b      	ldr	r3, [r3, #0]
 8013d52:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8013d56:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8013d5a:	d118      	bne.n	8013d8e <USB_DevInit+0x156>
    {
      if (i == 0U)
 8013d5c:	693b      	ldr	r3, [r7, #16]
 8013d5e:	2b00      	cmp	r3, #0
 8013d60:	d10a      	bne.n	8013d78 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8013d62:	693b      	ldr	r3, [r7, #16]
 8013d64:	015a      	lsls	r2, r3, #5
 8013d66:	68fb      	ldr	r3, [r7, #12]
 8013d68:	4413      	add	r3, r2
 8013d6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013d6e:	461a      	mov	r2, r3
 8013d70:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8013d74:	6013      	str	r3, [r2, #0]
 8013d76:	e013      	b.n	8013da0 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8013d78:	693b      	ldr	r3, [r7, #16]
 8013d7a:	015a      	lsls	r2, r3, #5
 8013d7c:	68fb      	ldr	r3, [r7, #12]
 8013d7e:	4413      	add	r3, r2
 8013d80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013d84:	461a      	mov	r2, r3
 8013d86:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8013d8a:	6013      	str	r3, [r2, #0]
 8013d8c:	e008      	b.n	8013da0 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8013d8e:	693b      	ldr	r3, [r7, #16]
 8013d90:	015a      	lsls	r2, r3, #5
 8013d92:	68fb      	ldr	r3, [r7, #12]
 8013d94:	4413      	add	r3, r2
 8013d96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013d9a:	461a      	mov	r2, r3
 8013d9c:	2300      	movs	r3, #0
 8013d9e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8013da0:	693b      	ldr	r3, [r7, #16]
 8013da2:	015a      	lsls	r2, r3, #5
 8013da4:	68fb      	ldr	r3, [r7, #12]
 8013da6:	4413      	add	r3, r2
 8013da8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013dac:	461a      	mov	r2, r3
 8013dae:	2300      	movs	r3, #0
 8013db0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8013db2:	693b      	ldr	r3, [r7, #16]
 8013db4:	015a      	lsls	r2, r3, #5
 8013db6:	68fb      	ldr	r3, [r7, #12]
 8013db8:	4413      	add	r3, r2
 8013dba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013dbe:	461a      	mov	r2, r3
 8013dc0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8013dc4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013dc6:	693b      	ldr	r3, [r7, #16]
 8013dc8:	3301      	adds	r3, #1
 8013dca:	613b      	str	r3, [r7, #16]
 8013dcc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8013dd0:	461a      	mov	r2, r3
 8013dd2:	693b      	ldr	r3, [r7, #16]
 8013dd4:	4293      	cmp	r3, r2
 8013dd6:	d3b5      	bcc.n	8013d44 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013dd8:	2300      	movs	r3, #0
 8013dda:	613b      	str	r3, [r7, #16]
 8013ddc:	e043      	b.n	8013e66 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8013dde:	693b      	ldr	r3, [r7, #16]
 8013de0:	015a      	lsls	r2, r3, #5
 8013de2:	68fb      	ldr	r3, [r7, #12]
 8013de4:	4413      	add	r3, r2
 8013de6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013dea:	681b      	ldr	r3, [r3, #0]
 8013dec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8013df0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8013df4:	d118      	bne.n	8013e28 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8013df6:	693b      	ldr	r3, [r7, #16]
 8013df8:	2b00      	cmp	r3, #0
 8013dfa:	d10a      	bne.n	8013e12 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8013dfc:	693b      	ldr	r3, [r7, #16]
 8013dfe:	015a      	lsls	r2, r3, #5
 8013e00:	68fb      	ldr	r3, [r7, #12]
 8013e02:	4413      	add	r3, r2
 8013e04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013e08:	461a      	mov	r2, r3
 8013e0a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8013e0e:	6013      	str	r3, [r2, #0]
 8013e10:	e013      	b.n	8013e3a <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8013e12:	693b      	ldr	r3, [r7, #16]
 8013e14:	015a      	lsls	r2, r3, #5
 8013e16:	68fb      	ldr	r3, [r7, #12]
 8013e18:	4413      	add	r3, r2
 8013e1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013e1e:	461a      	mov	r2, r3
 8013e20:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8013e24:	6013      	str	r3, [r2, #0]
 8013e26:	e008      	b.n	8013e3a <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8013e28:	693b      	ldr	r3, [r7, #16]
 8013e2a:	015a      	lsls	r2, r3, #5
 8013e2c:	68fb      	ldr	r3, [r7, #12]
 8013e2e:	4413      	add	r3, r2
 8013e30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013e34:	461a      	mov	r2, r3
 8013e36:	2300      	movs	r3, #0
 8013e38:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8013e3a:	693b      	ldr	r3, [r7, #16]
 8013e3c:	015a      	lsls	r2, r3, #5
 8013e3e:	68fb      	ldr	r3, [r7, #12]
 8013e40:	4413      	add	r3, r2
 8013e42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013e46:	461a      	mov	r2, r3
 8013e48:	2300      	movs	r3, #0
 8013e4a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8013e4c:	693b      	ldr	r3, [r7, #16]
 8013e4e:	015a      	lsls	r2, r3, #5
 8013e50:	68fb      	ldr	r3, [r7, #12]
 8013e52:	4413      	add	r3, r2
 8013e54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013e58:	461a      	mov	r2, r3
 8013e5a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8013e5e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013e60:	693b      	ldr	r3, [r7, #16]
 8013e62:	3301      	adds	r3, #1
 8013e64:	613b      	str	r3, [r7, #16]
 8013e66:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8013e6a:	461a      	mov	r2, r3
 8013e6c:	693b      	ldr	r3, [r7, #16]
 8013e6e:	4293      	cmp	r3, r2
 8013e70:	d3b5      	bcc.n	8013dde <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8013e72:	68fb      	ldr	r3, [r7, #12]
 8013e74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013e78:	691b      	ldr	r3, [r3, #16]
 8013e7a:	68fa      	ldr	r2, [r7, #12]
 8013e7c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8013e80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013e84:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8013e86:	687b      	ldr	r3, [r7, #4]
 8013e88:	2200      	movs	r2, #0
 8013e8a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8013e8c:	687b      	ldr	r3, [r7, #4]
 8013e8e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8013e92:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8013e94:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013e98:	2b00      	cmp	r3, #0
 8013e9a:	d105      	bne.n	8013ea8 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8013e9c:	687b      	ldr	r3, [r7, #4]
 8013e9e:	699b      	ldr	r3, [r3, #24]
 8013ea0:	f043 0210 	orr.w	r2, r3, #16
 8013ea4:	687b      	ldr	r3, [r7, #4]
 8013ea6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8013ea8:	687b      	ldr	r3, [r7, #4]
 8013eaa:	699a      	ldr	r2, [r3, #24]
 8013eac:	4b0f      	ldr	r3, [pc, #60]	@ (8013eec <USB_DevInit+0x2b4>)
 8013eae:	4313      	orrs	r3, r2
 8013eb0:	687a      	ldr	r2, [r7, #4]
 8013eb2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8013eb4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8013eb8:	2b00      	cmp	r3, #0
 8013eba:	d005      	beq.n	8013ec8 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8013ebc:	687b      	ldr	r3, [r7, #4]
 8013ebe:	699b      	ldr	r3, [r3, #24]
 8013ec0:	f043 0208 	orr.w	r2, r3, #8
 8013ec4:	687b      	ldr	r3, [r7, #4]
 8013ec6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8013ec8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8013ecc:	2b01      	cmp	r3, #1
 8013ece:	d105      	bne.n	8013edc <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8013ed0:	687b      	ldr	r3, [r7, #4]
 8013ed2:	699a      	ldr	r2, [r3, #24]
 8013ed4:	4b06      	ldr	r3, [pc, #24]	@ (8013ef0 <USB_DevInit+0x2b8>)
 8013ed6:	4313      	orrs	r3, r2
 8013ed8:	687a      	ldr	r2, [r7, #4]
 8013eda:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8013edc:	7dfb      	ldrb	r3, [r7, #23]
}
 8013ede:	4618      	mov	r0, r3
 8013ee0:	3718      	adds	r7, #24
 8013ee2:	46bd      	mov	sp, r7
 8013ee4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013ee8:	b004      	add	sp, #16
 8013eea:	4770      	bx	lr
 8013eec:	803c3800 	.word	0x803c3800
 8013ef0:	40000004 	.word	0x40000004

08013ef4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8013ef4:	b480      	push	{r7}
 8013ef6:	b085      	sub	sp, #20
 8013ef8:	af00      	add	r7, sp, #0
 8013efa:	6078      	str	r0, [r7, #4]
 8013efc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8013efe:	2300      	movs	r3, #0
 8013f00:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8013f02:	68fb      	ldr	r3, [r7, #12]
 8013f04:	3301      	adds	r3, #1
 8013f06:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8013f08:	68fb      	ldr	r3, [r7, #12]
 8013f0a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8013f0e:	d901      	bls.n	8013f14 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8013f10:	2303      	movs	r3, #3
 8013f12:	e01b      	b.n	8013f4c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8013f14:	687b      	ldr	r3, [r7, #4]
 8013f16:	691b      	ldr	r3, [r3, #16]
 8013f18:	2b00      	cmp	r3, #0
 8013f1a:	daf2      	bge.n	8013f02 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8013f1c:	2300      	movs	r3, #0
 8013f1e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8013f20:	683b      	ldr	r3, [r7, #0]
 8013f22:	019b      	lsls	r3, r3, #6
 8013f24:	f043 0220 	orr.w	r2, r3, #32
 8013f28:	687b      	ldr	r3, [r7, #4]
 8013f2a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8013f2c:	68fb      	ldr	r3, [r7, #12]
 8013f2e:	3301      	adds	r3, #1
 8013f30:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8013f32:	68fb      	ldr	r3, [r7, #12]
 8013f34:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8013f38:	d901      	bls.n	8013f3e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8013f3a:	2303      	movs	r3, #3
 8013f3c:	e006      	b.n	8013f4c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8013f3e:	687b      	ldr	r3, [r7, #4]
 8013f40:	691b      	ldr	r3, [r3, #16]
 8013f42:	f003 0320 	and.w	r3, r3, #32
 8013f46:	2b20      	cmp	r3, #32
 8013f48:	d0f0      	beq.n	8013f2c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8013f4a:	2300      	movs	r3, #0
}
 8013f4c:	4618      	mov	r0, r3
 8013f4e:	3714      	adds	r7, #20
 8013f50:	46bd      	mov	sp, r7
 8013f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f56:	4770      	bx	lr

08013f58 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8013f58:	b480      	push	{r7}
 8013f5a:	b085      	sub	sp, #20
 8013f5c:	af00      	add	r7, sp, #0
 8013f5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8013f60:	2300      	movs	r3, #0
 8013f62:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8013f64:	68fb      	ldr	r3, [r7, #12]
 8013f66:	3301      	adds	r3, #1
 8013f68:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8013f6a:	68fb      	ldr	r3, [r7, #12]
 8013f6c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8013f70:	d901      	bls.n	8013f76 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8013f72:	2303      	movs	r3, #3
 8013f74:	e018      	b.n	8013fa8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8013f76:	687b      	ldr	r3, [r7, #4]
 8013f78:	691b      	ldr	r3, [r3, #16]
 8013f7a:	2b00      	cmp	r3, #0
 8013f7c:	daf2      	bge.n	8013f64 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8013f7e:	2300      	movs	r3, #0
 8013f80:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8013f82:	687b      	ldr	r3, [r7, #4]
 8013f84:	2210      	movs	r2, #16
 8013f86:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8013f88:	68fb      	ldr	r3, [r7, #12]
 8013f8a:	3301      	adds	r3, #1
 8013f8c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8013f8e:	68fb      	ldr	r3, [r7, #12]
 8013f90:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8013f94:	d901      	bls.n	8013f9a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8013f96:	2303      	movs	r3, #3
 8013f98:	e006      	b.n	8013fa8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8013f9a:	687b      	ldr	r3, [r7, #4]
 8013f9c:	691b      	ldr	r3, [r3, #16]
 8013f9e:	f003 0310 	and.w	r3, r3, #16
 8013fa2:	2b10      	cmp	r3, #16
 8013fa4:	d0f0      	beq.n	8013f88 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8013fa6:	2300      	movs	r3, #0
}
 8013fa8:	4618      	mov	r0, r3
 8013faa:	3714      	adds	r7, #20
 8013fac:	46bd      	mov	sp, r7
 8013fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fb2:	4770      	bx	lr

08013fb4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8013fb4:	b480      	push	{r7}
 8013fb6:	b085      	sub	sp, #20
 8013fb8:	af00      	add	r7, sp, #0
 8013fba:	6078      	str	r0, [r7, #4]
 8013fbc:	460b      	mov	r3, r1
 8013fbe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013fc0:	687b      	ldr	r3, [r7, #4]
 8013fc2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8013fc4:	68fb      	ldr	r3, [r7, #12]
 8013fc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013fca:	681a      	ldr	r2, [r3, #0]
 8013fcc:	78fb      	ldrb	r3, [r7, #3]
 8013fce:	68f9      	ldr	r1, [r7, #12]
 8013fd0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8013fd4:	4313      	orrs	r3, r2
 8013fd6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8013fd8:	2300      	movs	r3, #0
}
 8013fda:	4618      	mov	r0, r3
 8013fdc:	3714      	adds	r7, #20
 8013fde:	46bd      	mov	sp, r7
 8013fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fe4:	4770      	bx	lr

08013fe6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8013fe6:	b480      	push	{r7}
 8013fe8:	b087      	sub	sp, #28
 8013fea:	af00      	add	r7, sp, #0
 8013fec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013fee:	687b      	ldr	r3, [r7, #4]
 8013ff0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8013ff2:	693b      	ldr	r3, [r7, #16]
 8013ff4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013ff8:	689b      	ldr	r3, [r3, #8]
 8013ffa:	f003 0306 	and.w	r3, r3, #6
 8013ffe:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8014000:	68fb      	ldr	r3, [r7, #12]
 8014002:	2b00      	cmp	r3, #0
 8014004:	d102      	bne.n	801400c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8014006:	2300      	movs	r3, #0
 8014008:	75fb      	strb	r3, [r7, #23]
 801400a:	e00a      	b.n	8014022 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 801400c:	68fb      	ldr	r3, [r7, #12]
 801400e:	2b02      	cmp	r3, #2
 8014010:	d002      	beq.n	8014018 <USB_GetDevSpeed+0x32>
 8014012:	68fb      	ldr	r3, [r7, #12]
 8014014:	2b06      	cmp	r3, #6
 8014016:	d102      	bne.n	801401e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8014018:	2302      	movs	r3, #2
 801401a:	75fb      	strb	r3, [r7, #23]
 801401c:	e001      	b.n	8014022 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 801401e:	230f      	movs	r3, #15
 8014020:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8014022:	7dfb      	ldrb	r3, [r7, #23]
}
 8014024:	4618      	mov	r0, r3
 8014026:	371c      	adds	r7, #28
 8014028:	46bd      	mov	sp, r7
 801402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801402e:	4770      	bx	lr

08014030 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014030:	b480      	push	{r7}
 8014032:	b085      	sub	sp, #20
 8014034:	af00      	add	r7, sp, #0
 8014036:	6078      	str	r0, [r7, #4]
 8014038:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801403a:	687b      	ldr	r3, [r7, #4]
 801403c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801403e:	683b      	ldr	r3, [r7, #0]
 8014040:	781b      	ldrb	r3, [r3, #0]
 8014042:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014044:	683b      	ldr	r3, [r7, #0]
 8014046:	785b      	ldrb	r3, [r3, #1]
 8014048:	2b01      	cmp	r3, #1
 801404a:	d139      	bne.n	80140c0 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 801404c:	68fb      	ldr	r3, [r7, #12]
 801404e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014052:	69da      	ldr	r2, [r3, #28]
 8014054:	683b      	ldr	r3, [r7, #0]
 8014056:	781b      	ldrb	r3, [r3, #0]
 8014058:	f003 030f 	and.w	r3, r3, #15
 801405c:	2101      	movs	r1, #1
 801405e:	fa01 f303 	lsl.w	r3, r1, r3
 8014062:	b29b      	uxth	r3, r3
 8014064:	68f9      	ldr	r1, [r7, #12]
 8014066:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801406a:	4313      	orrs	r3, r2
 801406c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 801406e:	68bb      	ldr	r3, [r7, #8]
 8014070:	015a      	lsls	r2, r3, #5
 8014072:	68fb      	ldr	r3, [r7, #12]
 8014074:	4413      	add	r3, r2
 8014076:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801407a:	681b      	ldr	r3, [r3, #0]
 801407c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014080:	2b00      	cmp	r3, #0
 8014082:	d153      	bne.n	801412c <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014084:	68bb      	ldr	r3, [r7, #8]
 8014086:	015a      	lsls	r2, r3, #5
 8014088:	68fb      	ldr	r3, [r7, #12]
 801408a:	4413      	add	r3, r2
 801408c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014090:	681a      	ldr	r2, [r3, #0]
 8014092:	683b      	ldr	r3, [r7, #0]
 8014094:	689b      	ldr	r3, [r3, #8]
 8014096:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 801409a:	683b      	ldr	r3, [r7, #0]
 801409c:	791b      	ldrb	r3, [r3, #4]
 801409e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80140a0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80140a2:	68bb      	ldr	r3, [r7, #8]
 80140a4:	059b      	lsls	r3, r3, #22
 80140a6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80140a8:	431a      	orrs	r2, r3
 80140aa:	68bb      	ldr	r3, [r7, #8]
 80140ac:	0159      	lsls	r1, r3, #5
 80140ae:	68fb      	ldr	r3, [r7, #12]
 80140b0:	440b      	add	r3, r1
 80140b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80140b6:	4619      	mov	r1, r3
 80140b8:	4b20      	ldr	r3, [pc, #128]	@ (801413c <USB_ActivateEndpoint+0x10c>)
 80140ba:	4313      	orrs	r3, r2
 80140bc:	600b      	str	r3, [r1, #0]
 80140be:	e035      	b.n	801412c <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80140c0:	68fb      	ldr	r3, [r7, #12]
 80140c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80140c6:	69da      	ldr	r2, [r3, #28]
 80140c8:	683b      	ldr	r3, [r7, #0]
 80140ca:	781b      	ldrb	r3, [r3, #0]
 80140cc:	f003 030f 	and.w	r3, r3, #15
 80140d0:	2101      	movs	r1, #1
 80140d2:	fa01 f303 	lsl.w	r3, r1, r3
 80140d6:	041b      	lsls	r3, r3, #16
 80140d8:	68f9      	ldr	r1, [r7, #12]
 80140da:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80140de:	4313      	orrs	r3, r2
 80140e0:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80140e2:	68bb      	ldr	r3, [r7, #8]
 80140e4:	015a      	lsls	r2, r3, #5
 80140e6:	68fb      	ldr	r3, [r7, #12]
 80140e8:	4413      	add	r3, r2
 80140ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80140ee:	681b      	ldr	r3, [r3, #0]
 80140f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80140f4:	2b00      	cmp	r3, #0
 80140f6:	d119      	bne.n	801412c <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80140f8:	68bb      	ldr	r3, [r7, #8]
 80140fa:	015a      	lsls	r2, r3, #5
 80140fc:	68fb      	ldr	r3, [r7, #12]
 80140fe:	4413      	add	r3, r2
 8014100:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014104:	681a      	ldr	r2, [r3, #0]
 8014106:	683b      	ldr	r3, [r7, #0]
 8014108:	689b      	ldr	r3, [r3, #8]
 801410a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 801410e:	683b      	ldr	r3, [r7, #0]
 8014110:	791b      	ldrb	r3, [r3, #4]
 8014112:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8014114:	430b      	orrs	r3, r1
 8014116:	431a      	orrs	r2, r3
 8014118:	68bb      	ldr	r3, [r7, #8]
 801411a:	0159      	lsls	r1, r3, #5
 801411c:	68fb      	ldr	r3, [r7, #12]
 801411e:	440b      	add	r3, r1
 8014120:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014124:	4619      	mov	r1, r3
 8014126:	4b05      	ldr	r3, [pc, #20]	@ (801413c <USB_ActivateEndpoint+0x10c>)
 8014128:	4313      	orrs	r3, r2
 801412a:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 801412c:	2300      	movs	r3, #0
}
 801412e:	4618      	mov	r0, r3
 8014130:	3714      	adds	r7, #20
 8014132:	46bd      	mov	sp, r7
 8014134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014138:	4770      	bx	lr
 801413a:	bf00      	nop
 801413c:	10008000 	.word	0x10008000

08014140 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014140:	b480      	push	{r7}
 8014142:	b085      	sub	sp, #20
 8014144:	af00      	add	r7, sp, #0
 8014146:	6078      	str	r0, [r7, #4]
 8014148:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801414a:	687b      	ldr	r3, [r7, #4]
 801414c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801414e:	683b      	ldr	r3, [r7, #0]
 8014150:	781b      	ldrb	r3, [r3, #0]
 8014152:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8014154:	683b      	ldr	r3, [r7, #0]
 8014156:	785b      	ldrb	r3, [r3, #1]
 8014158:	2b01      	cmp	r3, #1
 801415a:	d161      	bne.n	8014220 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801415c:	68bb      	ldr	r3, [r7, #8]
 801415e:	015a      	lsls	r2, r3, #5
 8014160:	68fb      	ldr	r3, [r7, #12]
 8014162:	4413      	add	r3, r2
 8014164:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014168:	681b      	ldr	r3, [r3, #0]
 801416a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801416e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014172:	d11f      	bne.n	80141b4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8014174:	68bb      	ldr	r3, [r7, #8]
 8014176:	015a      	lsls	r2, r3, #5
 8014178:	68fb      	ldr	r3, [r7, #12]
 801417a:	4413      	add	r3, r2
 801417c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014180:	681b      	ldr	r3, [r3, #0]
 8014182:	68ba      	ldr	r2, [r7, #8]
 8014184:	0151      	lsls	r1, r2, #5
 8014186:	68fa      	ldr	r2, [r7, #12]
 8014188:	440a      	add	r2, r1
 801418a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801418e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014192:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8014194:	68bb      	ldr	r3, [r7, #8]
 8014196:	015a      	lsls	r2, r3, #5
 8014198:	68fb      	ldr	r3, [r7, #12]
 801419a:	4413      	add	r3, r2
 801419c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80141a0:	681b      	ldr	r3, [r3, #0]
 80141a2:	68ba      	ldr	r2, [r7, #8]
 80141a4:	0151      	lsls	r1, r2, #5
 80141a6:	68fa      	ldr	r2, [r7, #12]
 80141a8:	440a      	add	r2, r1
 80141aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80141ae:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80141b2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80141b4:	68fb      	ldr	r3, [r7, #12]
 80141b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80141ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80141bc:	683b      	ldr	r3, [r7, #0]
 80141be:	781b      	ldrb	r3, [r3, #0]
 80141c0:	f003 030f 	and.w	r3, r3, #15
 80141c4:	2101      	movs	r1, #1
 80141c6:	fa01 f303 	lsl.w	r3, r1, r3
 80141ca:	b29b      	uxth	r3, r3
 80141cc:	43db      	mvns	r3, r3
 80141ce:	68f9      	ldr	r1, [r7, #12]
 80141d0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80141d4:	4013      	ands	r3, r2
 80141d6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80141d8:	68fb      	ldr	r3, [r7, #12]
 80141da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80141de:	69da      	ldr	r2, [r3, #28]
 80141e0:	683b      	ldr	r3, [r7, #0]
 80141e2:	781b      	ldrb	r3, [r3, #0]
 80141e4:	f003 030f 	and.w	r3, r3, #15
 80141e8:	2101      	movs	r1, #1
 80141ea:	fa01 f303 	lsl.w	r3, r1, r3
 80141ee:	b29b      	uxth	r3, r3
 80141f0:	43db      	mvns	r3, r3
 80141f2:	68f9      	ldr	r1, [r7, #12]
 80141f4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80141f8:	4013      	ands	r3, r2
 80141fa:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80141fc:	68bb      	ldr	r3, [r7, #8]
 80141fe:	015a      	lsls	r2, r3, #5
 8014200:	68fb      	ldr	r3, [r7, #12]
 8014202:	4413      	add	r3, r2
 8014204:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014208:	681a      	ldr	r2, [r3, #0]
 801420a:	68bb      	ldr	r3, [r7, #8]
 801420c:	0159      	lsls	r1, r3, #5
 801420e:	68fb      	ldr	r3, [r7, #12]
 8014210:	440b      	add	r3, r1
 8014212:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014216:	4619      	mov	r1, r3
 8014218:	4b35      	ldr	r3, [pc, #212]	@ (80142f0 <USB_DeactivateEndpoint+0x1b0>)
 801421a:	4013      	ands	r3, r2
 801421c:	600b      	str	r3, [r1, #0]
 801421e:	e060      	b.n	80142e2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014220:	68bb      	ldr	r3, [r7, #8]
 8014222:	015a      	lsls	r2, r3, #5
 8014224:	68fb      	ldr	r3, [r7, #12]
 8014226:	4413      	add	r3, r2
 8014228:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801422c:	681b      	ldr	r3, [r3, #0]
 801422e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014232:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014236:	d11f      	bne.n	8014278 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8014238:	68bb      	ldr	r3, [r7, #8]
 801423a:	015a      	lsls	r2, r3, #5
 801423c:	68fb      	ldr	r3, [r7, #12]
 801423e:	4413      	add	r3, r2
 8014240:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014244:	681b      	ldr	r3, [r3, #0]
 8014246:	68ba      	ldr	r2, [r7, #8]
 8014248:	0151      	lsls	r1, r2, #5
 801424a:	68fa      	ldr	r2, [r7, #12]
 801424c:	440a      	add	r2, r1
 801424e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014252:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014256:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8014258:	68bb      	ldr	r3, [r7, #8]
 801425a:	015a      	lsls	r2, r3, #5
 801425c:	68fb      	ldr	r3, [r7, #12]
 801425e:	4413      	add	r3, r2
 8014260:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014264:	681b      	ldr	r3, [r3, #0]
 8014266:	68ba      	ldr	r2, [r7, #8]
 8014268:	0151      	lsls	r1, r2, #5
 801426a:	68fa      	ldr	r2, [r7, #12]
 801426c:	440a      	add	r2, r1
 801426e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014272:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014276:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8014278:	68fb      	ldr	r3, [r7, #12]
 801427a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801427e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014280:	683b      	ldr	r3, [r7, #0]
 8014282:	781b      	ldrb	r3, [r3, #0]
 8014284:	f003 030f 	and.w	r3, r3, #15
 8014288:	2101      	movs	r1, #1
 801428a:	fa01 f303 	lsl.w	r3, r1, r3
 801428e:	041b      	lsls	r3, r3, #16
 8014290:	43db      	mvns	r3, r3
 8014292:	68f9      	ldr	r1, [r7, #12]
 8014294:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014298:	4013      	ands	r3, r2
 801429a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 801429c:	68fb      	ldr	r3, [r7, #12]
 801429e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80142a2:	69da      	ldr	r2, [r3, #28]
 80142a4:	683b      	ldr	r3, [r7, #0]
 80142a6:	781b      	ldrb	r3, [r3, #0]
 80142a8:	f003 030f 	and.w	r3, r3, #15
 80142ac:	2101      	movs	r1, #1
 80142ae:	fa01 f303 	lsl.w	r3, r1, r3
 80142b2:	041b      	lsls	r3, r3, #16
 80142b4:	43db      	mvns	r3, r3
 80142b6:	68f9      	ldr	r1, [r7, #12]
 80142b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80142bc:	4013      	ands	r3, r2
 80142be:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80142c0:	68bb      	ldr	r3, [r7, #8]
 80142c2:	015a      	lsls	r2, r3, #5
 80142c4:	68fb      	ldr	r3, [r7, #12]
 80142c6:	4413      	add	r3, r2
 80142c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80142cc:	681a      	ldr	r2, [r3, #0]
 80142ce:	68bb      	ldr	r3, [r7, #8]
 80142d0:	0159      	lsls	r1, r3, #5
 80142d2:	68fb      	ldr	r3, [r7, #12]
 80142d4:	440b      	add	r3, r1
 80142d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80142da:	4619      	mov	r1, r3
 80142dc:	4b05      	ldr	r3, [pc, #20]	@ (80142f4 <USB_DeactivateEndpoint+0x1b4>)
 80142de:	4013      	ands	r3, r2
 80142e0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80142e2:	2300      	movs	r3, #0
}
 80142e4:	4618      	mov	r0, r3
 80142e6:	3714      	adds	r7, #20
 80142e8:	46bd      	mov	sp, r7
 80142ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142ee:	4770      	bx	lr
 80142f0:	ec337800 	.word	0xec337800
 80142f4:	eff37800 	.word	0xeff37800

080142f8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80142f8:	b580      	push	{r7, lr}
 80142fa:	b08a      	sub	sp, #40	@ 0x28
 80142fc:	af02      	add	r7, sp, #8
 80142fe:	60f8      	str	r0, [r7, #12]
 8014300:	60b9      	str	r1, [r7, #8]
 8014302:	4613      	mov	r3, r2
 8014304:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014306:	68fb      	ldr	r3, [r7, #12]
 8014308:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 801430a:	68bb      	ldr	r3, [r7, #8]
 801430c:	781b      	ldrb	r3, [r3, #0]
 801430e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8014310:	68bb      	ldr	r3, [r7, #8]
 8014312:	785b      	ldrb	r3, [r3, #1]
 8014314:	2b01      	cmp	r3, #1
 8014316:	f040 8185 	bne.w	8014624 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 801431a:	68bb      	ldr	r3, [r7, #8]
 801431c:	691b      	ldr	r3, [r3, #16]
 801431e:	2b00      	cmp	r3, #0
 8014320:	d132      	bne.n	8014388 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8014322:	69bb      	ldr	r3, [r7, #24]
 8014324:	015a      	lsls	r2, r3, #5
 8014326:	69fb      	ldr	r3, [r7, #28]
 8014328:	4413      	add	r3, r2
 801432a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801432e:	691a      	ldr	r2, [r3, #16]
 8014330:	69bb      	ldr	r3, [r7, #24]
 8014332:	0159      	lsls	r1, r3, #5
 8014334:	69fb      	ldr	r3, [r7, #28]
 8014336:	440b      	add	r3, r1
 8014338:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801433c:	4619      	mov	r1, r3
 801433e:	4ba7      	ldr	r3, [pc, #668]	@ (80145dc <USB_EPStartXfer+0x2e4>)
 8014340:	4013      	ands	r3, r2
 8014342:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8014344:	69bb      	ldr	r3, [r7, #24]
 8014346:	015a      	lsls	r2, r3, #5
 8014348:	69fb      	ldr	r3, [r7, #28]
 801434a:	4413      	add	r3, r2
 801434c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014350:	691b      	ldr	r3, [r3, #16]
 8014352:	69ba      	ldr	r2, [r7, #24]
 8014354:	0151      	lsls	r1, r2, #5
 8014356:	69fa      	ldr	r2, [r7, #28]
 8014358:	440a      	add	r2, r1
 801435a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801435e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8014362:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014364:	69bb      	ldr	r3, [r7, #24]
 8014366:	015a      	lsls	r2, r3, #5
 8014368:	69fb      	ldr	r3, [r7, #28]
 801436a:	4413      	add	r3, r2
 801436c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014370:	691a      	ldr	r2, [r3, #16]
 8014372:	69bb      	ldr	r3, [r7, #24]
 8014374:	0159      	lsls	r1, r3, #5
 8014376:	69fb      	ldr	r3, [r7, #28]
 8014378:	440b      	add	r3, r1
 801437a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801437e:	4619      	mov	r1, r3
 8014380:	4b97      	ldr	r3, [pc, #604]	@ (80145e0 <USB_EPStartXfer+0x2e8>)
 8014382:	4013      	ands	r3, r2
 8014384:	610b      	str	r3, [r1, #16]
 8014386:	e097      	b.n	80144b8 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014388:	69bb      	ldr	r3, [r7, #24]
 801438a:	015a      	lsls	r2, r3, #5
 801438c:	69fb      	ldr	r3, [r7, #28]
 801438e:	4413      	add	r3, r2
 8014390:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014394:	691a      	ldr	r2, [r3, #16]
 8014396:	69bb      	ldr	r3, [r7, #24]
 8014398:	0159      	lsls	r1, r3, #5
 801439a:	69fb      	ldr	r3, [r7, #28]
 801439c:	440b      	add	r3, r1
 801439e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80143a2:	4619      	mov	r1, r3
 80143a4:	4b8e      	ldr	r3, [pc, #568]	@ (80145e0 <USB_EPStartXfer+0x2e8>)
 80143a6:	4013      	ands	r3, r2
 80143a8:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80143aa:	69bb      	ldr	r3, [r7, #24]
 80143ac:	015a      	lsls	r2, r3, #5
 80143ae:	69fb      	ldr	r3, [r7, #28]
 80143b0:	4413      	add	r3, r2
 80143b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80143b6:	691a      	ldr	r2, [r3, #16]
 80143b8:	69bb      	ldr	r3, [r7, #24]
 80143ba:	0159      	lsls	r1, r3, #5
 80143bc:	69fb      	ldr	r3, [r7, #28]
 80143be:	440b      	add	r3, r1
 80143c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80143c4:	4619      	mov	r1, r3
 80143c6:	4b85      	ldr	r3, [pc, #532]	@ (80145dc <USB_EPStartXfer+0x2e4>)
 80143c8:	4013      	ands	r3, r2
 80143ca:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 80143cc:	69bb      	ldr	r3, [r7, #24]
 80143ce:	2b00      	cmp	r3, #0
 80143d0:	d11a      	bne.n	8014408 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80143d2:	68bb      	ldr	r3, [r7, #8]
 80143d4:	691a      	ldr	r2, [r3, #16]
 80143d6:	68bb      	ldr	r3, [r7, #8]
 80143d8:	689b      	ldr	r3, [r3, #8]
 80143da:	429a      	cmp	r2, r3
 80143dc:	d903      	bls.n	80143e6 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80143de:	68bb      	ldr	r3, [r7, #8]
 80143e0:	689a      	ldr	r2, [r3, #8]
 80143e2:	68bb      	ldr	r3, [r7, #8]
 80143e4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80143e6:	69bb      	ldr	r3, [r7, #24]
 80143e8:	015a      	lsls	r2, r3, #5
 80143ea:	69fb      	ldr	r3, [r7, #28]
 80143ec:	4413      	add	r3, r2
 80143ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80143f2:	691b      	ldr	r3, [r3, #16]
 80143f4:	69ba      	ldr	r2, [r7, #24]
 80143f6:	0151      	lsls	r1, r2, #5
 80143f8:	69fa      	ldr	r2, [r7, #28]
 80143fa:	440a      	add	r2, r1
 80143fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014400:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8014404:	6113      	str	r3, [r2, #16]
 8014406:	e044      	b.n	8014492 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8014408:	68bb      	ldr	r3, [r7, #8]
 801440a:	691a      	ldr	r2, [r3, #16]
 801440c:	68bb      	ldr	r3, [r7, #8]
 801440e:	689b      	ldr	r3, [r3, #8]
 8014410:	4413      	add	r3, r2
 8014412:	1e5a      	subs	r2, r3, #1
 8014414:	68bb      	ldr	r3, [r7, #8]
 8014416:	689b      	ldr	r3, [r3, #8]
 8014418:	fbb2 f3f3 	udiv	r3, r2, r3
 801441c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 801441e:	69bb      	ldr	r3, [r7, #24]
 8014420:	015a      	lsls	r2, r3, #5
 8014422:	69fb      	ldr	r3, [r7, #28]
 8014424:	4413      	add	r3, r2
 8014426:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801442a:	691a      	ldr	r2, [r3, #16]
 801442c:	8afb      	ldrh	r3, [r7, #22]
 801442e:	04d9      	lsls	r1, r3, #19
 8014430:	4b6c      	ldr	r3, [pc, #432]	@ (80145e4 <USB_EPStartXfer+0x2ec>)
 8014432:	400b      	ands	r3, r1
 8014434:	69b9      	ldr	r1, [r7, #24]
 8014436:	0148      	lsls	r0, r1, #5
 8014438:	69f9      	ldr	r1, [r7, #28]
 801443a:	4401      	add	r1, r0
 801443c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8014440:	4313      	orrs	r3, r2
 8014442:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8014444:	68bb      	ldr	r3, [r7, #8]
 8014446:	791b      	ldrb	r3, [r3, #4]
 8014448:	2b01      	cmp	r3, #1
 801444a:	d122      	bne.n	8014492 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 801444c:	69bb      	ldr	r3, [r7, #24]
 801444e:	015a      	lsls	r2, r3, #5
 8014450:	69fb      	ldr	r3, [r7, #28]
 8014452:	4413      	add	r3, r2
 8014454:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014458:	691b      	ldr	r3, [r3, #16]
 801445a:	69ba      	ldr	r2, [r7, #24]
 801445c:	0151      	lsls	r1, r2, #5
 801445e:	69fa      	ldr	r2, [r7, #28]
 8014460:	440a      	add	r2, r1
 8014462:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014466:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 801446a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 801446c:	69bb      	ldr	r3, [r7, #24]
 801446e:	015a      	lsls	r2, r3, #5
 8014470:	69fb      	ldr	r3, [r7, #28]
 8014472:	4413      	add	r3, r2
 8014474:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014478:	691a      	ldr	r2, [r3, #16]
 801447a:	8afb      	ldrh	r3, [r7, #22]
 801447c:	075b      	lsls	r3, r3, #29
 801447e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8014482:	69b9      	ldr	r1, [r7, #24]
 8014484:	0148      	lsls	r0, r1, #5
 8014486:	69f9      	ldr	r1, [r7, #28]
 8014488:	4401      	add	r1, r0
 801448a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801448e:	4313      	orrs	r3, r2
 8014490:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8014492:	69bb      	ldr	r3, [r7, #24]
 8014494:	015a      	lsls	r2, r3, #5
 8014496:	69fb      	ldr	r3, [r7, #28]
 8014498:	4413      	add	r3, r2
 801449a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801449e:	691a      	ldr	r2, [r3, #16]
 80144a0:	68bb      	ldr	r3, [r7, #8]
 80144a2:	691b      	ldr	r3, [r3, #16]
 80144a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80144a8:	69b9      	ldr	r1, [r7, #24]
 80144aa:	0148      	lsls	r0, r1, #5
 80144ac:	69f9      	ldr	r1, [r7, #28]
 80144ae:	4401      	add	r1, r0
 80144b0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80144b4:	4313      	orrs	r3, r2
 80144b6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80144b8:	79fb      	ldrb	r3, [r7, #7]
 80144ba:	2b01      	cmp	r3, #1
 80144bc:	d14b      	bne.n	8014556 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80144be:	68bb      	ldr	r3, [r7, #8]
 80144c0:	69db      	ldr	r3, [r3, #28]
 80144c2:	2b00      	cmp	r3, #0
 80144c4:	d009      	beq.n	80144da <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80144c6:	69bb      	ldr	r3, [r7, #24]
 80144c8:	015a      	lsls	r2, r3, #5
 80144ca:	69fb      	ldr	r3, [r7, #28]
 80144cc:	4413      	add	r3, r2
 80144ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80144d2:	461a      	mov	r2, r3
 80144d4:	68bb      	ldr	r3, [r7, #8]
 80144d6:	69db      	ldr	r3, [r3, #28]
 80144d8:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80144da:	68bb      	ldr	r3, [r7, #8]
 80144dc:	791b      	ldrb	r3, [r3, #4]
 80144de:	2b01      	cmp	r3, #1
 80144e0:	d128      	bne.n	8014534 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80144e2:	69fb      	ldr	r3, [r7, #28]
 80144e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80144e8:	689b      	ldr	r3, [r3, #8]
 80144ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80144ee:	2b00      	cmp	r3, #0
 80144f0:	d110      	bne.n	8014514 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80144f2:	69bb      	ldr	r3, [r7, #24]
 80144f4:	015a      	lsls	r2, r3, #5
 80144f6:	69fb      	ldr	r3, [r7, #28]
 80144f8:	4413      	add	r3, r2
 80144fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80144fe:	681b      	ldr	r3, [r3, #0]
 8014500:	69ba      	ldr	r2, [r7, #24]
 8014502:	0151      	lsls	r1, r2, #5
 8014504:	69fa      	ldr	r2, [r7, #28]
 8014506:	440a      	add	r2, r1
 8014508:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801450c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8014510:	6013      	str	r3, [r2, #0]
 8014512:	e00f      	b.n	8014534 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8014514:	69bb      	ldr	r3, [r7, #24]
 8014516:	015a      	lsls	r2, r3, #5
 8014518:	69fb      	ldr	r3, [r7, #28]
 801451a:	4413      	add	r3, r2
 801451c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014520:	681b      	ldr	r3, [r3, #0]
 8014522:	69ba      	ldr	r2, [r7, #24]
 8014524:	0151      	lsls	r1, r2, #5
 8014526:	69fa      	ldr	r2, [r7, #28]
 8014528:	440a      	add	r2, r1
 801452a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801452e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014532:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014534:	69bb      	ldr	r3, [r7, #24]
 8014536:	015a      	lsls	r2, r3, #5
 8014538:	69fb      	ldr	r3, [r7, #28]
 801453a:	4413      	add	r3, r2
 801453c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014540:	681b      	ldr	r3, [r3, #0]
 8014542:	69ba      	ldr	r2, [r7, #24]
 8014544:	0151      	lsls	r1, r2, #5
 8014546:	69fa      	ldr	r2, [r7, #28]
 8014548:	440a      	add	r2, r1
 801454a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801454e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8014552:	6013      	str	r3, [r2, #0]
 8014554:	e169      	b.n	801482a <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014556:	69bb      	ldr	r3, [r7, #24]
 8014558:	015a      	lsls	r2, r3, #5
 801455a:	69fb      	ldr	r3, [r7, #28]
 801455c:	4413      	add	r3, r2
 801455e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014562:	681b      	ldr	r3, [r3, #0]
 8014564:	69ba      	ldr	r2, [r7, #24]
 8014566:	0151      	lsls	r1, r2, #5
 8014568:	69fa      	ldr	r2, [r7, #28]
 801456a:	440a      	add	r2, r1
 801456c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014570:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8014574:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8014576:	68bb      	ldr	r3, [r7, #8]
 8014578:	791b      	ldrb	r3, [r3, #4]
 801457a:	2b01      	cmp	r3, #1
 801457c:	d015      	beq.n	80145aa <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 801457e:	68bb      	ldr	r3, [r7, #8]
 8014580:	691b      	ldr	r3, [r3, #16]
 8014582:	2b00      	cmp	r3, #0
 8014584:	f000 8151 	beq.w	801482a <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8014588:	69fb      	ldr	r3, [r7, #28]
 801458a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801458e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014590:	68bb      	ldr	r3, [r7, #8]
 8014592:	781b      	ldrb	r3, [r3, #0]
 8014594:	f003 030f 	and.w	r3, r3, #15
 8014598:	2101      	movs	r1, #1
 801459a:	fa01 f303 	lsl.w	r3, r1, r3
 801459e:	69f9      	ldr	r1, [r7, #28]
 80145a0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80145a4:	4313      	orrs	r3, r2
 80145a6:	634b      	str	r3, [r1, #52]	@ 0x34
 80145a8:	e13f      	b.n	801482a <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80145aa:	69fb      	ldr	r3, [r7, #28]
 80145ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80145b0:	689b      	ldr	r3, [r3, #8]
 80145b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80145b6:	2b00      	cmp	r3, #0
 80145b8:	d116      	bne.n	80145e8 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80145ba:	69bb      	ldr	r3, [r7, #24]
 80145bc:	015a      	lsls	r2, r3, #5
 80145be:	69fb      	ldr	r3, [r7, #28]
 80145c0:	4413      	add	r3, r2
 80145c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80145c6:	681b      	ldr	r3, [r3, #0]
 80145c8:	69ba      	ldr	r2, [r7, #24]
 80145ca:	0151      	lsls	r1, r2, #5
 80145cc:	69fa      	ldr	r2, [r7, #28]
 80145ce:	440a      	add	r2, r1
 80145d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80145d4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80145d8:	6013      	str	r3, [r2, #0]
 80145da:	e015      	b.n	8014608 <USB_EPStartXfer+0x310>
 80145dc:	e007ffff 	.word	0xe007ffff
 80145e0:	fff80000 	.word	0xfff80000
 80145e4:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80145e8:	69bb      	ldr	r3, [r7, #24]
 80145ea:	015a      	lsls	r2, r3, #5
 80145ec:	69fb      	ldr	r3, [r7, #28]
 80145ee:	4413      	add	r3, r2
 80145f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80145f4:	681b      	ldr	r3, [r3, #0]
 80145f6:	69ba      	ldr	r2, [r7, #24]
 80145f8:	0151      	lsls	r1, r2, #5
 80145fa:	69fa      	ldr	r2, [r7, #28]
 80145fc:	440a      	add	r2, r1
 80145fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014602:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014606:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8014608:	68bb      	ldr	r3, [r7, #8]
 801460a:	68d9      	ldr	r1, [r3, #12]
 801460c:	68bb      	ldr	r3, [r7, #8]
 801460e:	781a      	ldrb	r2, [r3, #0]
 8014610:	68bb      	ldr	r3, [r7, #8]
 8014612:	691b      	ldr	r3, [r3, #16]
 8014614:	b298      	uxth	r0, r3
 8014616:	79fb      	ldrb	r3, [r7, #7]
 8014618:	9300      	str	r3, [sp, #0]
 801461a:	4603      	mov	r3, r0
 801461c:	68f8      	ldr	r0, [r7, #12]
 801461e:	f000 f9b9 	bl	8014994 <USB_WritePacket>
 8014622:	e102      	b.n	801482a <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8014624:	69bb      	ldr	r3, [r7, #24]
 8014626:	015a      	lsls	r2, r3, #5
 8014628:	69fb      	ldr	r3, [r7, #28]
 801462a:	4413      	add	r3, r2
 801462c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014630:	691a      	ldr	r2, [r3, #16]
 8014632:	69bb      	ldr	r3, [r7, #24]
 8014634:	0159      	lsls	r1, r3, #5
 8014636:	69fb      	ldr	r3, [r7, #28]
 8014638:	440b      	add	r3, r1
 801463a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801463e:	4619      	mov	r1, r3
 8014640:	4b7c      	ldr	r3, [pc, #496]	@ (8014834 <USB_EPStartXfer+0x53c>)
 8014642:	4013      	ands	r3, r2
 8014644:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8014646:	69bb      	ldr	r3, [r7, #24]
 8014648:	015a      	lsls	r2, r3, #5
 801464a:	69fb      	ldr	r3, [r7, #28]
 801464c:	4413      	add	r3, r2
 801464e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014652:	691a      	ldr	r2, [r3, #16]
 8014654:	69bb      	ldr	r3, [r7, #24]
 8014656:	0159      	lsls	r1, r3, #5
 8014658:	69fb      	ldr	r3, [r7, #28]
 801465a:	440b      	add	r3, r1
 801465c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014660:	4619      	mov	r1, r3
 8014662:	4b75      	ldr	r3, [pc, #468]	@ (8014838 <USB_EPStartXfer+0x540>)
 8014664:	4013      	ands	r3, r2
 8014666:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8014668:	69bb      	ldr	r3, [r7, #24]
 801466a:	2b00      	cmp	r3, #0
 801466c:	d12f      	bne.n	80146ce <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 801466e:	68bb      	ldr	r3, [r7, #8]
 8014670:	691b      	ldr	r3, [r3, #16]
 8014672:	2b00      	cmp	r3, #0
 8014674:	d003      	beq.n	801467e <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8014676:	68bb      	ldr	r3, [r7, #8]
 8014678:	689a      	ldr	r2, [r3, #8]
 801467a:	68bb      	ldr	r3, [r7, #8]
 801467c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 801467e:	68bb      	ldr	r3, [r7, #8]
 8014680:	689a      	ldr	r2, [r3, #8]
 8014682:	68bb      	ldr	r3, [r7, #8]
 8014684:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8014686:	69bb      	ldr	r3, [r7, #24]
 8014688:	015a      	lsls	r2, r3, #5
 801468a:	69fb      	ldr	r3, [r7, #28]
 801468c:	4413      	add	r3, r2
 801468e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014692:	691a      	ldr	r2, [r3, #16]
 8014694:	68bb      	ldr	r3, [r7, #8]
 8014696:	6a1b      	ldr	r3, [r3, #32]
 8014698:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801469c:	69b9      	ldr	r1, [r7, #24]
 801469e:	0148      	lsls	r0, r1, #5
 80146a0:	69f9      	ldr	r1, [r7, #28]
 80146a2:	4401      	add	r1, r0
 80146a4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80146a8:	4313      	orrs	r3, r2
 80146aa:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80146ac:	69bb      	ldr	r3, [r7, #24]
 80146ae:	015a      	lsls	r2, r3, #5
 80146b0:	69fb      	ldr	r3, [r7, #28]
 80146b2:	4413      	add	r3, r2
 80146b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80146b8:	691b      	ldr	r3, [r3, #16]
 80146ba:	69ba      	ldr	r2, [r7, #24]
 80146bc:	0151      	lsls	r1, r2, #5
 80146be:	69fa      	ldr	r2, [r7, #28]
 80146c0:	440a      	add	r2, r1
 80146c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80146c6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80146ca:	6113      	str	r3, [r2, #16]
 80146cc:	e05f      	b.n	801478e <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 80146ce:	68bb      	ldr	r3, [r7, #8]
 80146d0:	691b      	ldr	r3, [r3, #16]
 80146d2:	2b00      	cmp	r3, #0
 80146d4:	d123      	bne.n	801471e <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80146d6:	69bb      	ldr	r3, [r7, #24]
 80146d8:	015a      	lsls	r2, r3, #5
 80146da:	69fb      	ldr	r3, [r7, #28]
 80146dc:	4413      	add	r3, r2
 80146de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80146e2:	691a      	ldr	r2, [r3, #16]
 80146e4:	68bb      	ldr	r3, [r7, #8]
 80146e6:	689b      	ldr	r3, [r3, #8]
 80146e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80146ec:	69b9      	ldr	r1, [r7, #24]
 80146ee:	0148      	lsls	r0, r1, #5
 80146f0:	69f9      	ldr	r1, [r7, #28]
 80146f2:	4401      	add	r1, r0
 80146f4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80146f8:	4313      	orrs	r3, r2
 80146fa:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80146fc:	69bb      	ldr	r3, [r7, #24]
 80146fe:	015a      	lsls	r2, r3, #5
 8014700:	69fb      	ldr	r3, [r7, #28]
 8014702:	4413      	add	r3, r2
 8014704:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014708:	691b      	ldr	r3, [r3, #16]
 801470a:	69ba      	ldr	r2, [r7, #24]
 801470c:	0151      	lsls	r1, r2, #5
 801470e:	69fa      	ldr	r2, [r7, #28]
 8014710:	440a      	add	r2, r1
 8014712:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014716:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801471a:	6113      	str	r3, [r2, #16]
 801471c:	e037      	b.n	801478e <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 801471e:	68bb      	ldr	r3, [r7, #8]
 8014720:	691a      	ldr	r2, [r3, #16]
 8014722:	68bb      	ldr	r3, [r7, #8]
 8014724:	689b      	ldr	r3, [r3, #8]
 8014726:	4413      	add	r3, r2
 8014728:	1e5a      	subs	r2, r3, #1
 801472a:	68bb      	ldr	r3, [r7, #8]
 801472c:	689b      	ldr	r3, [r3, #8]
 801472e:	fbb2 f3f3 	udiv	r3, r2, r3
 8014732:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8014734:	68bb      	ldr	r3, [r7, #8]
 8014736:	689b      	ldr	r3, [r3, #8]
 8014738:	8afa      	ldrh	r2, [r7, #22]
 801473a:	fb03 f202 	mul.w	r2, r3, r2
 801473e:	68bb      	ldr	r3, [r7, #8]
 8014740:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8014742:	69bb      	ldr	r3, [r7, #24]
 8014744:	015a      	lsls	r2, r3, #5
 8014746:	69fb      	ldr	r3, [r7, #28]
 8014748:	4413      	add	r3, r2
 801474a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801474e:	691a      	ldr	r2, [r3, #16]
 8014750:	8afb      	ldrh	r3, [r7, #22]
 8014752:	04d9      	lsls	r1, r3, #19
 8014754:	4b39      	ldr	r3, [pc, #228]	@ (801483c <USB_EPStartXfer+0x544>)
 8014756:	400b      	ands	r3, r1
 8014758:	69b9      	ldr	r1, [r7, #24]
 801475a:	0148      	lsls	r0, r1, #5
 801475c:	69f9      	ldr	r1, [r7, #28]
 801475e:	4401      	add	r1, r0
 8014760:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8014764:	4313      	orrs	r3, r2
 8014766:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8014768:	69bb      	ldr	r3, [r7, #24]
 801476a:	015a      	lsls	r2, r3, #5
 801476c:	69fb      	ldr	r3, [r7, #28]
 801476e:	4413      	add	r3, r2
 8014770:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014774:	691a      	ldr	r2, [r3, #16]
 8014776:	68bb      	ldr	r3, [r7, #8]
 8014778:	6a1b      	ldr	r3, [r3, #32]
 801477a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801477e:	69b9      	ldr	r1, [r7, #24]
 8014780:	0148      	lsls	r0, r1, #5
 8014782:	69f9      	ldr	r1, [r7, #28]
 8014784:	4401      	add	r1, r0
 8014786:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801478a:	4313      	orrs	r3, r2
 801478c:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 801478e:	79fb      	ldrb	r3, [r7, #7]
 8014790:	2b01      	cmp	r3, #1
 8014792:	d10d      	bne.n	80147b0 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8014794:	68bb      	ldr	r3, [r7, #8]
 8014796:	68db      	ldr	r3, [r3, #12]
 8014798:	2b00      	cmp	r3, #0
 801479a:	d009      	beq.n	80147b0 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 801479c:	68bb      	ldr	r3, [r7, #8]
 801479e:	68d9      	ldr	r1, [r3, #12]
 80147a0:	69bb      	ldr	r3, [r7, #24]
 80147a2:	015a      	lsls	r2, r3, #5
 80147a4:	69fb      	ldr	r3, [r7, #28]
 80147a6:	4413      	add	r3, r2
 80147a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80147ac:	460a      	mov	r2, r1
 80147ae:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80147b0:	68bb      	ldr	r3, [r7, #8]
 80147b2:	791b      	ldrb	r3, [r3, #4]
 80147b4:	2b01      	cmp	r3, #1
 80147b6:	d128      	bne.n	801480a <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80147b8:	69fb      	ldr	r3, [r7, #28]
 80147ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80147be:	689b      	ldr	r3, [r3, #8]
 80147c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80147c4:	2b00      	cmp	r3, #0
 80147c6:	d110      	bne.n	80147ea <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80147c8:	69bb      	ldr	r3, [r7, #24]
 80147ca:	015a      	lsls	r2, r3, #5
 80147cc:	69fb      	ldr	r3, [r7, #28]
 80147ce:	4413      	add	r3, r2
 80147d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80147d4:	681b      	ldr	r3, [r3, #0]
 80147d6:	69ba      	ldr	r2, [r7, #24]
 80147d8:	0151      	lsls	r1, r2, #5
 80147da:	69fa      	ldr	r2, [r7, #28]
 80147dc:	440a      	add	r2, r1
 80147de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80147e2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80147e6:	6013      	str	r3, [r2, #0]
 80147e8:	e00f      	b.n	801480a <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80147ea:	69bb      	ldr	r3, [r7, #24]
 80147ec:	015a      	lsls	r2, r3, #5
 80147ee:	69fb      	ldr	r3, [r7, #28]
 80147f0:	4413      	add	r3, r2
 80147f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80147f6:	681b      	ldr	r3, [r3, #0]
 80147f8:	69ba      	ldr	r2, [r7, #24]
 80147fa:	0151      	lsls	r1, r2, #5
 80147fc:	69fa      	ldr	r2, [r7, #28]
 80147fe:	440a      	add	r2, r1
 8014800:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014804:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014808:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 801480a:	69bb      	ldr	r3, [r7, #24]
 801480c:	015a      	lsls	r2, r3, #5
 801480e:	69fb      	ldr	r3, [r7, #28]
 8014810:	4413      	add	r3, r2
 8014812:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014816:	681b      	ldr	r3, [r3, #0]
 8014818:	69ba      	ldr	r2, [r7, #24]
 801481a:	0151      	lsls	r1, r2, #5
 801481c:	69fa      	ldr	r2, [r7, #28]
 801481e:	440a      	add	r2, r1
 8014820:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014824:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8014828:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801482a:	2300      	movs	r3, #0
}
 801482c:	4618      	mov	r0, r3
 801482e:	3720      	adds	r7, #32
 8014830:	46bd      	mov	sp, r7
 8014832:	bd80      	pop	{r7, pc}
 8014834:	fff80000 	.word	0xfff80000
 8014838:	e007ffff 	.word	0xe007ffff
 801483c:	1ff80000 	.word	0x1ff80000

08014840 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8014840:	b480      	push	{r7}
 8014842:	b087      	sub	sp, #28
 8014844:	af00      	add	r7, sp, #0
 8014846:	6078      	str	r0, [r7, #4]
 8014848:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801484a:	2300      	movs	r3, #0
 801484c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 801484e:	2300      	movs	r3, #0
 8014850:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014852:	687b      	ldr	r3, [r7, #4]
 8014854:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8014856:	683b      	ldr	r3, [r7, #0]
 8014858:	785b      	ldrb	r3, [r3, #1]
 801485a:	2b01      	cmp	r3, #1
 801485c:	d14a      	bne.n	80148f4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801485e:	683b      	ldr	r3, [r7, #0]
 8014860:	781b      	ldrb	r3, [r3, #0]
 8014862:	015a      	lsls	r2, r3, #5
 8014864:	693b      	ldr	r3, [r7, #16]
 8014866:	4413      	add	r3, r2
 8014868:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801486c:	681b      	ldr	r3, [r3, #0]
 801486e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014872:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014876:	f040 8086 	bne.w	8014986 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 801487a:	683b      	ldr	r3, [r7, #0]
 801487c:	781b      	ldrb	r3, [r3, #0]
 801487e:	015a      	lsls	r2, r3, #5
 8014880:	693b      	ldr	r3, [r7, #16]
 8014882:	4413      	add	r3, r2
 8014884:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014888:	681b      	ldr	r3, [r3, #0]
 801488a:	683a      	ldr	r2, [r7, #0]
 801488c:	7812      	ldrb	r2, [r2, #0]
 801488e:	0151      	lsls	r1, r2, #5
 8014890:	693a      	ldr	r2, [r7, #16]
 8014892:	440a      	add	r2, r1
 8014894:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014898:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801489c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 801489e:	683b      	ldr	r3, [r7, #0]
 80148a0:	781b      	ldrb	r3, [r3, #0]
 80148a2:	015a      	lsls	r2, r3, #5
 80148a4:	693b      	ldr	r3, [r7, #16]
 80148a6:	4413      	add	r3, r2
 80148a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80148ac:	681b      	ldr	r3, [r3, #0]
 80148ae:	683a      	ldr	r2, [r7, #0]
 80148b0:	7812      	ldrb	r2, [r2, #0]
 80148b2:	0151      	lsls	r1, r2, #5
 80148b4:	693a      	ldr	r2, [r7, #16]
 80148b6:	440a      	add	r2, r1
 80148b8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80148bc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80148c0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80148c2:	68fb      	ldr	r3, [r7, #12]
 80148c4:	3301      	adds	r3, #1
 80148c6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80148c8:	68fb      	ldr	r3, [r7, #12]
 80148ca:	f242 7210 	movw	r2, #10000	@ 0x2710
 80148ce:	4293      	cmp	r3, r2
 80148d0:	d902      	bls.n	80148d8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80148d2:	2301      	movs	r3, #1
 80148d4:	75fb      	strb	r3, [r7, #23]
          break;
 80148d6:	e056      	b.n	8014986 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80148d8:	683b      	ldr	r3, [r7, #0]
 80148da:	781b      	ldrb	r3, [r3, #0]
 80148dc:	015a      	lsls	r2, r3, #5
 80148de:	693b      	ldr	r3, [r7, #16]
 80148e0:	4413      	add	r3, r2
 80148e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80148e6:	681b      	ldr	r3, [r3, #0]
 80148e8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80148ec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80148f0:	d0e7      	beq.n	80148c2 <USB_EPStopXfer+0x82>
 80148f2:	e048      	b.n	8014986 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80148f4:	683b      	ldr	r3, [r7, #0]
 80148f6:	781b      	ldrb	r3, [r3, #0]
 80148f8:	015a      	lsls	r2, r3, #5
 80148fa:	693b      	ldr	r3, [r7, #16]
 80148fc:	4413      	add	r3, r2
 80148fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014902:	681b      	ldr	r3, [r3, #0]
 8014904:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014908:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801490c:	d13b      	bne.n	8014986 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 801490e:	683b      	ldr	r3, [r7, #0]
 8014910:	781b      	ldrb	r3, [r3, #0]
 8014912:	015a      	lsls	r2, r3, #5
 8014914:	693b      	ldr	r3, [r7, #16]
 8014916:	4413      	add	r3, r2
 8014918:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801491c:	681b      	ldr	r3, [r3, #0]
 801491e:	683a      	ldr	r2, [r7, #0]
 8014920:	7812      	ldrb	r2, [r2, #0]
 8014922:	0151      	lsls	r1, r2, #5
 8014924:	693a      	ldr	r2, [r7, #16]
 8014926:	440a      	add	r2, r1
 8014928:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801492c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014930:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8014932:	683b      	ldr	r3, [r7, #0]
 8014934:	781b      	ldrb	r3, [r3, #0]
 8014936:	015a      	lsls	r2, r3, #5
 8014938:	693b      	ldr	r3, [r7, #16]
 801493a:	4413      	add	r3, r2
 801493c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014940:	681b      	ldr	r3, [r3, #0]
 8014942:	683a      	ldr	r2, [r7, #0]
 8014944:	7812      	ldrb	r2, [r2, #0]
 8014946:	0151      	lsls	r1, r2, #5
 8014948:	693a      	ldr	r2, [r7, #16]
 801494a:	440a      	add	r2, r1
 801494c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014950:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014954:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8014956:	68fb      	ldr	r3, [r7, #12]
 8014958:	3301      	adds	r3, #1
 801495a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 801495c:	68fb      	ldr	r3, [r7, #12]
 801495e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8014962:	4293      	cmp	r3, r2
 8014964:	d902      	bls.n	801496c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8014966:	2301      	movs	r3, #1
 8014968:	75fb      	strb	r3, [r7, #23]
          break;
 801496a:	e00c      	b.n	8014986 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 801496c:	683b      	ldr	r3, [r7, #0]
 801496e:	781b      	ldrb	r3, [r3, #0]
 8014970:	015a      	lsls	r2, r3, #5
 8014972:	693b      	ldr	r3, [r7, #16]
 8014974:	4413      	add	r3, r2
 8014976:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801497a:	681b      	ldr	r3, [r3, #0]
 801497c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014980:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014984:	d0e7      	beq.n	8014956 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8014986:	7dfb      	ldrb	r3, [r7, #23]
}
 8014988:	4618      	mov	r0, r3
 801498a:	371c      	adds	r7, #28
 801498c:	46bd      	mov	sp, r7
 801498e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014992:	4770      	bx	lr

08014994 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8014994:	b480      	push	{r7}
 8014996:	b089      	sub	sp, #36	@ 0x24
 8014998:	af00      	add	r7, sp, #0
 801499a:	60f8      	str	r0, [r7, #12]
 801499c:	60b9      	str	r1, [r7, #8]
 801499e:	4611      	mov	r1, r2
 80149a0:	461a      	mov	r2, r3
 80149a2:	460b      	mov	r3, r1
 80149a4:	71fb      	strb	r3, [r7, #7]
 80149a6:	4613      	mov	r3, r2
 80149a8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80149aa:	68fb      	ldr	r3, [r7, #12]
 80149ac:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80149ae:	68bb      	ldr	r3, [r7, #8]
 80149b0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80149b2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80149b6:	2b00      	cmp	r3, #0
 80149b8:	d123      	bne.n	8014a02 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80149ba:	88bb      	ldrh	r3, [r7, #4]
 80149bc:	3303      	adds	r3, #3
 80149be:	089b      	lsrs	r3, r3, #2
 80149c0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80149c2:	2300      	movs	r3, #0
 80149c4:	61bb      	str	r3, [r7, #24]
 80149c6:	e018      	b.n	80149fa <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80149c8:	79fb      	ldrb	r3, [r7, #7]
 80149ca:	031a      	lsls	r2, r3, #12
 80149cc:	697b      	ldr	r3, [r7, #20]
 80149ce:	4413      	add	r3, r2
 80149d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80149d4:	461a      	mov	r2, r3
 80149d6:	69fb      	ldr	r3, [r7, #28]
 80149d8:	681b      	ldr	r3, [r3, #0]
 80149da:	6013      	str	r3, [r2, #0]
      pSrc++;
 80149dc:	69fb      	ldr	r3, [r7, #28]
 80149de:	3301      	adds	r3, #1
 80149e0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80149e2:	69fb      	ldr	r3, [r7, #28]
 80149e4:	3301      	adds	r3, #1
 80149e6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80149e8:	69fb      	ldr	r3, [r7, #28]
 80149ea:	3301      	adds	r3, #1
 80149ec:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80149ee:	69fb      	ldr	r3, [r7, #28]
 80149f0:	3301      	adds	r3, #1
 80149f2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80149f4:	69bb      	ldr	r3, [r7, #24]
 80149f6:	3301      	adds	r3, #1
 80149f8:	61bb      	str	r3, [r7, #24]
 80149fa:	69ba      	ldr	r2, [r7, #24]
 80149fc:	693b      	ldr	r3, [r7, #16]
 80149fe:	429a      	cmp	r2, r3
 8014a00:	d3e2      	bcc.n	80149c8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8014a02:	2300      	movs	r3, #0
}
 8014a04:	4618      	mov	r0, r3
 8014a06:	3724      	adds	r7, #36	@ 0x24
 8014a08:	46bd      	mov	sp, r7
 8014a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a0e:	4770      	bx	lr

08014a10 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8014a10:	b480      	push	{r7}
 8014a12:	b08b      	sub	sp, #44	@ 0x2c
 8014a14:	af00      	add	r7, sp, #0
 8014a16:	60f8      	str	r0, [r7, #12]
 8014a18:	60b9      	str	r1, [r7, #8]
 8014a1a:	4613      	mov	r3, r2
 8014a1c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014a1e:	68fb      	ldr	r3, [r7, #12]
 8014a20:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8014a22:	68bb      	ldr	r3, [r7, #8]
 8014a24:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8014a26:	88fb      	ldrh	r3, [r7, #6]
 8014a28:	089b      	lsrs	r3, r3, #2
 8014a2a:	b29b      	uxth	r3, r3
 8014a2c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8014a2e:	88fb      	ldrh	r3, [r7, #6]
 8014a30:	f003 0303 	and.w	r3, r3, #3
 8014a34:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8014a36:	2300      	movs	r3, #0
 8014a38:	623b      	str	r3, [r7, #32]
 8014a3a:	e014      	b.n	8014a66 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8014a3c:	69bb      	ldr	r3, [r7, #24]
 8014a3e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014a42:	681a      	ldr	r2, [r3, #0]
 8014a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a46:	601a      	str	r2, [r3, #0]
    pDest++;
 8014a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a4a:	3301      	adds	r3, #1
 8014a4c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8014a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a50:	3301      	adds	r3, #1
 8014a52:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8014a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a56:	3301      	adds	r3, #1
 8014a58:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8014a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a5c:	3301      	adds	r3, #1
 8014a5e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8014a60:	6a3b      	ldr	r3, [r7, #32]
 8014a62:	3301      	adds	r3, #1
 8014a64:	623b      	str	r3, [r7, #32]
 8014a66:	6a3a      	ldr	r2, [r7, #32]
 8014a68:	697b      	ldr	r3, [r7, #20]
 8014a6a:	429a      	cmp	r2, r3
 8014a6c:	d3e6      	bcc.n	8014a3c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8014a6e:	8bfb      	ldrh	r3, [r7, #30]
 8014a70:	2b00      	cmp	r3, #0
 8014a72:	d01e      	beq.n	8014ab2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8014a74:	2300      	movs	r3, #0
 8014a76:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8014a78:	69bb      	ldr	r3, [r7, #24]
 8014a7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014a7e:	461a      	mov	r2, r3
 8014a80:	f107 0310 	add.w	r3, r7, #16
 8014a84:	6812      	ldr	r2, [r2, #0]
 8014a86:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8014a88:	693a      	ldr	r2, [r7, #16]
 8014a8a:	6a3b      	ldr	r3, [r7, #32]
 8014a8c:	b2db      	uxtb	r3, r3
 8014a8e:	00db      	lsls	r3, r3, #3
 8014a90:	fa22 f303 	lsr.w	r3, r2, r3
 8014a94:	b2da      	uxtb	r2, r3
 8014a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a98:	701a      	strb	r2, [r3, #0]
      i++;
 8014a9a:	6a3b      	ldr	r3, [r7, #32]
 8014a9c:	3301      	adds	r3, #1
 8014a9e:	623b      	str	r3, [r7, #32]
      pDest++;
 8014aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014aa2:	3301      	adds	r3, #1
 8014aa4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8014aa6:	8bfb      	ldrh	r3, [r7, #30]
 8014aa8:	3b01      	subs	r3, #1
 8014aaa:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8014aac:	8bfb      	ldrh	r3, [r7, #30]
 8014aae:	2b00      	cmp	r3, #0
 8014ab0:	d1ea      	bne.n	8014a88 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8014ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8014ab4:	4618      	mov	r0, r3
 8014ab6:	372c      	adds	r7, #44	@ 0x2c
 8014ab8:	46bd      	mov	sp, r7
 8014aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014abe:	4770      	bx	lr

08014ac0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014ac0:	b480      	push	{r7}
 8014ac2:	b085      	sub	sp, #20
 8014ac4:	af00      	add	r7, sp, #0
 8014ac6:	6078      	str	r0, [r7, #4]
 8014ac8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014aca:	687b      	ldr	r3, [r7, #4]
 8014acc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014ace:	683b      	ldr	r3, [r7, #0]
 8014ad0:	781b      	ldrb	r3, [r3, #0]
 8014ad2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014ad4:	683b      	ldr	r3, [r7, #0]
 8014ad6:	785b      	ldrb	r3, [r3, #1]
 8014ad8:	2b01      	cmp	r3, #1
 8014ada:	d12c      	bne.n	8014b36 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8014adc:	68bb      	ldr	r3, [r7, #8]
 8014ade:	015a      	lsls	r2, r3, #5
 8014ae0:	68fb      	ldr	r3, [r7, #12]
 8014ae2:	4413      	add	r3, r2
 8014ae4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014ae8:	681b      	ldr	r3, [r3, #0]
 8014aea:	2b00      	cmp	r3, #0
 8014aec:	db12      	blt.n	8014b14 <USB_EPSetStall+0x54>
 8014aee:	68bb      	ldr	r3, [r7, #8]
 8014af0:	2b00      	cmp	r3, #0
 8014af2:	d00f      	beq.n	8014b14 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8014af4:	68bb      	ldr	r3, [r7, #8]
 8014af6:	015a      	lsls	r2, r3, #5
 8014af8:	68fb      	ldr	r3, [r7, #12]
 8014afa:	4413      	add	r3, r2
 8014afc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014b00:	681b      	ldr	r3, [r3, #0]
 8014b02:	68ba      	ldr	r2, [r7, #8]
 8014b04:	0151      	lsls	r1, r2, #5
 8014b06:	68fa      	ldr	r2, [r7, #12]
 8014b08:	440a      	add	r2, r1
 8014b0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014b0e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8014b12:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8014b14:	68bb      	ldr	r3, [r7, #8]
 8014b16:	015a      	lsls	r2, r3, #5
 8014b18:	68fb      	ldr	r3, [r7, #12]
 8014b1a:	4413      	add	r3, r2
 8014b1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014b20:	681b      	ldr	r3, [r3, #0]
 8014b22:	68ba      	ldr	r2, [r7, #8]
 8014b24:	0151      	lsls	r1, r2, #5
 8014b26:	68fa      	ldr	r2, [r7, #12]
 8014b28:	440a      	add	r2, r1
 8014b2a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014b2e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8014b32:	6013      	str	r3, [r2, #0]
 8014b34:	e02b      	b.n	8014b8e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8014b36:	68bb      	ldr	r3, [r7, #8]
 8014b38:	015a      	lsls	r2, r3, #5
 8014b3a:	68fb      	ldr	r3, [r7, #12]
 8014b3c:	4413      	add	r3, r2
 8014b3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014b42:	681b      	ldr	r3, [r3, #0]
 8014b44:	2b00      	cmp	r3, #0
 8014b46:	db12      	blt.n	8014b6e <USB_EPSetStall+0xae>
 8014b48:	68bb      	ldr	r3, [r7, #8]
 8014b4a:	2b00      	cmp	r3, #0
 8014b4c:	d00f      	beq.n	8014b6e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8014b4e:	68bb      	ldr	r3, [r7, #8]
 8014b50:	015a      	lsls	r2, r3, #5
 8014b52:	68fb      	ldr	r3, [r7, #12]
 8014b54:	4413      	add	r3, r2
 8014b56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014b5a:	681b      	ldr	r3, [r3, #0]
 8014b5c:	68ba      	ldr	r2, [r7, #8]
 8014b5e:	0151      	lsls	r1, r2, #5
 8014b60:	68fa      	ldr	r2, [r7, #12]
 8014b62:	440a      	add	r2, r1
 8014b64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014b68:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8014b6c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8014b6e:	68bb      	ldr	r3, [r7, #8]
 8014b70:	015a      	lsls	r2, r3, #5
 8014b72:	68fb      	ldr	r3, [r7, #12]
 8014b74:	4413      	add	r3, r2
 8014b76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014b7a:	681b      	ldr	r3, [r3, #0]
 8014b7c:	68ba      	ldr	r2, [r7, #8]
 8014b7e:	0151      	lsls	r1, r2, #5
 8014b80:	68fa      	ldr	r2, [r7, #12]
 8014b82:	440a      	add	r2, r1
 8014b84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014b88:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8014b8c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8014b8e:	2300      	movs	r3, #0
}
 8014b90:	4618      	mov	r0, r3
 8014b92:	3714      	adds	r7, #20
 8014b94:	46bd      	mov	sp, r7
 8014b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b9a:	4770      	bx	lr

08014b9c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014b9c:	b480      	push	{r7}
 8014b9e:	b085      	sub	sp, #20
 8014ba0:	af00      	add	r7, sp, #0
 8014ba2:	6078      	str	r0, [r7, #4]
 8014ba4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014ba6:	687b      	ldr	r3, [r7, #4]
 8014ba8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014baa:	683b      	ldr	r3, [r7, #0]
 8014bac:	781b      	ldrb	r3, [r3, #0]
 8014bae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014bb0:	683b      	ldr	r3, [r7, #0]
 8014bb2:	785b      	ldrb	r3, [r3, #1]
 8014bb4:	2b01      	cmp	r3, #1
 8014bb6:	d128      	bne.n	8014c0a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8014bb8:	68bb      	ldr	r3, [r7, #8]
 8014bba:	015a      	lsls	r2, r3, #5
 8014bbc:	68fb      	ldr	r3, [r7, #12]
 8014bbe:	4413      	add	r3, r2
 8014bc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bc4:	681b      	ldr	r3, [r3, #0]
 8014bc6:	68ba      	ldr	r2, [r7, #8]
 8014bc8:	0151      	lsls	r1, r2, #5
 8014bca:	68fa      	ldr	r2, [r7, #12]
 8014bcc:	440a      	add	r2, r1
 8014bce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014bd2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8014bd6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8014bd8:	683b      	ldr	r3, [r7, #0]
 8014bda:	791b      	ldrb	r3, [r3, #4]
 8014bdc:	2b03      	cmp	r3, #3
 8014bde:	d003      	beq.n	8014be8 <USB_EPClearStall+0x4c>
 8014be0:	683b      	ldr	r3, [r7, #0]
 8014be2:	791b      	ldrb	r3, [r3, #4]
 8014be4:	2b02      	cmp	r3, #2
 8014be6:	d138      	bne.n	8014c5a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8014be8:	68bb      	ldr	r3, [r7, #8]
 8014bea:	015a      	lsls	r2, r3, #5
 8014bec:	68fb      	ldr	r3, [r7, #12]
 8014bee:	4413      	add	r3, r2
 8014bf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bf4:	681b      	ldr	r3, [r3, #0]
 8014bf6:	68ba      	ldr	r2, [r7, #8]
 8014bf8:	0151      	lsls	r1, r2, #5
 8014bfa:	68fa      	ldr	r2, [r7, #12]
 8014bfc:	440a      	add	r2, r1
 8014bfe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014c02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014c06:	6013      	str	r3, [r2, #0]
 8014c08:	e027      	b.n	8014c5a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8014c0a:	68bb      	ldr	r3, [r7, #8]
 8014c0c:	015a      	lsls	r2, r3, #5
 8014c0e:	68fb      	ldr	r3, [r7, #12]
 8014c10:	4413      	add	r3, r2
 8014c12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c16:	681b      	ldr	r3, [r3, #0]
 8014c18:	68ba      	ldr	r2, [r7, #8]
 8014c1a:	0151      	lsls	r1, r2, #5
 8014c1c:	68fa      	ldr	r2, [r7, #12]
 8014c1e:	440a      	add	r2, r1
 8014c20:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014c24:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8014c28:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8014c2a:	683b      	ldr	r3, [r7, #0]
 8014c2c:	791b      	ldrb	r3, [r3, #4]
 8014c2e:	2b03      	cmp	r3, #3
 8014c30:	d003      	beq.n	8014c3a <USB_EPClearStall+0x9e>
 8014c32:	683b      	ldr	r3, [r7, #0]
 8014c34:	791b      	ldrb	r3, [r3, #4]
 8014c36:	2b02      	cmp	r3, #2
 8014c38:	d10f      	bne.n	8014c5a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8014c3a:	68bb      	ldr	r3, [r7, #8]
 8014c3c:	015a      	lsls	r2, r3, #5
 8014c3e:	68fb      	ldr	r3, [r7, #12]
 8014c40:	4413      	add	r3, r2
 8014c42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c46:	681b      	ldr	r3, [r3, #0]
 8014c48:	68ba      	ldr	r2, [r7, #8]
 8014c4a:	0151      	lsls	r1, r2, #5
 8014c4c:	68fa      	ldr	r2, [r7, #12]
 8014c4e:	440a      	add	r2, r1
 8014c50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014c54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014c58:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8014c5a:	2300      	movs	r3, #0
}
 8014c5c:	4618      	mov	r0, r3
 8014c5e:	3714      	adds	r7, #20
 8014c60:	46bd      	mov	sp, r7
 8014c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c66:	4770      	bx	lr

08014c68 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8014c68:	b480      	push	{r7}
 8014c6a:	b085      	sub	sp, #20
 8014c6c:	af00      	add	r7, sp, #0
 8014c6e:	6078      	str	r0, [r7, #4]
 8014c70:	460b      	mov	r3, r1
 8014c72:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014c74:	687b      	ldr	r3, [r7, #4]
 8014c76:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8014c78:	68fb      	ldr	r3, [r7, #12]
 8014c7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014c7e:	681b      	ldr	r3, [r3, #0]
 8014c80:	68fa      	ldr	r2, [r7, #12]
 8014c82:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014c86:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8014c8a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8014c8c:	68fb      	ldr	r3, [r7, #12]
 8014c8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014c92:	681a      	ldr	r2, [r3, #0]
 8014c94:	78fb      	ldrb	r3, [r7, #3]
 8014c96:	011b      	lsls	r3, r3, #4
 8014c98:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8014c9c:	68f9      	ldr	r1, [r7, #12]
 8014c9e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014ca2:	4313      	orrs	r3, r2
 8014ca4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8014ca6:	2300      	movs	r3, #0
}
 8014ca8:	4618      	mov	r0, r3
 8014caa:	3714      	adds	r7, #20
 8014cac:	46bd      	mov	sp, r7
 8014cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cb2:	4770      	bx	lr

08014cb4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8014cb4:	b480      	push	{r7}
 8014cb6:	b085      	sub	sp, #20
 8014cb8:	af00      	add	r7, sp, #0
 8014cba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014cbc:	687b      	ldr	r3, [r7, #4]
 8014cbe:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8014cc0:	68fb      	ldr	r3, [r7, #12]
 8014cc2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8014cc6:	681b      	ldr	r3, [r3, #0]
 8014cc8:	68fa      	ldr	r2, [r7, #12]
 8014cca:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8014cce:	f023 0303 	bic.w	r3, r3, #3
 8014cd2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8014cd4:	68fb      	ldr	r3, [r7, #12]
 8014cd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014cda:	685b      	ldr	r3, [r3, #4]
 8014cdc:	68fa      	ldr	r2, [r7, #12]
 8014cde:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014ce2:	f023 0302 	bic.w	r3, r3, #2
 8014ce6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8014ce8:	2300      	movs	r3, #0
}
 8014cea:	4618      	mov	r0, r3
 8014cec:	3714      	adds	r7, #20
 8014cee:	46bd      	mov	sp, r7
 8014cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cf4:	4770      	bx	lr

08014cf6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8014cf6:	b480      	push	{r7}
 8014cf8:	b085      	sub	sp, #20
 8014cfa:	af00      	add	r7, sp, #0
 8014cfc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014cfe:	687b      	ldr	r3, [r7, #4]
 8014d00:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8014d02:	68fb      	ldr	r3, [r7, #12]
 8014d04:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8014d08:	681b      	ldr	r3, [r3, #0]
 8014d0a:	68fa      	ldr	r2, [r7, #12]
 8014d0c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8014d10:	f023 0303 	bic.w	r3, r3, #3
 8014d14:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8014d16:	68fb      	ldr	r3, [r7, #12]
 8014d18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014d1c:	685b      	ldr	r3, [r3, #4]
 8014d1e:	68fa      	ldr	r2, [r7, #12]
 8014d20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014d24:	f043 0302 	orr.w	r3, r3, #2
 8014d28:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8014d2a:	2300      	movs	r3, #0
}
 8014d2c:	4618      	mov	r0, r3
 8014d2e:	3714      	adds	r7, #20
 8014d30:	46bd      	mov	sp, r7
 8014d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d36:	4770      	bx	lr

08014d38 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8014d38:	b480      	push	{r7}
 8014d3a:	b085      	sub	sp, #20
 8014d3c:	af00      	add	r7, sp, #0
 8014d3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8014d40:	687b      	ldr	r3, [r7, #4]
 8014d42:	695b      	ldr	r3, [r3, #20]
 8014d44:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8014d46:	687b      	ldr	r3, [r7, #4]
 8014d48:	699b      	ldr	r3, [r3, #24]
 8014d4a:	68fa      	ldr	r2, [r7, #12]
 8014d4c:	4013      	ands	r3, r2
 8014d4e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8014d50:	68fb      	ldr	r3, [r7, #12]
}
 8014d52:	4618      	mov	r0, r3
 8014d54:	3714      	adds	r7, #20
 8014d56:	46bd      	mov	sp, r7
 8014d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d5c:	4770      	bx	lr

08014d5e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8014d5e:	b480      	push	{r7}
 8014d60:	b085      	sub	sp, #20
 8014d62:	af00      	add	r7, sp, #0
 8014d64:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014d66:	687b      	ldr	r3, [r7, #4]
 8014d68:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8014d6a:	68fb      	ldr	r3, [r7, #12]
 8014d6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014d70:	699b      	ldr	r3, [r3, #24]
 8014d72:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8014d74:	68fb      	ldr	r3, [r7, #12]
 8014d76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014d7a:	69db      	ldr	r3, [r3, #28]
 8014d7c:	68ba      	ldr	r2, [r7, #8]
 8014d7e:	4013      	ands	r3, r2
 8014d80:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8014d82:	68bb      	ldr	r3, [r7, #8]
 8014d84:	0c1b      	lsrs	r3, r3, #16
}
 8014d86:	4618      	mov	r0, r3
 8014d88:	3714      	adds	r7, #20
 8014d8a:	46bd      	mov	sp, r7
 8014d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d90:	4770      	bx	lr

08014d92 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8014d92:	b480      	push	{r7}
 8014d94:	b085      	sub	sp, #20
 8014d96:	af00      	add	r7, sp, #0
 8014d98:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014d9a:	687b      	ldr	r3, [r7, #4]
 8014d9c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8014d9e:	68fb      	ldr	r3, [r7, #12]
 8014da0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014da4:	699b      	ldr	r3, [r3, #24]
 8014da6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8014da8:	68fb      	ldr	r3, [r7, #12]
 8014daa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014dae:	69db      	ldr	r3, [r3, #28]
 8014db0:	68ba      	ldr	r2, [r7, #8]
 8014db2:	4013      	ands	r3, r2
 8014db4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8014db6:	68bb      	ldr	r3, [r7, #8]
 8014db8:	b29b      	uxth	r3, r3
}
 8014dba:	4618      	mov	r0, r3
 8014dbc:	3714      	adds	r7, #20
 8014dbe:	46bd      	mov	sp, r7
 8014dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dc4:	4770      	bx	lr

08014dc6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8014dc6:	b480      	push	{r7}
 8014dc8:	b085      	sub	sp, #20
 8014dca:	af00      	add	r7, sp, #0
 8014dcc:	6078      	str	r0, [r7, #4]
 8014dce:	460b      	mov	r3, r1
 8014dd0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014dd2:	687b      	ldr	r3, [r7, #4]
 8014dd4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8014dd6:	78fb      	ldrb	r3, [r7, #3]
 8014dd8:	015a      	lsls	r2, r3, #5
 8014dda:	68fb      	ldr	r3, [r7, #12]
 8014ddc:	4413      	add	r3, r2
 8014dde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014de2:	689b      	ldr	r3, [r3, #8]
 8014de4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8014de6:	68fb      	ldr	r3, [r7, #12]
 8014de8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014dec:	695b      	ldr	r3, [r3, #20]
 8014dee:	68ba      	ldr	r2, [r7, #8]
 8014df0:	4013      	ands	r3, r2
 8014df2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8014df4:	68bb      	ldr	r3, [r7, #8]
}
 8014df6:	4618      	mov	r0, r3
 8014df8:	3714      	adds	r7, #20
 8014dfa:	46bd      	mov	sp, r7
 8014dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e00:	4770      	bx	lr

08014e02 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8014e02:	b480      	push	{r7}
 8014e04:	b087      	sub	sp, #28
 8014e06:	af00      	add	r7, sp, #0
 8014e08:	6078      	str	r0, [r7, #4]
 8014e0a:	460b      	mov	r3, r1
 8014e0c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e0e:	687b      	ldr	r3, [r7, #4]
 8014e10:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8014e12:	697b      	ldr	r3, [r7, #20]
 8014e14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014e18:	691b      	ldr	r3, [r3, #16]
 8014e1a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8014e1c:	697b      	ldr	r3, [r7, #20]
 8014e1e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014e22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014e24:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8014e26:	78fb      	ldrb	r3, [r7, #3]
 8014e28:	f003 030f 	and.w	r3, r3, #15
 8014e2c:	68fa      	ldr	r2, [r7, #12]
 8014e2e:	fa22 f303 	lsr.w	r3, r2, r3
 8014e32:	01db      	lsls	r3, r3, #7
 8014e34:	b2db      	uxtb	r3, r3
 8014e36:	693a      	ldr	r2, [r7, #16]
 8014e38:	4313      	orrs	r3, r2
 8014e3a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8014e3c:	78fb      	ldrb	r3, [r7, #3]
 8014e3e:	015a      	lsls	r2, r3, #5
 8014e40:	697b      	ldr	r3, [r7, #20]
 8014e42:	4413      	add	r3, r2
 8014e44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014e48:	689b      	ldr	r3, [r3, #8]
 8014e4a:	693a      	ldr	r2, [r7, #16]
 8014e4c:	4013      	ands	r3, r2
 8014e4e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8014e50:	68bb      	ldr	r3, [r7, #8]
}
 8014e52:	4618      	mov	r0, r3
 8014e54:	371c      	adds	r7, #28
 8014e56:	46bd      	mov	sp, r7
 8014e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e5c:	4770      	bx	lr

08014e5e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8014e5e:	b480      	push	{r7}
 8014e60:	b083      	sub	sp, #12
 8014e62:	af00      	add	r7, sp, #0
 8014e64:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8014e66:	687b      	ldr	r3, [r7, #4]
 8014e68:	695b      	ldr	r3, [r3, #20]
 8014e6a:	f003 0301 	and.w	r3, r3, #1
}
 8014e6e:	4618      	mov	r0, r3
 8014e70:	370c      	adds	r7, #12
 8014e72:	46bd      	mov	sp, r7
 8014e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e78:	4770      	bx	lr
	...

08014e7c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8014e7c:	b480      	push	{r7}
 8014e7e:	b085      	sub	sp, #20
 8014e80:	af00      	add	r7, sp, #0
 8014e82:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e84:	687b      	ldr	r3, [r7, #4]
 8014e86:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8014e88:	68fb      	ldr	r3, [r7, #12]
 8014e8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014e8e:	681a      	ldr	r2, [r3, #0]
 8014e90:	68fb      	ldr	r3, [r7, #12]
 8014e92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014e96:	4619      	mov	r1, r3
 8014e98:	4b09      	ldr	r3, [pc, #36]	@ (8014ec0 <USB_ActivateSetup+0x44>)
 8014e9a:	4013      	ands	r3, r2
 8014e9c:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8014e9e:	68fb      	ldr	r3, [r7, #12]
 8014ea0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014ea4:	685b      	ldr	r3, [r3, #4]
 8014ea6:	68fa      	ldr	r2, [r7, #12]
 8014ea8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014eac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8014eb0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8014eb2:	2300      	movs	r3, #0
}
 8014eb4:	4618      	mov	r0, r3
 8014eb6:	3714      	adds	r7, #20
 8014eb8:	46bd      	mov	sp, r7
 8014eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ebe:	4770      	bx	lr
 8014ec0:	fffff800 	.word	0xfffff800

08014ec4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8014ec4:	b480      	push	{r7}
 8014ec6:	b087      	sub	sp, #28
 8014ec8:	af00      	add	r7, sp, #0
 8014eca:	60f8      	str	r0, [r7, #12]
 8014ecc:	460b      	mov	r3, r1
 8014ece:	607a      	str	r2, [r7, #4]
 8014ed0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014ed2:	68fb      	ldr	r3, [r7, #12]
 8014ed4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8014ed6:	68fb      	ldr	r3, [r7, #12]
 8014ed8:	333c      	adds	r3, #60	@ 0x3c
 8014eda:	3304      	adds	r3, #4
 8014edc:	681b      	ldr	r3, [r3, #0]
 8014ede:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8014ee0:	693b      	ldr	r3, [r7, #16]
 8014ee2:	4a26      	ldr	r2, [pc, #152]	@ (8014f7c <USB_EP0_OutStart+0xb8>)
 8014ee4:	4293      	cmp	r3, r2
 8014ee6:	d90a      	bls.n	8014efe <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014ee8:	697b      	ldr	r3, [r7, #20]
 8014eea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014eee:	681b      	ldr	r3, [r3, #0]
 8014ef0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014ef4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014ef8:	d101      	bne.n	8014efe <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8014efa:	2300      	movs	r3, #0
 8014efc:	e037      	b.n	8014f6e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8014efe:	697b      	ldr	r3, [r7, #20]
 8014f00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f04:	461a      	mov	r2, r3
 8014f06:	2300      	movs	r3, #0
 8014f08:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014f0a:	697b      	ldr	r3, [r7, #20]
 8014f0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f10:	691b      	ldr	r3, [r3, #16]
 8014f12:	697a      	ldr	r2, [r7, #20]
 8014f14:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014f18:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8014f1c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8014f1e:	697b      	ldr	r3, [r7, #20]
 8014f20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f24:	691b      	ldr	r3, [r3, #16]
 8014f26:	697a      	ldr	r2, [r7, #20]
 8014f28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014f2c:	f043 0318 	orr.w	r3, r3, #24
 8014f30:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8014f32:	697b      	ldr	r3, [r7, #20]
 8014f34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f38:	691b      	ldr	r3, [r3, #16]
 8014f3a:	697a      	ldr	r2, [r7, #20]
 8014f3c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014f40:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8014f44:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8014f46:	7afb      	ldrb	r3, [r7, #11]
 8014f48:	2b01      	cmp	r3, #1
 8014f4a:	d10f      	bne.n	8014f6c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8014f4c:	697b      	ldr	r3, [r7, #20]
 8014f4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f52:	461a      	mov	r2, r3
 8014f54:	687b      	ldr	r3, [r7, #4]
 8014f56:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8014f58:	697b      	ldr	r3, [r7, #20]
 8014f5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f5e:	681b      	ldr	r3, [r3, #0]
 8014f60:	697a      	ldr	r2, [r7, #20]
 8014f62:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014f66:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8014f6a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8014f6c:	2300      	movs	r3, #0
}
 8014f6e:	4618      	mov	r0, r3
 8014f70:	371c      	adds	r7, #28
 8014f72:	46bd      	mov	sp, r7
 8014f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f78:	4770      	bx	lr
 8014f7a:	bf00      	nop
 8014f7c:	4f54300a 	.word	0x4f54300a

08014f80 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8014f80:	b480      	push	{r7}
 8014f82:	b085      	sub	sp, #20
 8014f84:	af00      	add	r7, sp, #0
 8014f86:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8014f88:	2300      	movs	r3, #0
 8014f8a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014f8c:	68fb      	ldr	r3, [r7, #12]
 8014f8e:	3301      	adds	r3, #1
 8014f90:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014f92:	68fb      	ldr	r3, [r7, #12]
 8014f94:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014f98:	d901      	bls.n	8014f9e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8014f9a:	2303      	movs	r3, #3
 8014f9c:	e01b      	b.n	8014fd6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014f9e:	687b      	ldr	r3, [r7, #4]
 8014fa0:	691b      	ldr	r3, [r3, #16]
 8014fa2:	2b00      	cmp	r3, #0
 8014fa4:	daf2      	bge.n	8014f8c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8014fa6:	2300      	movs	r3, #0
 8014fa8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8014faa:	687b      	ldr	r3, [r7, #4]
 8014fac:	691b      	ldr	r3, [r3, #16]
 8014fae:	f043 0201 	orr.w	r2, r3, #1
 8014fb2:	687b      	ldr	r3, [r7, #4]
 8014fb4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014fb6:	68fb      	ldr	r3, [r7, #12]
 8014fb8:	3301      	adds	r3, #1
 8014fba:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014fbc:	68fb      	ldr	r3, [r7, #12]
 8014fbe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014fc2:	d901      	bls.n	8014fc8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8014fc4:	2303      	movs	r3, #3
 8014fc6:	e006      	b.n	8014fd6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8014fc8:	687b      	ldr	r3, [r7, #4]
 8014fca:	691b      	ldr	r3, [r3, #16]
 8014fcc:	f003 0301 	and.w	r3, r3, #1
 8014fd0:	2b01      	cmp	r3, #1
 8014fd2:	d0f0      	beq.n	8014fb6 <USB_CoreReset+0x36>

  return HAL_OK;
 8014fd4:	2300      	movs	r3, #0
}
 8014fd6:	4618      	mov	r0, r3
 8014fd8:	3714      	adds	r7, #20
 8014fda:	46bd      	mov	sp, r7
 8014fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fe0:	4770      	bx	lr
	...

08014fe4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8014fe4:	b580      	push	{r7, lr}
 8014fe6:	b084      	sub	sp, #16
 8014fe8:	af00      	add	r7, sp, #0
 8014fea:	6078      	str	r0, [r7, #4]
 8014fec:	460b      	mov	r3, r1
 8014fee:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8014ff0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8014ff4:	f002 fcfe 	bl	80179f4 <USBD_static_malloc>
 8014ff8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8014ffa:	68fb      	ldr	r3, [r7, #12]
 8014ffc:	2b00      	cmp	r3, #0
 8014ffe:	d109      	bne.n	8015014 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8015000:	687b      	ldr	r3, [r7, #4]
 8015002:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015006:	687b      	ldr	r3, [r7, #4]
 8015008:	32b0      	adds	r2, #176	@ 0xb0
 801500a:	2100      	movs	r1, #0
 801500c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8015010:	2302      	movs	r3, #2
 8015012:	e0d4      	b.n	80151be <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8015014:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8015018:	2100      	movs	r1, #0
 801501a:	68f8      	ldr	r0, [r7, #12]
 801501c:	f002 fd64 	bl	8017ae8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8015020:	687b      	ldr	r3, [r7, #4]
 8015022:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015026:	687b      	ldr	r3, [r7, #4]
 8015028:	32b0      	adds	r2, #176	@ 0xb0
 801502a:	68f9      	ldr	r1, [r7, #12]
 801502c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8015030:	687b      	ldr	r3, [r7, #4]
 8015032:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015036:	687b      	ldr	r3, [r7, #4]
 8015038:	32b0      	adds	r2, #176	@ 0xb0
 801503a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 801503e:	687b      	ldr	r3, [r7, #4]
 8015040:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015044:	687b      	ldr	r3, [r7, #4]
 8015046:	7c1b      	ldrb	r3, [r3, #16]
 8015048:	2b00      	cmp	r3, #0
 801504a:	d138      	bne.n	80150be <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 801504c:	4b5e      	ldr	r3, [pc, #376]	@ (80151c8 <USBD_CDC_Init+0x1e4>)
 801504e:	7819      	ldrb	r1, [r3, #0]
 8015050:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015054:	2202      	movs	r2, #2
 8015056:	6878      	ldr	r0, [r7, #4]
 8015058:	f002 fba9 	bl	80177ae <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 801505c:	4b5a      	ldr	r3, [pc, #360]	@ (80151c8 <USBD_CDC_Init+0x1e4>)
 801505e:	781b      	ldrb	r3, [r3, #0]
 8015060:	f003 020f 	and.w	r2, r3, #15
 8015064:	6879      	ldr	r1, [r7, #4]
 8015066:	4613      	mov	r3, r2
 8015068:	009b      	lsls	r3, r3, #2
 801506a:	4413      	add	r3, r2
 801506c:	009b      	lsls	r3, r3, #2
 801506e:	440b      	add	r3, r1
 8015070:	3324      	adds	r3, #36	@ 0x24
 8015072:	2201      	movs	r2, #1
 8015074:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8015076:	4b55      	ldr	r3, [pc, #340]	@ (80151cc <USBD_CDC_Init+0x1e8>)
 8015078:	7819      	ldrb	r1, [r3, #0]
 801507a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801507e:	2202      	movs	r2, #2
 8015080:	6878      	ldr	r0, [r7, #4]
 8015082:	f002 fb94 	bl	80177ae <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8015086:	4b51      	ldr	r3, [pc, #324]	@ (80151cc <USBD_CDC_Init+0x1e8>)
 8015088:	781b      	ldrb	r3, [r3, #0]
 801508a:	f003 020f 	and.w	r2, r3, #15
 801508e:	6879      	ldr	r1, [r7, #4]
 8015090:	4613      	mov	r3, r2
 8015092:	009b      	lsls	r3, r3, #2
 8015094:	4413      	add	r3, r2
 8015096:	009b      	lsls	r3, r3, #2
 8015098:	440b      	add	r3, r1
 801509a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801509e:	2201      	movs	r2, #1
 80150a0:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80150a2:	4b4b      	ldr	r3, [pc, #300]	@ (80151d0 <USBD_CDC_Init+0x1ec>)
 80150a4:	781b      	ldrb	r3, [r3, #0]
 80150a6:	f003 020f 	and.w	r2, r3, #15
 80150aa:	6879      	ldr	r1, [r7, #4]
 80150ac:	4613      	mov	r3, r2
 80150ae:	009b      	lsls	r3, r3, #2
 80150b0:	4413      	add	r3, r2
 80150b2:	009b      	lsls	r3, r3, #2
 80150b4:	440b      	add	r3, r1
 80150b6:	3326      	adds	r3, #38	@ 0x26
 80150b8:	2210      	movs	r2, #16
 80150ba:	801a      	strh	r2, [r3, #0]
 80150bc:	e035      	b.n	801512a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80150be:	4b42      	ldr	r3, [pc, #264]	@ (80151c8 <USBD_CDC_Init+0x1e4>)
 80150c0:	7819      	ldrb	r1, [r3, #0]
 80150c2:	2340      	movs	r3, #64	@ 0x40
 80150c4:	2202      	movs	r2, #2
 80150c6:	6878      	ldr	r0, [r7, #4]
 80150c8:	f002 fb71 	bl	80177ae <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80150cc:	4b3e      	ldr	r3, [pc, #248]	@ (80151c8 <USBD_CDC_Init+0x1e4>)
 80150ce:	781b      	ldrb	r3, [r3, #0]
 80150d0:	f003 020f 	and.w	r2, r3, #15
 80150d4:	6879      	ldr	r1, [r7, #4]
 80150d6:	4613      	mov	r3, r2
 80150d8:	009b      	lsls	r3, r3, #2
 80150da:	4413      	add	r3, r2
 80150dc:	009b      	lsls	r3, r3, #2
 80150de:	440b      	add	r3, r1
 80150e0:	3324      	adds	r3, #36	@ 0x24
 80150e2:	2201      	movs	r2, #1
 80150e4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80150e6:	4b39      	ldr	r3, [pc, #228]	@ (80151cc <USBD_CDC_Init+0x1e8>)
 80150e8:	7819      	ldrb	r1, [r3, #0]
 80150ea:	2340      	movs	r3, #64	@ 0x40
 80150ec:	2202      	movs	r2, #2
 80150ee:	6878      	ldr	r0, [r7, #4]
 80150f0:	f002 fb5d 	bl	80177ae <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80150f4:	4b35      	ldr	r3, [pc, #212]	@ (80151cc <USBD_CDC_Init+0x1e8>)
 80150f6:	781b      	ldrb	r3, [r3, #0]
 80150f8:	f003 020f 	and.w	r2, r3, #15
 80150fc:	6879      	ldr	r1, [r7, #4]
 80150fe:	4613      	mov	r3, r2
 8015100:	009b      	lsls	r3, r3, #2
 8015102:	4413      	add	r3, r2
 8015104:	009b      	lsls	r3, r3, #2
 8015106:	440b      	add	r3, r1
 8015108:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801510c:	2201      	movs	r2, #1
 801510e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8015110:	4b2f      	ldr	r3, [pc, #188]	@ (80151d0 <USBD_CDC_Init+0x1ec>)
 8015112:	781b      	ldrb	r3, [r3, #0]
 8015114:	f003 020f 	and.w	r2, r3, #15
 8015118:	6879      	ldr	r1, [r7, #4]
 801511a:	4613      	mov	r3, r2
 801511c:	009b      	lsls	r3, r3, #2
 801511e:	4413      	add	r3, r2
 8015120:	009b      	lsls	r3, r3, #2
 8015122:	440b      	add	r3, r1
 8015124:	3326      	adds	r3, #38	@ 0x26
 8015126:	2210      	movs	r2, #16
 8015128:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 801512a:	4b29      	ldr	r3, [pc, #164]	@ (80151d0 <USBD_CDC_Init+0x1ec>)
 801512c:	7819      	ldrb	r1, [r3, #0]
 801512e:	2308      	movs	r3, #8
 8015130:	2203      	movs	r2, #3
 8015132:	6878      	ldr	r0, [r7, #4]
 8015134:	f002 fb3b 	bl	80177ae <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8015138:	4b25      	ldr	r3, [pc, #148]	@ (80151d0 <USBD_CDC_Init+0x1ec>)
 801513a:	781b      	ldrb	r3, [r3, #0]
 801513c:	f003 020f 	and.w	r2, r3, #15
 8015140:	6879      	ldr	r1, [r7, #4]
 8015142:	4613      	mov	r3, r2
 8015144:	009b      	lsls	r3, r3, #2
 8015146:	4413      	add	r3, r2
 8015148:	009b      	lsls	r3, r3, #2
 801514a:	440b      	add	r3, r1
 801514c:	3324      	adds	r3, #36	@ 0x24
 801514e:	2201      	movs	r2, #1
 8015150:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8015152:	68fb      	ldr	r3, [r7, #12]
 8015154:	2200      	movs	r2, #0
 8015156:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 801515a:	687b      	ldr	r3, [r7, #4]
 801515c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015160:	687a      	ldr	r2, [r7, #4]
 8015162:	33b0      	adds	r3, #176	@ 0xb0
 8015164:	009b      	lsls	r3, r3, #2
 8015166:	4413      	add	r3, r2
 8015168:	685b      	ldr	r3, [r3, #4]
 801516a:	681b      	ldr	r3, [r3, #0]
 801516c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 801516e:	68fb      	ldr	r3, [r7, #12]
 8015170:	2200      	movs	r2, #0
 8015172:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8015176:	68fb      	ldr	r3, [r7, #12]
 8015178:	2200      	movs	r2, #0
 801517a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 801517e:	68fb      	ldr	r3, [r7, #12]
 8015180:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8015184:	2b00      	cmp	r3, #0
 8015186:	d101      	bne.n	801518c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8015188:	2302      	movs	r3, #2
 801518a:	e018      	b.n	80151be <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801518c:	687b      	ldr	r3, [r7, #4]
 801518e:	7c1b      	ldrb	r3, [r3, #16]
 8015190:	2b00      	cmp	r3, #0
 8015192:	d10a      	bne.n	80151aa <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015194:	4b0d      	ldr	r3, [pc, #52]	@ (80151cc <USBD_CDC_Init+0x1e8>)
 8015196:	7819      	ldrb	r1, [r3, #0]
 8015198:	68fb      	ldr	r3, [r7, #12]
 801519a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801519e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80151a2:	6878      	ldr	r0, [r7, #4]
 80151a4:	f002 fbf2 	bl	801798c <USBD_LL_PrepareReceive>
 80151a8:	e008      	b.n	80151bc <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80151aa:	4b08      	ldr	r3, [pc, #32]	@ (80151cc <USBD_CDC_Init+0x1e8>)
 80151ac:	7819      	ldrb	r1, [r3, #0]
 80151ae:	68fb      	ldr	r3, [r7, #12]
 80151b0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80151b4:	2340      	movs	r3, #64	@ 0x40
 80151b6:	6878      	ldr	r0, [r7, #4]
 80151b8:	f002 fbe8 	bl	801798c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80151bc:	2300      	movs	r3, #0
}
 80151be:	4618      	mov	r0, r3
 80151c0:	3710      	adds	r7, #16
 80151c2:	46bd      	mov	sp, r7
 80151c4:	bd80      	pop	{r7, pc}
 80151c6:	bf00      	nop
 80151c8:	240000cf 	.word	0x240000cf
 80151cc:	240000d0 	.word	0x240000d0
 80151d0:	240000d1 	.word	0x240000d1

080151d4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80151d4:	b580      	push	{r7, lr}
 80151d6:	b082      	sub	sp, #8
 80151d8:	af00      	add	r7, sp, #0
 80151da:	6078      	str	r0, [r7, #4]
 80151dc:	460b      	mov	r3, r1
 80151de:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80151e0:	4b3a      	ldr	r3, [pc, #232]	@ (80152cc <USBD_CDC_DeInit+0xf8>)
 80151e2:	781b      	ldrb	r3, [r3, #0]
 80151e4:	4619      	mov	r1, r3
 80151e6:	6878      	ldr	r0, [r7, #4]
 80151e8:	f002 fb07 	bl	80177fa <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80151ec:	4b37      	ldr	r3, [pc, #220]	@ (80152cc <USBD_CDC_DeInit+0xf8>)
 80151ee:	781b      	ldrb	r3, [r3, #0]
 80151f0:	f003 020f 	and.w	r2, r3, #15
 80151f4:	6879      	ldr	r1, [r7, #4]
 80151f6:	4613      	mov	r3, r2
 80151f8:	009b      	lsls	r3, r3, #2
 80151fa:	4413      	add	r3, r2
 80151fc:	009b      	lsls	r3, r3, #2
 80151fe:	440b      	add	r3, r1
 8015200:	3324      	adds	r3, #36	@ 0x24
 8015202:	2200      	movs	r2, #0
 8015204:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8015206:	4b32      	ldr	r3, [pc, #200]	@ (80152d0 <USBD_CDC_DeInit+0xfc>)
 8015208:	781b      	ldrb	r3, [r3, #0]
 801520a:	4619      	mov	r1, r3
 801520c:	6878      	ldr	r0, [r7, #4]
 801520e:	f002 faf4 	bl	80177fa <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8015212:	4b2f      	ldr	r3, [pc, #188]	@ (80152d0 <USBD_CDC_DeInit+0xfc>)
 8015214:	781b      	ldrb	r3, [r3, #0]
 8015216:	f003 020f 	and.w	r2, r3, #15
 801521a:	6879      	ldr	r1, [r7, #4]
 801521c:	4613      	mov	r3, r2
 801521e:	009b      	lsls	r3, r3, #2
 8015220:	4413      	add	r3, r2
 8015222:	009b      	lsls	r3, r3, #2
 8015224:	440b      	add	r3, r1
 8015226:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801522a:	2200      	movs	r2, #0
 801522c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 801522e:	4b29      	ldr	r3, [pc, #164]	@ (80152d4 <USBD_CDC_DeInit+0x100>)
 8015230:	781b      	ldrb	r3, [r3, #0]
 8015232:	4619      	mov	r1, r3
 8015234:	6878      	ldr	r0, [r7, #4]
 8015236:	f002 fae0 	bl	80177fa <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 801523a:	4b26      	ldr	r3, [pc, #152]	@ (80152d4 <USBD_CDC_DeInit+0x100>)
 801523c:	781b      	ldrb	r3, [r3, #0]
 801523e:	f003 020f 	and.w	r2, r3, #15
 8015242:	6879      	ldr	r1, [r7, #4]
 8015244:	4613      	mov	r3, r2
 8015246:	009b      	lsls	r3, r3, #2
 8015248:	4413      	add	r3, r2
 801524a:	009b      	lsls	r3, r3, #2
 801524c:	440b      	add	r3, r1
 801524e:	3324      	adds	r3, #36	@ 0x24
 8015250:	2200      	movs	r2, #0
 8015252:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8015254:	4b1f      	ldr	r3, [pc, #124]	@ (80152d4 <USBD_CDC_DeInit+0x100>)
 8015256:	781b      	ldrb	r3, [r3, #0]
 8015258:	f003 020f 	and.w	r2, r3, #15
 801525c:	6879      	ldr	r1, [r7, #4]
 801525e:	4613      	mov	r3, r2
 8015260:	009b      	lsls	r3, r3, #2
 8015262:	4413      	add	r3, r2
 8015264:	009b      	lsls	r3, r3, #2
 8015266:	440b      	add	r3, r1
 8015268:	3326      	adds	r3, #38	@ 0x26
 801526a:	2200      	movs	r2, #0
 801526c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 801526e:	687b      	ldr	r3, [r7, #4]
 8015270:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015274:	687b      	ldr	r3, [r7, #4]
 8015276:	32b0      	adds	r2, #176	@ 0xb0
 8015278:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801527c:	2b00      	cmp	r3, #0
 801527e:	d01f      	beq.n	80152c0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8015280:	687b      	ldr	r3, [r7, #4]
 8015282:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015286:	687a      	ldr	r2, [r7, #4]
 8015288:	33b0      	adds	r3, #176	@ 0xb0
 801528a:	009b      	lsls	r3, r3, #2
 801528c:	4413      	add	r3, r2
 801528e:	685b      	ldr	r3, [r3, #4]
 8015290:	685b      	ldr	r3, [r3, #4]
 8015292:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8015294:	687b      	ldr	r3, [r7, #4]
 8015296:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801529a:	687b      	ldr	r3, [r7, #4]
 801529c:	32b0      	adds	r2, #176	@ 0xb0
 801529e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80152a2:	4618      	mov	r0, r3
 80152a4:	f002 fbb4 	bl	8017a10 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80152a8:	687b      	ldr	r3, [r7, #4]
 80152aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80152ae:	687b      	ldr	r3, [r7, #4]
 80152b0:	32b0      	adds	r2, #176	@ 0xb0
 80152b2:	2100      	movs	r1, #0
 80152b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80152b8:	687b      	ldr	r3, [r7, #4]
 80152ba:	2200      	movs	r2, #0
 80152bc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80152c0:	2300      	movs	r3, #0
}
 80152c2:	4618      	mov	r0, r3
 80152c4:	3708      	adds	r7, #8
 80152c6:	46bd      	mov	sp, r7
 80152c8:	bd80      	pop	{r7, pc}
 80152ca:	bf00      	nop
 80152cc:	240000cf 	.word	0x240000cf
 80152d0:	240000d0 	.word	0x240000d0
 80152d4:	240000d1 	.word	0x240000d1

080152d8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80152d8:	b580      	push	{r7, lr}
 80152da:	b086      	sub	sp, #24
 80152dc:	af00      	add	r7, sp, #0
 80152de:	6078      	str	r0, [r7, #4]
 80152e0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80152e2:	687b      	ldr	r3, [r7, #4]
 80152e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80152e8:	687b      	ldr	r3, [r7, #4]
 80152ea:	32b0      	adds	r2, #176	@ 0xb0
 80152ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80152f0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80152f2:	2300      	movs	r3, #0
 80152f4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80152f6:	2300      	movs	r3, #0
 80152f8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80152fa:	2300      	movs	r3, #0
 80152fc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80152fe:	693b      	ldr	r3, [r7, #16]
 8015300:	2b00      	cmp	r3, #0
 8015302:	d101      	bne.n	8015308 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8015304:	2303      	movs	r3, #3
 8015306:	e0bf      	b.n	8015488 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8015308:	683b      	ldr	r3, [r7, #0]
 801530a:	781b      	ldrb	r3, [r3, #0]
 801530c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8015310:	2b00      	cmp	r3, #0
 8015312:	d050      	beq.n	80153b6 <USBD_CDC_Setup+0xde>
 8015314:	2b20      	cmp	r3, #32
 8015316:	f040 80af 	bne.w	8015478 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 801531a:	683b      	ldr	r3, [r7, #0]
 801531c:	88db      	ldrh	r3, [r3, #6]
 801531e:	2b00      	cmp	r3, #0
 8015320:	d03a      	beq.n	8015398 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8015322:	683b      	ldr	r3, [r7, #0]
 8015324:	781b      	ldrb	r3, [r3, #0]
 8015326:	b25b      	sxtb	r3, r3
 8015328:	2b00      	cmp	r3, #0
 801532a:	da1b      	bge.n	8015364 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 801532c:	687b      	ldr	r3, [r7, #4]
 801532e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015332:	687a      	ldr	r2, [r7, #4]
 8015334:	33b0      	adds	r3, #176	@ 0xb0
 8015336:	009b      	lsls	r3, r3, #2
 8015338:	4413      	add	r3, r2
 801533a:	685b      	ldr	r3, [r3, #4]
 801533c:	689b      	ldr	r3, [r3, #8]
 801533e:	683a      	ldr	r2, [r7, #0]
 8015340:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8015342:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8015344:	683a      	ldr	r2, [r7, #0]
 8015346:	88d2      	ldrh	r2, [r2, #6]
 8015348:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 801534a:	683b      	ldr	r3, [r7, #0]
 801534c:	88db      	ldrh	r3, [r3, #6]
 801534e:	2b07      	cmp	r3, #7
 8015350:	bf28      	it	cs
 8015352:	2307      	movcs	r3, #7
 8015354:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8015356:	693b      	ldr	r3, [r7, #16]
 8015358:	89fa      	ldrh	r2, [r7, #14]
 801535a:	4619      	mov	r1, r3
 801535c:	6878      	ldr	r0, [r7, #4]
 801535e:	f001 fdbd 	bl	8016edc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8015362:	e090      	b.n	8015486 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8015364:	683b      	ldr	r3, [r7, #0]
 8015366:	785a      	ldrb	r2, [r3, #1]
 8015368:	693b      	ldr	r3, [r7, #16]
 801536a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 801536e:	683b      	ldr	r3, [r7, #0]
 8015370:	88db      	ldrh	r3, [r3, #6]
 8015372:	2b3f      	cmp	r3, #63	@ 0x3f
 8015374:	d803      	bhi.n	801537e <USBD_CDC_Setup+0xa6>
 8015376:	683b      	ldr	r3, [r7, #0]
 8015378:	88db      	ldrh	r3, [r3, #6]
 801537a:	b2da      	uxtb	r2, r3
 801537c:	e000      	b.n	8015380 <USBD_CDC_Setup+0xa8>
 801537e:	2240      	movs	r2, #64	@ 0x40
 8015380:	693b      	ldr	r3, [r7, #16]
 8015382:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8015386:	6939      	ldr	r1, [r7, #16]
 8015388:	693b      	ldr	r3, [r7, #16]
 801538a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 801538e:	461a      	mov	r2, r3
 8015390:	6878      	ldr	r0, [r7, #4]
 8015392:	f001 fdcf 	bl	8016f34 <USBD_CtlPrepareRx>
      break;
 8015396:	e076      	b.n	8015486 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8015398:	687b      	ldr	r3, [r7, #4]
 801539a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801539e:	687a      	ldr	r2, [r7, #4]
 80153a0:	33b0      	adds	r3, #176	@ 0xb0
 80153a2:	009b      	lsls	r3, r3, #2
 80153a4:	4413      	add	r3, r2
 80153a6:	685b      	ldr	r3, [r3, #4]
 80153a8:	689b      	ldr	r3, [r3, #8]
 80153aa:	683a      	ldr	r2, [r7, #0]
 80153ac:	7850      	ldrb	r0, [r2, #1]
 80153ae:	2200      	movs	r2, #0
 80153b0:	6839      	ldr	r1, [r7, #0]
 80153b2:	4798      	blx	r3
      break;
 80153b4:	e067      	b.n	8015486 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80153b6:	683b      	ldr	r3, [r7, #0]
 80153b8:	785b      	ldrb	r3, [r3, #1]
 80153ba:	2b0b      	cmp	r3, #11
 80153bc:	d851      	bhi.n	8015462 <USBD_CDC_Setup+0x18a>
 80153be:	a201      	add	r2, pc, #4	@ (adr r2, 80153c4 <USBD_CDC_Setup+0xec>)
 80153c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80153c4:	080153f5 	.word	0x080153f5
 80153c8:	08015471 	.word	0x08015471
 80153cc:	08015463 	.word	0x08015463
 80153d0:	08015463 	.word	0x08015463
 80153d4:	08015463 	.word	0x08015463
 80153d8:	08015463 	.word	0x08015463
 80153dc:	08015463 	.word	0x08015463
 80153e0:	08015463 	.word	0x08015463
 80153e4:	08015463 	.word	0x08015463
 80153e8:	08015463 	.word	0x08015463
 80153ec:	0801541f 	.word	0x0801541f
 80153f0:	08015449 	.word	0x08015449
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80153f4:	687b      	ldr	r3, [r7, #4]
 80153f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80153fa:	b2db      	uxtb	r3, r3
 80153fc:	2b03      	cmp	r3, #3
 80153fe:	d107      	bne.n	8015410 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8015400:	f107 030a 	add.w	r3, r7, #10
 8015404:	2202      	movs	r2, #2
 8015406:	4619      	mov	r1, r3
 8015408:	6878      	ldr	r0, [r7, #4]
 801540a:	f001 fd67 	bl	8016edc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801540e:	e032      	b.n	8015476 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8015410:	6839      	ldr	r1, [r7, #0]
 8015412:	6878      	ldr	r0, [r7, #4]
 8015414:	f001 fce5 	bl	8016de2 <USBD_CtlError>
            ret = USBD_FAIL;
 8015418:	2303      	movs	r3, #3
 801541a:	75fb      	strb	r3, [r7, #23]
          break;
 801541c:	e02b      	b.n	8015476 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801541e:	687b      	ldr	r3, [r7, #4]
 8015420:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8015424:	b2db      	uxtb	r3, r3
 8015426:	2b03      	cmp	r3, #3
 8015428:	d107      	bne.n	801543a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 801542a:	f107 030d 	add.w	r3, r7, #13
 801542e:	2201      	movs	r2, #1
 8015430:	4619      	mov	r1, r3
 8015432:	6878      	ldr	r0, [r7, #4]
 8015434:	f001 fd52 	bl	8016edc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8015438:	e01d      	b.n	8015476 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 801543a:	6839      	ldr	r1, [r7, #0]
 801543c:	6878      	ldr	r0, [r7, #4]
 801543e:	f001 fcd0 	bl	8016de2 <USBD_CtlError>
            ret = USBD_FAIL;
 8015442:	2303      	movs	r3, #3
 8015444:	75fb      	strb	r3, [r7, #23]
          break;
 8015446:	e016      	b.n	8015476 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8015448:	687b      	ldr	r3, [r7, #4]
 801544a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801544e:	b2db      	uxtb	r3, r3
 8015450:	2b03      	cmp	r3, #3
 8015452:	d00f      	beq.n	8015474 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8015454:	6839      	ldr	r1, [r7, #0]
 8015456:	6878      	ldr	r0, [r7, #4]
 8015458:	f001 fcc3 	bl	8016de2 <USBD_CtlError>
            ret = USBD_FAIL;
 801545c:	2303      	movs	r3, #3
 801545e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8015460:	e008      	b.n	8015474 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8015462:	6839      	ldr	r1, [r7, #0]
 8015464:	6878      	ldr	r0, [r7, #4]
 8015466:	f001 fcbc 	bl	8016de2 <USBD_CtlError>
          ret = USBD_FAIL;
 801546a:	2303      	movs	r3, #3
 801546c:	75fb      	strb	r3, [r7, #23]
          break;
 801546e:	e002      	b.n	8015476 <USBD_CDC_Setup+0x19e>
          break;
 8015470:	bf00      	nop
 8015472:	e008      	b.n	8015486 <USBD_CDC_Setup+0x1ae>
          break;
 8015474:	bf00      	nop
      }
      break;
 8015476:	e006      	b.n	8015486 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8015478:	6839      	ldr	r1, [r7, #0]
 801547a:	6878      	ldr	r0, [r7, #4]
 801547c:	f001 fcb1 	bl	8016de2 <USBD_CtlError>
      ret = USBD_FAIL;
 8015480:	2303      	movs	r3, #3
 8015482:	75fb      	strb	r3, [r7, #23]
      break;
 8015484:	bf00      	nop
  }

  return (uint8_t)ret;
 8015486:	7dfb      	ldrb	r3, [r7, #23]
}
 8015488:	4618      	mov	r0, r3
 801548a:	3718      	adds	r7, #24
 801548c:	46bd      	mov	sp, r7
 801548e:	bd80      	pop	{r7, pc}

08015490 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8015490:	b580      	push	{r7, lr}
 8015492:	b084      	sub	sp, #16
 8015494:	af00      	add	r7, sp, #0
 8015496:	6078      	str	r0, [r7, #4]
 8015498:	460b      	mov	r3, r1
 801549a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 801549c:	687b      	ldr	r3, [r7, #4]
 801549e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80154a2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80154a4:	687b      	ldr	r3, [r7, #4]
 80154a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80154aa:	687b      	ldr	r3, [r7, #4]
 80154ac:	32b0      	adds	r2, #176	@ 0xb0
 80154ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80154b2:	2b00      	cmp	r3, #0
 80154b4:	d101      	bne.n	80154ba <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80154b6:	2303      	movs	r3, #3
 80154b8:	e065      	b.n	8015586 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80154ba:	687b      	ldr	r3, [r7, #4]
 80154bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80154c0:	687b      	ldr	r3, [r7, #4]
 80154c2:	32b0      	adds	r2, #176	@ 0xb0
 80154c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80154c8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80154ca:	78fb      	ldrb	r3, [r7, #3]
 80154cc:	f003 020f 	and.w	r2, r3, #15
 80154d0:	6879      	ldr	r1, [r7, #4]
 80154d2:	4613      	mov	r3, r2
 80154d4:	009b      	lsls	r3, r3, #2
 80154d6:	4413      	add	r3, r2
 80154d8:	009b      	lsls	r3, r3, #2
 80154da:	440b      	add	r3, r1
 80154dc:	3318      	adds	r3, #24
 80154de:	681b      	ldr	r3, [r3, #0]
 80154e0:	2b00      	cmp	r3, #0
 80154e2:	d02f      	beq.n	8015544 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80154e4:	78fb      	ldrb	r3, [r7, #3]
 80154e6:	f003 020f 	and.w	r2, r3, #15
 80154ea:	6879      	ldr	r1, [r7, #4]
 80154ec:	4613      	mov	r3, r2
 80154ee:	009b      	lsls	r3, r3, #2
 80154f0:	4413      	add	r3, r2
 80154f2:	009b      	lsls	r3, r3, #2
 80154f4:	440b      	add	r3, r1
 80154f6:	3318      	adds	r3, #24
 80154f8:	681a      	ldr	r2, [r3, #0]
 80154fa:	78fb      	ldrb	r3, [r7, #3]
 80154fc:	f003 010f 	and.w	r1, r3, #15
 8015500:	68f8      	ldr	r0, [r7, #12]
 8015502:	460b      	mov	r3, r1
 8015504:	00db      	lsls	r3, r3, #3
 8015506:	440b      	add	r3, r1
 8015508:	009b      	lsls	r3, r3, #2
 801550a:	4403      	add	r3, r0
 801550c:	331c      	adds	r3, #28
 801550e:	681b      	ldr	r3, [r3, #0]
 8015510:	fbb2 f1f3 	udiv	r1, r2, r3
 8015514:	fb01 f303 	mul.w	r3, r1, r3
 8015518:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801551a:	2b00      	cmp	r3, #0
 801551c:	d112      	bne.n	8015544 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 801551e:	78fb      	ldrb	r3, [r7, #3]
 8015520:	f003 020f 	and.w	r2, r3, #15
 8015524:	6879      	ldr	r1, [r7, #4]
 8015526:	4613      	mov	r3, r2
 8015528:	009b      	lsls	r3, r3, #2
 801552a:	4413      	add	r3, r2
 801552c:	009b      	lsls	r3, r3, #2
 801552e:	440b      	add	r3, r1
 8015530:	3318      	adds	r3, #24
 8015532:	2200      	movs	r2, #0
 8015534:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8015536:	78f9      	ldrb	r1, [r7, #3]
 8015538:	2300      	movs	r3, #0
 801553a:	2200      	movs	r2, #0
 801553c:	6878      	ldr	r0, [r7, #4]
 801553e:	f002 fa04 	bl	801794a <USBD_LL_Transmit>
 8015542:	e01f      	b.n	8015584 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8015544:	68bb      	ldr	r3, [r7, #8]
 8015546:	2200      	movs	r2, #0
 8015548:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 801554c:	687b      	ldr	r3, [r7, #4]
 801554e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015552:	687a      	ldr	r2, [r7, #4]
 8015554:	33b0      	adds	r3, #176	@ 0xb0
 8015556:	009b      	lsls	r3, r3, #2
 8015558:	4413      	add	r3, r2
 801555a:	685b      	ldr	r3, [r3, #4]
 801555c:	691b      	ldr	r3, [r3, #16]
 801555e:	2b00      	cmp	r3, #0
 8015560:	d010      	beq.n	8015584 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8015562:	687b      	ldr	r3, [r7, #4]
 8015564:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015568:	687a      	ldr	r2, [r7, #4]
 801556a:	33b0      	adds	r3, #176	@ 0xb0
 801556c:	009b      	lsls	r3, r3, #2
 801556e:	4413      	add	r3, r2
 8015570:	685b      	ldr	r3, [r3, #4]
 8015572:	691b      	ldr	r3, [r3, #16]
 8015574:	68ba      	ldr	r2, [r7, #8]
 8015576:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 801557a:	68ba      	ldr	r2, [r7, #8]
 801557c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8015580:	78fa      	ldrb	r2, [r7, #3]
 8015582:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8015584:	2300      	movs	r3, #0
}
 8015586:	4618      	mov	r0, r3
 8015588:	3710      	adds	r7, #16
 801558a:	46bd      	mov	sp, r7
 801558c:	bd80      	pop	{r7, pc}

0801558e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801558e:	b580      	push	{r7, lr}
 8015590:	b084      	sub	sp, #16
 8015592:	af00      	add	r7, sp, #0
 8015594:	6078      	str	r0, [r7, #4]
 8015596:	460b      	mov	r3, r1
 8015598:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801559a:	687b      	ldr	r3, [r7, #4]
 801559c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80155a0:	687b      	ldr	r3, [r7, #4]
 80155a2:	32b0      	adds	r2, #176	@ 0xb0
 80155a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80155a8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80155aa:	687b      	ldr	r3, [r7, #4]
 80155ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80155b0:	687b      	ldr	r3, [r7, #4]
 80155b2:	32b0      	adds	r2, #176	@ 0xb0
 80155b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80155b8:	2b00      	cmp	r3, #0
 80155ba:	d101      	bne.n	80155c0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80155bc:	2303      	movs	r3, #3
 80155be:	e01a      	b.n	80155f6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80155c0:	78fb      	ldrb	r3, [r7, #3]
 80155c2:	4619      	mov	r1, r3
 80155c4:	6878      	ldr	r0, [r7, #4]
 80155c6:	f002 fa02 	bl	80179ce <USBD_LL_GetRxDataSize>
 80155ca:	4602      	mov	r2, r0
 80155cc:	68fb      	ldr	r3, [r7, #12]
 80155ce:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80155d2:	687b      	ldr	r3, [r7, #4]
 80155d4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80155d8:	687a      	ldr	r2, [r7, #4]
 80155da:	33b0      	adds	r3, #176	@ 0xb0
 80155dc:	009b      	lsls	r3, r3, #2
 80155de:	4413      	add	r3, r2
 80155e0:	685b      	ldr	r3, [r3, #4]
 80155e2:	68db      	ldr	r3, [r3, #12]
 80155e4:	68fa      	ldr	r2, [r7, #12]
 80155e6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80155ea:	68fa      	ldr	r2, [r7, #12]
 80155ec:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80155f0:	4611      	mov	r1, r2
 80155f2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80155f4:	2300      	movs	r3, #0
}
 80155f6:	4618      	mov	r0, r3
 80155f8:	3710      	adds	r7, #16
 80155fa:	46bd      	mov	sp, r7
 80155fc:	bd80      	pop	{r7, pc}

080155fe <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80155fe:	b580      	push	{r7, lr}
 8015600:	b084      	sub	sp, #16
 8015602:	af00      	add	r7, sp, #0
 8015604:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015606:	687b      	ldr	r3, [r7, #4]
 8015608:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801560c:	687b      	ldr	r3, [r7, #4]
 801560e:	32b0      	adds	r2, #176	@ 0xb0
 8015610:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015614:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8015616:	68fb      	ldr	r3, [r7, #12]
 8015618:	2b00      	cmp	r3, #0
 801561a:	d101      	bne.n	8015620 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801561c:	2303      	movs	r3, #3
 801561e:	e024      	b.n	801566a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8015620:	687b      	ldr	r3, [r7, #4]
 8015622:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015626:	687a      	ldr	r2, [r7, #4]
 8015628:	33b0      	adds	r3, #176	@ 0xb0
 801562a:	009b      	lsls	r3, r3, #2
 801562c:	4413      	add	r3, r2
 801562e:	685b      	ldr	r3, [r3, #4]
 8015630:	2b00      	cmp	r3, #0
 8015632:	d019      	beq.n	8015668 <USBD_CDC_EP0_RxReady+0x6a>
 8015634:	68fb      	ldr	r3, [r7, #12]
 8015636:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 801563a:	2bff      	cmp	r3, #255	@ 0xff
 801563c:	d014      	beq.n	8015668 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 801563e:	687b      	ldr	r3, [r7, #4]
 8015640:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015644:	687a      	ldr	r2, [r7, #4]
 8015646:	33b0      	adds	r3, #176	@ 0xb0
 8015648:	009b      	lsls	r3, r3, #2
 801564a:	4413      	add	r3, r2
 801564c:	685b      	ldr	r3, [r3, #4]
 801564e:	689b      	ldr	r3, [r3, #8]
 8015650:	68fa      	ldr	r2, [r7, #12]
 8015652:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8015656:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8015658:	68fa      	ldr	r2, [r7, #12]
 801565a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 801565e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8015660:	68fb      	ldr	r3, [r7, #12]
 8015662:	22ff      	movs	r2, #255	@ 0xff
 8015664:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8015668:	2300      	movs	r3, #0
}
 801566a:	4618      	mov	r0, r3
 801566c:	3710      	adds	r7, #16
 801566e:	46bd      	mov	sp, r7
 8015670:	bd80      	pop	{r7, pc}
	...

08015674 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8015674:	b580      	push	{r7, lr}
 8015676:	b086      	sub	sp, #24
 8015678:	af00      	add	r7, sp, #0
 801567a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801567c:	2182      	movs	r1, #130	@ 0x82
 801567e:	4818      	ldr	r0, [pc, #96]	@ (80156e0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015680:	f000 fd4f 	bl	8016122 <USBD_GetEpDesc>
 8015684:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015686:	2101      	movs	r1, #1
 8015688:	4815      	ldr	r0, [pc, #84]	@ (80156e0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801568a:	f000 fd4a 	bl	8016122 <USBD_GetEpDesc>
 801568e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015690:	2181      	movs	r1, #129	@ 0x81
 8015692:	4813      	ldr	r0, [pc, #76]	@ (80156e0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015694:	f000 fd45 	bl	8016122 <USBD_GetEpDesc>
 8015698:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801569a:	697b      	ldr	r3, [r7, #20]
 801569c:	2b00      	cmp	r3, #0
 801569e:	d002      	beq.n	80156a6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80156a0:	697b      	ldr	r3, [r7, #20]
 80156a2:	2210      	movs	r2, #16
 80156a4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80156a6:	693b      	ldr	r3, [r7, #16]
 80156a8:	2b00      	cmp	r3, #0
 80156aa:	d006      	beq.n	80156ba <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80156ac:	693b      	ldr	r3, [r7, #16]
 80156ae:	2200      	movs	r2, #0
 80156b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80156b4:	711a      	strb	r2, [r3, #4]
 80156b6:	2200      	movs	r2, #0
 80156b8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80156ba:	68fb      	ldr	r3, [r7, #12]
 80156bc:	2b00      	cmp	r3, #0
 80156be:	d006      	beq.n	80156ce <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80156c0:	68fb      	ldr	r3, [r7, #12]
 80156c2:	2200      	movs	r2, #0
 80156c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80156c8:	711a      	strb	r2, [r3, #4]
 80156ca:	2200      	movs	r2, #0
 80156cc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80156ce:	687b      	ldr	r3, [r7, #4]
 80156d0:	2243      	movs	r2, #67	@ 0x43
 80156d2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80156d4:	4b02      	ldr	r3, [pc, #8]	@ (80156e0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80156d6:	4618      	mov	r0, r3
 80156d8:	3718      	adds	r7, #24
 80156da:	46bd      	mov	sp, r7
 80156dc:	bd80      	pop	{r7, pc}
 80156de:	bf00      	nop
 80156e0:	2400008c 	.word	0x2400008c

080156e4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80156e4:	b580      	push	{r7, lr}
 80156e6:	b086      	sub	sp, #24
 80156e8:	af00      	add	r7, sp, #0
 80156ea:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80156ec:	2182      	movs	r1, #130	@ 0x82
 80156ee:	4818      	ldr	r0, [pc, #96]	@ (8015750 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80156f0:	f000 fd17 	bl	8016122 <USBD_GetEpDesc>
 80156f4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80156f6:	2101      	movs	r1, #1
 80156f8:	4815      	ldr	r0, [pc, #84]	@ (8015750 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80156fa:	f000 fd12 	bl	8016122 <USBD_GetEpDesc>
 80156fe:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015700:	2181      	movs	r1, #129	@ 0x81
 8015702:	4813      	ldr	r0, [pc, #76]	@ (8015750 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015704:	f000 fd0d 	bl	8016122 <USBD_GetEpDesc>
 8015708:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801570a:	697b      	ldr	r3, [r7, #20]
 801570c:	2b00      	cmp	r3, #0
 801570e:	d002      	beq.n	8015716 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8015710:	697b      	ldr	r3, [r7, #20]
 8015712:	2210      	movs	r2, #16
 8015714:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015716:	693b      	ldr	r3, [r7, #16]
 8015718:	2b00      	cmp	r3, #0
 801571a:	d006      	beq.n	801572a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 801571c:	693b      	ldr	r3, [r7, #16]
 801571e:	2200      	movs	r2, #0
 8015720:	711a      	strb	r2, [r3, #4]
 8015722:	2200      	movs	r2, #0
 8015724:	f042 0202 	orr.w	r2, r2, #2
 8015728:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801572a:	68fb      	ldr	r3, [r7, #12]
 801572c:	2b00      	cmp	r3, #0
 801572e:	d006      	beq.n	801573e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8015730:	68fb      	ldr	r3, [r7, #12]
 8015732:	2200      	movs	r2, #0
 8015734:	711a      	strb	r2, [r3, #4]
 8015736:	2200      	movs	r2, #0
 8015738:	f042 0202 	orr.w	r2, r2, #2
 801573c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801573e:	687b      	ldr	r3, [r7, #4]
 8015740:	2243      	movs	r2, #67	@ 0x43
 8015742:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015744:	4b02      	ldr	r3, [pc, #8]	@ (8015750 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8015746:	4618      	mov	r0, r3
 8015748:	3718      	adds	r7, #24
 801574a:	46bd      	mov	sp, r7
 801574c:	bd80      	pop	{r7, pc}
 801574e:	bf00      	nop
 8015750:	2400008c 	.word	0x2400008c

08015754 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8015754:	b580      	push	{r7, lr}
 8015756:	b086      	sub	sp, #24
 8015758:	af00      	add	r7, sp, #0
 801575a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801575c:	2182      	movs	r1, #130	@ 0x82
 801575e:	4818      	ldr	r0, [pc, #96]	@ (80157c0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015760:	f000 fcdf 	bl	8016122 <USBD_GetEpDesc>
 8015764:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015766:	2101      	movs	r1, #1
 8015768:	4815      	ldr	r0, [pc, #84]	@ (80157c0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801576a:	f000 fcda 	bl	8016122 <USBD_GetEpDesc>
 801576e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015770:	2181      	movs	r1, #129	@ 0x81
 8015772:	4813      	ldr	r0, [pc, #76]	@ (80157c0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015774:	f000 fcd5 	bl	8016122 <USBD_GetEpDesc>
 8015778:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801577a:	697b      	ldr	r3, [r7, #20]
 801577c:	2b00      	cmp	r3, #0
 801577e:	d002      	beq.n	8015786 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8015780:	697b      	ldr	r3, [r7, #20]
 8015782:	2210      	movs	r2, #16
 8015784:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015786:	693b      	ldr	r3, [r7, #16]
 8015788:	2b00      	cmp	r3, #0
 801578a:	d006      	beq.n	801579a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801578c:	693b      	ldr	r3, [r7, #16]
 801578e:	2200      	movs	r2, #0
 8015790:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015794:	711a      	strb	r2, [r3, #4]
 8015796:	2200      	movs	r2, #0
 8015798:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801579a:	68fb      	ldr	r3, [r7, #12]
 801579c:	2b00      	cmp	r3, #0
 801579e:	d006      	beq.n	80157ae <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80157a0:	68fb      	ldr	r3, [r7, #12]
 80157a2:	2200      	movs	r2, #0
 80157a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80157a8:	711a      	strb	r2, [r3, #4]
 80157aa:	2200      	movs	r2, #0
 80157ac:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80157ae:	687b      	ldr	r3, [r7, #4]
 80157b0:	2243      	movs	r2, #67	@ 0x43
 80157b2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80157b4:	4b02      	ldr	r3, [pc, #8]	@ (80157c0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80157b6:	4618      	mov	r0, r3
 80157b8:	3718      	adds	r7, #24
 80157ba:	46bd      	mov	sp, r7
 80157bc:	bd80      	pop	{r7, pc}
 80157be:	bf00      	nop
 80157c0:	2400008c 	.word	0x2400008c

080157c4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80157c4:	b480      	push	{r7}
 80157c6:	b083      	sub	sp, #12
 80157c8:	af00      	add	r7, sp, #0
 80157ca:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80157cc:	687b      	ldr	r3, [r7, #4]
 80157ce:	220a      	movs	r2, #10
 80157d0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80157d2:	4b03      	ldr	r3, [pc, #12]	@ (80157e0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80157d4:	4618      	mov	r0, r3
 80157d6:	370c      	adds	r7, #12
 80157d8:	46bd      	mov	sp, r7
 80157da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157de:	4770      	bx	lr
 80157e0:	24000048 	.word	0x24000048

080157e4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80157e4:	b480      	push	{r7}
 80157e6:	b083      	sub	sp, #12
 80157e8:	af00      	add	r7, sp, #0
 80157ea:	6078      	str	r0, [r7, #4]
 80157ec:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80157ee:	683b      	ldr	r3, [r7, #0]
 80157f0:	2b00      	cmp	r3, #0
 80157f2:	d101      	bne.n	80157f8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80157f4:	2303      	movs	r3, #3
 80157f6:	e009      	b.n	801580c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80157f8:	687b      	ldr	r3, [r7, #4]
 80157fa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80157fe:	687a      	ldr	r2, [r7, #4]
 8015800:	33b0      	adds	r3, #176	@ 0xb0
 8015802:	009b      	lsls	r3, r3, #2
 8015804:	4413      	add	r3, r2
 8015806:	683a      	ldr	r2, [r7, #0]
 8015808:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 801580a:	2300      	movs	r3, #0
}
 801580c:	4618      	mov	r0, r3
 801580e:	370c      	adds	r7, #12
 8015810:	46bd      	mov	sp, r7
 8015812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015816:	4770      	bx	lr

08015818 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8015818:	b480      	push	{r7}
 801581a:	b087      	sub	sp, #28
 801581c:	af00      	add	r7, sp, #0
 801581e:	60f8      	str	r0, [r7, #12]
 8015820:	60b9      	str	r1, [r7, #8]
 8015822:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015824:	68fb      	ldr	r3, [r7, #12]
 8015826:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801582a:	68fb      	ldr	r3, [r7, #12]
 801582c:	32b0      	adds	r2, #176	@ 0xb0
 801582e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015832:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8015834:	697b      	ldr	r3, [r7, #20]
 8015836:	2b00      	cmp	r3, #0
 8015838:	d101      	bne.n	801583e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801583a:	2303      	movs	r3, #3
 801583c:	e008      	b.n	8015850 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 801583e:	697b      	ldr	r3, [r7, #20]
 8015840:	68ba      	ldr	r2, [r7, #8]
 8015842:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8015846:	697b      	ldr	r3, [r7, #20]
 8015848:	687a      	ldr	r2, [r7, #4]
 801584a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 801584e:	2300      	movs	r3, #0
}
 8015850:	4618      	mov	r0, r3
 8015852:	371c      	adds	r7, #28
 8015854:	46bd      	mov	sp, r7
 8015856:	f85d 7b04 	ldr.w	r7, [sp], #4
 801585a:	4770      	bx	lr

0801585c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 801585c:	b480      	push	{r7}
 801585e:	b085      	sub	sp, #20
 8015860:	af00      	add	r7, sp, #0
 8015862:	6078      	str	r0, [r7, #4]
 8015864:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015866:	687b      	ldr	r3, [r7, #4]
 8015868:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801586c:	687b      	ldr	r3, [r7, #4]
 801586e:	32b0      	adds	r2, #176	@ 0xb0
 8015870:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015874:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8015876:	68fb      	ldr	r3, [r7, #12]
 8015878:	2b00      	cmp	r3, #0
 801587a:	d101      	bne.n	8015880 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 801587c:	2303      	movs	r3, #3
 801587e:	e004      	b.n	801588a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8015880:	68fb      	ldr	r3, [r7, #12]
 8015882:	683a      	ldr	r2, [r7, #0]
 8015884:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8015888:	2300      	movs	r3, #0
}
 801588a:	4618      	mov	r0, r3
 801588c:	3714      	adds	r7, #20
 801588e:	46bd      	mov	sp, r7
 8015890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015894:	4770      	bx	lr
	...

08015898 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8015898:	b580      	push	{r7, lr}
 801589a:	b084      	sub	sp, #16
 801589c:	af00      	add	r7, sp, #0
 801589e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80158a0:	687b      	ldr	r3, [r7, #4]
 80158a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80158a6:	687b      	ldr	r3, [r7, #4]
 80158a8:	32b0      	adds	r2, #176	@ 0xb0
 80158aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80158ae:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80158b0:	2301      	movs	r3, #1
 80158b2:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80158b4:	68bb      	ldr	r3, [r7, #8]
 80158b6:	2b00      	cmp	r3, #0
 80158b8:	d101      	bne.n	80158be <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80158ba:	2303      	movs	r3, #3
 80158bc:	e025      	b.n	801590a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80158be:	68bb      	ldr	r3, [r7, #8]
 80158c0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80158c4:	2b00      	cmp	r3, #0
 80158c6:	d11f      	bne.n	8015908 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80158c8:	68bb      	ldr	r3, [r7, #8]
 80158ca:	2201      	movs	r2, #1
 80158cc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80158d0:	4b10      	ldr	r3, [pc, #64]	@ (8015914 <USBD_CDC_TransmitPacket+0x7c>)
 80158d2:	781b      	ldrb	r3, [r3, #0]
 80158d4:	f003 020f 	and.w	r2, r3, #15
 80158d8:	68bb      	ldr	r3, [r7, #8]
 80158da:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 80158de:	6878      	ldr	r0, [r7, #4]
 80158e0:	4613      	mov	r3, r2
 80158e2:	009b      	lsls	r3, r3, #2
 80158e4:	4413      	add	r3, r2
 80158e6:	009b      	lsls	r3, r3, #2
 80158e8:	4403      	add	r3, r0
 80158ea:	3318      	adds	r3, #24
 80158ec:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80158ee:	4b09      	ldr	r3, [pc, #36]	@ (8015914 <USBD_CDC_TransmitPacket+0x7c>)
 80158f0:	7819      	ldrb	r1, [r3, #0]
 80158f2:	68bb      	ldr	r3, [r7, #8]
 80158f4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80158f8:	68bb      	ldr	r3, [r7, #8]
 80158fa:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80158fe:	6878      	ldr	r0, [r7, #4]
 8015900:	f002 f823 	bl	801794a <USBD_LL_Transmit>

    ret = USBD_OK;
 8015904:	2300      	movs	r3, #0
 8015906:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8015908:	7bfb      	ldrb	r3, [r7, #15]
}
 801590a:	4618      	mov	r0, r3
 801590c:	3710      	adds	r7, #16
 801590e:	46bd      	mov	sp, r7
 8015910:	bd80      	pop	{r7, pc}
 8015912:	bf00      	nop
 8015914:	240000cf 	.word	0x240000cf

08015918 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8015918:	b580      	push	{r7, lr}
 801591a:	b084      	sub	sp, #16
 801591c:	af00      	add	r7, sp, #0
 801591e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015920:	687b      	ldr	r3, [r7, #4]
 8015922:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015926:	687b      	ldr	r3, [r7, #4]
 8015928:	32b0      	adds	r2, #176	@ 0xb0
 801592a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801592e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8015930:	687b      	ldr	r3, [r7, #4]
 8015932:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015936:	687b      	ldr	r3, [r7, #4]
 8015938:	32b0      	adds	r2, #176	@ 0xb0
 801593a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801593e:	2b00      	cmp	r3, #0
 8015940:	d101      	bne.n	8015946 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8015942:	2303      	movs	r3, #3
 8015944:	e018      	b.n	8015978 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015946:	687b      	ldr	r3, [r7, #4]
 8015948:	7c1b      	ldrb	r3, [r3, #16]
 801594a:	2b00      	cmp	r3, #0
 801594c:	d10a      	bne.n	8015964 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801594e:	4b0c      	ldr	r3, [pc, #48]	@ (8015980 <USBD_CDC_ReceivePacket+0x68>)
 8015950:	7819      	ldrb	r1, [r3, #0]
 8015952:	68fb      	ldr	r3, [r7, #12]
 8015954:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8015958:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801595c:	6878      	ldr	r0, [r7, #4]
 801595e:	f002 f815 	bl	801798c <USBD_LL_PrepareReceive>
 8015962:	e008      	b.n	8015976 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015964:	4b06      	ldr	r3, [pc, #24]	@ (8015980 <USBD_CDC_ReceivePacket+0x68>)
 8015966:	7819      	ldrb	r1, [r3, #0]
 8015968:	68fb      	ldr	r3, [r7, #12]
 801596a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801596e:	2340      	movs	r3, #64	@ 0x40
 8015970:	6878      	ldr	r0, [r7, #4]
 8015972:	f002 f80b 	bl	801798c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8015976:	2300      	movs	r3, #0
}
 8015978:	4618      	mov	r0, r3
 801597a:	3710      	adds	r7, #16
 801597c:	46bd      	mov	sp, r7
 801597e:	bd80      	pop	{r7, pc}
 8015980:	240000d0 	.word	0x240000d0

08015984 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8015984:	b580      	push	{r7, lr}
 8015986:	b086      	sub	sp, #24
 8015988:	af00      	add	r7, sp, #0
 801598a:	60f8      	str	r0, [r7, #12]
 801598c:	60b9      	str	r1, [r7, #8]
 801598e:	4613      	mov	r3, r2
 8015990:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8015992:	68fb      	ldr	r3, [r7, #12]
 8015994:	2b00      	cmp	r3, #0
 8015996:	d101      	bne.n	801599c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8015998:	2303      	movs	r3, #3
 801599a:	e01f      	b.n	80159dc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 801599c:	68fb      	ldr	r3, [r7, #12]
 801599e:	2200      	movs	r2, #0
 80159a0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80159a4:	68fb      	ldr	r3, [r7, #12]
 80159a6:	2200      	movs	r2, #0
 80159a8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80159ac:	68fb      	ldr	r3, [r7, #12]
 80159ae:	2200      	movs	r2, #0
 80159b0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80159b4:	68bb      	ldr	r3, [r7, #8]
 80159b6:	2b00      	cmp	r3, #0
 80159b8:	d003      	beq.n	80159c2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80159ba:	68fb      	ldr	r3, [r7, #12]
 80159bc:	68ba      	ldr	r2, [r7, #8]
 80159be:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80159c2:	68fb      	ldr	r3, [r7, #12]
 80159c4:	2201      	movs	r2, #1
 80159c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80159ca:	68fb      	ldr	r3, [r7, #12]
 80159cc:	79fa      	ldrb	r2, [r7, #7]
 80159ce:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80159d0:	68f8      	ldr	r0, [r7, #12]
 80159d2:	f001 fe81 	bl	80176d8 <USBD_LL_Init>
 80159d6:	4603      	mov	r3, r0
 80159d8:	75fb      	strb	r3, [r7, #23]

  return ret;
 80159da:	7dfb      	ldrb	r3, [r7, #23]
}
 80159dc:	4618      	mov	r0, r3
 80159de:	3718      	adds	r7, #24
 80159e0:	46bd      	mov	sp, r7
 80159e2:	bd80      	pop	{r7, pc}

080159e4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80159e4:	b580      	push	{r7, lr}
 80159e6:	b084      	sub	sp, #16
 80159e8:	af00      	add	r7, sp, #0
 80159ea:	6078      	str	r0, [r7, #4]
 80159ec:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80159ee:	2300      	movs	r3, #0
 80159f0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80159f2:	683b      	ldr	r3, [r7, #0]
 80159f4:	2b00      	cmp	r3, #0
 80159f6:	d101      	bne.n	80159fc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80159f8:	2303      	movs	r3, #3
 80159fa:	e025      	b.n	8015a48 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80159fc:	687b      	ldr	r3, [r7, #4]
 80159fe:	683a      	ldr	r2, [r7, #0]
 8015a00:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8015a04:	687b      	ldr	r3, [r7, #4]
 8015a06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015a0a:	687b      	ldr	r3, [r7, #4]
 8015a0c:	32ae      	adds	r2, #174	@ 0xae
 8015a0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015a12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015a14:	2b00      	cmp	r3, #0
 8015a16:	d00f      	beq.n	8015a38 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8015a18:	687b      	ldr	r3, [r7, #4]
 8015a1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015a1e:	687b      	ldr	r3, [r7, #4]
 8015a20:	32ae      	adds	r2, #174	@ 0xae
 8015a22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015a26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015a28:	f107 020e 	add.w	r2, r7, #14
 8015a2c:	4610      	mov	r0, r2
 8015a2e:	4798      	blx	r3
 8015a30:	4602      	mov	r2, r0
 8015a32:	687b      	ldr	r3, [r7, #4]
 8015a34:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8015a38:	687b      	ldr	r3, [r7, #4]
 8015a3a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8015a3e:	1c5a      	adds	r2, r3, #1
 8015a40:	687b      	ldr	r3, [r7, #4]
 8015a42:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8015a46:	2300      	movs	r3, #0
}
 8015a48:	4618      	mov	r0, r3
 8015a4a:	3710      	adds	r7, #16
 8015a4c:	46bd      	mov	sp, r7
 8015a4e:	bd80      	pop	{r7, pc}

08015a50 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8015a50:	b580      	push	{r7, lr}
 8015a52:	b082      	sub	sp, #8
 8015a54:	af00      	add	r7, sp, #0
 8015a56:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8015a58:	6878      	ldr	r0, [r7, #4]
 8015a5a:	f001 fe8d 	bl	8017778 <USBD_LL_Start>
 8015a5e:	4603      	mov	r3, r0
}
 8015a60:	4618      	mov	r0, r3
 8015a62:	3708      	adds	r7, #8
 8015a64:	46bd      	mov	sp, r7
 8015a66:	bd80      	pop	{r7, pc}

08015a68 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8015a68:	b480      	push	{r7}
 8015a6a:	b083      	sub	sp, #12
 8015a6c:	af00      	add	r7, sp, #0
 8015a6e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8015a70:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8015a72:	4618      	mov	r0, r3
 8015a74:	370c      	adds	r7, #12
 8015a76:	46bd      	mov	sp, r7
 8015a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a7c:	4770      	bx	lr

08015a7e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015a7e:	b580      	push	{r7, lr}
 8015a80:	b084      	sub	sp, #16
 8015a82:	af00      	add	r7, sp, #0
 8015a84:	6078      	str	r0, [r7, #4]
 8015a86:	460b      	mov	r3, r1
 8015a88:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8015a8a:	2300      	movs	r3, #0
 8015a8c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8015a8e:	687b      	ldr	r3, [r7, #4]
 8015a90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8015a94:	2b00      	cmp	r3, #0
 8015a96:	d009      	beq.n	8015aac <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8015a98:	687b      	ldr	r3, [r7, #4]
 8015a9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8015a9e:	681b      	ldr	r3, [r3, #0]
 8015aa0:	78fa      	ldrb	r2, [r7, #3]
 8015aa2:	4611      	mov	r1, r2
 8015aa4:	6878      	ldr	r0, [r7, #4]
 8015aa6:	4798      	blx	r3
 8015aa8:	4603      	mov	r3, r0
 8015aaa:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8015aac:	7bfb      	ldrb	r3, [r7, #15]
}
 8015aae:	4618      	mov	r0, r3
 8015ab0:	3710      	adds	r7, #16
 8015ab2:	46bd      	mov	sp, r7
 8015ab4:	bd80      	pop	{r7, pc}

08015ab6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015ab6:	b580      	push	{r7, lr}
 8015ab8:	b084      	sub	sp, #16
 8015aba:	af00      	add	r7, sp, #0
 8015abc:	6078      	str	r0, [r7, #4]
 8015abe:	460b      	mov	r3, r1
 8015ac0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8015ac2:	2300      	movs	r3, #0
 8015ac4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8015ac6:	687b      	ldr	r3, [r7, #4]
 8015ac8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8015acc:	685b      	ldr	r3, [r3, #4]
 8015ace:	78fa      	ldrb	r2, [r7, #3]
 8015ad0:	4611      	mov	r1, r2
 8015ad2:	6878      	ldr	r0, [r7, #4]
 8015ad4:	4798      	blx	r3
 8015ad6:	4603      	mov	r3, r0
 8015ad8:	2b00      	cmp	r3, #0
 8015ada:	d001      	beq.n	8015ae0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8015adc:	2303      	movs	r3, #3
 8015ade:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8015ae0:	7bfb      	ldrb	r3, [r7, #15]
}
 8015ae2:	4618      	mov	r0, r3
 8015ae4:	3710      	adds	r7, #16
 8015ae6:	46bd      	mov	sp, r7
 8015ae8:	bd80      	pop	{r7, pc}

08015aea <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8015aea:	b580      	push	{r7, lr}
 8015aec:	b084      	sub	sp, #16
 8015aee:	af00      	add	r7, sp, #0
 8015af0:	6078      	str	r0, [r7, #4]
 8015af2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8015af4:	687b      	ldr	r3, [r7, #4]
 8015af6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8015afa:	6839      	ldr	r1, [r7, #0]
 8015afc:	4618      	mov	r0, r3
 8015afe:	f001 f936 	bl	8016d6e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8015b02:	687b      	ldr	r3, [r7, #4]
 8015b04:	2201      	movs	r2, #1
 8015b06:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8015b0a:	687b      	ldr	r3, [r7, #4]
 8015b0c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8015b10:	461a      	mov	r2, r3
 8015b12:	687b      	ldr	r3, [r7, #4]
 8015b14:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8015b18:	687b      	ldr	r3, [r7, #4]
 8015b1a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8015b1e:	f003 031f 	and.w	r3, r3, #31
 8015b22:	2b02      	cmp	r3, #2
 8015b24:	d01a      	beq.n	8015b5c <USBD_LL_SetupStage+0x72>
 8015b26:	2b02      	cmp	r3, #2
 8015b28:	d822      	bhi.n	8015b70 <USBD_LL_SetupStage+0x86>
 8015b2a:	2b00      	cmp	r3, #0
 8015b2c:	d002      	beq.n	8015b34 <USBD_LL_SetupStage+0x4a>
 8015b2e:	2b01      	cmp	r3, #1
 8015b30:	d00a      	beq.n	8015b48 <USBD_LL_SetupStage+0x5e>
 8015b32:	e01d      	b.n	8015b70 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8015b34:	687b      	ldr	r3, [r7, #4]
 8015b36:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8015b3a:	4619      	mov	r1, r3
 8015b3c:	6878      	ldr	r0, [r7, #4]
 8015b3e:	f000 fb63 	bl	8016208 <USBD_StdDevReq>
 8015b42:	4603      	mov	r3, r0
 8015b44:	73fb      	strb	r3, [r7, #15]
      break;
 8015b46:	e020      	b.n	8015b8a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8015b48:	687b      	ldr	r3, [r7, #4]
 8015b4a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8015b4e:	4619      	mov	r1, r3
 8015b50:	6878      	ldr	r0, [r7, #4]
 8015b52:	f000 fbcb 	bl	80162ec <USBD_StdItfReq>
 8015b56:	4603      	mov	r3, r0
 8015b58:	73fb      	strb	r3, [r7, #15]
      break;
 8015b5a:	e016      	b.n	8015b8a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8015b5c:	687b      	ldr	r3, [r7, #4]
 8015b5e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8015b62:	4619      	mov	r1, r3
 8015b64:	6878      	ldr	r0, [r7, #4]
 8015b66:	f000 fc2d 	bl	80163c4 <USBD_StdEPReq>
 8015b6a:	4603      	mov	r3, r0
 8015b6c:	73fb      	strb	r3, [r7, #15]
      break;
 8015b6e:	e00c      	b.n	8015b8a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8015b70:	687b      	ldr	r3, [r7, #4]
 8015b72:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8015b76:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8015b7a:	b2db      	uxtb	r3, r3
 8015b7c:	4619      	mov	r1, r3
 8015b7e:	6878      	ldr	r0, [r7, #4]
 8015b80:	f001 fe5a 	bl	8017838 <USBD_LL_StallEP>
 8015b84:	4603      	mov	r3, r0
 8015b86:	73fb      	strb	r3, [r7, #15]
      break;
 8015b88:	bf00      	nop
  }

  return ret;
 8015b8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8015b8c:	4618      	mov	r0, r3
 8015b8e:	3710      	adds	r7, #16
 8015b90:	46bd      	mov	sp, r7
 8015b92:	bd80      	pop	{r7, pc}

08015b94 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8015b94:	b580      	push	{r7, lr}
 8015b96:	b086      	sub	sp, #24
 8015b98:	af00      	add	r7, sp, #0
 8015b9a:	60f8      	str	r0, [r7, #12]
 8015b9c:	460b      	mov	r3, r1
 8015b9e:	607a      	str	r2, [r7, #4]
 8015ba0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8015ba2:	2300      	movs	r3, #0
 8015ba4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8015ba6:	7afb      	ldrb	r3, [r7, #11]
 8015ba8:	2b00      	cmp	r3, #0
 8015baa:	d16e      	bne.n	8015c8a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8015bac:	68fb      	ldr	r3, [r7, #12]
 8015bae:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8015bb2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8015bb4:	68fb      	ldr	r3, [r7, #12]
 8015bb6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8015bba:	2b03      	cmp	r3, #3
 8015bbc:	f040 8098 	bne.w	8015cf0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8015bc0:	693b      	ldr	r3, [r7, #16]
 8015bc2:	689a      	ldr	r2, [r3, #8]
 8015bc4:	693b      	ldr	r3, [r7, #16]
 8015bc6:	68db      	ldr	r3, [r3, #12]
 8015bc8:	429a      	cmp	r2, r3
 8015bca:	d913      	bls.n	8015bf4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8015bcc:	693b      	ldr	r3, [r7, #16]
 8015bce:	689a      	ldr	r2, [r3, #8]
 8015bd0:	693b      	ldr	r3, [r7, #16]
 8015bd2:	68db      	ldr	r3, [r3, #12]
 8015bd4:	1ad2      	subs	r2, r2, r3
 8015bd6:	693b      	ldr	r3, [r7, #16]
 8015bd8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8015bda:	693b      	ldr	r3, [r7, #16]
 8015bdc:	68da      	ldr	r2, [r3, #12]
 8015bde:	693b      	ldr	r3, [r7, #16]
 8015be0:	689b      	ldr	r3, [r3, #8]
 8015be2:	4293      	cmp	r3, r2
 8015be4:	bf28      	it	cs
 8015be6:	4613      	movcs	r3, r2
 8015be8:	461a      	mov	r2, r3
 8015bea:	6879      	ldr	r1, [r7, #4]
 8015bec:	68f8      	ldr	r0, [r7, #12]
 8015bee:	f001 f9be 	bl	8016f6e <USBD_CtlContinueRx>
 8015bf2:	e07d      	b.n	8015cf0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8015bf4:	68fb      	ldr	r3, [r7, #12]
 8015bf6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8015bfa:	f003 031f 	and.w	r3, r3, #31
 8015bfe:	2b02      	cmp	r3, #2
 8015c00:	d014      	beq.n	8015c2c <USBD_LL_DataOutStage+0x98>
 8015c02:	2b02      	cmp	r3, #2
 8015c04:	d81d      	bhi.n	8015c42 <USBD_LL_DataOutStage+0xae>
 8015c06:	2b00      	cmp	r3, #0
 8015c08:	d002      	beq.n	8015c10 <USBD_LL_DataOutStage+0x7c>
 8015c0a:	2b01      	cmp	r3, #1
 8015c0c:	d003      	beq.n	8015c16 <USBD_LL_DataOutStage+0x82>
 8015c0e:	e018      	b.n	8015c42 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8015c10:	2300      	movs	r3, #0
 8015c12:	75bb      	strb	r3, [r7, #22]
            break;
 8015c14:	e018      	b.n	8015c48 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8015c16:	68fb      	ldr	r3, [r7, #12]
 8015c18:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8015c1c:	b2db      	uxtb	r3, r3
 8015c1e:	4619      	mov	r1, r3
 8015c20:	68f8      	ldr	r0, [r7, #12]
 8015c22:	f000 fa64 	bl	80160ee <USBD_CoreFindIF>
 8015c26:	4603      	mov	r3, r0
 8015c28:	75bb      	strb	r3, [r7, #22]
            break;
 8015c2a:	e00d      	b.n	8015c48 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8015c2c:	68fb      	ldr	r3, [r7, #12]
 8015c2e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8015c32:	b2db      	uxtb	r3, r3
 8015c34:	4619      	mov	r1, r3
 8015c36:	68f8      	ldr	r0, [r7, #12]
 8015c38:	f000 fa66 	bl	8016108 <USBD_CoreFindEP>
 8015c3c:	4603      	mov	r3, r0
 8015c3e:	75bb      	strb	r3, [r7, #22]
            break;
 8015c40:	e002      	b.n	8015c48 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8015c42:	2300      	movs	r3, #0
 8015c44:	75bb      	strb	r3, [r7, #22]
            break;
 8015c46:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8015c48:	7dbb      	ldrb	r3, [r7, #22]
 8015c4a:	2b00      	cmp	r3, #0
 8015c4c:	d119      	bne.n	8015c82 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015c4e:	68fb      	ldr	r3, [r7, #12]
 8015c50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8015c54:	b2db      	uxtb	r3, r3
 8015c56:	2b03      	cmp	r3, #3
 8015c58:	d113      	bne.n	8015c82 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8015c5a:	7dba      	ldrb	r2, [r7, #22]
 8015c5c:	68fb      	ldr	r3, [r7, #12]
 8015c5e:	32ae      	adds	r2, #174	@ 0xae
 8015c60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015c64:	691b      	ldr	r3, [r3, #16]
 8015c66:	2b00      	cmp	r3, #0
 8015c68:	d00b      	beq.n	8015c82 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8015c6a:	7dba      	ldrb	r2, [r7, #22]
 8015c6c:	68fb      	ldr	r3, [r7, #12]
 8015c6e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8015c72:	7dba      	ldrb	r2, [r7, #22]
 8015c74:	68fb      	ldr	r3, [r7, #12]
 8015c76:	32ae      	adds	r2, #174	@ 0xae
 8015c78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015c7c:	691b      	ldr	r3, [r3, #16]
 8015c7e:	68f8      	ldr	r0, [r7, #12]
 8015c80:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8015c82:	68f8      	ldr	r0, [r7, #12]
 8015c84:	f001 f984 	bl	8016f90 <USBD_CtlSendStatus>
 8015c88:	e032      	b.n	8015cf0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8015c8a:	7afb      	ldrb	r3, [r7, #11]
 8015c8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8015c90:	b2db      	uxtb	r3, r3
 8015c92:	4619      	mov	r1, r3
 8015c94:	68f8      	ldr	r0, [r7, #12]
 8015c96:	f000 fa37 	bl	8016108 <USBD_CoreFindEP>
 8015c9a:	4603      	mov	r3, r0
 8015c9c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8015c9e:	7dbb      	ldrb	r3, [r7, #22]
 8015ca0:	2bff      	cmp	r3, #255	@ 0xff
 8015ca2:	d025      	beq.n	8015cf0 <USBD_LL_DataOutStage+0x15c>
 8015ca4:	7dbb      	ldrb	r3, [r7, #22]
 8015ca6:	2b00      	cmp	r3, #0
 8015ca8:	d122      	bne.n	8015cf0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015caa:	68fb      	ldr	r3, [r7, #12]
 8015cac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8015cb0:	b2db      	uxtb	r3, r3
 8015cb2:	2b03      	cmp	r3, #3
 8015cb4:	d117      	bne.n	8015ce6 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8015cb6:	7dba      	ldrb	r2, [r7, #22]
 8015cb8:	68fb      	ldr	r3, [r7, #12]
 8015cba:	32ae      	adds	r2, #174	@ 0xae
 8015cbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015cc0:	699b      	ldr	r3, [r3, #24]
 8015cc2:	2b00      	cmp	r3, #0
 8015cc4:	d00f      	beq.n	8015ce6 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8015cc6:	7dba      	ldrb	r2, [r7, #22]
 8015cc8:	68fb      	ldr	r3, [r7, #12]
 8015cca:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8015cce:	7dba      	ldrb	r2, [r7, #22]
 8015cd0:	68fb      	ldr	r3, [r7, #12]
 8015cd2:	32ae      	adds	r2, #174	@ 0xae
 8015cd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015cd8:	699b      	ldr	r3, [r3, #24]
 8015cda:	7afa      	ldrb	r2, [r7, #11]
 8015cdc:	4611      	mov	r1, r2
 8015cde:	68f8      	ldr	r0, [r7, #12]
 8015ce0:	4798      	blx	r3
 8015ce2:	4603      	mov	r3, r0
 8015ce4:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8015ce6:	7dfb      	ldrb	r3, [r7, #23]
 8015ce8:	2b00      	cmp	r3, #0
 8015cea:	d001      	beq.n	8015cf0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8015cec:	7dfb      	ldrb	r3, [r7, #23]
 8015cee:	e000      	b.n	8015cf2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8015cf0:	2300      	movs	r3, #0
}
 8015cf2:	4618      	mov	r0, r3
 8015cf4:	3718      	adds	r7, #24
 8015cf6:	46bd      	mov	sp, r7
 8015cf8:	bd80      	pop	{r7, pc}

08015cfa <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8015cfa:	b580      	push	{r7, lr}
 8015cfc:	b086      	sub	sp, #24
 8015cfe:	af00      	add	r7, sp, #0
 8015d00:	60f8      	str	r0, [r7, #12]
 8015d02:	460b      	mov	r3, r1
 8015d04:	607a      	str	r2, [r7, #4]
 8015d06:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8015d08:	7afb      	ldrb	r3, [r7, #11]
 8015d0a:	2b00      	cmp	r3, #0
 8015d0c:	d16f      	bne.n	8015dee <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8015d0e:	68fb      	ldr	r3, [r7, #12]
 8015d10:	3314      	adds	r3, #20
 8015d12:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8015d14:	68fb      	ldr	r3, [r7, #12]
 8015d16:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8015d1a:	2b02      	cmp	r3, #2
 8015d1c:	d15a      	bne.n	8015dd4 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8015d1e:	693b      	ldr	r3, [r7, #16]
 8015d20:	689a      	ldr	r2, [r3, #8]
 8015d22:	693b      	ldr	r3, [r7, #16]
 8015d24:	68db      	ldr	r3, [r3, #12]
 8015d26:	429a      	cmp	r2, r3
 8015d28:	d914      	bls.n	8015d54 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8015d2a:	693b      	ldr	r3, [r7, #16]
 8015d2c:	689a      	ldr	r2, [r3, #8]
 8015d2e:	693b      	ldr	r3, [r7, #16]
 8015d30:	68db      	ldr	r3, [r3, #12]
 8015d32:	1ad2      	subs	r2, r2, r3
 8015d34:	693b      	ldr	r3, [r7, #16]
 8015d36:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8015d38:	693b      	ldr	r3, [r7, #16]
 8015d3a:	689b      	ldr	r3, [r3, #8]
 8015d3c:	461a      	mov	r2, r3
 8015d3e:	6879      	ldr	r1, [r7, #4]
 8015d40:	68f8      	ldr	r0, [r7, #12]
 8015d42:	f001 f8e6 	bl	8016f12 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8015d46:	2300      	movs	r3, #0
 8015d48:	2200      	movs	r2, #0
 8015d4a:	2100      	movs	r1, #0
 8015d4c:	68f8      	ldr	r0, [r7, #12]
 8015d4e:	f001 fe1d 	bl	801798c <USBD_LL_PrepareReceive>
 8015d52:	e03f      	b.n	8015dd4 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8015d54:	693b      	ldr	r3, [r7, #16]
 8015d56:	68da      	ldr	r2, [r3, #12]
 8015d58:	693b      	ldr	r3, [r7, #16]
 8015d5a:	689b      	ldr	r3, [r3, #8]
 8015d5c:	429a      	cmp	r2, r3
 8015d5e:	d11c      	bne.n	8015d9a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8015d60:	693b      	ldr	r3, [r7, #16]
 8015d62:	685a      	ldr	r2, [r3, #4]
 8015d64:	693b      	ldr	r3, [r7, #16]
 8015d66:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8015d68:	429a      	cmp	r2, r3
 8015d6a:	d316      	bcc.n	8015d9a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8015d6c:	693b      	ldr	r3, [r7, #16]
 8015d6e:	685a      	ldr	r2, [r3, #4]
 8015d70:	68fb      	ldr	r3, [r7, #12]
 8015d72:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8015d76:	429a      	cmp	r2, r3
 8015d78:	d20f      	bcs.n	8015d9a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8015d7a:	2200      	movs	r2, #0
 8015d7c:	2100      	movs	r1, #0
 8015d7e:	68f8      	ldr	r0, [r7, #12]
 8015d80:	f001 f8c7 	bl	8016f12 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8015d84:	68fb      	ldr	r3, [r7, #12]
 8015d86:	2200      	movs	r2, #0
 8015d88:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8015d8c:	2300      	movs	r3, #0
 8015d8e:	2200      	movs	r2, #0
 8015d90:	2100      	movs	r1, #0
 8015d92:	68f8      	ldr	r0, [r7, #12]
 8015d94:	f001 fdfa 	bl	801798c <USBD_LL_PrepareReceive>
 8015d98:	e01c      	b.n	8015dd4 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015d9a:	68fb      	ldr	r3, [r7, #12]
 8015d9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8015da0:	b2db      	uxtb	r3, r3
 8015da2:	2b03      	cmp	r3, #3
 8015da4:	d10f      	bne.n	8015dc6 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8015da6:	68fb      	ldr	r3, [r7, #12]
 8015da8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8015dac:	68db      	ldr	r3, [r3, #12]
 8015dae:	2b00      	cmp	r3, #0
 8015db0:	d009      	beq.n	8015dc6 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8015db2:	68fb      	ldr	r3, [r7, #12]
 8015db4:	2200      	movs	r2, #0
 8015db6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8015dba:	68fb      	ldr	r3, [r7, #12]
 8015dbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8015dc0:	68db      	ldr	r3, [r3, #12]
 8015dc2:	68f8      	ldr	r0, [r7, #12]
 8015dc4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8015dc6:	2180      	movs	r1, #128	@ 0x80
 8015dc8:	68f8      	ldr	r0, [r7, #12]
 8015dca:	f001 fd35 	bl	8017838 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8015dce:	68f8      	ldr	r0, [r7, #12]
 8015dd0:	f001 f8f1 	bl	8016fb6 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8015dd4:	68fb      	ldr	r3, [r7, #12]
 8015dd6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8015dda:	2b00      	cmp	r3, #0
 8015ddc:	d03a      	beq.n	8015e54 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8015dde:	68f8      	ldr	r0, [r7, #12]
 8015de0:	f7ff fe42 	bl	8015a68 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8015de4:	68fb      	ldr	r3, [r7, #12]
 8015de6:	2200      	movs	r2, #0
 8015de8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8015dec:	e032      	b.n	8015e54 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8015dee:	7afb      	ldrb	r3, [r7, #11]
 8015df0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8015df4:	b2db      	uxtb	r3, r3
 8015df6:	4619      	mov	r1, r3
 8015df8:	68f8      	ldr	r0, [r7, #12]
 8015dfa:	f000 f985 	bl	8016108 <USBD_CoreFindEP>
 8015dfe:	4603      	mov	r3, r0
 8015e00:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8015e02:	7dfb      	ldrb	r3, [r7, #23]
 8015e04:	2bff      	cmp	r3, #255	@ 0xff
 8015e06:	d025      	beq.n	8015e54 <USBD_LL_DataInStage+0x15a>
 8015e08:	7dfb      	ldrb	r3, [r7, #23]
 8015e0a:	2b00      	cmp	r3, #0
 8015e0c:	d122      	bne.n	8015e54 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015e0e:	68fb      	ldr	r3, [r7, #12]
 8015e10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8015e14:	b2db      	uxtb	r3, r3
 8015e16:	2b03      	cmp	r3, #3
 8015e18:	d11c      	bne.n	8015e54 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8015e1a:	7dfa      	ldrb	r2, [r7, #23]
 8015e1c:	68fb      	ldr	r3, [r7, #12]
 8015e1e:	32ae      	adds	r2, #174	@ 0xae
 8015e20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015e24:	695b      	ldr	r3, [r3, #20]
 8015e26:	2b00      	cmp	r3, #0
 8015e28:	d014      	beq.n	8015e54 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8015e2a:	7dfa      	ldrb	r2, [r7, #23]
 8015e2c:	68fb      	ldr	r3, [r7, #12]
 8015e2e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8015e32:	7dfa      	ldrb	r2, [r7, #23]
 8015e34:	68fb      	ldr	r3, [r7, #12]
 8015e36:	32ae      	adds	r2, #174	@ 0xae
 8015e38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015e3c:	695b      	ldr	r3, [r3, #20]
 8015e3e:	7afa      	ldrb	r2, [r7, #11]
 8015e40:	4611      	mov	r1, r2
 8015e42:	68f8      	ldr	r0, [r7, #12]
 8015e44:	4798      	blx	r3
 8015e46:	4603      	mov	r3, r0
 8015e48:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8015e4a:	7dbb      	ldrb	r3, [r7, #22]
 8015e4c:	2b00      	cmp	r3, #0
 8015e4e:	d001      	beq.n	8015e54 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8015e50:	7dbb      	ldrb	r3, [r7, #22]
 8015e52:	e000      	b.n	8015e56 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8015e54:	2300      	movs	r3, #0
}
 8015e56:	4618      	mov	r0, r3
 8015e58:	3718      	adds	r7, #24
 8015e5a:	46bd      	mov	sp, r7
 8015e5c:	bd80      	pop	{r7, pc}

08015e5e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8015e5e:	b580      	push	{r7, lr}
 8015e60:	b084      	sub	sp, #16
 8015e62:	af00      	add	r7, sp, #0
 8015e64:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8015e66:	2300      	movs	r3, #0
 8015e68:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8015e6a:	687b      	ldr	r3, [r7, #4]
 8015e6c:	2201      	movs	r2, #1
 8015e6e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8015e72:	687b      	ldr	r3, [r7, #4]
 8015e74:	2200      	movs	r2, #0
 8015e76:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8015e7a:	687b      	ldr	r3, [r7, #4]
 8015e7c:	2200      	movs	r2, #0
 8015e7e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8015e80:	687b      	ldr	r3, [r7, #4]
 8015e82:	2200      	movs	r2, #0
 8015e84:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8015e88:	687b      	ldr	r3, [r7, #4]
 8015e8a:	2200      	movs	r2, #0
 8015e8c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8015e90:	687b      	ldr	r3, [r7, #4]
 8015e92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8015e96:	2b00      	cmp	r3, #0
 8015e98:	d014      	beq.n	8015ec4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8015e9a:	687b      	ldr	r3, [r7, #4]
 8015e9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8015ea0:	685b      	ldr	r3, [r3, #4]
 8015ea2:	2b00      	cmp	r3, #0
 8015ea4:	d00e      	beq.n	8015ec4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8015ea6:	687b      	ldr	r3, [r7, #4]
 8015ea8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8015eac:	685b      	ldr	r3, [r3, #4]
 8015eae:	687a      	ldr	r2, [r7, #4]
 8015eb0:	6852      	ldr	r2, [r2, #4]
 8015eb2:	b2d2      	uxtb	r2, r2
 8015eb4:	4611      	mov	r1, r2
 8015eb6:	6878      	ldr	r0, [r7, #4]
 8015eb8:	4798      	blx	r3
 8015eba:	4603      	mov	r3, r0
 8015ebc:	2b00      	cmp	r3, #0
 8015ebe:	d001      	beq.n	8015ec4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8015ec0:	2303      	movs	r3, #3
 8015ec2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8015ec4:	2340      	movs	r3, #64	@ 0x40
 8015ec6:	2200      	movs	r2, #0
 8015ec8:	2100      	movs	r1, #0
 8015eca:	6878      	ldr	r0, [r7, #4]
 8015ecc:	f001 fc6f 	bl	80177ae <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8015ed0:	687b      	ldr	r3, [r7, #4]
 8015ed2:	2201      	movs	r2, #1
 8015ed4:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8015ed8:	687b      	ldr	r3, [r7, #4]
 8015eda:	2240      	movs	r2, #64	@ 0x40
 8015edc:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8015ee0:	2340      	movs	r3, #64	@ 0x40
 8015ee2:	2200      	movs	r2, #0
 8015ee4:	2180      	movs	r1, #128	@ 0x80
 8015ee6:	6878      	ldr	r0, [r7, #4]
 8015ee8:	f001 fc61 	bl	80177ae <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8015eec:	687b      	ldr	r3, [r7, #4]
 8015eee:	2201      	movs	r2, #1
 8015ef0:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8015ef2:	687b      	ldr	r3, [r7, #4]
 8015ef4:	2240      	movs	r2, #64	@ 0x40
 8015ef6:	621a      	str	r2, [r3, #32]

  return ret;
 8015ef8:	7bfb      	ldrb	r3, [r7, #15]
}
 8015efa:	4618      	mov	r0, r3
 8015efc:	3710      	adds	r7, #16
 8015efe:	46bd      	mov	sp, r7
 8015f00:	bd80      	pop	{r7, pc}

08015f02 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8015f02:	b480      	push	{r7}
 8015f04:	b083      	sub	sp, #12
 8015f06:	af00      	add	r7, sp, #0
 8015f08:	6078      	str	r0, [r7, #4]
 8015f0a:	460b      	mov	r3, r1
 8015f0c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8015f0e:	687b      	ldr	r3, [r7, #4]
 8015f10:	78fa      	ldrb	r2, [r7, #3]
 8015f12:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8015f14:	2300      	movs	r3, #0
}
 8015f16:	4618      	mov	r0, r3
 8015f18:	370c      	adds	r7, #12
 8015f1a:	46bd      	mov	sp, r7
 8015f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f20:	4770      	bx	lr

08015f22 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8015f22:	b480      	push	{r7}
 8015f24:	b083      	sub	sp, #12
 8015f26:	af00      	add	r7, sp, #0
 8015f28:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8015f2a:	687b      	ldr	r3, [r7, #4]
 8015f2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8015f30:	b2db      	uxtb	r3, r3
 8015f32:	2b04      	cmp	r3, #4
 8015f34:	d006      	beq.n	8015f44 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8015f36:	687b      	ldr	r3, [r7, #4]
 8015f38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8015f3c:	b2da      	uxtb	r2, r3
 8015f3e:	687b      	ldr	r3, [r7, #4]
 8015f40:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8015f44:	687b      	ldr	r3, [r7, #4]
 8015f46:	2204      	movs	r2, #4
 8015f48:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8015f4c:	2300      	movs	r3, #0
}
 8015f4e:	4618      	mov	r0, r3
 8015f50:	370c      	adds	r7, #12
 8015f52:	46bd      	mov	sp, r7
 8015f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f58:	4770      	bx	lr

08015f5a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8015f5a:	b480      	push	{r7}
 8015f5c:	b083      	sub	sp, #12
 8015f5e:	af00      	add	r7, sp, #0
 8015f60:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8015f62:	687b      	ldr	r3, [r7, #4]
 8015f64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8015f68:	b2db      	uxtb	r3, r3
 8015f6a:	2b04      	cmp	r3, #4
 8015f6c:	d106      	bne.n	8015f7c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8015f6e:	687b      	ldr	r3, [r7, #4]
 8015f70:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8015f74:	b2da      	uxtb	r2, r3
 8015f76:	687b      	ldr	r3, [r7, #4]
 8015f78:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8015f7c:	2300      	movs	r3, #0
}
 8015f7e:	4618      	mov	r0, r3
 8015f80:	370c      	adds	r7, #12
 8015f82:	46bd      	mov	sp, r7
 8015f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f88:	4770      	bx	lr

08015f8a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8015f8a:	b580      	push	{r7, lr}
 8015f8c:	b082      	sub	sp, #8
 8015f8e:	af00      	add	r7, sp, #0
 8015f90:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015f92:	687b      	ldr	r3, [r7, #4]
 8015f94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8015f98:	b2db      	uxtb	r3, r3
 8015f9a:	2b03      	cmp	r3, #3
 8015f9c:	d110      	bne.n	8015fc0 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8015f9e:	687b      	ldr	r3, [r7, #4]
 8015fa0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8015fa4:	2b00      	cmp	r3, #0
 8015fa6:	d00b      	beq.n	8015fc0 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8015fa8:	687b      	ldr	r3, [r7, #4]
 8015faa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8015fae:	69db      	ldr	r3, [r3, #28]
 8015fb0:	2b00      	cmp	r3, #0
 8015fb2:	d005      	beq.n	8015fc0 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8015fb4:	687b      	ldr	r3, [r7, #4]
 8015fb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8015fba:	69db      	ldr	r3, [r3, #28]
 8015fbc:	6878      	ldr	r0, [r7, #4]
 8015fbe:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8015fc0:	2300      	movs	r3, #0
}
 8015fc2:	4618      	mov	r0, r3
 8015fc4:	3708      	adds	r7, #8
 8015fc6:	46bd      	mov	sp, r7
 8015fc8:	bd80      	pop	{r7, pc}

08015fca <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8015fca:	b580      	push	{r7, lr}
 8015fcc:	b082      	sub	sp, #8
 8015fce:	af00      	add	r7, sp, #0
 8015fd0:	6078      	str	r0, [r7, #4]
 8015fd2:	460b      	mov	r3, r1
 8015fd4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8015fd6:	687b      	ldr	r3, [r7, #4]
 8015fd8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015fdc:	687b      	ldr	r3, [r7, #4]
 8015fde:	32ae      	adds	r2, #174	@ 0xae
 8015fe0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015fe4:	2b00      	cmp	r3, #0
 8015fe6:	d101      	bne.n	8015fec <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8015fe8:	2303      	movs	r3, #3
 8015fea:	e01c      	b.n	8016026 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015fec:	687b      	ldr	r3, [r7, #4]
 8015fee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8015ff2:	b2db      	uxtb	r3, r3
 8015ff4:	2b03      	cmp	r3, #3
 8015ff6:	d115      	bne.n	8016024 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8015ff8:	687b      	ldr	r3, [r7, #4]
 8015ffa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015ffe:	687b      	ldr	r3, [r7, #4]
 8016000:	32ae      	adds	r2, #174	@ 0xae
 8016002:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016006:	6a1b      	ldr	r3, [r3, #32]
 8016008:	2b00      	cmp	r3, #0
 801600a:	d00b      	beq.n	8016024 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 801600c:	687b      	ldr	r3, [r7, #4]
 801600e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016012:	687b      	ldr	r3, [r7, #4]
 8016014:	32ae      	adds	r2, #174	@ 0xae
 8016016:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801601a:	6a1b      	ldr	r3, [r3, #32]
 801601c:	78fa      	ldrb	r2, [r7, #3]
 801601e:	4611      	mov	r1, r2
 8016020:	6878      	ldr	r0, [r7, #4]
 8016022:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8016024:	2300      	movs	r3, #0
}
 8016026:	4618      	mov	r0, r3
 8016028:	3708      	adds	r7, #8
 801602a:	46bd      	mov	sp, r7
 801602c:	bd80      	pop	{r7, pc}

0801602e <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 801602e:	b580      	push	{r7, lr}
 8016030:	b082      	sub	sp, #8
 8016032:	af00      	add	r7, sp, #0
 8016034:	6078      	str	r0, [r7, #4]
 8016036:	460b      	mov	r3, r1
 8016038:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 801603a:	687b      	ldr	r3, [r7, #4]
 801603c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016040:	687b      	ldr	r3, [r7, #4]
 8016042:	32ae      	adds	r2, #174	@ 0xae
 8016044:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016048:	2b00      	cmp	r3, #0
 801604a:	d101      	bne.n	8016050 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 801604c:	2303      	movs	r3, #3
 801604e:	e01c      	b.n	801608a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016050:	687b      	ldr	r3, [r7, #4]
 8016052:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016056:	b2db      	uxtb	r3, r3
 8016058:	2b03      	cmp	r3, #3
 801605a:	d115      	bne.n	8016088 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 801605c:	687b      	ldr	r3, [r7, #4]
 801605e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016062:	687b      	ldr	r3, [r7, #4]
 8016064:	32ae      	adds	r2, #174	@ 0xae
 8016066:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801606a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801606c:	2b00      	cmp	r3, #0
 801606e:	d00b      	beq.n	8016088 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8016070:	687b      	ldr	r3, [r7, #4]
 8016072:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016076:	687b      	ldr	r3, [r7, #4]
 8016078:	32ae      	adds	r2, #174	@ 0xae
 801607a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801607e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016080:	78fa      	ldrb	r2, [r7, #3]
 8016082:	4611      	mov	r1, r2
 8016084:	6878      	ldr	r0, [r7, #4]
 8016086:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8016088:	2300      	movs	r3, #0
}
 801608a:	4618      	mov	r0, r3
 801608c:	3708      	adds	r7, #8
 801608e:	46bd      	mov	sp, r7
 8016090:	bd80      	pop	{r7, pc}

08016092 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8016092:	b480      	push	{r7}
 8016094:	b083      	sub	sp, #12
 8016096:	af00      	add	r7, sp, #0
 8016098:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801609a:	2300      	movs	r3, #0
}
 801609c:	4618      	mov	r0, r3
 801609e:	370c      	adds	r7, #12
 80160a0:	46bd      	mov	sp, r7
 80160a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160a6:	4770      	bx	lr

080160a8 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80160a8:	b580      	push	{r7, lr}
 80160aa:	b084      	sub	sp, #16
 80160ac:	af00      	add	r7, sp, #0
 80160ae:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80160b0:	2300      	movs	r3, #0
 80160b2:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80160b4:	687b      	ldr	r3, [r7, #4]
 80160b6:	2201      	movs	r2, #1
 80160b8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80160bc:	687b      	ldr	r3, [r7, #4]
 80160be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80160c2:	2b00      	cmp	r3, #0
 80160c4:	d00e      	beq.n	80160e4 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80160c6:	687b      	ldr	r3, [r7, #4]
 80160c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80160cc:	685b      	ldr	r3, [r3, #4]
 80160ce:	687a      	ldr	r2, [r7, #4]
 80160d0:	6852      	ldr	r2, [r2, #4]
 80160d2:	b2d2      	uxtb	r2, r2
 80160d4:	4611      	mov	r1, r2
 80160d6:	6878      	ldr	r0, [r7, #4]
 80160d8:	4798      	blx	r3
 80160da:	4603      	mov	r3, r0
 80160dc:	2b00      	cmp	r3, #0
 80160de:	d001      	beq.n	80160e4 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80160e0:	2303      	movs	r3, #3
 80160e2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80160e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80160e6:	4618      	mov	r0, r3
 80160e8:	3710      	adds	r7, #16
 80160ea:	46bd      	mov	sp, r7
 80160ec:	bd80      	pop	{r7, pc}

080160ee <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80160ee:	b480      	push	{r7}
 80160f0:	b083      	sub	sp, #12
 80160f2:	af00      	add	r7, sp, #0
 80160f4:	6078      	str	r0, [r7, #4]
 80160f6:	460b      	mov	r3, r1
 80160f8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80160fa:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80160fc:	4618      	mov	r0, r3
 80160fe:	370c      	adds	r7, #12
 8016100:	46bd      	mov	sp, r7
 8016102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016106:	4770      	bx	lr

08016108 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8016108:	b480      	push	{r7}
 801610a:	b083      	sub	sp, #12
 801610c:	af00      	add	r7, sp, #0
 801610e:	6078      	str	r0, [r7, #4]
 8016110:	460b      	mov	r3, r1
 8016112:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8016114:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8016116:	4618      	mov	r0, r3
 8016118:	370c      	adds	r7, #12
 801611a:	46bd      	mov	sp, r7
 801611c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016120:	4770      	bx	lr

08016122 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8016122:	b580      	push	{r7, lr}
 8016124:	b086      	sub	sp, #24
 8016126:	af00      	add	r7, sp, #0
 8016128:	6078      	str	r0, [r7, #4]
 801612a:	460b      	mov	r3, r1
 801612c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 801612e:	687b      	ldr	r3, [r7, #4]
 8016130:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8016132:	687b      	ldr	r3, [r7, #4]
 8016134:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8016136:	2300      	movs	r3, #0
 8016138:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 801613a:	68fb      	ldr	r3, [r7, #12]
 801613c:	885b      	ldrh	r3, [r3, #2]
 801613e:	b29b      	uxth	r3, r3
 8016140:	68fa      	ldr	r2, [r7, #12]
 8016142:	7812      	ldrb	r2, [r2, #0]
 8016144:	4293      	cmp	r3, r2
 8016146:	d91f      	bls.n	8016188 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8016148:	68fb      	ldr	r3, [r7, #12]
 801614a:	781b      	ldrb	r3, [r3, #0]
 801614c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 801614e:	e013      	b.n	8016178 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8016150:	f107 030a 	add.w	r3, r7, #10
 8016154:	4619      	mov	r1, r3
 8016156:	6978      	ldr	r0, [r7, #20]
 8016158:	f000 f81b 	bl	8016192 <USBD_GetNextDesc>
 801615c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 801615e:	697b      	ldr	r3, [r7, #20]
 8016160:	785b      	ldrb	r3, [r3, #1]
 8016162:	2b05      	cmp	r3, #5
 8016164:	d108      	bne.n	8016178 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8016166:	697b      	ldr	r3, [r7, #20]
 8016168:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 801616a:	693b      	ldr	r3, [r7, #16]
 801616c:	789b      	ldrb	r3, [r3, #2]
 801616e:	78fa      	ldrb	r2, [r7, #3]
 8016170:	429a      	cmp	r2, r3
 8016172:	d008      	beq.n	8016186 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8016174:	2300      	movs	r3, #0
 8016176:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8016178:	68fb      	ldr	r3, [r7, #12]
 801617a:	885b      	ldrh	r3, [r3, #2]
 801617c:	b29a      	uxth	r2, r3
 801617e:	897b      	ldrh	r3, [r7, #10]
 8016180:	429a      	cmp	r2, r3
 8016182:	d8e5      	bhi.n	8016150 <USBD_GetEpDesc+0x2e>
 8016184:	e000      	b.n	8016188 <USBD_GetEpDesc+0x66>
          break;
 8016186:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8016188:	693b      	ldr	r3, [r7, #16]
}
 801618a:	4618      	mov	r0, r3
 801618c:	3718      	adds	r7, #24
 801618e:	46bd      	mov	sp, r7
 8016190:	bd80      	pop	{r7, pc}

08016192 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8016192:	b480      	push	{r7}
 8016194:	b085      	sub	sp, #20
 8016196:	af00      	add	r7, sp, #0
 8016198:	6078      	str	r0, [r7, #4]
 801619a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 801619c:	687b      	ldr	r3, [r7, #4]
 801619e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80161a0:	683b      	ldr	r3, [r7, #0]
 80161a2:	881b      	ldrh	r3, [r3, #0]
 80161a4:	68fa      	ldr	r2, [r7, #12]
 80161a6:	7812      	ldrb	r2, [r2, #0]
 80161a8:	4413      	add	r3, r2
 80161aa:	b29a      	uxth	r2, r3
 80161ac:	683b      	ldr	r3, [r7, #0]
 80161ae:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80161b0:	68fb      	ldr	r3, [r7, #12]
 80161b2:	781b      	ldrb	r3, [r3, #0]
 80161b4:	461a      	mov	r2, r3
 80161b6:	687b      	ldr	r3, [r7, #4]
 80161b8:	4413      	add	r3, r2
 80161ba:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80161bc:	68fb      	ldr	r3, [r7, #12]
}
 80161be:	4618      	mov	r0, r3
 80161c0:	3714      	adds	r7, #20
 80161c2:	46bd      	mov	sp, r7
 80161c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161c8:	4770      	bx	lr

080161ca <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80161ca:	b480      	push	{r7}
 80161cc:	b087      	sub	sp, #28
 80161ce:	af00      	add	r7, sp, #0
 80161d0:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80161d2:	687b      	ldr	r3, [r7, #4]
 80161d4:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80161d6:	697b      	ldr	r3, [r7, #20]
 80161d8:	781b      	ldrb	r3, [r3, #0]
 80161da:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80161dc:	697b      	ldr	r3, [r7, #20]
 80161de:	3301      	adds	r3, #1
 80161e0:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80161e2:	697b      	ldr	r3, [r7, #20]
 80161e4:	781b      	ldrb	r3, [r3, #0]
 80161e6:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80161e8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80161ec:	021b      	lsls	r3, r3, #8
 80161ee:	b21a      	sxth	r2, r3
 80161f0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80161f4:	4313      	orrs	r3, r2
 80161f6:	b21b      	sxth	r3, r3
 80161f8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80161fa:	89fb      	ldrh	r3, [r7, #14]
}
 80161fc:	4618      	mov	r0, r3
 80161fe:	371c      	adds	r7, #28
 8016200:	46bd      	mov	sp, r7
 8016202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016206:	4770      	bx	lr

08016208 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016208:	b580      	push	{r7, lr}
 801620a:	b084      	sub	sp, #16
 801620c:	af00      	add	r7, sp, #0
 801620e:	6078      	str	r0, [r7, #4]
 8016210:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8016212:	2300      	movs	r3, #0
 8016214:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8016216:	683b      	ldr	r3, [r7, #0]
 8016218:	781b      	ldrb	r3, [r3, #0]
 801621a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801621e:	2b40      	cmp	r3, #64	@ 0x40
 8016220:	d005      	beq.n	801622e <USBD_StdDevReq+0x26>
 8016222:	2b40      	cmp	r3, #64	@ 0x40
 8016224:	d857      	bhi.n	80162d6 <USBD_StdDevReq+0xce>
 8016226:	2b00      	cmp	r3, #0
 8016228:	d00f      	beq.n	801624a <USBD_StdDevReq+0x42>
 801622a:	2b20      	cmp	r3, #32
 801622c:	d153      	bne.n	80162d6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 801622e:	687b      	ldr	r3, [r7, #4]
 8016230:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016234:	687b      	ldr	r3, [r7, #4]
 8016236:	32ae      	adds	r2, #174	@ 0xae
 8016238:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801623c:	689b      	ldr	r3, [r3, #8]
 801623e:	6839      	ldr	r1, [r7, #0]
 8016240:	6878      	ldr	r0, [r7, #4]
 8016242:	4798      	blx	r3
 8016244:	4603      	mov	r3, r0
 8016246:	73fb      	strb	r3, [r7, #15]
      break;
 8016248:	e04a      	b.n	80162e0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801624a:	683b      	ldr	r3, [r7, #0]
 801624c:	785b      	ldrb	r3, [r3, #1]
 801624e:	2b09      	cmp	r3, #9
 8016250:	d83b      	bhi.n	80162ca <USBD_StdDevReq+0xc2>
 8016252:	a201      	add	r2, pc, #4	@ (adr r2, 8016258 <USBD_StdDevReq+0x50>)
 8016254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016258:	080162ad 	.word	0x080162ad
 801625c:	080162c1 	.word	0x080162c1
 8016260:	080162cb 	.word	0x080162cb
 8016264:	080162b7 	.word	0x080162b7
 8016268:	080162cb 	.word	0x080162cb
 801626c:	0801628b 	.word	0x0801628b
 8016270:	08016281 	.word	0x08016281
 8016274:	080162cb 	.word	0x080162cb
 8016278:	080162a3 	.word	0x080162a3
 801627c:	08016295 	.word	0x08016295
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8016280:	6839      	ldr	r1, [r7, #0]
 8016282:	6878      	ldr	r0, [r7, #4]
 8016284:	f000 fa3c 	bl	8016700 <USBD_GetDescriptor>
          break;
 8016288:	e024      	b.n	80162d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801628a:	6839      	ldr	r1, [r7, #0]
 801628c:	6878      	ldr	r0, [r7, #4]
 801628e:	f000 fbcb 	bl	8016a28 <USBD_SetAddress>
          break;
 8016292:	e01f      	b.n	80162d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8016294:	6839      	ldr	r1, [r7, #0]
 8016296:	6878      	ldr	r0, [r7, #4]
 8016298:	f000 fc0a 	bl	8016ab0 <USBD_SetConfig>
 801629c:	4603      	mov	r3, r0
 801629e:	73fb      	strb	r3, [r7, #15]
          break;
 80162a0:	e018      	b.n	80162d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80162a2:	6839      	ldr	r1, [r7, #0]
 80162a4:	6878      	ldr	r0, [r7, #4]
 80162a6:	f000 fcad 	bl	8016c04 <USBD_GetConfig>
          break;
 80162aa:	e013      	b.n	80162d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80162ac:	6839      	ldr	r1, [r7, #0]
 80162ae:	6878      	ldr	r0, [r7, #4]
 80162b0:	f000 fcde 	bl	8016c70 <USBD_GetStatus>
          break;
 80162b4:	e00e      	b.n	80162d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80162b6:	6839      	ldr	r1, [r7, #0]
 80162b8:	6878      	ldr	r0, [r7, #4]
 80162ba:	f000 fd0d 	bl	8016cd8 <USBD_SetFeature>
          break;
 80162be:	e009      	b.n	80162d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80162c0:	6839      	ldr	r1, [r7, #0]
 80162c2:	6878      	ldr	r0, [r7, #4]
 80162c4:	f000 fd31 	bl	8016d2a <USBD_ClrFeature>
          break;
 80162c8:	e004      	b.n	80162d4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80162ca:	6839      	ldr	r1, [r7, #0]
 80162cc:	6878      	ldr	r0, [r7, #4]
 80162ce:	f000 fd88 	bl	8016de2 <USBD_CtlError>
          break;
 80162d2:	bf00      	nop
      }
      break;
 80162d4:	e004      	b.n	80162e0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80162d6:	6839      	ldr	r1, [r7, #0]
 80162d8:	6878      	ldr	r0, [r7, #4]
 80162da:	f000 fd82 	bl	8016de2 <USBD_CtlError>
      break;
 80162de:	bf00      	nop
  }

  return ret;
 80162e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80162e2:	4618      	mov	r0, r3
 80162e4:	3710      	adds	r7, #16
 80162e6:	46bd      	mov	sp, r7
 80162e8:	bd80      	pop	{r7, pc}
 80162ea:	bf00      	nop

080162ec <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80162ec:	b580      	push	{r7, lr}
 80162ee:	b084      	sub	sp, #16
 80162f0:	af00      	add	r7, sp, #0
 80162f2:	6078      	str	r0, [r7, #4]
 80162f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80162f6:	2300      	movs	r3, #0
 80162f8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80162fa:	683b      	ldr	r3, [r7, #0]
 80162fc:	781b      	ldrb	r3, [r3, #0]
 80162fe:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8016302:	2b40      	cmp	r3, #64	@ 0x40
 8016304:	d005      	beq.n	8016312 <USBD_StdItfReq+0x26>
 8016306:	2b40      	cmp	r3, #64	@ 0x40
 8016308:	d852      	bhi.n	80163b0 <USBD_StdItfReq+0xc4>
 801630a:	2b00      	cmp	r3, #0
 801630c:	d001      	beq.n	8016312 <USBD_StdItfReq+0x26>
 801630e:	2b20      	cmp	r3, #32
 8016310:	d14e      	bne.n	80163b0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8016312:	687b      	ldr	r3, [r7, #4]
 8016314:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016318:	b2db      	uxtb	r3, r3
 801631a:	3b01      	subs	r3, #1
 801631c:	2b02      	cmp	r3, #2
 801631e:	d840      	bhi.n	80163a2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8016320:	683b      	ldr	r3, [r7, #0]
 8016322:	889b      	ldrh	r3, [r3, #4]
 8016324:	b2db      	uxtb	r3, r3
 8016326:	2b01      	cmp	r3, #1
 8016328:	d836      	bhi.n	8016398 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 801632a:	683b      	ldr	r3, [r7, #0]
 801632c:	889b      	ldrh	r3, [r3, #4]
 801632e:	b2db      	uxtb	r3, r3
 8016330:	4619      	mov	r1, r3
 8016332:	6878      	ldr	r0, [r7, #4]
 8016334:	f7ff fedb 	bl	80160ee <USBD_CoreFindIF>
 8016338:	4603      	mov	r3, r0
 801633a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801633c:	7bbb      	ldrb	r3, [r7, #14]
 801633e:	2bff      	cmp	r3, #255	@ 0xff
 8016340:	d01d      	beq.n	801637e <USBD_StdItfReq+0x92>
 8016342:	7bbb      	ldrb	r3, [r7, #14]
 8016344:	2b00      	cmp	r3, #0
 8016346:	d11a      	bne.n	801637e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8016348:	7bba      	ldrb	r2, [r7, #14]
 801634a:	687b      	ldr	r3, [r7, #4]
 801634c:	32ae      	adds	r2, #174	@ 0xae
 801634e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016352:	689b      	ldr	r3, [r3, #8]
 8016354:	2b00      	cmp	r3, #0
 8016356:	d00f      	beq.n	8016378 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8016358:	7bba      	ldrb	r2, [r7, #14]
 801635a:	687b      	ldr	r3, [r7, #4]
 801635c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8016360:	7bba      	ldrb	r2, [r7, #14]
 8016362:	687b      	ldr	r3, [r7, #4]
 8016364:	32ae      	adds	r2, #174	@ 0xae
 8016366:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801636a:	689b      	ldr	r3, [r3, #8]
 801636c:	6839      	ldr	r1, [r7, #0]
 801636e:	6878      	ldr	r0, [r7, #4]
 8016370:	4798      	blx	r3
 8016372:	4603      	mov	r3, r0
 8016374:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8016376:	e004      	b.n	8016382 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8016378:	2303      	movs	r3, #3
 801637a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801637c:	e001      	b.n	8016382 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 801637e:	2303      	movs	r3, #3
 8016380:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8016382:	683b      	ldr	r3, [r7, #0]
 8016384:	88db      	ldrh	r3, [r3, #6]
 8016386:	2b00      	cmp	r3, #0
 8016388:	d110      	bne.n	80163ac <USBD_StdItfReq+0xc0>
 801638a:	7bfb      	ldrb	r3, [r7, #15]
 801638c:	2b00      	cmp	r3, #0
 801638e:	d10d      	bne.n	80163ac <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8016390:	6878      	ldr	r0, [r7, #4]
 8016392:	f000 fdfd 	bl	8016f90 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8016396:	e009      	b.n	80163ac <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8016398:	6839      	ldr	r1, [r7, #0]
 801639a:	6878      	ldr	r0, [r7, #4]
 801639c:	f000 fd21 	bl	8016de2 <USBD_CtlError>
          break;
 80163a0:	e004      	b.n	80163ac <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80163a2:	6839      	ldr	r1, [r7, #0]
 80163a4:	6878      	ldr	r0, [r7, #4]
 80163a6:	f000 fd1c 	bl	8016de2 <USBD_CtlError>
          break;
 80163aa:	e000      	b.n	80163ae <USBD_StdItfReq+0xc2>
          break;
 80163ac:	bf00      	nop
      }
      break;
 80163ae:	e004      	b.n	80163ba <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80163b0:	6839      	ldr	r1, [r7, #0]
 80163b2:	6878      	ldr	r0, [r7, #4]
 80163b4:	f000 fd15 	bl	8016de2 <USBD_CtlError>
      break;
 80163b8:	bf00      	nop
  }

  return ret;
 80163ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80163bc:	4618      	mov	r0, r3
 80163be:	3710      	adds	r7, #16
 80163c0:	46bd      	mov	sp, r7
 80163c2:	bd80      	pop	{r7, pc}

080163c4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80163c4:	b580      	push	{r7, lr}
 80163c6:	b084      	sub	sp, #16
 80163c8:	af00      	add	r7, sp, #0
 80163ca:	6078      	str	r0, [r7, #4]
 80163cc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80163ce:	2300      	movs	r3, #0
 80163d0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80163d2:	683b      	ldr	r3, [r7, #0]
 80163d4:	889b      	ldrh	r3, [r3, #4]
 80163d6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80163d8:	683b      	ldr	r3, [r7, #0]
 80163da:	781b      	ldrb	r3, [r3, #0]
 80163dc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80163e0:	2b40      	cmp	r3, #64	@ 0x40
 80163e2:	d007      	beq.n	80163f4 <USBD_StdEPReq+0x30>
 80163e4:	2b40      	cmp	r3, #64	@ 0x40
 80163e6:	f200 817f 	bhi.w	80166e8 <USBD_StdEPReq+0x324>
 80163ea:	2b00      	cmp	r3, #0
 80163ec:	d02a      	beq.n	8016444 <USBD_StdEPReq+0x80>
 80163ee:	2b20      	cmp	r3, #32
 80163f0:	f040 817a 	bne.w	80166e8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80163f4:	7bbb      	ldrb	r3, [r7, #14]
 80163f6:	4619      	mov	r1, r3
 80163f8:	6878      	ldr	r0, [r7, #4]
 80163fa:	f7ff fe85 	bl	8016108 <USBD_CoreFindEP>
 80163fe:	4603      	mov	r3, r0
 8016400:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016402:	7b7b      	ldrb	r3, [r7, #13]
 8016404:	2bff      	cmp	r3, #255	@ 0xff
 8016406:	f000 8174 	beq.w	80166f2 <USBD_StdEPReq+0x32e>
 801640a:	7b7b      	ldrb	r3, [r7, #13]
 801640c:	2b00      	cmp	r3, #0
 801640e:	f040 8170 	bne.w	80166f2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8016412:	7b7a      	ldrb	r2, [r7, #13]
 8016414:	687b      	ldr	r3, [r7, #4]
 8016416:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 801641a:	7b7a      	ldrb	r2, [r7, #13]
 801641c:	687b      	ldr	r3, [r7, #4]
 801641e:	32ae      	adds	r2, #174	@ 0xae
 8016420:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016424:	689b      	ldr	r3, [r3, #8]
 8016426:	2b00      	cmp	r3, #0
 8016428:	f000 8163 	beq.w	80166f2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 801642c:	7b7a      	ldrb	r2, [r7, #13]
 801642e:	687b      	ldr	r3, [r7, #4]
 8016430:	32ae      	adds	r2, #174	@ 0xae
 8016432:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016436:	689b      	ldr	r3, [r3, #8]
 8016438:	6839      	ldr	r1, [r7, #0]
 801643a:	6878      	ldr	r0, [r7, #4]
 801643c:	4798      	blx	r3
 801643e:	4603      	mov	r3, r0
 8016440:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8016442:	e156      	b.n	80166f2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8016444:	683b      	ldr	r3, [r7, #0]
 8016446:	785b      	ldrb	r3, [r3, #1]
 8016448:	2b03      	cmp	r3, #3
 801644a:	d008      	beq.n	801645e <USBD_StdEPReq+0x9a>
 801644c:	2b03      	cmp	r3, #3
 801644e:	f300 8145 	bgt.w	80166dc <USBD_StdEPReq+0x318>
 8016452:	2b00      	cmp	r3, #0
 8016454:	f000 809b 	beq.w	801658e <USBD_StdEPReq+0x1ca>
 8016458:	2b01      	cmp	r3, #1
 801645a:	d03c      	beq.n	80164d6 <USBD_StdEPReq+0x112>
 801645c:	e13e      	b.n	80166dc <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801645e:	687b      	ldr	r3, [r7, #4]
 8016460:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016464:	b2db      	uxtb	r3, r3
 8016466:	2b02      	cmp	r3, #2
 8016468:	d002      	beq.n	8016470 <USBD_StdEPReq+0xac>
 801646a:	2b03      	cmp	r3, #3
 801646c:	d016      	beq.n	801649c <USBD_StdEPReq+0xd8>
 801646e:	e02c      	b.n	80164ca <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8016470:	7bbb      	ldrb	r3, [r7, #14]
 8016472:	2b00      	cmp	r3, #0
 8016474:	d00d      	beq.n	8016492 <USBD_StdEPReq+0xce>
 8016476:	7bbb      	ldrb	r3, [r7, #14]
 8016478:	2b80      	cmp	r3, #128	@ 0x80
 801647a:	d00a      	beq.n	8016492 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801647c:	7bbb      	ldrb	r3, [r7, #14]
 801647e:	4619      	mov	r1, r3
 8016480:	6878      	ldr	r0, [r7, #4]
 8016482:	f001 f9d9 	bl	8017838 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8016486:	2180      	movs	r1, #128	@ 0x80
 8016488:	6878      	ldr	r0, [r7, #4]
 801648a:	f001 f9d5 	bl	8017838 <USBD_LL_StallEP>
 801648e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8016490:	e020      	b.n	80164d4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8016492:	6839      	ldr	r1, [r7, #0]
 8016494:	6878      	ldr	r0, [r7, #4]
 8016496:	f000 fca4 	bl	8016de2 <USBD_CtlError>
              break;
 801649a:	e01b      	b.n	80164d4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801649c:	683b      	ldr	r3, [r7, #0]
 801649e:	885b      	ldrh	r3, [r3, #2]
 80164a0:	2b00      	cmp	r3, #0
 80164a2:	d10e      	bne.n	80164c2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80164a4:	7bbb      	ldrb	r3, [r7, #14]
 80164a6:	2b00      	cmp	r3, #0
 80164a8:	d00b      	beq.n	80164c2 <USBD_StdEPReq+0xfe>
 80164aa:	7bbb      	ldrb	r3, [r7, #14]
 80164ac:	2b80      	cmp	r3, #128	@ 0x80
 80164ae:	d008      	beq.n	80164c2 <USBD_StdEPReq+0xfe>
 80164b0:	683b      	ldr	r3, [r7, #0]
 80164b2:	88db      	ldrh	r3, [r3, #6]
 80164b4:	2b00      	cmp	r3, #0
 80164b6:	d104      	bne.n	80164c2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80164b8:	7bbb      	ldrb	r3, [r7, #14]
 80164ba:	4619      	mov	r1, r3
 80164bc:	6878      	ldr	r0, [r7, #4]
 80164be:	f001 f9bb 	bl	8017838 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80164c2:	6878      	ldr	r0, [r7, #4]
 80164c4:	f000 fd64 	bl	8016f90 <USBD_CtlSendStatus>

              break;
 80164c8:	e004      	b.n	80164d4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80164ca:	6839      	ldr	r1, [r7, #0]
 80164cc:	6878      	ldr	r0, [r7, #4]
 80164ce:	f000 fc88 	bl	8016de2 <USBD_CtlError>
              break;
 80164d2:	bf00      	nop
          }
          break;
 80164d4:	e107      	b.n	80166e6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80164d6:	687b      	ldr	r3, [r7, #4]
 80164d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80164dc:	b2db      	uxtb	r3, r3
 80164de:	2b02      	cmp	r3, #2
 80164e0:	d002      	beq.n	80164e8 <USBD_StdEPReq+0x124>
 80164e2:	2b03      	cmp	r3, #3
 80164e4:	d016      	beq.n	8016514 <USBD_StdEPReq+0x150>
 80164e6:	e04b      	b.n	8016580 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80164e8:	7bbb      	ldrb	r3, [r7, #14]
 80164ea:	2b00      	cmp	r3, #0
 80164ec:	d00d      	beq.n	801650a <USBD_StdEPReq+0x146>
 80164ee:	7bbb      	ldrb	r3, [r7, #14]
 80164f0:	2b80      	cmp	r3, #128	@ 0x80
 80164f2:	d00a      	beq.n	801650a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80164f4:	7bbb      	ldrb	r3, [r7, #14]
 80164f6:	4619      	mov	r1, r3
 80164f8:	6878      	ldr	r0, [r7, #4]
 80164fa:	f001 f99d 	bl	8017838 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80164fe:	2180      	movs	r1, #128	@ 0x80
 8016500:	6878      	ldr	r0, [r7, #4]
 8016502:	f001 f999 	bl	8017838 <USBD_LL_StallEP>
 8016506:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8016508:	e040      	b.n	801658c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 801650a:	6839      	ldr	r1, [r7, #0]
 801650c:	6878      	ldr	r0, [r7, #4]
 801650e:	f000 fc68 	bl	8016de2 <USBD_CtlError>
              break;
 8016512:	e03b      	b.n	801658c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8016514:	683b      	ldr	r3, [r7, #0]
 8016516:	885b      	ldrh	r3, [r3, #2]
 8016518:	2b00      	cmp	r3, #0
 801651a:	d136      	bne.n	801658a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 801651c:	7bbb      	ldrb	r3, [r7, #14]
 801651e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016522:	2b00      	cmp	r3, #0
 8016524:	d004      	beq.n	8016530 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8016526:	7bbb      	ldrb	r3, [r7, #14]
 8016528:	4619      	mov	r1, r3
 801652a:	6878      	ldr	r0, [r7, #4]
 801652c:	f001 f9a3 	bl	8017876 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8016530:	6878      	ldr	r0, [r7, #4]
 8016532:	f000 fd2d 	bl	8016f90 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8016536:	7bbb      	ldrb	r3, [r7, #14]
 8016538:	4619      	mov	r1, r3
 801653a:	6878      	ldr	r0, [r7, #4]
 801653c:	f7ff fde4 	bl	8016108 <USBD_CoreFindEP>
 8016540:	4603      	mov	r3, r0
 8016542:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016544:	7b7b      	ldrb	r3, [r7, #13]
 8016546:	2bff      	cmp	r3, #255	@ 0xff
 8016548:	d01f      	beq.n	801658a <USBD_StdEPReq+0x1c6>
 801654a:	7b7b      	ldrb	r3, [r7, #13]
 801654c:	2b00      	cmp	r3, #0
 801654e:	d11c      	bne.n	801658a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8016550:	7b7a      	ldrb	r2, [r7, #13]
 8016552:	687b      	ldr	r3, [r7, #4]
 8016554:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8016558:	7b7a      	ldrb	r2, [r7, #13]
 801655a:	687b      	ldr	r3, [r7, #4]
 801655c:	32ae      	adds	r2, #174	@ 0xae
 801655e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016562:	689b      	ldr	r3, [r3, #8]
 8016564:	2b00      	cmp	r3, #0
 8016566:	d010      	beq.n	801658a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8016568:	7b7a      	ldrb	r2, [r7, #13]
 801656a:	687b      	ldr	r3, [r7, #4]
 801656c:	32ae      	adds	r2, #174	@ 0xae
 801656e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016572:	689b      	ldr	r3, [r3, #8]
 8016574:	6839      	ldr	r1, [r7, #0]
 8016576:	6878      	ldr	r0, [r7, #4]
 8016578:	4798      	blx	r3
 801657a:	4603      	mov	r3, r0
 801657c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 801657e:	e004      	b.n	801658a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8016580:	6839      	ldr	r1, [r7, #0]
 8016582:	6878      	ldr	r0, [r7, #4]
 8016584:	f000 fc2d 	bl	8016de2 <USBD_CtlError>
              break;
 8016588:	e000      	b.n	801658c <USBD_StdEPReq+0x1c8>
              break;
 801658a:	bf00      	nop
          }
          break;
 801658c:	e0ab      	b.n	80166e6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801658e:	687b      	ldr	r3, [r7, #4]
 8016590:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016594:	b2db      	uxtb	r3, r3
 8016596:	2b02      	cmp	r3, #2
 8016598:	d002      	beq.n	80165a0 <USBD_StdEPReq+0x1dc>
 801659a:	2b03      	cmp	r3, #3
 801659c:	d032      	beq.n	8016604 <USBD_StdEPReq+0x240>
 801659e:	e097      	b.n	80166d0 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80165a0:	7bbb      	ldrb	r3, [r7, #14]
 80165a2:	2b00      	cmp	r3, #0
 80165a4:	d007      	beq.n	80165b6 <USBD_StdEPReq+0x1f2>
 80165a6:	7bbb      	ldrb	r3, [r7, #14]
 80165a8:	2b80      	cmp	r3, #128	@ 0x80
 80165aa:	d004      	beq.n	80165b6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80165ac:	6839      	ldr	r1, [r7, #0]
 80165ae:	6878      	ldr	r0, [r7, #4]
 80165b0:	f000 fc17 	bl	8016de2 <USBD_CtlError>
                break;
 80165b4:	e091      	b.n	80166da <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80165b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80165ba:	2b00      	cmp	r3, #0
 80165bc:	da0b      	bge.n	80165d6 <USBD_StdEPReq+0x212>
 80165be:	7bbb      	ldrb	r3, [r7, #14]
 80165c0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80165c4:	4613      	mov	r3, r2
 80165c6:	009b      	lsls	r3, r3, #2
 80165c8:	4413      	add	r3, r2
 80165ca:	009b      	lsls	r3, r3, #2
 80165cc:	3310      	adds	r3, #16
 80165ce:	687a      	ldr	r2, [r7, #4]
 80165d0:	4413      	add	r3, r2
 80165d2:	3304      	adds	r3, #4
 80165d4:	e00b      	b.n	80165ee <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80165d6:	7bbb      	ldrb	r3, [r7, #14]
 80165d8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80165dc:	4613      	mov	r3, r2
 80165de:	009b      	lsls	r3, r3, #2
 80165e0:	4413      	add	r3, r2
 80165e2:	009b      	lsls	r3, r3, #2
 80165e4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80165e8:	687a      	ldr	r2, [r7, #4]
 80165ea:	4413      	add	r3, r2
 80165ec:	3304      	adds	r3, #4
 80165ee:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80165f0:	68bb      	ldr	r3, [r7, #8]
 80165f2:	2200      	movs	r2, #0
 80165f4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80165f6:	68bb      	ldr	r3, [r7, #8]
 80165f8:	2202      	movs	r2, #2
 80165fa:	4619      	mov	r1, r3
 80165fc:	6878      	ldr	r0, [r7, #4]
 80165fe:	f000 fc6d 	bl	8016edc <USBD_CtlSendData>
              break;
 8016602:	e06a      	b.n	80166da <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8016604:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016608:	2b00      	cmp	r3, #0
 801660a:	da11      	bge.n	8016630 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801660c:	7bbb      	ldrb	r3, [r7, #14]
 801660e:	f003 020f 	and.w	r2, r3, #15
 8016612:	6879      	ldr	r1, [r7, #4]
 8016614:	4613      	mov	r3, r2
 8016616:	009b      	lsls	r3, r3, #2
 8016618:	4413      	add	r3, r2
 801661a:	009b      	lsls	r3, r3, #2
 801661c:	440b      	add	r3, r1
 801661e:	3324      	adds	r3, #36	@ 0x24
 8016620:	881b      	ldrh	r3, [r3, #0]
 8016622:	2b00      	cmp	r3, #0
 8016624:	d117      	bne.n	8016656 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8016626:	6839      	ldr	r1, [r7, #0]
 8016628:	6878      	ldr	r0, [r7, #4]
 801662a:	f000 fbda 	bl	8016de2 <USBD_CtlError>
                  break;
 801662e:	e054      	b.n	80166da <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8016630:	7bbb      	ldrb	r3, [r7, #14]
 8016632:	f003 020f 	and.w	r2, r3, #15
 8016636:	6879      	ldr	r1, [r7, #4]
 8016638:	4613      	mov	r3, r2
 801663a:	009b      	lsls	r3, r3, #2
 801663c:	4413      	add	r3, r2
 801663e:	009b      	lsls	r3, r3, #2
 8016640:	440b      	add	r3, r1
 8016642:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8016646:	881b      	ldrh	r3, [r3, #0]
 8016648:	2b00      	cmp	r3, #0
 801664a:	d104      	bne.n	8016656 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 801664c:	6839      	ldr	r1, [r7, #0]
 801664e:	6878      	ldr	r0, [r7, #4]
 8016650:	f000 fbc7 	bl	8016de2 <USBD_CtlError>
                  break;
 8016654:	e041      	b.n	80166da <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016656:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801665a:	2b00      	cmp	r3, #0
 801665c:	da0b      	bge.n	8016676 <USBD_StdEPReq+0x2b2>
 801665e:	7bbb      	ldrb	r3, [r7, #14]
 8016660:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8016664:	4613      	mov	r3, r2
 8016666:	009b      	lsls	r3, r3, #2
 8016668:	4413      	add	r3, r2
 801666a:	009b      	lsls	r3, r3, #2
 801666c:	3310      	adds	r3, #16
 801666e:	687a      	ldr	r2, [r7, #4]
 8016670:	4413      	add	r3, r2
 8016672:	3304      	adds	r3, #4
 8016674:	e00b      	b.n	801668e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8016676:	7bbb      	ldrb	r3, [r7, #14]
 8016678:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801667c:	4613      	mov	r3, r2
 801667e:	009b      	lsls	r3, r3, #2
 8016680:	4413      	add	r3, r2
 8016682:	009b      	lsls	r3, r3, #2
 8016684:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8016688:	687a      	ldr	r2, [r7, #4]
 801668a:	4413      	add	r3, r2
 801668c:	3304      	adds	r3, #4
 801668e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8016690:	7bbb      	ldrb	r3, [r7, #14]
 8016692:	2b00      	cmp	r3, #0
 8016694:	d002      	beq.n	801669c <USBD_StdEPReq+0x2d8>
 8016696:	7bbb      	ldrb	r3, [r7, #14]
 8016698:	2b80      	cmp	r3, #128	@ 0x80
 801669a:	d103      	bne.n	80166a4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 801669c:	68bb      	ldr	r3, [r7, #8]
 801669e:	2200      	movs	r2, #0
 80166a0:	601a      	str	r2, [r3, #0]
 80166a2:	e00e      	b.n	80166c2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80166a4:	7bbb      	ldrb	r3, [r7, #14]
 80166a6:	4619      	mov	r1, r3
 80166a8:	6878      	ldr	r0, [r7, #4]
 80166aa:	f001 f903 	bl	80178b4 <USBD_LL_IsStallEP>
 80166ae:	4603      	mov	r3, r0
 80166b0:	2b00      	cmp	r3, #0
 80166b2:	d003      	beq.n	80166bc <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80166b4:	68bb      	ldr	r3, [r7, #8]
 80166b6:	2201      	movs	r2, #1
 80166b8:	601a      	str	r2, [r3, #0]
 80166ba:	e002      	b.n	80166c2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80166bc:	68bb      	ldr	r3, [r7, #8]
 80166be:	2200      	movs	r2, #0
 80166c0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80166c2:	68bb      	ldr	r3, [r7, #8]
 80166c4:	2202      	movs	r2, #2
 80166c6:	4619      	mov	r1, r3
 80166c8:	6878      	ldr	r0, [r7, #4]
 80166ca:	f000 fc07 	bl	8016edc <USBD_CtlSendData>
              break;
 80166ce:	e004      	b.n	80166da <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80166d0:	6839      	ldr	r1, [r7, #0]
 80166d2:	6878      	ldr	r0, [r7, #4]
 80166d4:	f000 fb85 	bl	8016de2 <USBD_CtlError>
              break;
 80166d8:	bf00      	nop
          }
          break;
 80166da:	e004      	b.n	80166e6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80166dc:	6839      	ldr	r1, [r7, #0]
 80166de:	6878      	ldr	r0, [r7, #4]
 80166e0:	f000 fb7f 	bl	8016de2 <USBD_CtlError>
          break;
 80166e4:	bf00      	nop
      }
      break;
 80166e6:	e005      	b.n	80166f4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80166e8:	6839      	ldr	r1, [r7, #0]
 80166ea:	6878      	ldr	r0, [r7, #4]
 80166ec:	f000 fb79 	bl	8016de2 <USBD_CtlError>
      break;
 80166f0:	e000      	b.n	80166f4 <USBD_StdEPReq+0x330>
      break;
 80166f2:	bf00      	nop
  }

  return ret;
 80166f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80166f6:	4618      	mov	r0, r3
 80166f8:	3710      	adds	r7, #16
 80166fa:	46bd      	mov	sp, r7
 80166fc:	bd80      	pop	{r7, pc}
	...

08016700 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016700:	b580      	push	{r7, lr}
 8016702:	b084      	sub	sp, #16
 8016704:	af00      	add	r7, sp, #0
 8016706:	6078      	str	r0, [r7, #4]
 8016708:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801670a:	2300      	movs	r3, #0
 801670c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801670e:	2300      	movs	r3, #0
 8016710:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8016712:	2300      	movs	r3, #0
 8016714:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8016716:	683b      	ldr	r3, [r7, #0]
 8016718:	885b      	ldrh	r3, [r3, #2]
 801671a:	0a1b      	lsrs	r3, r3, #8
 801671c:	b29b      	uxth	r3, r3
 801671e:	3b01      	subs	r3, #1
 8016720:	2b0e      	cmp	r3, #14
 8016722:	f200 8152 	bhi.w	80169ca <USBD_GetDescriptor+0x2ca>
 8016726:	a201      	add	r2, pc, #4	@ (adr r2, 801672c <USBD_GetDescriptor+0x2c>)
 8016728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801672c:	0801679d 	.word	0x0801679d
 8016730:	080167b5 	.word	0x080167b5
 8016734:	080167f5 	.word	0x080167f5
 8016738:	080169cb 	.word	0x080169cb
 801673c:	080169cb 	.word	0x080169cb
 8016740:	0801696b 	.word	0x0801696b
 8016744:	08016997 	.word	0x08016997
 8016748:	080169cb 	.word	0x080169cb
 801674c:	080169cb 	.word	0x080169cb
 8016750:	080169cb 	.word	0x080169cb
 8016754:	080169cb 	.word	0x080169cb
 8016758:	080169cb 	.word	0x080169cb
 801675c:	080169cb 	.word	0x080169cb
 8016760:	080169cb 	.word	0x080169cb
 8016764:	08016769 	.word	0x08016769
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8016768:	687b      	ldr	r3, [r7, #4]
 801676a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801676e:	69db      	ldr	r3, [r3, #28]
 8016770:	2b00      	cmp	r3, #0
 8016772:	d00b      	beq.n	801678c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8016774:	687b      	ldr	r3, [r7, #4]
 8016776:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801677a:	69db      	ldr	r3, [r3, #28]
 801677c:	687a      	ldr	r2, [r7, #4]
 801677e:	7c12      	ldrb	r2, [r2, #16]
 8016780:	f107 0108 	add.w	r1, r7, #8
 8016784:	4610      	mov	r0, r2
 8016786:	4798      	blx	r3
 8016788:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801678a:	e126      	b.n	80169da <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801678c:	6839      	ldr	r1, [r7, #0]
 801678e:	6878      	ldr	r0, [r7, #4]
 8016790:	f000 fb27 	bl	8016de2 <USBD_CtlError>
        err++;
 8016794:	7afb      	ldrb	r3, [r7, #11]
 8016796:	3301      	adds	r3, #1
 8016798:	72fb      	strb	r3, [r7, #11]
      break;
 801679a:	e11e      	b.n	80169da <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 801679c:	687b      	ldr	r3, [r7, #4]
 801679e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80167a2:	681b      	ldr	r3, [r3, #0]
 80167a4:	687a      	ldr	r2, [r7, #4]
 80167a6:	7c12      	ldrb	r2, [r2, #16]
 80167a8:	f107 0108 	add.w	r1, r7, #8
 80167ac:	4610      	mov	r0, r2
 80167ae:	4798      	blx	r3
 80167b0:	60f8      	str	r0, [r7, #12]
      break;
 80167b2:	e112      	b.n	80169da <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80167b4:	687b      	ldr	r3, [r7, #4]
 80167b6:	7c1b      	ldrb	r3, [r3, #16]
 80167b8:	2b00      	cmp	r3, #0
 80167ba:	d10d      	bne.n	80167d8 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80167bc:	687b      	ldr	r3, [r7, #4]
 80167be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80167c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80167c4:	f107 0208 	add.w	r2, r7, #8
 80167c8:	4610      	mov	r0, r2
 80167ca:	4798      	blx	r3
 80167cc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80167ce:	68fb      	ldr	r3, [r7, #12]
 80167d0:	3301      	adds	r3, #1
 80167d2:	2202      	movs	r2, #2
 80167d4:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80167d6:	e100      	b.n	80169da <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80167d8:	687b      	ldr	r3, [r7, #4]
 80167da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80167de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80167e0:	f107 0208 	add.w	r2, r7, #8
 80167e4:	4610      	mov	r0, r2
 80167e6:	4798      	blx	r3
 80167e8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80167ea:	68fb      	ldr	r3, [r7, #12]
 80167ec:	3301      	adds	r3, #1
 80167ee:	2202      	movs	r2, #2
 80167f0:	701a      	strb	r2, [r3, #0]
      break;
 80167f2:	e0f2      	b.n	80169da <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80167f4:	683b      	ldr	r3, [r7, #0]
 80167f6:	885b      	ldrh	r3, [r3, #2]
 80167f8:	b2db      	uxtb	r3, r3
 80167fa:	2b05      	cmp	r3, #5
 80167fc:	f200 80ac 	bhi.w	8016958 <USBD_GetDescriptor+0x258>
 8016800:	a201      	add	r2, pc, #4	@ (adr r2, 8016808 <USBD_GetDescriptor+0x108>)
 8016802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016806:	bf00      	nop
 8016808:	08016821 	.word	0x08016821
 801680c:	08016855 	.word	0x08016855
 8016810:	08016889 	.word	0x08016889
 8016814:	080168bd 	.word	0x080168bd
 8016818:	080168f1 	.word	0x080168f1
 801681c:	08016925 	.word	0x08016925
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8016820:	687b      	ldr	r3, [r7, #4]
 8016822:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016826:	685b      	ldr	r3, [r3, #4]
 8016828:	2b00      	cmp	r3, #0
 801682a:	d00b      	beq.n	8016844 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 801682c:	687b      	ldr	r3, [r7, #4]
 801682e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016832:	685b      	ldr	r3, [r3, #4]
 8016834:	687a      	ldr	r2, [r7, #4]
 8016836:	7c12      	ldrb	r2, [r2, #16]
 8016838:	f107 0108 	add.w	r1, r7, #8
 801683c:	4610      	mov	r0, r2
 801683e:	4798      	blx	r3
 8016840:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016842:	e091      	b.n	8016968 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016844:	6839      	ldr	r1, [r7, #0]
 8016846:	6878      	ldr	r0, [r7, #4]
 8016848:	f000 facb 	bl	8016de2 <USBD_CtlError>
            err++;
 801684c:	7afb      	ldrb	r3, [r7, #11]
 801684e:	3301      	adds	r3, #1
 8016850:	72fb      	strb	r3, [r7, #11]
          break;
 8016852:	e089      	b.n	8016968 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8016854:	687b      	ldr	r3, [r7, #4]
 8016856:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801685a:	689b      	ldr	r3, [r3, #8]
 801685c:	2b00      	cmp	r3, #0
 801685e:	d00b      	beq.n	8016878 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8016860:	687b      	ldr	r3, [r7, #4]
 8016862:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016866:	689b      	ldr	r3, [r3, #8]
 8016868:	687a      	ldr	r2, [r7, #4]
 801686a:	7c12      	ldrb	r2, [r2, #16]
 801686c:	f107 0108 	add.w	r1, r7, #8
 8016870:	4610      	mov	r0, r2
 8016872:	4798      	blx	r3
 8016874:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016876:	e077      	b.n	8016968 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016878:	6839      	ldr	r1, [r7, #0]
 801687a:	6878      	ldr	r0, [r7, #4]
 801687c:	f000 fab1 	bl	8016de2 <USBD_CtlError>
            err++;
 8016880:	7afb      	ldrb	r3, [r7, #11]
 8016882:	3301      	adds	r3, #1
 8016884:	72fb      	strb	r3, [r7, #11]
          break;
 8016886:	e06f      	b.n	8016968 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8016888:	687b      	ldr	r3, [r7, #4]
 801688a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801688e:	68db      	ldr	r3, [r3, #12]
 8016890:	2b00      	cmp	r3, #0
 8016892:	d00b      	beq.n	80168ac <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8016894:	687b      	ldr	r3, [r7, #4]
 8016896:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801689a:	68db      	ldr	r3, [r3, #12]
 801689c:	687a      	ldr	r2, [r7, #4]
 801689e:	7c12      	ldrb	r2, [r2, #16]
 80168a0:	f107 0108 	add.w	r1, r7, #8
 80168a4:	4610      	mov	r0, r2
 80168a6:	4798      	blx	r3
 80168a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80168aa:	e05d      	b.n	8016968 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80168ac:	6839      	ldr	r1, [r7, #0]
 80168ae:	6878      	ldr	r0, [r7, #4]
 80168b0:	f000 fa97 	bl	8016de2 <USBD_CtlError>
            err++;
 80168b4:	7afb      	ldrb	r3, [r7, #11]
 80168b6:	3301      	adds	r3, #1
 80168b8:	72fb      	strb	r3, [r7, #11]
          break;
 80168ba:	e055      	b.n	8016968 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80168bc:	687b      	ldr	r3, [r7, #4]
 80168be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80168c2:	691b      	ldr	r3, [r3, #16]
 80168c4:	2b00      	cmp	r3, #0
 80168c6:	d00b      	beq.n	80168e0 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80168c8:	687b      	ldr	r3, [r7, #4]
 80168ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80168ce:	691b      	ldr	r3, [r3, #16]
 80168d0:	687a      	ldr	r2, [r7, #4]
 80168d2:	7c12      	ldrb	r2, [r2, #16]
 80168d4:	f107 0108 	add.w	r1, r7, #8
 80168d8:	4610      	mov	r0, r2
 80168da:	4798      	blx	r3
 80168dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80168de:	e043      	b.n	8016968 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80168e0:	6839      	ldr	r1, [r7, #0]
 80168e2:	6878      	ldr	r0, [r7, #4]
 80168e4:	f000 fa7d 	bl	8016de2 <USBD_CtlError>
            err++;
 80168e8:	7afb      	ldrb	r3, [r7, #11]
 80168ea:	3301      	adds	r3, #1
 80168ec:	72fb      	strb	r3, [r7, #11]
          break;
 80168ee:	e03b      	b.n	8016968 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80168f0:	687b      	ldr	r3, [r7, #4]
 80168f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80168f6:	695b      	ldr	r3, [r3, #20]
 80168f8:	2b00      	cmp	r3, #0
 80168fa:	d00b      	beq.n	8016914 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80168fc:	687b      	ldr	r3, [r7, #4]
 80168fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016902:	695b      	ldr	r3, [r3, #20]
 8016904:	687a      	ldr	r2, [r7, #4]
 8016906:	7c12      	ldrb	r2, [r2, #16]
 8016908:	f107 0108 	add.w	r1, r7, #8
 801690c:	4610      	mov	r0, r2
 801690e:	4798      	blx	r3
 8016910:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016912:	e029      	b.n	8016968 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016914:	6839      	ldr	r1, [r7, #0]
 8016916:	6878      	ldr	r0, [r7, #4]
 8016918:	f000 fa63 	bl	8016de2 <USBD_CtlError>
            err++;
 801691c:	7afb      	ldrb	r3, [r7, #11]
 801691e:	3301      	adds	r3, #1
 8016920:	72fb      	strb	r3, [r7, #11]
          break;
 8016922:	e021      	b.n	8016968 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8016924:	687b      	ldr	r3, [r7, #4]
 8016926:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801692a:	699b      	ldr	r3, [r3, #24]
 801692c:	2b00      	cmp	r3, #0
 801692e:	d00b      	beq.n	8016948 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8016930:	687b      	ldr	r3, [r7, #4]
 8016932:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016936:	699b      	ldr	r3, [r3, #24]
 8016938:	687a      	ldr	r2, [r7, #4]
 801693a:	7c12      	ldrb	r2, [r2, #16]
 801693c:	f107 0108 	add.w	r1, r7, #8
 8016940:	4610      	mov	r0, r2
 8016942:	4798      	blx	r3
 8016944:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016946:	e00f      	b.n	8016968 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016948:	6839      	ldr	r1, [r7, #0]
 801694a:	6878      	ldr	r0, [r7, #4]
 801694c:	f000 fa49 	bl	8016de2 <USBD_CtlError>
            err++;
 8016950:	7afb      	ldrb	r3, [r7, #11]
 8016952:	3301      	adds	r3, #1
 8016954:	72fb      	strb	r3, [r7, #11]
          break;
 8016956:	e007      	b.n	8016968 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8016958:	6839      	ldr	r1, [r7, #0]
 801695a:	6878      	ldr	r0, [r7, #4]
 801695c:	f000 fa41 	bl	8016de2 <USBD_CtlError>
          err++;
 8016960:	7afb      	ldrb	r3, [r7, #11]
 8016962:	3301      	adds	r3, #1
 8016964:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8016966:	bf00      	nop
      }
      break;
 8016968:	e037      	b.n	80169da <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801696a:	687b      	ldr	r3, [r7, #4]
 801696c:	7c1b      	ldrb	r3, [r3, #16]
 801696e:	2b00      	cmp	r3, #0
 8016970:	d109      	bne.n	8016986 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8016972:	687b      	ldr	r3, [r7, #4]
 8016974:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016978:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801697a:	f107 0208 	add.w	r2, r7, #8
 801697e:	4610      	mov	r0, r2
 8016980:	4798      	blx	r3
 8016982:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8016984:	e029      	b.n	80169da <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8016986:	6839      	ldr	r1, [r7, #0]
 8016988:	6878      	ldr	r0, [r7, #4]
 801698a:	f000 fa2a 	bl	8016de2 <USBD_CtlError>
        err++;
 801698e:	7afb      	ldrb	r3, [r7, #11]
 8016990:	3301      	adds	r3, #1
 8016992:	72fb      	strb	r3, [r7, #11]
      break;
 8016994:	e021      	b.n	80169da <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016996:	687b      	ldr	r3, [r7, #4]
 8016998:	7c1b      	ldrb	r3, [r3, #16]
 801699a:	2b00      	cmp	r3, #0
 801699c:	d10d      	bne.n	80169ba <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801699e:	687b      	ldr	r3, [r7, #4]
 80169a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80169a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80169a6:	f107 0208 	add.w	r2, r7, #8
 80169aa:	4610      	mov	r0, r2
 80169ac:	4798      	blx	r3
 80169ae:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80169b0:	68fb      	ldr	r3, [r7, #12]
 80169b2:	3301      	adds	r3, #1
 80169b4:	2207      	movs	r2, #7
 80169b6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80169b8:	e00f      	b.n	80169da <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80169ba:	6839      	ldr	r1, [r7, #0]
 80169bc:	6878      	ldr	r0, [r7, #4]
 80169be:	f000 fa10 	bl	8016de2 <USBD_CtlError>
        err++;
 80169c2:	7afb      	ldrb	r3, [r7, #11]
 80169c4:	3301      	adds	r3, #1
 80169c6:	72fb      	strb	r3, [r7, #11]
      break;
 80169c8:	e007      	b.n	80169da <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80169ca:	6839      	ldr	r1, [r7, #0]
 80169cc:	6878      	ldr	r0, [r7, #4]
 80169ce:	f000 fa08 	bl	8016de2 <USBD_CtlError>
      err++;
 80169d2:	7afb      	ldrb	r3, [r7, #11]
 80169d4:	3301      	adds	r3, #1
 80169d6:	72fb      	strb	r3, [r7, #11]
      break;
 80169d8:	bf00      	nop
  }

  if (err != 0U)
 80169da:	7afb      	ldrb	r3, [r7, #11]
 80169dc:	2b00      	cmp	r3, #0
 80169de:	d11e      	bne.n	8016a1e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80169e0:	683b      	ldr	r3, [r7, #0]
 80169e2:	88db      	ldrh	r3, [r3, #6]
 80169e4:	2b00      	cmp	r3, #0
 80169e6:	d016      	beq.n	8016a16 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80169e8:	893b      	ldrh	r3, [r7, #8]
 80169ea:	2b00      	cmp	r3, #0
 80169ec:	d00e      	beq.n	8016a0c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80169ee:	683b      	ldr	r3, [r7, #0]
 80169f0:	88da      	ldrh	r2, [r3, #6]
 80169f2:	893b      	ldrh	r3, [r7, #8]
 80169f4:	4293      	cmp	r3, r2
 80169f6:	bf28      	it	cs
 80169f8:	4613      	movcs	r3, r2
 80169fa:	b29b      	uxth	r3, r3
 80169fc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80169fe:	893b      	ldrh	r3, [r7, #8]
 8016a00:	461a      	mov	r2, r3
 8016a02:	68f9      	ldr	r1, [r7, #12]
 8016a04:	6878      	ldr	r0, [r7, #4]
 8016a06:	f000 fa69 	bl	8016edc <USBD_CtlSendData>
 8016a0a:	e009      	b.n	8016a20 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8016a0c:	6839      	ldr	r1, [r7, #0]
 8016a0e:	6878      	ldr	r0, [r7, #4]
 8016a10:	f000 f9e7 	bl	8016de2 <USBD_CtlError>
 8016a14:	e004      	b.n	8016a20 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8016a16:	6878      	ldr	r0, [r7, #4]
 8016a18:	f000 faba 	bl	8016f90 <USBD_CtlSendStatus>
 8016a1c:	e000      	b.n	8016a20 <USBD_GetDescriptor+0x320>
    return;
 8016a1e:	bf00      	nop
  }
}
 8016a20:	3710      	adds	r7, #16
 8016a22:	46bd      	mov	sp, r7
 8016a24:	bd80      	pop	{r7, pc}
 8016a26:	bf00      	nop

08016a28 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016a28:	b580      	push	{r7, lr}
 8016a2a:	b084      	sub	sp, #16
 8016a2c:	af00      	add	r7, sp, #0
 8016a2e:	6078      	str	r0, [r7, #4]
 8016a30:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8016a32:	683b      	ldr	r3, [r7, #0]
 8016a34:	889b      	ldrh	r3, [r3, #4]
 8016a36:	2b00      	cmp	r3, #0
 8016a38:	d131      	bne.n	8016a9e <USBD_SetAddress+0x76>
 8016a3a:	683b      	ldr	r3, [r7, #0]
 8016a3c:	88db      	ldrh	r3, [r3, #6]
 8016a3e:	2b00      	cmp	r3, #0
 8016a40:	d12d      	bne.n	8016a9e <USBD_SetAddress+0x76>
 8016a42:	683b      	ldr	r3, [r7, #0]
 8016a44:	885b      	ldrh	r3, [r3, #2]
 8016a46:	2b7f      	cmp	r3, #127	@ 0x7f
 8016a48:	d829      	bhi.n	8016a9e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8016a4a:	683b      	ldr	r3, [r7, #0]
 8016a4c:	885b      	ldrh	r3, [r3, #2]
 8016a4e:	b2db      	uxtb	r3, r3
 8016a50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016a54:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016a56:	687b      	ldr	r3, [r7, #4]
 8016a58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016a5c:	b2db      	uxtb	r3, r3
 8016a5e:	2b03      	cmp	r3, #3
 8016a60:	d104      	bne.n	8016a6c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8016a62:	6839      	ldr	r1, [r7, #0]
 8016a64:	6878      	ldr	r0, [r7, #4]
 8016a66:	f000 f9bc 	bl	8016de2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016a6a:	e01d      	b.n	8016aa8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8016a6c:	687b      	ldr	r3, [r7, #4]
 8016a6e:	7bfa      	ldrb	r2, [r7, #15]
 8016a70:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8016a74:	7bfb      	ldrb	r3, [r7, #15]
 8016a76:	4619      	mov	r1, r3
 8016a78:	6878      	ldr	r0, [r7, #4]
 8016a7a:	f000 ff47 	bl	801790c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8016a7e:	6878      	ldr	r0, [r7, #4]
 8016a80:	f000 fa86 	bl	8016f90 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8016a84:	7bfb      	ldrb	r3, [r7, #15]
 8016a86:	2b00      	cmp	r3, #0
 8016a88:	d004      	beq.n	8016a94 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8016a8a:	687b      	ldr	r3, [r7, #4]
 8016a8c:	2202      	movs	r2, #2
 8016a8e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016a92:	e009      	b.n	8016aa8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8016a94:	687b      	ldr	r3, [r7, #4]
 8016a96:	2201      	movs	r2, #1
 8016a98:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016a9c:	e004      	b.n	8016aa8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8016a9e:	6839      	ldr	r1, [r7, #0]
 8016aa0:	6878      	ldr	r0, [r7, #4]
 8016aa2:	f000 f99e 	bl	8016de2 <USBD_CtlError>
  }
}
 8016aa6:	bf00      	nop
 8016aa8:	bf00      	nop
 8016aaa:	3710      	adds	r7, #16
 8016aac:	46bd      	mov	sp, r7
 8016aae:	bd80      	pop	{r7, pc}

08016ab0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016ab0:	b580      	push	{r7, lr}
 8016ab2:	b084      	sub	sp, #16
 8016ab4:	af00      	add	r7, sp, #0
 8016ab6:	6078      	str	r0, [r7, #4]
 8016ab8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8016aba:	2300      	movs	r3, #0
 8016abc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8016abe:	683b      	ldr	r3, [r7, #0]
 8016ac0:	885b      	ldrh	r3, [r3, #2]
 8016ac2:	b2da      	uxtb	r2, r3
 8016ac4:	4b4e      	ldr	r3, [pc, #312]	@ (8016c00 <USBD_SetConfig+0x150>)
 8016ac6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8016ac8:	4b4d      	ldr	r3, [pc, #308]	@ (8016c00 <USBD_SetConfig+0x150>)
 8016aca:	781b      	ldrb	r3, [r3, #0]
 8016acc:	2b01      	cmp	r3, #1
 8016ace:	d905      	bls.n	8016adc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8016ad0:	6839      	ldr	r1, [r7, #0]
 8016ad2:	6878      	ldr	r0, [r7, #4]
 8016ad4:	f000 f985 	bl	8016de2 <USBD_CtlError>
    return USBD_FAIL;
 8016ad8:	2303      	movs	r3, #3
 8016ada:	e08c      	b.n	8016bf6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8016adc:	687b      	ldr	r3, [r7, #4]
 8016ade:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016ae2:	b2db      	uxtb	r3, r3
 8016ae4:	2b02      	cmp	r3, #2
 8016ae6:	d002      	beq.n	8016aee <USBD_SetConfig+0x3e>
 8016ae8:	2b03      	cmp	r3, #3
 8016aea:	d029      	beq.n	8016b40 <USBD_SetConfig+0x90>
 8016aec:	e075      	b.n	8016bda <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8016aee:	4b44      	ldr	r3, [pc, #272]	@ (8016c00 <USBD_SetConfig+0x150>)
 8016af0:	781b      	ldrb	r3, [r3, #0]
 8016af2:	2b00      	cmp	r3, #0
 8016af4:	d020      	beq.n	8016b38 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8016af6:	4b42      	ldr	r3, [pc, #264]	@ (8016c00 <USBD_SetConfig+0x150>)
 8016af8:	781b      	ldrb	r3, [r3, #0]
 8016afa:	461a      	mov	r2, r3
 8016afc:	687b      	ldr	r3, [r7, #4]
 8016afe:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8016b00:	4b3f      	ldr	r3, [pc, #252]	@ (8016c00 <USBD_SetConfig+0x150>)
 8016b02:	781b      	ldrb	r3, [r3, #0]
 8016b04:	4619      	mov	r1, r3
 8016b06:	6878      	ldr	r0, [r7, #4]
 8016b08:	f7fe ffb9 	bl	8015a7e <USBD_SetClassConfig>
 8016b0c:	4603      	mov	r3, r0
 8016b0e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8016b10:	7bfb      	ldrb	r3, [r7, #15]
 8016b12:	2b00      	cmp	r3, #0
 8016b14:	d008      	beq.n	8016b28 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8016b16:	6839      	ldr	r1, [r7, #0]
 8016b18:	6878      	ldr	r0, [r7, #4]
 8016b1a:	f000 f962 	bl	8016de2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8016b1e:	687b      	ldr	r3, [r7, #4]
 8016b20:	2202      	movs	r2, #2
 8016b22:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8016b26:	e065      	b.n	8016bf4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8016b28:	6878      	ldr	r0, [r7, #4]
 8016b2a:	f000 fa31 	bl	8016f90 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8016b2e:	687b      	ldr	r3, [r7, #4]
 8016b30:	2203      	movs	r2, #3
 8016b32:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8016b36:	e05d      	b.n	8016bf4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8016b38:	6878      	ldr	r0, [r7, #4]
 8016b3a:	f000 fa29 	bl	8016f90 <USBD_CtlSendStatus>
      break;
 8016b3e:	e059      	b.n	8016bf4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8016b40:	4b2f      	ldr	r3, [pc, #188]	@ (8016c00 <USBD_SetConfig+0x150>)
 8016b42:	781b      	ldrb	r3, [r3, #0]
 8016b44:	2b00      	cmp	r3, #0
 8016b46:	d112      	bne.n	8016b6e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8016b48:	687b      	ldr	r3, [r7, #4]
 8016b4a:	2202      	movs	r2, #2
 8016b4c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8016b50:	4b2b      	ldr	r3, [pc, #172]	@ (8016c00 <USBD_SetConfig+0x150>)
 8016b52:	781b      	ldrb	r3, [r3, #0]
 8016b54:	461a      	mov	r2, r3
 8016b56:	687b      	ldr	r3, [r7, #4]
 8016b58:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8016b5a:	4b29      	ldr	r3, [pc, #164]	@ (8016c00 <USBD_SetConfig+0x150>)
 8016b5c:	781b      	ldrb	r3, [r3, #0]
 8016b5e:	4619      	mov	r1, r3
 8016b60:	6878      	ldr	r0, [r7, #4]
 8016b62:	f7fe ffa8 	bl	8015ab6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8016b66:	6878      	ldr	r0, [r7, #4]
 8016b68:	f000 fa12 	bl	8016f90 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8016b6c:	e042      	b.n	8016bf4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8016b6e:	4b24      	ldr	r3, [pc, #144]	@ (8016c00 <USBD_SetConfig+0x150>)
 8016b70:	781b      	ldrb	r3, [r3, #0]
 8016b72:	461a      	mov	r2, r3
 8016b74:	687b      	ldr	r3, [r7, #4]
 8016b76:	685b      	ldr	r3, [r3, #4]
 8016b78:	429a      	cmp	r2, r3
 8016b7a:	d02a      	beq.n	8016bd2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8016b7c:	687b      	ldr	r3, [r7, #4]
 8016b7e:	685b      	ldr	r3, [r3, #4]
 8016b80:	b2db      	uxtb	r3, r3
 8016b82:	4619      	mov	r1, r3
 8016b84:	6878      	ldr	r0, [r7, #4]
 8016b86:	f7fe ff96 	bl	8015ab6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8016b8a:	4b1d      	ldr	r3, [pc, #116]	@ (8016c00 <USBD_SetConfig+0x150>)
 8016b8c:	781b      	ldrb	r3, [r3, #0]
 8016b8e:	461a      	mov	r2, r3
 8016b90:	687b      	ldr	r3, [r7, #4]
 8016b92:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8016b94:	4b1a      	ldr	r3, [pc, #104]	@ (8016c00 <USBD_SetConfig+0x150>)
 8016b96:	781b      	ldrb	r3, [r3, #0]
 8016b98:	4619      	mov	r1, r3
 8016b9a:	6878      	ldr	r0, [r7, #4]
 8016b9c:	f7fe ff6f 	bl	8015a7e <USBD_SetClassConfig>
 8016ba0:	4603      	mov	r3, r0
 8016ba2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8016ba4:	7bfb      	ldrb	r3, [r7, #15]
 8016ba6:	2b00      	cmp	r3, #0
 8016ba8:	d00f      	beq.n	8016bca <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8016baa:	6839      	ldr	r1, [r7, #0]
 8016bac:	6878      	ldr	r0, [r7, #4]
 8016bae:	f000 f918 	bl	8016de2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8016bb2:	687b      	ldr	r3, [r7, #4]
 8016bb4:	685b      	ldr	r3, [r3, #4]
 8016bb6:	b2db      	uxtb	r3, r3
 8016bb8:	4619      	mov	r1, r3
 8016bba:	6878      	ldr	r0, [r7, #4]
 8016bbc:	f7fe ff7b 	bl	8015ab6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8016bc0:	687b      	ldr	r3, [r7, #4]
 8016bc2:	2202      	movs	r2, #2
 8016bc4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8016bc8:	e014      	b.n	8016bf4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8016bca:	6878      	ldr	r0, [r7, #4]
 8016bcc:	f000 f9e0 	bl	8016f90 <USBD_CtlSendStatus>
      break;
 8016bd0:	e010      	b.n	8016bf4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8016bd2:	6878      	ldr	r0, [r7, #4]
 8016bd4:	f000 f9dc 	bl	8016f90 <USBD_CtlSendStatus>
      break;
 8016bd8:	e00c      	b.n	8016bf4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8016bda:	6839      	ldr	r1, [r7, #0]
 8016bdc:	6878      	ldr	r0, [r7, #4]
 8016bde:	f000 f900 	bl	8016de2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8016be2:	4b07      	ldr	r3, [pc, #28]	@ (8016c00 <USBD_SetConfig+0x150>)
 8016be4:	781b      	ldrb	r3, [r3, #0]
 8016be6:	4619      	mov	r1, r3
 8016be8:	6878      	ldr	r0, [r7, #4]
 8016bea:	f7fe ff64 	bl	8015ab6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8016bee:	2303      	movs	r3, #3
 8016bf0:	73fb      	strb	r3, [r7, #15]
      break;
 8016bf2:	bf00      	nop
  }

  return ret;
 8016bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8016bf6:	4618      	mov	r0, r3
 8016bf8:	3710      	adds	r7, #16
 8016bfa:	46bd      	mov	sp, r7
 8016bfc:	bd80      	pop	{r7, pc}
 8016bfe:	bf00      	nop
 8016c00:	240023cc 	.word	0x240023cc

08016c04 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016c04:	b580      	push	{r7, lr}
 8016c06:	b082      	sub	sp, #8
 8016c08:	af00      	add	r7, sp, #0
 8016c0a:	6078      	str	r0, [r7, #4]
 8016c0c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8016c0e:	683b      	ldr	r3, [r7, #0]
 8016c10:	88db      	ldrh	r3, [r3, #6]
 8016c12:	2b01      	cmp	r3, #1
 8016c14:	d004      	beq.n	8016c20 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8016c16:	6839      	ldr	r1, [r7, #0]
 8016c18:	6878      	ldr	r0, [r7, #4]
 8016c1a:	f000 f8e2 	bl	8016de2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8016c1e:	e023      	b.n	8016c68 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8016c20:	687b      	ldr	r3, [r7, #4]
 8016c22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016c26:	b2db      	uxtb	r3, r3
 8016c28:	2b02      	cmp	r3, #2
 8016c2a:	dc02      	bgt.n	8016c32 <USBD_GetConfig+0x2e>
 8016c2c:	2b00      	cmp	r3, #0
 8016c2e:	dc03      	bgt.n	8016c38 <USBD_GetConfig+0x34>
 8016c30:	e015      	b.n	8016c5e <USBD_GetConfig+0x5a>
 8016c32:	2b03      	cmp	r3, #3
 8016c34:	d00b      	beq.n	8016c4e <USBD_GetConfig+0x4a>
 8016c36:	e012      	b.n	8016c5e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8016c38:	687b      	ldr	r3, [r7, #4]
 8016c3a:	2200      	movs	r2, #0
 8016c3c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8016c3e:	687b      	ldr	r3, [r7, #4]
 8016c40:	3308      	adds	r3, #8
 8016c42:	2201      	movs	r2, #1
 8016c44:	4619      	mov	r1, r3
 8016c46:	6878      	ldr	r0, [r7, #4]
 8016c48:	f000 f948 	bl	8016edc <USBD_CtlSendData>
        break;
 8016c4c:	e00c      	b.n	8016c68 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8016c4e:	687b      	ldr	r3, [r7, #4]
 8016c50:	3304      	adds	r3, #4
 8016c52:	2201      	movs	r2, #1
 8016c54:	4619      	mov	r1, r3
 8016c56:	6878      	ldr	r0, [r7, #4]
 8016c58:	f000 f940 	bl	8016edc <USBD_CtlSendData>
        break;
 8016c5c:	e004      	b.n	8016c68 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8016c5e:	6839      	ldr	r1, [r7, #0]
 8016c60:	6878      	ldr	r0, [r7, #4]
 8016c62:	f000 f8be 	bl	8016de2 <USBD_CtlError>
        break;
 8016c66:	bf00      	nop
}
 8016c68:	bf00      	nop
 8016c6a:	3708      	adds	r7, #8
 8016c6c:	46bd      	mov	sp, r7
 8016c6e:	bd80      	pop	{r7, pc}

08016c70 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016c70:	b580      	push	{r7, lr}
 8016c72:	b082      	sub	sp, #8
 8016c74:	af00      	add	r7, sp, #0
 8016c76:	6078      	str	r0, [r7, #4]
 8016c78:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8016c7a:	687b      	ldr	r3, [r7, #4]
 8016c7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016c80:	b2db      	uxtb	r3, r3
 8016c82:	3b01      	subs	r3, #1
 8016c84:	2b02      	cmp	r3, #2
 8016c86:	d81e      	bhi.n	8016cc6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8016c88:	683b      	ldr	r3, [r7, #0]
 8016c8a:	88db      	ldrh	r3, [r3, #6]
 8016c8c:	2b02      	cmp	r3, #2
 8016c8e:	d004      	beq.n	8016c9a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8016c90:	6839      	ldr	r1, [r7, #0]
 8016c92:	6878      	ldr	r0, [r7, #4]
 8016c94:	f000 f8a5 	bl	8016de2 <USBD_CtlError>
        break;
 8016c98:	e01a      	b.n	8016cd0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8016c9a:	687b      	ldr	r3, [r7, #4]
 8016c9c:	2201      	movs	r2, #1
 8016c9e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8016ca0:	687b      	ldr	r3, [r7, #4]
 8016ca2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8016ca6:	2b00      	cmp	r3, #0
 8016ca8:	d005      	beq.n	8016cb6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8016caa:	687b      	ldr	r3, [r7, #4]
 8016cac:	68db      	ldr	r3, [r3, #12]
 8016cae:	f043 0202 	orr.w	r2, r3, #2
 8016cb2:	687b      	ldr	r3, [r7, #4]
 8016cb4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8016cb6:	687b      	ldr	r3, [r7, #4]
 8016cb8:	330c      	adds	r3, #12
 8016cba:	2202      	movs	r2, #2
 8016cbc:	4619      	mov	r1, r3
 8016cbe:	6878      	ldr	r0, [r7, #4]
 8016cc0:	f000 f90c 	bl	8016edc <USBD_CtlSendData>
      break;
 8016cc4:	e004      	b.n	8016cd0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8016cc6:	6839      	ldr	r1, [r7, #0]
 8016cc8:	6878      	ldr	r0, [r7, #4]
 8016cca:	f000 f88a 	bl	8016de2 <USBD_CtlError>
      break;
 8016cce:	bf00      	nop
  }
}
 8016cd0:	bf00      	nop
 8016cd2:	3708      	adds	r7, #8
 8016cd4:	46bd      	mov	sp, r7
 8016cd6:	bd80      	pop	{r7, pc}

08016cd8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016cd8:	b580      	push	{r7, lr}
 8016cda:	b082      	sub	sp, #8
 8016cdc:	af00      	add	r7, sp, #0
 8016cde:	6078      	str	r0, [r7, #4]
 8016ce0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8016ce2:	683b      	ldr	r3, [r7, #0]
 8016ce4:	885b      	ldrh	r3, [r3, #2]
 8016ce6:	2b01      	cmp	r3, #1
 8016ce8:	d107      	bne.n	8016cfa <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8016cea:	687b      	ldr	r3, [r7, #4]
 8016cec:	2201      	movs	r2, #1
 8016cee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8016cf2:	6878      	ldr	r0, [r7, #4]
 8016cf4:	f000 f94c 	bl	8016f90 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8016cf8:	e013      	b.n	8016d22 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8016cfa:	683b      	ldr	r3, [r7, #0]
 8016cfc:	885b      	ldrh	r3, [r3, #2]
 8016cfe:	2b02      	cmp	r3, #2
 8016d00:	d10b      	bne.n	8016d1a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8016d02:	683b      	ldr	r3, [r7, #0]
 8016d04:	889b      	ldrh	r3, [r3, #4]
 8016d06:	0a1b      	lsrs	r3, r3, #8
 8016d08:	b29b      	uxth	r3, r3
 8016d0a:	b2da      	uxtb	r2, r3
 8016d0c:	687b      	ldr	r3, [r7, #4]
 8016d0e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8016d12:	6878      	ldr	r0, [r7, #4]
 8016d14:	f000 f93c 	bl	8016f90 <USBD_CtlSendStatus>
}
 8016d18:	e003      	b.n	8016d22 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8016d1a:	6839      	ldr	r1, [r7, #0]
 8016d1c:	6878      	ldr	r0, [r7, #4]
 8016d1e:	f000 f860 	bl	8016de2 <USBD_CtlError>
}
 8016d22:	bf00      	nop
 8016d24:	3708      	adds	r7, #8
 8016d26:	46bd      	mov	sp, r7
 8016d28:	bd80      	pop	{r7, pc}

08016d2a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016d2a:	b580      	push	{r7, lr}
 8016d2c:	b082      	sub	sp, #8
 8016d2e:	af00      	add	r7, sp, #0
 8016d30:	6078      	str	r0, [r7, #4]
 8016d32:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8016d34:	687b      	ldr	r3, [r7, #4]
 8016d36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016d3a:	b2db      	uxtb	r3, r3
 8016d3c:	3b01      	subs	r3, #1
 8016d3e:	2b02      	cmp	r3, #2
 8016d40:	d80b      	bhi.n	8016d5a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8016d42:	683b      	ldr	r3, [r7, #0]
 8016d44:	885b      	ldrh	r3, [r3, #2]
 8016d46:	2b01      	cmp	r3, #1
 8016d48:	d10c      	bne.n	8016d64 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8016d4a:	687b      	ldr	r3, [r7, #4]
 8016d4c:	2200      	movs	r2, #0
 8016d4e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8016d52:	6878      	ldr	r0, [r7, #4]
 8016d54:	f000 f91c 	bl	8016f90 <USBD_CtlSendStatus>
      }
      break;
 8016d58:	e004      	b.n	8016d64 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8016d5a:	6839      	ldr	r1, [r7, #0]
 8016d5c:	6878      	ldr	r0, [r7, #4]
 8016d5e:	f000 f840 	bl	8016de2 <USBD_CtlError>
      break;
 8016d62:	e000      	b.n	8016d66 <USBD_ClrFeature+0x3c>
      break;
 8016d64:	bf00      	nop
  }
}
 8016d66:	bf00      	nop
 8016d68:	3708      	adds	r7, #8
 8016d6a:	46bd      	mov	sp, r7
 8016d6c:	bd80      	pop	{r7, pc}

08016d6e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8016d6e:	b580      	push	{r7, lr}
 8016d70:	b084      	sub	sp, #16
 8016d72:	af00      	add	r7, sp, #0
 8016d74:	6078      	str	r0, [r7, #4]
 8016d76:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8016d78:	683b      	ldr	r3, [r7, #0]
 8016d7a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8016d7c:	68fb      	ldr	r3, [r7, #12]
 8016d7e:	781a      	ldrb	r2, [r3, #0]
 8016d80:	687b      	ldr	r3, [r7, #4]
 8016d82:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8016d84:	68fb      	ldr	r3, [r7, #12]
 8016d86:	3301      	adds	r3, #1
 8016d88:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8016d8a:	68fb      	ldr	r3, [r7, #12]
 8016d8c:	781a      	ldrb	r2, [r3, #0]
 8016d8e:	687b      	ldr	r3, [r7, #4]
 8016d90:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8016d92:	68fb      	ldr	r3, [r7, #12]
 8016d94:	3301      	adds	r3, #1
 8016d96:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8016d98:	68f8      	ldr	r0, [r7, #12]
 8016d9a:	f7ff fa16 	bl	80161ca <SWAPBYTE>
 8016d9e:	4603      	mov	r3, r0
 8016da0:	461a      	mov	r2, r3
 8016da2:	687b      	ldr	r3, [r7, #4]
 8016da4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8016da6:	68fb      	ldr	r3, [r7, #12]
 8016da8:	3301      	adds	r3, #1
 8016daa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8016dac:	68fb      	ldr	r3, [r7, #12]
 8016dae:	3301      	adds	r3, #1
 8016db0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8016db2:	68f8      	ldr	r0, [r7, #12]
 8016db4:	f7ff fa09 	bl	80161ca <SWAPBYTE>
 8016db8:	4603      	mov	r3, r0
 8016dba:	461a      	mov	r2, r3
 8016dbc:	687b      	ldr	r3, [r7, #4]
 8016dbe:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8016dc0:	68fb      	ldr	r3, [r7, #12]
 8016dc2:	3301      	adds	r3, #1
 8016dc4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8016dc6:	68fb      	ldr	r3, [r7, #12]
 8016dc8:	3301      	adds	r3, #1
 8016dca:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8016dcc:	68f8      	ldr	r0, [r7, #12]
 8016dce:	f7ff f9fc 	bl	80161ca <SWAPBYTE>
 8016dd2:	4603      	mov	r3, r0
 8016dd4:	461a      	mov	r2, r3
 8016dd6:	687b      	ldr	r3, [r7, #4]
 8016dd8:	80da      	strh	r2, [r3, #6]
}
 8016dda:	bf00      	nop
 8016ddc:	3710      	adds	r7, #16
 8016dde:	46bd      	mov	sp, r7
 8016de0:	bd80      	pop	{r7, pc}

08016de2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016de2:	b580      	push	{r7, lr}
 8016de4:	b082      	sub	sp, #8
 8016de6:	af00      	add	r7, sp, #0
 8016de8:	6078      	str	r0, [r7, #4]
 8016dea:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8016dec:	2180      	movs	r1, #128	@ 0x80
 8016dee:	6878      	ldr	r0, [r7, #4]
 8016df0:	f000 fd22 	bl	8017838 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8016df4:	2100      	movs	r1, #0
 8016df6:	6878      	ldr	r0, [r7, #4]
 8016df8:	f000 fd1e 	bl	8017838 <USBD_LL_StallEP>
}
 8016dfc:	bf00      	nop
 8016dfe:	3708      	adds	r7, #8
 8016e00:	46bd      	mov	sp, r7
 8016e02:	bd80      	pop	{r7, pc}

08016e04 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8016e04:	b580      	push	{r7, lr}
 8016e06:	b086      	sub	sp, #24
 8016e08:	af00      	add	r7, sp, #0
 8016e0a:	60f8      	str	r0, [r7, #12]
 8016e0c:	60b9      	str	r1, [r7, #8]
 8016e0e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8016e10:	2300      	movs	r3, #0
 8016e12:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8016e14:	68fb      	ldr	r3, [r7, #12]
 8016e16:	2b00      	cmp	r3, #0
 8016e18:	d042      	beq.n	8016ea0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8016e1a:	68fb      	ldr	r3, [r7, #12]
 8016e1c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8016e1e:	6938      	ldr	r0, [r7, #16]
 8016e20:	f000 f842 	bl	8016ea8 <USBD_GetLen>
 8016e24:	4603      	mov	r3, r0
 8016e26:	3301      	adds	r3, #1
 8016e28:	005b      	lsls	r3, r3, #1
 8016e2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8016e2e:	d808      	bhi.n	8016e42 <USBD_GetString+0x3e>
 8016e30:	6938      	ldr	r0, [r7, #16]
 8016e32:	f000 f839 	bl	8016ea8 <USBD_GetLen>
 8016e36:	4603      	mov	r3, r0
 8016e38:	3301      	adds	r3, #1
 8016e3a:	b29b      	uxth	r3, r3
 8016e3c:	005b      	lsls	r3, r3, #1
 8016e3e:	b29a      	uxth	r2, r3
 8016e40:	e001      	b.n	8016e46 <USBD_GetString+0x42>
 8016e42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8016e46:	687b      	ldr	r3, [r7, #4]
 8016e48:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8016e4a:	7dfb      	ldrb	r3, [r7, #23]
 8016e4c:	68ba      	ldr	r2, [r7, #8]
 8016e4e:	4413      	add	r3, r2
 8016e50:	687a      	ldr	r2, [r7, #4]
 8016e52:	7812      	ldrb	r2, [r2, #0]
 8016e54:	701a      	strb	r2, [r3, #0]
  idx++;
 8016e56:	7dfb      	ldrb	r3, [r7, #23]
 8016e58:	3301      	adds	r3, #1
 8016e5a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8016e5c:	7dfb      	ldrb	r3, [r7, #23]
 8016e5e:	68ba      	ldr	r2, [r7, #8]
 8016e60:	4413      	add	r3, r2
 8016e62:	2203      	movs	r2, #3
 8016e64:	701a      	strb	r2, [r3, #0]
  idx++;
 8016e66:	7dfb      	ldrb	r3, [r7, #23]
 8016e68:	3301      	adds	r3, #1
 8016e6a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8016e6c:	e013      	b.n	8016e96 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8016e6e:	7dfb      	ldrb	r3, [r7, #23]
 8016e70:	68ba      	ldr	r2, [r7, #8]
 8016e72:	4413      	add	r3, r2
 8016e74:	693a      	ldr	r2, [r7, #16]
 8016e76:	7812      	ldrb	r2, [r2, #0]
 8016e78:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8016e7a:	693b      	ldr	r3, [r7, #16]
 8016e7c:	3301      	adds	r3, #1
 8016e7e:	613b      	str	r3, [r7, #16]
    idx++;
 8016e80:	7dfb      	ldrb	r3, [r7, #23]
 8016e82:	3301      	adds	r3, #1
 8016e84:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8016e86:	7dfb      	ldrb	r3, [r7, #23]
 8016e88:	68ba      	ldr	r2, [r7, #8]
 8016e8a:	4413      	add	r3, r2
 8016e8c:	2200      	movs	r2, #0
 8016e8e:	701a      	strb	r2, [r3, #0]
    idx++;
 8016e90:	7dfb      	ldrb	r3, [r7, #23]
 8016e92:	3301      	adds	r3, #1
 8016e94:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8016e96:	693b      	ldr	r3, [r7, #16]
 8016e98:	781b      	ldrb	r3, [r3, #0]
 8016e9a:	2b00      	cmp	r3, #0
 8016e9c:	d1e7      	bne.n	8016e6e <USBD_GetString+0x6a>
 8016e9e:	e000      	b.n	8016ea2 <USBD_GetString+0x9e>
    return;
 8016ea0:	bf00      	nop
  }
}
 8016ea2:	3718      	adds	r7, #24
 8016ea4:	46bd      	mov	sp, r7
 8016ea6:	bd80      	pop	{r7, pc}

08016ea8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8016ea8:	b480      	push	{r7}
 8016eaa:	b085      	sub	sp, #20
 8016eac:	af00      	add	r7, sp, #0
 8016eae:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8016eb0:	2300      	movs	r3, #0
 8016eb2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8016eb4:	687b      	ldr	r3, [r7, #4]
 8016eb6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8016eb8:	e005      	b.n	8016ec6 <USBD_GetLen+0x1e>
  {
    len++;
 8016eba:	7bfb      	ldrb	r3, [r7, #15]
 8016ebc:	3301      	adds	r3, #1
 8016ebe:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8016ec0:	68bb      	ldr	r3, [r7, #8]
 8016ec2:	3301      	adds	r3, #1
 8016ec4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8016ec6:	68bb      	ldr	r3, [r7, #8]
 8016ec8:	781b      	ldrb	r3, [r3, #0]
 8016eca:	2b00      	cmp	r3, #0
 8016ecc:	d1f5      	bne.n	8016eba <USBD_GetLen+0x12>
  }

  return len;
 8016ece:	7bfb      	ldrb	r3, [r7, #15]
}
 8016ed0:	4618      	mov	r0, r3
 8016ed2:	3714      	adds	r7, #20
 8016ed4:	46bd      	mov	sp, r7
 8016ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016eda:	4770      	bx	lr

08016edc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8016edc:	b580      	push	{r7, lr}
 8016ede:	b084      	sub	sp, #16
 8016ee0:	af00      	add	r7, sp, #0
 8016ee2:	60f8      	str	r0, [r7, #12]
 8016ee4:	60b9      	str	r1, [r7, #8]
 8016ee6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8016ee8:	68fb      	ldr	r3, [r7, #12]
 8016eea:	2202      	movs	r2, #2
 8016eec:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8016ef0:	68fb      	ldr	r3, [r7, #12]
 8016ef2:	687a      	ldr	r2, [r7, #4]
 8016ef4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8016ef6:	68fb      	ldr	r3, [r7, #12]
 8016ef8:	687a      	ldr	r2, [r7, #4]
 8016efa:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8016efc:	687b      	ldr	r3, [r7, #4]
 8016efe:	68ba      	ldr	r2, [r7, #8]
 8016f00:	2100      	movs	r1, #0
 8016f02:	68f8      	ldr	r0, [r7, #12]
 8016f04:	f000 fd21 	bl	801794a <USBD_LL_Transmit>

  return USBD_OK;
 8016f08:	2300      	movs	r3, #0
}
 8016f0a:	4618      	mov	r0, r3
 8016f0c:	3710      	adds	r7, #16
 8016f0e:	46bd      	mov	sp, r7
 8016f10:	bd80      	pop	{r7, pc}

08016f12 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8016f12:	b580      	push	{r7, lr}
 8016f14:	b084      	sub	sp, #16
 8016f16:	af00      	add	r7, sp, #0
 8016f18:	60f8      	str	r0, [r7, #12]
 8016f1a:	60b9      	str	r1, [r7, #8]
 8016f1c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8016f1e:	687b      	ldr	r3, [r7, #4]
 8016f20:	68ba      	ldr	r2, [r7, #8]
 8016f22:	2100      	movs	r1, #0
 8016f24:	68f8      	ldr	r0, [r7, #12]
 8016f26:	f000 fd10 	bl	801794a <USBD_LL_Transmit>

  return USBD_OK;
 8016f2a:	2300      	movs	r3, #0
}
 8016f2c:	4618      	mov	r0, r3
 8016f2e:	3710      	adds	r7, #16
 8016f30:	46bd      	mov	sp, r7
 8016f32:	bd80      	pop	{r7, pc}

08016f34 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8016f34:	b580      	push	{r7, lr}
 8016f36:	b084      	sub	sp, #16
 8016f38:	af00      	add	r7, sp, #0
 8016f3a:	60f8      	str	r0, [r7, #12]
 8016f3c:	60b9      	str	r1, [r7, #8]
 8016f3e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8016f40:	68fb      	ldr	r3, [r7, #12]
 8016f42:	2203      	movs	r2, #3
 8016f44:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8016f48:	68fb      	ldr	r3, [r7, #12]
 8016f4a:	687a      	ldr	r2, [r7, #4]
 8016f4c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8016f50:	68fb      	ldr	r3, [r7, #12]
 8016f52:	687a      	ldr	r2, [r7, #4]
 8016f54:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8016f58:	687b      	ldr	r3, [r7, #4]
 8016f5a:	68ba      	ldr	r2, [r7, #8]
 8016f5c:	2100      	movs	r1, #0
 8016f5e:	68f8      	ldr	r0, [r7, #12]
 8016f60:	f000 fd14 	bl	801798c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8016f64:	2300      	movs	r3, #0
}
 8016f66:	4618      	mov	r0, r3
 8016f68:	3710      	adds	r7, #16
 8016f6a:	46bd      	mov	sp, r7
 8016f6c:	bd80      	pop	{r7, pc}

08016f6e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8016f6e:	b580      	push	{r7, lr}
 8016f70:	b084      	sub	sp, #16
 8016f72:	af00      	add	r7, sp, #0
 8016f74:	60f8      	str	r0, [r7, #12]
 8016f76:	60b9      	str	r1, [r7, #8]
 8016f78:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8016f7a:	687b      	ldr	r3, [r7, #4]
 8016f7c:	68ba      	ldr	r2, [r7, #8]
 8016f7e:	2100      	movs	r1, #0
 8016f80:	68f8      	ldr	r0, [r7, #12]
 8016f82:	f000 fd03 	bl	801798c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8016f86:	2300      	movs	r3, #0
}
 8016f88:	4618      	mov	r0, r3
 8016f8a:	3710      	adds	r7, #16
 8016f8c:	46bd      	mov	sp, r7
 8016f8e:	bd80      	pop	{r7, pc}

08016f90 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8016f90:	b580      	push	{r7, lr}
 8016f92:	b082      	sub	sp, #8
 8016f94:	af00      	add	r7, sp, #0
 8016f96:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8016f98:	687b      	ldr	r3, [r7, #4]
 8016f9a:	2204      	movs	r2, #4
 8016f9c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8016fa0:	2300      	movs	r3, #0
 8016fa2:	2200      	movs	r2, #0
 8016fa4:	2100      	movs	r1, #0
 8016fa6:	6878      	ldr	r0, [r7, #4]
 8016fa8:	f000 fccf 	bl	801794a <USBD_LL_Transmit>

  return USBD_OK;
 8016fac:	2300      	movs	r3, #0
}
 8016fae:	4618      	mov	r0, r3
 8016fb0:	3708      	adds	r7, #8
 8016fb2:	46bd      	mov	sp, r7
 8016fb4:	bd80      	pop	{r7, pc}

08016fb6 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8016fb6:	b580      	push	{r7, lr}
 8016fb8:	b082      	sub	sp, #8
 8016fba:	af00      	add	r7, sp, #0
 8016fbc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8016fbe:	687b      	ldr	r3, [r7, #4]
 8016fc0:	2205      	movs	r2, #5
 8016fc2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016fc6:	2300      	movs	r3, #0
 8016fc8:	2200      	movs	r2, #0
 8016fca:	2100      	movs	r1, #0
 8016fcc:	6878      	ldr	r0, [r7, #4]
 8016fce:	f000 fcdd 	bl	801798c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8016fd2:	2300      	movs	r3, #0
}
 8016fd4:	4618      	mov	r0, r3
 8016fd6:	3708      	adds	r7, #8
 8016fd8:	46bd      	mov	sp, r7
 8016fda:	bd80      	pop	{r7, pc}

08016fdc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8016fdc:	b580      	push	{r7, lr}
 8016fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8016fe0:	2200      	movs	r2, #0
 8016fe2:	4913      	ldr	r1, [pc, #76]	@ (8017030 <MX_USB_DEVICE_Init+0x54>)
 8016fe4:	4813      	ldr	r0, [pc, #76]	@ (8017034 <MX_USB_DEVICE_Init+0x58>)
 8016fe6:	f7fe fccd 	bl	8015984 <USBD_Init>
 8016fea:	4603      	mov	r3, r0
 8016fec:	2b00      	cmp	r3, #0
 8016fee:	d001      	beq.n	8016ff4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8016ff0:	f7eb f965 	bl	80022be <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8016ff4:	4910      	ldr	r1, [pc, #64]	@ (8017038 <MX_USB_DEVICE_Init+0x5c>)
 8016ff6:	480f      	ldr	r0, [pc, #60]	@ (8017034 <MX_USB_DEVICE_Init+0x58>)
 8016ff8:	f7fe fcf4 	bl	80159e4 <USBD_RegisterClass>
 8016ffc:	4603      	mov	r3, r0
 8016ffe:	2b00      	cmp	r3, #0
 8017000:	d001      	beq.n	8017006 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8017002:	f7eb f95c 	bl	80022be <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8017006:	490d      	ldr	r1, [pc, #52]	@ (801703c <MX_USB_DEVICE_Init+0x60>)
 8017008:	480a      	ldr	r0, [pc, #40]	@ (8017034 <MX_USB_DEVICE_Init+0x58>)
 801700a:	f7fe fbeb 	bl	80157e4 <USBD_CDC_RegisterInterface>
 801700e:	4603      	mov	r3, r0
 8017010:	2b00      	cmp	r3, #0
 8017012:	d001      	beq.n	8017018 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8017014:	f7eb f953 	bl	80022be <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8017018:	4806      	ldr	r0, [pc, #24]	@ (8017034 <MX_USB_DEVICE_Init+0x58>)
 801701a:	f7fe fd19 	bl	8015a50 <USBD_Start>
 801701e:	4603      	mov	r3, r0
 8017020:	2b00      	cmp	r3, #0
 8017022:	d001      	beq.n	8017028 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8017024:	f7eb f94b 	bl	80022be <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8017028:	f7f5 fcc6 	bl	800c9b8 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801702c:	bf00      	nop
 801702e:	bd80      	pop	{r7, pc}
 8017030:	240000e8 	.word	0x240000e8
 8017034:	240023d0 	.word	0x240023d0
 8017038:	24000054 	.word	0x24000054
 801703c:	240000d4 	.word	0x240000d4

08017040 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8017040:	b580      	push	{r7, lr}
 8017042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8017044:	2200      	movs	r2, #0
 8017046:	4905      	ldr	r1, [pc, #20]	@ (801705c <CDC_Init_FS+0x1c>)
 8017048:	4805      	ldr	r0, [pc, #20]	@ (8017060 <CDC_Init_FS+0x20>)
 801704a:	f7fe fbe5 	bl	8015818 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801704e:	4905      	ldr	r1, [pc, #20]	@ (8017064 <CDC_Init_FS+0x24>)
 8017050:	4803      	ldr	r0, [pc, #12]	@ (8017060 <CDC_Init_FS+0x20>)
 8017052:	f7fe fc03 	bl	801585c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8017056:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8017058:	4618      	mov	r0, r3
 801705a:	bd80      	pop	{r7, pc}
 801705c:	24002eac 	.word	0x24002eac
 8017060:	240023d0 	.word	0x240023d0
 8017064:	240026ac 	.word	0x240026ac

08017068 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8017068:	b480      	push	{r7}
 801706a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 801706c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801706e:	4618      	mov	r0, r3
 8017070:	46bd      	mov	sp, r7
 8017072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017076:	4770      	bx	lr

08017078 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8017078:	b480      	push	{r7}
 801707a:	b083      	sub	sp, #12
 801707c:	af00      	add	r7, sp, #0
 801707e:	4603      	mov	r3, r0
 8017080:	6039      	str	r1, [r7, #0]
 8017082:	71fb      	strb	r3, [r7, #7]
 8017084:	4613      	mov	r3, r2
 8017086:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8017088:	79fb      	ldrb	r3, [r7, #7]
 801708a:	2b23      	cmp	r3, #35	@ 0x23
 801708c:	d84a      	bhi.n	8017124 <CDC_Control_FS+0xac>
 801708e:	a201      	add	r2, pc, #4	@ (adr r2, 8017094 <CDC_Control_FS+0x1c>)
 8017090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017094:	08017125 	.word	0x08017125
 8017098:	08017125 	.word	0x08017125
 801709c:	08017125 	.word	0x08017125
 80170a0:	08017125 	.word	0x08017125
 80170a4:	08017125 	.word	0x08017125
 80170a8:	08017125 	.word	0x08017125
 80170ac:	08017125 	.word	0x08017125
 80170b0:	08017125 	.word	0x08017125
 80170b4:	08017125 	.word	0x08017125
 80170b8:	08017125 	.word	0x08017125
 80170bc:	08017125 	.word	0x08017125
 80170c0:	08017125 	.word	0x08017125
 80170c4:	08017125 	.word	0x08017125
 80170c8:	08017125 	.word	0x08017125
 80170cc:	08017125 	.word	0x08017125
 80170d0:	08017125 	.word	0x08017125
 80170d4:	08017125 	.word	0x08017125
 80170d8:	08017125 	.word	0x08017125
 80170dc:	08017125 	.word	0x08017125
 80170e0:	08017125 	.word	0x08017125
 80170e4:	08017125 	.word	0x08017125
 80170e8:	08017125 	.word	0x08017125
 80170ec:	08017125 	.word	0x08017125
 80170f0:	08017125 	.word	0x08017125
 80170f4:	08017125 	.word	0x08017125
 80170f8:	08017125 	.word	0x08017125
 80170fc:	08017125 	.word	0x08017125
 8017100:	08017125 	.word	0x08017125
 8017104:	08017125 	.word	0x08017125
 8017108:	08017125 	.word	0x08017125
 801710c:	08017125 	.word	0x08017125
 8017110:	08017125 	.word	0x08017125
 8017114:	08017125 	.word	0x08017125
 8017118:	08017125 	.word	0x08017125
 801711c:	08017125 	.word	0x08017125
 8017120:	08017125 	.word	0x08017125
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8017124:	bf00      	nop
  }

  return (USBD_OK);
 8017126:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8017128:	4618      	mov	r0, r3
 801712a:	370c      	adds	r7, #12
 801712c:	46bd      	mov	sp, r7
 801712e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017132:	4770      	bx	lr

08017134 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8017134:	b580      	push	{r7, lr}
 8017136:	b082      	sub	sp, #8
 8017138:	af00      	add	r7, sp, #0
 801713a:	6078      	str	r0, [r7, #4]
 801713c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801713e:	6879      	ldr	r1, [r7, #4]
 8017140:	4805      	ldr	r0, [pc, #20]	@ (8017158 <CDC_Receive_FS+0x24>)
 8017142:	f7fe fb8b 	bl	801585c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8017146:	4804      	ldr	r0, [pc, #16]	@ (8017158 <CDC_Receive_FS+0x24>)
 8017148:	f7fe fbe6 	bl	8015918 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 801714c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801714e:	4618      	mov	r0, r3
 8017150:	3708      	adds	r7, #8
 8017152:	46bd      	mov	sp, r7
 8017154:	bd80      	pop	{r7, pc}
 8017156:	bf00      	nop
 8017158:	240023d0 	.word	0x240023d0

0801715c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 801715c:	b580      	push	{r7, lr}
 801715e:	b084      	sub	sp, #16
 8017160:	af00      	add	r7, sp, #0
 8017162:	6078      	str	r0, [r7, #4]
 8017164:	460b      	mov	r3, r1
 8017166:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8017168:	2300      	movs	r3, #0
 801716a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 801716c:	4b0d      	ldr	r3, [pc, #52]	@ (80171a4 <CDC_Transmit_FS+0x48>)
 801716e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8017172:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8017174:	68bb      	ldr	r3, [r7, #8]
 8017176:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801717a:	2b00      	cmp	r3, #0
 801717c:	d001      	beq.n	8017182 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 801717e:	2301      	movs	r3, #1
 8017180:	e00b      	b.n	801719a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8017182:	887b      	ldrh	r3, [r7, #2]
 8017184:	461a      	mov	r2, r3
 8017186:	6879      	ldr	r1, [r7, #4]
 8017188:	4806      	ldr	r0, [pc, #24]	@ (80171a4 <CDC_Transmit_FS+0x48>)
 801718a:	f7fe fb45 	bl	8015818 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 801718e:	4805      	ldr	r0, [pc, #20]	@ (80171a4 <CDC_Transmit_FS+0x48>)
 8017190:	f7fe fb82 	bl	8015898 <USBD_CDC_TransmitPacket>
 8017194:	4603      	mov	r3, r0
 8017196:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8017198:	7bfb      	ldrb	r3, [r7, #15]
}
 801719a:	4618      	mov	r0, r3
 801719c:	3710      	adds	r7, #16
 801719e:	46bd      	mov	sp, r7
 80171a0:	bd80      	pop	{r7, pc}
 80171a2:	bf00      	nop
 80171a4:	240023d0 	.word	0x240023d0

080171a8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80171a8:	b580      	push	{r7, lr}
 80171aa:	b086      	sub	sp, #24
 80171ac:	af00      	add	r7, sp, #0
 80171ae:	60f8      	str	r0, [r7, #12]
 80171b0:	60b9      	str	r1, [r7, #8]
 80171b2:	4613      	mov	r3, r2
 80171b4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80171b6:	2300      	movs	r3, #0
 80171b8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  CDC_LOG_TxCpltCallback();
 80171ba:	f7e9 fddb 	bl	8000d74 <CDC_LOG_TxCpltCallback>

  /* USER CODE END 13 */
  return result;
 80171be:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80171c2:	4618      	mov	r0, r3
 80171c4:	3718      	adds	r7, #24
 80171c6:	46bd      	mov	sp, r7
 80171c8:	bd80      	pop	{r7, pc}
	...

080171cc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80171cc:	b480      	push	{r7}
 80171ce:	b083      	sub	sp, #12
 80171d0:	af00      	add	r7, sp, #0
 80171d2:	4603      	mov	r3, r0
 80171d4:	6039      	str	r1, [r7, #0]
 80171d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80171d8:	683b      	ldr	r3, [r7, #0]
 80171da:	2212      	movs	r2, #18
 80171dc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80171de:	4b03      	ldr	r3, [pc, #12]	@ (80171ec <USBD_FS_DeviceDescriptor+0x20>)
}
 80171e0:	4618      	mov	r0, r3
 80171e2:	370c      	adds	r7, #12
 80171e4:	46bd      	mov	sp, r7
 80171e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171ea:	4770      	bx	lr
 80171ec:	24000108 	.word	0x24000108

080171f0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80171f0:	b480      	push	{r7}
 80171f2:	b083      	sub	sp, #12
 80171f4:	af00      	add	r7, sp, #0
 80171f6:	4603      	mov	r3, r0
 80171f8:	6039      	str	r1, [r7, #0]
 80171fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80171fc:	683b      	ldr	r3, [r7, #0]
 80171fe:	2204      	movs	r2, #4
 8017200:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8017202:	4b03      	ldr	r3, [pc, #12]	@ (8017210 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8017204:	4618      	mov	r0, r3
 8017206:	370c      	adds	r7, #12
 8017208:	46bd      	mov	sp, r7
 801720a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801720e:	4770      	bx	lr
 8017210:	2400011c 	.word	0x2400011c

08017214 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017214:	b580      	push	{r7, lr}
 8017216:	b082      	sub	sp, #8
 8017218:	af00      	add	r7, sp, #0
 801721a:	4603      	mov	r3, r0
 801721c:	6039      	str	r1, [r7, #0]
 801721e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017220:	79fb      	ldrb	r3, [r7, #7]
 8017222:	2b00      	cmp	r3, #0
 8017224:	d105      	bne.n	8017232 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8017226:	683a      	ldr	r2, [r7, #0]
 8017228:	4907      	ldr	r1, [pc, #28]	@ (8017248 <USBD_FS_ProductStrDescriptor+0x34>)
 801722a:	4808      	ldr	r0, [pc, #32]	@ (801724c <USBD_FS_ProductStrDescriptor+0x38>)
 801722c:	f7ff fdea 	bl	8016e04 <USBD_GetString>
 8017230:	e004      	b.n	801723c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8017232:	683a      	ldr	r2, [r7, #0]
 8017234:	4904      	ldr	r1, [pc, #16]	@ (8017248 <USBD_FS_ProductStrDescriptor+0x34>)
 8017236:	4805      	ldr	r0, [pc, #20]	@ (801724c <USBD_FS_ProductStrDescriptor+0x38>)
 8017238:	f7ff fde4 	bl	8016e04 <USBD_GetString>
  }
  return USBD_StrDesc;
 801723c:	4b02      	ldr	r3, [pc, #8]	@ (8017248 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801723e:	4618      	mov	r0, r3
 8017240:	3708      	adds	r7, #8
 8017242:	46bd      	mov	sp, r7
 8017244:	bd80      	pop	{r7, pc}
 8017246:	bf00      	nop
 8017248:	240036ac 	.word	0x240036ac
 801724c:	08018798 	.word	0x08018798

08017250 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017250:	b580      	push	{r7, lr}
 8017252:	b082      	sub	sp, #8
 8017254:	af00      	add	r7, sp, #0
 8017256:	4603      	mov	r3, r0
 8017258:	6039      	str	r1, [r7, #0]
 801725a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801725c:	683a      	ldr	r2, [r7, #0]
 801725e:	4904      	ldr	r1, [pc, #16]	@ (8017270 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8017260:	4804      	ldr	r0, [pc, #16]	@ (8017274 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8017262:	f7ff fdcf 	bl	8016e04 <USBD_GetString>
  return USBD_StrDesc;
 8017266:	4b02      	ldr	r3, [pc, #8]	@ (8017270 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8017268:	4618      	mov	r0, r3
 801726a:	3708      	adds	r7, #8
 801726c:	46bd      	mov	sp, r7
 801726e:	bd80      	pop	{r7, pc}
 8017270:	240036ac 	.word	0x240036ac
 8017274:	080187b0 	.word	0x080187b0

08017278 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017278:	b580      	push	{r7, lr}
 801727a:	b082      	sub	sp, #8
 801727c:	af00      	add	r7, sp, #0
 801727e:	4603      	mov	r3, r0
 8017280:	6039      	str	r1, [r7, #0]
 8017282:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8017284:	683b      	ldr	r3, [r7, #0]
 8017286:	221a      	movs	r2, #26
 8017288:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801728a:	f000 f843 	bl	8017314 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801728e:	4b02      	ldr	r3, [pc, #8]	@ (8017298 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8017290:	4618      	mov	r0, r3
 8017292:	3708      	adds	r7, #8
 8017294:	46bd      	mov	sp, r7
 8017296:	bd80      	pop	{r7, pc}
 8017298:	24000120 	.word	0x24000120

0801729c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801729c:	b580      	push	{r7, lr}
 801729e:	b082      	sub	sp, #8
 80172a0:	af00      	add	r7, sp, #0
 80172a2:	4603      	mov	r3, r0
 80172a4:	6039      	str	r1, [r7, #0]
 80172a6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80172a8:	79fb      	ldrb	r3, [r7, #7]
 80172aa:	2b00      	cmp	r3, #0
 80172ac:	d105      	bne.n	80172ba <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80172ae:	683a      	ldr	r2, [r7, #0]
 80172b0:	4907      	ldr	r1, [pc, #28]	@ (80172d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80172b2:	4808      	ldr	r0, [pc, #32]	@ (80172d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80172b4:	f7ff fda6 	bl	8016e04 <USBD_GetString>
 80172b8:	e004      	b.n	80172c4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80172ba:	683a      	ldr	r2, [r7, #0]
 80172bc:	4904      	ldr	r1, [pc, #16]	@ (80172d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80172be:	4805      	ldr	r0, [pc, #20]	@ (80172d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80172c0:	f7ff fda0 	bl	8016e04 <USBD_GetString>
  }
  return USBD_StrDesc;
 80172c4:	4b02      	ldr	r3, [pc, #8]	@ (80172d0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80172c6:	4618      	mov	r0, r3
 80172c8:	3708      	adds	r7, #8
 80172ca:	46bd      	mov	sp, r7
 80172cc:	bd80      	pop	{r7, pc}
 80172ce:	bf00      	nop
 80172d0:	240036ac 	.word	0x240036ac
 80172d4:	080187c4 	.word	0x080187c4

080172d8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80172d8:	b580      	push	{r7, lr}
 80172da:	b082      	sub	sp, #8
 80172dc:	af00      	add	r7, sp, #0
 80172de:	4603      	mov	r3, r0
 80172e0:	6039      	str	r1, [r7, #0]
 80172e2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80172e4:	79fb      	ldrb	r3, [r7, #7]
 80172e6:	2b00      	cmp	r3, #0
 80172e8:	d105      	bne.n	80172f6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80172ea:	683a      	ldr	r2, [r7, #0]
 80172ec:	4907      	ldr	r1, [pc, #28]	@ (801730c <USBD_FS_InterfaceStrDescriptor+0x34>)
 80172ee:	4808      	ldr	r0, [pc, #32]	@ (8017310 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80172f0:	f7ff fd88 	bl	8016e04 <USBD_GetString>
 80172f4:	e004      	b.n	8017300 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80172f6:	683a      	ldr	r2, [r7, #0]
 80172f8:	4904      	ldr	r1, [pc, #16]	@ (801730c <USBD_FS_InterfaceStrDescriptor+0x34>)
 80172fa:	4805      	ldr	r0, [pc, #20]	@ (8017310 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80172fc:	f7ff fd82 	bl	8016e04 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017300:	4b02      	ldr	r3, [pc, #8]	@ (801730c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8017302:	4618      	mov	r0, r3
 8017304:	3708      	adds	r7, #8
 8017306:	46bd      	mov	sp, r7
 8017308:	bd80      	pop	{r7, pc}
 801730a:	bf00      	nop
 801730c:	240036ac 	.word	0x240036ac
 8017310:	080187d0 	.word	0x080187d0

08017314 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8017314:	b580      	push	{r7, lr}
 8017316:	b084      	sub	sp, #16
 8017318:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801731a:	4b0f      	ldr	r3, [pc, #60]	@ (8017358 <Get_SerialNum+0x44>)
 801731c:	681b      	ldr	r3, [r3, #0]
 801731e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8017320:	4b0e      	ldr	r3, [pc, #56]	@ (801735c <Get_SerialNum+0x48>)
 8017322:	681b      	ldr	r3, [r3, #0]
 8017324:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8017326:	4b0e      	ldr	r3, [pc, #56]	@ (8017360 <Get_SerialNum+0x4c>)
 8017328:	681b      	ldr	r3, [r3, #0]
 801732a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801732c:	68fa      	ldr	r2, [r7, #12]
 801732e:	687b      	ldr	r3, [r7, #4]
 8017330:	4413      	add	r3, r2
 8017332:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8017334:	68fb      	ldr	r3, [r7, #12]
 8017336:	2b00      	cmp	r3, #0
 8017338:	d009      	beq.n	801734e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801733a:	2208      	movs	r2, #8
 801733c:	4909      	ldr	r1, [pc, #36]	@ (8017364 <Get_SerialNum+0x50>)
 801733e:	68f8      	ldr	r0, [r7, #12]
 8017340:	f000 f814 	bl	801736c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8017344:	2204      	movs	r2, #4
 8017346:	4908      	ldr	r1, [pc, #32]	@ (8017368 <Get_SerialNum+0x54>)
 8017348:	68b8      	ldr	r0, [r7, #8]
 801734a:	f000 f80f 	bl	801736c <IntToUnicode>
  }
}
 801734e:	bf00      	nop
 8017350:	3710      	adds	r7, #16
 8017352:	46bd      	mov	sp, r7
 8017354:	bd80      	pop	{r7, pc}
 8017356:	bf00      	nop
 8017358:	1ff1e800 	.word	0x1ff1e800
 801735c:	1ff1e804 	.word	0x1ff1e804
 8017360:	1ff1e808 	.word	0x1ff1e808
 8017364:	24000122 	.word	0x24000122
 8017368:	24000132 	.word	0x24000132

0801736c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801736c:	b480      	push	{r7}
 801736e:	b087      	sub	sp, #28
 8017370:	af00      	add	r7, sp, #0
 8017372:	60f8      	str	r0, [r7, #12]
 8017374:	60b9      	str	r1, [r7, #8]
 8017376:	4613      	mov	r3, r2
 8017378:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801737a:	2300      	movs	r3, #0
 801737c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801737e:	2300      	movs	r3, #0
 8017380:	75fb      	strb	r3, [r7, #23]
 8017382:	e027      	b.n	80173d4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8017384:	68fb      	ldr	r3, [r7, #12]
 8017386:	0f1b      	lsrs	r3, r3, #28
 8017388:	2b09      	cmp	r3, #9
 801738a:	d80b      	bhi.n	80173a4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801738c:	68fb      	ldr	r3, [r7, #12]
 801738e:	0f1b      	lsrs	r3, r3, #28
 8017390:	b2da      	uxtb	r2, r3
 8017392:	7dfb      	ldrb	r3, [r7, #23]
 8017394:	005b      	lsls	r3, r3, #1
 8017396:	4619      	mov	r1, r3
 8017398:	68bb      	ldr	r3, [r7, #8]
 801739a:	440b      	add	r3, r1
 801739c:	3230      	adds	r2, #48	@ 0x30
 801739e:	b2d2      	uxtb	r2, r2
 80173a0:	701a      	strb	r2, [r3, #0]
 80173a2:	e00a      	b.n	80173ba <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80173a4:	68fb      	ldr	r3, [r7, #12]
 80173a6:	0f1b      	lsrs	r3, r3, #28
 80173a8:	b2da      	uxtb	r2, r3
 80173aa:	7dfb      	ldrb	r3, [r7, #23]
 80173ac:	005b      	lsls	r3, r3, #1
 80173ae:	4619      	mov	r1, r3
 80173b0:	68bb      	ldr	r3, [r7, #8]
 80173b2:	440b      	add	r3, r1
 80173b4:	3237      	adds	r2, #55	@ 0x37
 80173b6:	b2d2      	uxtb	r2, r2
 80173b8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80173ba:	68fb      	ldr	r3, [r7, #12]
 80173bc:	011b      	lsls	r3, r3, #4
 80173be:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80173c0:	7dfb      	ldrb	r3, [r7, #23]
 80173c2:	005b      	lsls	r3, r3, #1
 80173c4:	3301      	adds	r3, #1
 80173c6:	68ba      	ldr	r2, [r7, #8]
 80173c8:	4413      	add	r3, r2
 80173ca:	2200      	movs	r2, #0
 80173cc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80173ce:	7dfb      	ldrb	r3, [r7, #23]
 80173d0:	3301      	adds	r3, #1
 80173d2:	75fb      	strb	r3, [r7, #23]
 80173d4:	7dfa      	ldrb	r2, [r7, #23]
 80173d6:	79fb      	ldrb	r3, [r7, #7]
 80173d8:	429a      	cmp	r2, r3
 80173da:	d3d3      	bcc.n	8017384 <IntToUnicode+0x18>
  }
}
 80173dc:	bf00      	nop
 80173de:	bf00      	nop
 80173e0:	371c      	adds	r7, #28
 80173e2:	46bd      	mov	sp, r7
 80173e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173e8:	4770      	bx	lr
	...

080173ec <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80173ec:	b580      	push	{r7, lr}
 80173ee:	b0ba      	sub	sp, #232	@ 0xe8
 80173f0:	af00      	add	r7, sp, #0
 80173f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80173f4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80173f8:	2200      	movs	r2, #0
 80173fa:	601a      	str	r2, [r3, #0]
 80173fc:	605a      	str	r2, [r3, #4]
 80173fe:	609a      	str	r2, [r3, #8]
 8017400:	60da      	str	r2, [r3, #12]
 8017402:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8017404:	f107 0310 	add.w	r3, r7, #16
 8017408:	22c0      	movs	r2, #192	@ 0xc0
 801740a:	2100      	movs	r1, #0
 801740c:	4618      	mov	r0, r3
 801740e:	f000 fb6b 	bl	8017ae8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8017412:	687b      	ldr	r3, [r7, #4]
 8017414:	681b      	ldr	r3, [r3, #0]
 8017416:	4a34      	ldr	r2, [pc, #208]	@ (80174e8 <HAL_PCD_MspInit+0xfc>)
 8017418:	4293      	cmp	r3, r2
 801741a:	d161      	bne.n	80174e0 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 801741c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8017420:	f04f 0300 	mov.w	r3, #0
 8017424:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8017428:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 801742c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8017430:	f107 0310 	add.w	r3, r7, #16
 8017434:	4618      	mov	r0, r3
 8017436:	f7f6 fab5 	bl	800d9a4 <HAL_RCCEx_PeriphCLKConfig>
 801743a:	4603      	mov	r3, r0
 801743c:	2b00      	cmp	r3, #0
 801743e:	d001      	beq.n	8017444 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8017440:	f7ea ff3d 	bl	80022be <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8017444:	f7f5 fab8 	bl	800c9b8 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8017448:	4b28      	ldr	r3, [pc, #160]	@ (80174ec <HAL_PCD_MspInit+0x100>)
 801744a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801744e:	4a27      	ldr	r2, [pc, #156]	@ (80174ec <HAL_PCD_MspInit+0x100>)
 8017450:	f043 0301 	orr.w	r3, r3, #1
 8017454:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8017458:	4b24      	ldr	r3, [pc, #144]	@ (80174ec <HAL_PCD_MspInit+0x100>)
 801745a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801745e:	f003 0301 	and.w	r3, r3, #1
 8017462:	60fb      	str	r3, [r7, #12]
 8017464:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8017466:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 801746a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801746e:	2302      	movs	r3, #2
 8017470:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017474:	2300      	movs	r3, #0
 8017476:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 801747a:	2302      	movs	r3, #2
 801747c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8017480:	230a      	movs	r3, #10
 8017482:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8017486:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 801748a:	4619      	mov	r1, r3
 801748c:	4818      	ldr	r0, [pc, #96]	@ (80174f0 <HAL_PCD_MspInit+0x104>)
 801748e:	f7f1 fa65 	bl	800895c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8017492:	4b16      	ldr	r3, [pc, #88]	@ (80174ec <HAL_PCD_MspInit+0x100>)
 8017494:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8017498:	4a14      	ldr	r2, [pc, #80]	@ (80174ec <HAL_PCD_MspInit+0x100>)
 801749a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801749e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80174a2:	4b12      	ldr	r3, [pc, #72]	@ (80174ec <HAL_PCD_MspInit+0x100>)
 80174a4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80174a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80174ac:	60bb      	str	r3, [r7, #8]
 80174ae:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_EP1_OUT_IRQn, 5, 0);
 80174b0:	2200      	movs	r2, #0
 80174b2:	2105      	movs	r1, #5
 80174b4:	2062      	movs	r0, #98	@ 0x62
 80174b6:	f7ee fb4e 	bl	8005b56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_OUT_IRQn);
 80174ba:	2062      	movs	r0, #98	@ 0x62
 80174bc:	f7ee fb65 	bl	8005b8a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_EP1_IN_IRQn, 5, 0);
 80174c0:	2200      	movs	r2, #0
 80174c2:	2105      	movs	r1, #5
 80174c4:	2063      	movs	r0, #99	@ 0x63
 80174c6:	f7ee fb46 	bl	8005b56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_IN_IRQn);
 80174ca:	2063      	movs	r0, #99	@ 0x63
 80174cc:	f7ee fb5d 	bl	8005b8a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 80174d0:	2200      	movs	r2, #0
 80174d2:	2105      	movs	r1, #5
 80174d4:	2065      	movs	r0, #101	@ 0x65
 80174d6:	f7ee fb3e 	bl	8005b56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80174da:	2065      	movs	r0, #101	@ 0x65
 80174dc:	f7ee fb55 	bl	8005b8a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80174e0:	bf00      	nop
 80174e2:	37e8      	adds	r7, #232	@ 0xe8
 80174e4:	46bd      	mov	sp, r7
 80174e6:	bd80      	pop	{r7, pc}
 80174e8:	40080000 	.word	0x40080000
 80174ec:	58024400 	.word	0x58024400
 80174f0:	58020000 	.word	0x58020000

080174f4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80174f4:	b580      	push	{r7, lr}
 80174f6:	b082      	sub	sp, #8
 80174f8:	af00      	add	r7, sp, #0
 80174fa:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80174fc:	687b      	ldr	r3, [r7, #4]
 80174fe:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8017502:	687b      	ldr	r3, [r7, #4]
 8017504:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8017508:	4619      	mov	r1, r3
 801750a:	4610      	mov	r0, r2
 801750c:	f7fe faed 	bl	8015aea <USBD_LL_SetupStage>
}
 8017510:	bf00      	nop
 8017512:	3708      	adds	r7, #8
 8017514:	46bd      	mov	sp, r7
 8017516:	bd80      	pop	{r7, pc}

08017518 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017518:	b580      	push	{r7, lr}
 801751a:	b082      	sub	sp, #8
 801751c:	af00      	add	r7, sp, #0
 801751e:	6078      	str	r0, [r7, #4]
 8017520:	460b      	mov	r3, r1
 8017522:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8017524:	687b      	ldr	r3, [r7, #4]
 8017526:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 801752a:	78fa      	ldrb	r2, [r7, #3]
 801752c:	6879      	ldr	r1, [r7, #4]
 801752e:	4613      	mov	r3, r2
 8017530:	00db      	lsls	r3, r3, #3
 8017532:	4413      	add	r3, r2
 8017534:	009b      	lsls	r3, r3, #2
 8017536:	440b      	add	r3, r1
 8017538:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801753c:	681a      	ldr	r2, [r3, #0]
 801753e:	78fb      	ldrb	r3, [r7, #3]
 8017540:	4619      	mov	r1, r3
 8017542:	f7fe fb27 	bl	8015b94 <USBD_LL_DataOutStage>
}
 8017546:	bf00      	nop
 8017548:	3708      	adds	r7, #8
 801754a:	46bd      	mov	sp, r7
 801754c:	bd80      	pop	{r7, pc}

0801754e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801754e:	b580      	push	{r7, lr}
 8017550:	b082      	sub	sp, #8
 8017552:	af00      	add	r7, sp, #0
 8017554:	6078      	str	r0, [r7, #4]
 8017556:	460b      	mov	r3, r1
 8017558:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801755a:	687b      	ldr	r3, [r7, #4]
 801755c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8017560:	78fa      	ldrb	r2, [r7, #3]
 8017562:	6879      	ldr	r1, [r7, #4]
 8017564:	4613      	mov	r3, r2
 8017566:	00db      	lsls	r3, r3, #3
 8017568:	4413      	add	r3, r2
 801756a:	009b      	lsls	r3, r3, #2
 801756c:	440b      	add	r3, r1
 801756e:	3320      	adds	r3, #32
 8017570:	681a      	ldr	r2, [r3, #0]
 8017572:	78fb      	ldrb	r3, [r7, #3]
 8017574:	4619      	mov	r1, r3
 8017576:	f7fe fbc0 	bl	8015cfa <USBD_LL_DataInStage>
}
 801757a:	bf00      	nop
 801757c:	3708      	adds	r7, #8
 801757e:	46bd      	mov	sp, r7
 8017580:	bd80      	pop	{r7, pc}

08017582 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017582:	b580      	push	{r7, lr}
 8017584:	b082      	sub	sp, #8
 8017586:	af00      	add	r7, sp, #0
 8017588:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801758a:	687b      	ldr	r3, [r7, #4]
 801758c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017590:	4618      	mov	r0, r3
 8017592:	f7fe fcfa 	bl	8015f8a <USBD_LL_SOF>
}
 8017596:	bf00      	nop
 8017598:	3708      	adds	r7, #8
 801759a:	46bd      	mov	sp, r7
 801759c:	bd80      	pop	{r7, pc}

0801759e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801759e:	b580      	push	{r7, lr}
 80175a0:	b084      	sub	sp, #16
 80175a2:	af00      	add	r7, sp, #0
 80175a4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80175a6:	2301      	movs	r3, #1
 80175a8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80175aa:	687b      	ldr	r3, [r7, #4]
 80175ac:	79db      	ldrb	r3, [r3, #7]
 80175ae:	2b00      	cmp	r3, #0
 80175b0:	d102      	bne.n	80175b8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80175b2:	2300      	movs	r3, #0
 80175b4:	73fb      	strb	r3, [r7, #15]
 80175b6:	e008      	b.n	80175ca <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80175b8:	687b      	ldr	r3, [r7, #4]
 80175ba:	79db      	ldrb	r3, [r3, #7]
 80175bc:	2b02      	cmp	r3, #2
 80175be:	d102      	bne.n	80175c6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80175c0:	2301      	movs	r3, #1
 80175c2:	73fb      	strb	r3, [r7, #15]
 80175c4:	e001      	b.n	80175ca <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80175c6:	f7ea fe7a 	bl	80022be <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80175ca:	687b      	ldr	r3, [r7, #4]
 80175cc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80175d0:	7bfa      	ldrb	r2, [r7, #15]
 80175d2:	4611      	mov	r1, r2
 80175d4:	4618      	mov	r0, r3
 80175d6:	f7fe fc94 	bl	8015f02 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80175da:	687b      	ldr	r3, [r7, #4]
 80175dc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80175e0:	4618      	mov	r0, r3
 80175e2:	f7fe fc3c 	bl	8015e5e <USBD_LL_Reset>
}
 80175e6:	bf00      	nop
 80175e8:	3710      	adds	r7, #16
 80175ea:	46bd      	mov	sp, r7
 80175ec:	bd80      	pop	{r7, pc}
	...

080175f0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80175f0:	b580      	push	{r7, lr}
 80175f2:	b082      	sub	sp, #8
 80175f4:	af00      	add	r7, sp, #0
 80175f6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80175f8:	687b      	ldr	r3, [r7, #4]
 80175fa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80175fe:	4618      	mov	r0, r3
 8017600:	f7fe fc8f 	bl	8015f22 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8017604:	687b      	ldr	r3, [r7, #4]
 8017606:	681b      	ldr	r3, [r3, #0]
 8017608:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801760c:	681b      	ldr	r3, [r3, #0]
 801760e:	687a      	ldr	r2, [r7, #4]
 8017610:	6812      	ldr	r2, [r2, #0]
 8017612:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8017616:	f043 0301 	orr.w	r3, r3, #1
 801761a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801761c:	687b      	ldr	r3, [r7, #4]
 801761e:	7adb      	ldrb	r3, [r3, #11]
 8017620:	2b00      	cmp	r3, #0
 8017622:	d005      	beq.n	8017630 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017624:	4b04      	ldr	r3, [pc, #16]	@ (8017638 <HAL_PCD_SuspendCallback+0x48>)
 8017626:	691b      	ldr	r3, [r3, #16]
 8017628:	4a03      	ldr	r2, [pc, #12]	@ (8017638 <HAL_PCD_SuspendCallback+0x48>)
 801762a:	f043 0306 	orr.w	r3, r3, #6
 801762e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8017630:	bf00      	nop
 8017632:	3708      	adds	r7, #8
 8017634:	46bd      	mov	sp, r7
 8017636:	bd80      	pop	{r7, pc}
 8017638:	e000ed00 	.word	0xe000ed00

0801763c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801763c:	b580      	push	{r7, lr}
 801763e:	b082      	sub	sp, #8
 8017640:	af00      	add	r7, sp, #0
 8017642:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8017644:	687b      	ldr	r3, [r7, #4]
 8017646:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801764a:	4618      	mov	r0, r3
 801764c:	f7fe fc85 	bl	8015f5a <USBD_LL_Resume>
}
 8017650:	bf00      	nop
 8017652:	3708      	adds	r7, #8
 8017654:	46bd      	mov	sp, r7
 8017656:	bd80      	pop	{r7, pc}

08017658 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017658:	b580      	push	{r7, lr}
 801765a:	b082      	sub	sp, #8
 801765c:	af00      	add	r7, sp, #0
 801765e:	6078      	str	r0, [r7, #4]
 8017660:	460b      	mov	r3, r1
 8017662:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8017664:	687b      	ldr	r3, [r7, #4]
 8017666:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801766a:	78fa      	ldrb	r2, [r7, #3]
 801766c:	4611      	mov	r1, r2
 801766e:	4618      	mov	r0, r3
 8017670:	f7fe fcdd 	bl	801602e <USBD_LL_IsoOUTIncomplete>
}
 8017674:	bf00      	nop
 8017676:	3708      	adds	r7, #8
 8017678:	46bd      	mov	sp, r7
 801767a:	bd80      	pop	{r7, pc}

0801767c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801767c:	b580      	push	{r7, lr}
 801767e:	b082      	sub	sp, #8
 8017680:	af00      	add	r7, sp, #0
 8017682:	6078      	str	r0, [r7, #4]
 8017684:	460b      	mov	r3, r1
 8017686:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8017688:	687b      	ldr	r3, [r7, #4]
 801768a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801768e:	78fa      	ldrb	r2, [r7, #3]
 8017690:	4611      	mov	r1, r2
 8017692:	4618      	mov	r0, r3
 8017694:	f7fe fc99 	bl	8015fca <USBD_LL_IsoINIncomplete>
}
 8017698:	bf00      	nop
 801769a:	3708      	adds	r7, #8
 801769c:	46bd      	mov	sp, r7
 801769e:	bd80      	pop	{r7, pc}

080176a0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80176a0:	b580      	push	{r7, lr}
 80176a2:	b082      	sub	sp, #8
 80176a4:	af00      	add	r7, sp, #0
 80176a6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80176a8:	687b      	ldr	r3, [r7, #4]
 80176aa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80176ae:	4618      	mov	r0, r3
 80176b0:	f7fe fcef 	bl	8016092 <USBD_LL_DevConnected>
}
 80176b4:	bf00      	nop
 80176b6:	3708      	adds	r7, #8
 80176b8:	46bd      	mov	sp, r7
 80176ba:	bd80      	pop	{r7, pc}

080176bc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80176bc:	b580      	push	{r7, lr}
 80176be:	b082      	sub	sp, #8
 80176c0:	af00      	add	r7, sp, #0
 80176c2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80176c4:	687b      	ldr	r3, [r7, #4]
 80176c6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80176ca:	4618      	mov	r0, r3
 80176cc:	f7fe fcec 	bl	80160a8 <USBD_LL_DevDisconnected>
}
 80176d0:	bf00      	nop
 80176d2:	3708      	adds	r7, #8
 80176d4:	46bd      	mov	sp, r7
 80176d6:	bd80      	pop	{r7, pc}

080176d8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80176d8:	b580      	push	{r7, lr}
 80176da:	b082      	sub	sp, #8
 80176dc:	af00      	add	r7, sp, #0
 80176de:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80176e0:	687b      	ldr	r3, [r7, #4]
 80176e2:	781b      	ldrb	r3, [r3, #0]
 80176e4:	2b00      	cmp	r3, #0
 80176e6:	d13e      	bne.n	8017766 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80176e8:	4a21      	ldr	r2, [pc, #132]	@ (8017770 <USBD_LL_Init+0x98>)
 80176ea:	687b      	ldr	r3, [r7, #4]
 80176ec:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80176f0:	687b      	ldr	r3, [r7, #4]
 80176f2:	4a1f      	ldr	r2, [pc, #124]	@ (8017770 <USBD_LL_Init+0x98>)
 80176f4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80176f8:	4b1d      	ldr	r3, [pc, #116]	@ (8017770 <USBD_LL_Init+0x98>)
 80176fa:	4a1e      	ldr	r2, [pc, #120]	@ (8017774 <USBD_LL_Init+0x9c>)
 80176fc:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80176fe:	4b1c      	ldr	r3, [pc, #112]	@ (8017770 <USBD_LL_Init+0x98>)
 8017700:	2209      	movs	r2, #9
 8017702:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8017704:	4b1a      	ldr	r3, [pc, #104]	@ (8017770 <USBD_LL_Init+0x98>)
 8017706:	2202      	movs	r2, #2
 8017708:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801770a:	4b19      	ldr	r3, [pc, #100]	@ (8017770 <USBD_LL_Init+0x98>)
 801770c:	2200      	movs	r2, #0
 801770e:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8017710:	4b17      	ldr	r3, [pc, #92]	@ (8017770 <USBD_LL_Init+0x98>)
 8017712:	2202      	movs	r2, #2
 8017714:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8017716:	4b16      	ldr	r3, [pc, #88]	@ (8017770 <USBD_LL_Init+0x98>)
 8017718:	2200      	movs	r2, #0
 801771a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 801771c:	4b14      	ldr	r3, [pc, #80]	@ (8017770 <USBD_LL_Init+0x98>)
 801771e:	2200      	movs	r2, #0
 8017720:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8017722:	4b13      	ldr	r3, [pc, #76]	@ (8017770 <USBD_LL_Init+0x98>)
 8017724:	2200      	movs	r2, #0
 8017726:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8017728:	4b11      	ldr	r3, [pc, #68]	@ (8017770 <USBD_LL_Init+0x98>)
 801772a:	2200      	movs	r2, #0
 801772c:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 801772e:	4b10      	ldr	r3, [pc, #64]	@ (8017770 <USBD_LL_Init+0x98>)
 8017730:	2200      	movs	r2, #0
 8017732:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8017734:	4b0e      	ldr	r3, [pc, #56]	@ (8017770 <USBD_LL_Init+0x98>)
 8017736:	2200      	movs	r2, #0
 8017738:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801773a:	480d      	ldr	r0, [pc, #52]	@ (8017770 <USBD_LL_Init+0x98>)
 801773c:	f7f3 fe62 	bl	800b404 <HAL_PCD_Init>
 8017740:	4603      	mov	r3, r0
 8017742:	2b00      	cmp	r3, #0
 8017744:	d001      	beq.n	801774a <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8017746:	f7ea fdba 	bl	80022be <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801774a:	2180      	movs	r1, #128	@ 0x80
 801774c:	4808      	ldr	r0, [pc, #32]	@ (8017770 <USBD_LL_Init+0x98>)
 801774e:	f7f5 f8b8 	bl	800c8c2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8017752:	2240      	movs	r2, #64	@ 0x40
 8017754:	2100      	movs	r1, #0
 8017756:	4806      	ldr	r0, [pc, #24]	@ (8017770 <USBD_LL_Init+0x98>)
 8017758:	f7f5 f86c 	bl	800c834 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 801775c:	2280      	movs	r2, #128	@ 0x80
 801775e:	2101      	movs	r1, #1
 8017760:	4803      	ldr	r0, [pc, #12]	@ (8017770 <USBD_LL_Init+0x98>)
 8017762:	f7f5 f867 	bl	800c834 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 8017766:	2300      	movs	r3, #0
}
 8017768:	4618      	mov	r0, r3
 801776a:	3708      	adds	r7, #8
 801776c:	46bd      	mov	sp, r7
 801776e:	bd80      	pop	{r7, pc}
 8017770:	240038ac 	.word	0x240038ac
 8017774:	40080000 	.word	0x40080000

08017778 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8017778:	b580      	push	{r7, lr}
 801777a:	b084      	sub	sp, #16
 801777c:	af00      	add	r7, sp, #0
 801777e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017780:	2300      	movs	r3, #0
 8017782:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017784:	2300      	movs	r3, #0
 8017786:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8017788:	687b      	ldr	r3, [r7, #4]
 801778a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801778e:	4618      	mov	r0, r3
 8017790:	f7f3 ff44 	bl	800b61c <HAL_PCD_Start>
 8017794:	4603      	mov	r3, r0
 8017796:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017798:	7bfb      	ldrb	r3, [r7, #15]
 801779a:	4618      	mov	r0, r3
 801779c:	f000 f942 	bl	8017a24 <USBD_Get_USB_Status>
 80177a0:	4603      	mov	r3, r0
 80177a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80177a4:	7bbb      	ldrb	r3, [r7, #14]
}
 80177a6:	4618      	mov	r0, r3
 80177a8:	3710      	adds	r7, #16
 80177aa:	46bd      	mov	sp, r7
 80177ac:	bd80      	pop	{r7, pc}

080177ae <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80177ae:	b580      	push	{r7, lr}
 80177b0:	b084      	sub	sp, #16
 80177b2:	af00      	add	r7, sp, #0
 80177b4:	6078      	str	r0, [r7, #4]
 80177b6:	4608      	mov	r0, r1
 80177b8:	4611      	mov	r1, r2
 80177ba:	461a      	mov	r2, r3
 80177bc:	4603      	mov	r3, r0
 80177be:	70fb      	strb	r3, [r7, #3]
 80177c0:	460b      	mov	r3, r1
 80177c2:	70bb      	strb	r3, [r7, #2]
 80177c4:	4613      	mov	r3, r2
 80177c6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80177c8:	2300      	movs	r3, #0
 80177ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80177cc:	2300      	movs	r3, #0
 80177ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80177d0:	687b      	ldr	r3, [r7, #4]
 80177d2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80177d6:	78bb      	ldrb	r3, [r7, #2]
 80177d8:	883a      	ldrh	r2, [r7, #0]
 80177da:	78f9      	ldrb	r1, [r7, #3]
 80177dc:	f7f4 fc45 	bl	800c06a <HAL_PCD_EP_Open>
 80177e0:	4603      	mov	r3, r0
 80177e2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80177e4:	7bfb      	ldrb	r3, [r7, #15]
 80177e6:	4618      	mov	r0, r3
 80177e8:	f000 f91c 	bl	8017a24 <USBD_Get_USB_Status>
 80177ec:	4603      	mov	r3, r0
 80177ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80177f0:	7bbb      	ldrb	r3, [r7, #14]
}
 80177f2:	4618      	mov	r0, r3
 80177f4:	3710      	adds	r7, #16
 80177f6:	46bd      	mov	sp, r7
 80177f8:	bd80      	pop	{r7, pc}

080177fa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80177fa:	b580      	push	{r7, lr}
 80177fc:	b084      	sub	sp, #16
 80177fe:	af00      	add	r7, sp, #0
 8017800:	6078      	str	r0, [r7, #4]
 8017802:	460b      	mov	r3, r1
 8017804:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017806:	2300      	movs	r3, #0
 8017808:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801780a:	2300      	movs	r3, #0
 801780c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801780e:	687b      	ldr	r3, [r7, #4]
 8017810:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017814:	78fa      	ldrb	r2, [r7, #3]
 8017816:	4611      	mov	r1, r2
 8017818:	4618      	mov	r0, r3
 801781a:	f7f4 fc90 	bl	800c13e <HAL_PCD_EP_Close>
 801781e:	4603      	mov	r3, r0
 8017820:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017822:	7bfb      	ldrb	r3, [r7, #15]
 8017824:	4618      	mov	r0, r3
 8017826:	f000 f8fd 	bl	8017a24 <USBD_Get_USB_Status>
 801782a:	4603      	mov	r3, r0
 801782c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801782e:	7bbb      	ldrb	r3, [r7, #14]
}
 8017830:	4618      	mov	r0, r3
 8017832:	3710      	adds	r7, #16
 8017834:	46bd      	mov	sp, r7
 8017836:	bd80      	pop	{r7, pc}

08017838 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017838:	b580      	push	{r7, lr}
 801783a:	b084      	sub	sp, #16
 801783c:	af00      	add	r7, sp, #0
 801783e:	6078      	str	r0, [r7, #4]
 8017840:	460b      	mov	r3, r1
 8017842:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017844:	2300      	movs	r3, #0
 8017846:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017848:	2300      	movs	r3, #0
 801784a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801784c:	687b      	ldr	r3, [r7, #4]
 801784e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017852:	78fa      	ldrb	r2, [r7, #3]
 8017854:	4611      	mov	r1, r2
 8017856:	4618      	mov	r0, r3
 8017858:	f7f4 fd48 	bl	800c2ec <HAL_PCD_EP_SetStall>
 801785c:	4603      	mov	r3, r0
 801785e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017860:	7bfb      	ldrb	r3, [r7, #15]
 8017862:	4618      	mov	r0, r3
 8017864:	f000 f8de 	bl	8017a24 <USBD_Get_USB_Status>
 8017868:	4603      	mov	r3, r0
 801786a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801786c:	7bbb      	ldrb	r3, [r7, #14]
}
 801786e:	4618      	mov	r0, r3
 8017870:	3710      	adds	r7, #16
 8017872:	46bd      	mov	sp, r7
 8017874:	bd80      	pop	{r7, pc}

08017876 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017876:	b580      	push	{r7, lr}
 8017878:	b084      	sub	sp, #16
 801787a:	af00      	add	r7, sp, #0
 801787c:	6078      	str	r0, [r7, #4]
 801787e:	460b      	mov	r3, r1
 8017880:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017882:	2300      	movs	r3, #0
 8017884:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017886:	2300      	movs	r3, #0
 8017888:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801788a:	687b      	ldr	r3, [r7, #4]
 801788c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017890:	78fa      	ldrb	r2, [r7, #3]
 8017892:	4611      	mov	r1, r2
 8017894:	4618      	mov	r0, r3
 8017896:	f7f4 fd8c 	bl	800c3b2 <HAL_PCD_EP_ClrStall>
 801789a:	4603      	mov	r3, r0
 801789c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801789e:	7bfb      	ldrb	r3, [r7, #15]
 80178a0:	4618      	mov	r0, r3
 80178a2:	f000 f8bf 	bl	8017a24 <USBD_Get_USB_Status>
 80178a6:	4603      	mov	r3, r0
 80178a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80178aa:	7bbb      	ldrb	r3, [r7, #14]
}
 80178ac:	4618      	mov	r0, r3
 80178ae:	3710      	adds	r7, #16
 80178b0:	46bd      	mov	sp, r7
 80178b2:	bd80      	pop	{r7, pc}

080178b4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80178b4:	b480      	push	{r7}
 80178b6:	b085      	sub	sp, #20
 80178b8:	af00      	add	r7, sp, #0
 80178ba:	6078      	str	r0, [r7, #4]
 80178bc:	460b      	mov	r3, r1
 80178be:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80178c0:	687b      	ldr	r3, [r7, #4]
 80178c2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80178c6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80178c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80178cc:	2b00      	cmp	r3, #0
 80178ce:	da0b      	bge.n	80178e8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80178d0:	78fb      	ldrb	r3, [r7, #3]
 80178d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80178d6:	68f9      	ldr	r1, [r7, #12]
 80178d8:	4613      	mov	r3, r2
 80178da:	00db      	lsls	r3, r3, #3
 80178dc:	4413      	add	r3, r2
 80178de:	009b      	lsls	r3, r3, #2
 80178e0:	440b      	add	r3, r1
 80178e2:	3316      	adds	r3, #22
 80178e4:	781b      	ldrb	r3, [r3, #0]
 80178e6:	e00b      	b.n	8017900 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80178e8:	78fb      	ldrb	r3, [r7, #3]
 80178ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80178ee:	68f9      	ldr	r1, [r7, #12]
 80178f0:	4613      	mov	r3, r2
 80178f2:	00db      	lsls	r3, r3, #3
 80178f4:	4413      	add	r3, r2
 80178f6:	009b      	lsls	r3, r3, #2
 80178f8:	440b      	add	r3, r1
 80178fa:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80178fe:	781b      	ldrb	r3, [r3, #0]
  }
}
 8017900:	4618      	mov	r0, r3
 8017902:	3714      	adds	r7, #20
 8017904:	46bd      	mov	sp, r7
 8017906:	f85d 7b04 	ldr.w	r7, [sp], #4
 801790a:	4770      	bx	lr

0801790c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801790c:	b580      	push	{r7, lr}
 801790e:	b084      	sub	sp, #16
 8017910:	af00      	add	r7, sp, #0
 8017912:	6078      	str	r0, [r7, #4]
 8017914:	460b      	mov	r3, r1
 8017916:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017918:	2300      	movs	r3, #0
 801791a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801791c:	2300      	movs	r3, #0
 801791e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8017920:	687b      	ldr	r3, [r7, #4]
 8017922:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017926:	78fa      	ldrb	r2, [r7, #3]
 8017928:	4611      	mov	r1, r2
 801792a:	4618      	mov	r0, r3
 801792c:	f7f4 fb79 	bl	800c022 <HAL_PCD_SetAddress>
 8017930:	4603      	mov	r3, r0
 8017932:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017934:	7bfb      	ldrb	r3, [r7, #15]
 8017936:	4618      	mov	r0, r3
 8017938:	f000 f874 	bl	8017a24 <USBD_Get_USB_Status>
 801793c:	4603      	mov	r3, r0
 801793e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017940:	7bbb      	ldrb	r3, [r7, #14]
}
 8017942:	4618      	mov	r0, r3
 8017944:	3710      	adds	r7, #16
 8017946:	46bd      	mov	sp, r7
 8017948:	bd80      	pop	{r7, pc}

0801794a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801794a:	b580      	push	{r7, lr}
 801794c:	b086      	sub	sp, #24
 801794e:	af00      	add	r7, sp, #0
 8017950:	60f8      	str	r0, [r7, #12]
 8017952:	607a      	str	r2, [r7, #4]
 8017954:	603b      	str	r3, [r7, #0]
 8017956:	460b      	mov	r3, r1
 8017958:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801795a:	2300      	movs	r3, #0
 801795c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801795e:	2300      	movs	r3, #0
 8017960:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8017962:	68fb      	ldr	r3, [r7, #12]
 8017964:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017968:	7af9      	ldrb	r1, [r7, #11]
 801796a:	683b      	ldr	r3, [r7, #0]
 801796c:	687a      	ldr	r2, [r7, #4]
 801796e:	f7f4 fc83 	bl	800c278 <HAL_PCD_EP_Transmit>
 8017972:	4603      	mov	r3, r0
 8017974:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017976:	7dfb      	ldrb	r3, [r7, #23]
 8017978:	4618      	mov	r0, r3
 801797a:	f000 f853 	bl	8017a24 <USBD_Get_USB_Status>
 801797e:	4603      	mov	r3, r0
 8017980:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017982:	7dbb      	ldrb	r3, [r7, #22]
}
 8017984:	4618      	mov	r0, r3
 8017986:	3718      	adds	r7, #24
 8017988:	46bd      	mov	sp, r7
 801798a:	bd80      	pop	{r7, pc}

0801798c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801798c:	b580      	push	{r7, lr}
 801798e:	b086      	sub	sp, #24
 8017990:	af00      	add	r7, sp, #0
 8017992:	60f8      	str	r0, [r7, #12]
 8017994:	607a      	str	r2, [r7, #4]
 8017996:	603b      	str	r3, [r7, #0]
 8017998:	460b      	mov	r3, r1
 801799a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801799c:	2300      	movs	r3, #0
 801799e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80179a0:	2300      	movs	r3, #0
 80179a2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80179a4:	68fb      	ldr	r3, [r7, #12]
 80179a6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80179aa:	7af9      	ldrb	r1, [r7, #11]
 80179ac:	683b      	ldr	r3, [r7, #0]
 80179ae:	687a      	ldr	r2, [r7, #4]
 80179b0:	f7f4 fc0f 	bl	800c1d2 <HAL_PCD_EP_Receive>
 80179b4:	4603      	mov	r3, r0
 80179b6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80179b8:	7dfb      	ldrb	r3, [r7, #23]
 80179ba:	4618      	mov	r0, r3
 80179bc:	f000 f832 	bl	8017a24 <USBD_Get_USB_Status>
 80179c0:	4603      	mov	r3, r0
 80179c2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80179c4:	7dbb      	ldrb	r3, [r7, #22]
}
 80179c6:	4618      	mov	r0, r3
 80179c8:	3718      	adds	r7, #24
 80179ca:	46bd      	mov	sp, r7
 80179cc:	bd80      	pop	{r7, pc}

080179ce <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80179ce:	b580      	push	{r7, lr}
 80179d0:	b082      	sub	sp, #8
 80179d2:	af00      	add	r7, sp, #0
 80179d4:	6078      	str	r0, [r7, #4]
 80179d6:	460b      	mov	r3, r1
 80179d8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80179da:	687b      	ldr	r3, [r7, #4]
 80179dc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80179e0:	78fa      	ldrb	r2, [r7, #3]
 80179e2:	4611      	mov	r1, r2
 80179e4:	4618      	mov	r0, r3
 80179e6:	f7f4 fc2f 	bl	800c248 <HAL_PCD_EP_GetRxCount>
 80179ea:	4603      	mov	r3, r0
}
 80179ec:	4618      	mov	r0, r3
 80179ee:	3708      	adds	r7, #8
 80179f0:	46bd      	mov	sp, r7
 80179f2:	bd80      	pop	{r7, pc}

080179f4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80179f4:	b480      	push	{r7}
 80179f6:	b083      	sub	sp, #12
 80179f8:	af00      	add	r7, sp, #0
 80179fa:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80179fc:	4b03      	ldr	r3, [pc, #12]	@ (8017a0c <USBD_static_malloc+0x18>)
}
 80179fe:	4618      	mov	r0, r3
 8017a00:	370c      	adds	r7, #12
 8017a02:	46bd      	mov	sp, r7
 8017a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a08:	4770      	bx	lr
 8017a0a:	bf00      	nop
 8017a0c:	24003d90 	.word	0x24003d90

08017a10 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8017a10:	b480      	push	{r7}
 8017a12:	b083      	sub	sp, #12
 8017a14:	af00      	add	r7, sp, #0
 8017a16:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8017a18:	bf00      	nop
 8017a1a:	370c      	adds	r7, #12
 8017a1c:	46bd      	mov	sp, r7
 8017a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a22:	4770      	bx	lr

08017a24 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8017a24:	b480      	push	{r7}
 8017a26:	b085      	sub	sp, #20
 8017a28:	af00      	add	r7, sp, #0
 8017a2a:	4603      	mov	r3, r0
 8017a2c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017a2e:	2300      	movs	r3, #0
 8017a30:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8017a32:	79fb      	ldrb	r3, [r7, #7]
 8017a34:	2b03      	cmp	r3, #3
 8017a36:	d817      	bhi.n	8017a68 <USBD_Get_USB_Status+0x44>
 8017a38:	a201      	add	r2, pc, #4	@ (adr r2, 8017a40 <USBD_Get_USB_Status+0x1c>)
 8017a3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017a3e:	bf00      	nop
 8017a40:	08017a51 	.word	0x08017a51
 8017a44:	08017a57 	.word	0x08017a57
 8017a48:	08017a5d 	.word	0x08017a5d
 8017a4c:	08017a63 	.word	0x08017a63
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8017a50:	2300      	movs	r3, #0
 8017a52:	73fb      	strb	r3, [r7, #15]
    break;
 8017a54:	e00b      	b.n	8017a6e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8017a56:	2303      	movs	r3, #3
 8017a58:	73fb      	strb	r3, [r7, #15]
    break;
 8017a5a:	e008      	b.n	8017a6e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8017a5c:	2301      	movs	r3, #1
 8017a5e:	73fb      	strb	r3, [r7, #15]
    break;
 8017a60:	e005      	b.n	8017a6e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8017a62:	2303      	movs	r3, #3
 8017a64:	73fb      	strb	r3, [r7, #15]
    break;
 8017a66:	e002      	b.n	8017a6e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8017a68:	2303      	movs	r3, #3
 8017a6a:	73fb      	strb	r3, [r7, #15]
    break;
 8017a6c:	bf00      	nop
  }
  return usb_status;
 8017a6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8017a70:	4618      	mov	r0, r3
 8017a72:	3714      	adds	r7, #20
 8017a74:	46bd      	mov	sp, r7
 8017a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a7a:	4770      	bx	lr

08017a7c <sniprintf>:
 8017a7c:	b40c      	push	{r2, r3}
 8017a7e:	b530      	push	{r4, r5, lr}
 8017a80:	4b18      	ldr	r3, [pc, #96]	@ (8017ae4 <sniprintf+0x68>)
 8017a82:	1e0c      	subs	r4, r1, #0
 8017a84:	681d      	ldr	r5, [r3, #0]
 8017a86:	b09d      	sub	sp, #116	@ 0x74
 8017a88:	da08      	bge.n	8017a9c <sniprintf+0x20>
 8017a8a:	238b      	movs	r3, #139	@ 0x8b
 8017a8c:	602b      	str	r3, [r5, #0]
 8017a8e:	f04f 30ff 	mov.w	r0, #4294967295
 8017a92:	b01d      	add	sp, #116	@ 0x74
 8017a94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017a98:	b002      	add	sp, #8
 8017a9a:	4770      	bx	lr
 8017a9c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8017aa0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8017aa4:	f04f 0300 	mov.w	r3, #0
 8017aa8:	931b      	str	r3, [sp, #108]	@ 0x6c
 8017aaa:	bf14      	ite	ne
 8017aac:	f104 33ff 	addne.w	r3, r4, #4294967295
 8017ab0:	4623      	moveq	r3, r4
 8017ab2:	9304      	str	r3, [sp, #16]
 8017ab4:	9307      	str	r3, [sp, #28]
 8017ab6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017aba:	9002      	str	r0, [sp, #8]
 8017abc:	9006      	str	r0, [sp, #24]
 8017abe:	f8ad 3016 	strh.w	r3, [sp, #22]
 8017ac2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8017ac4:	ab21      	add	r3, sp, #132	@ 0x84
 8017ac6:	a902      	add	r1, sp, #8
 8017ac8:	4628      	mov	r0, r5
 8017aca:	9301      	str	r3, [sp, #4]
 8017acc:	f000 f9b6 	bl	8017e3c <_svfiprintf_r>
 8017ad0:	1c43      	adds	r3, r0, #1
 8017ad2:	bfbc      	itt	lt
 8017ad4:	238b      	movlt	r3, #139	@ 0x8b
 8017ad6:	602b      	strlt	r3, [r5, #0]
 8017ad8:	2c00      	cmp	r4, #0
 8017ada:	d0da      	beq.n	8017a92 <sniprintf+0x16>
 8017adc:	9b02      	ldr	r3, [sp, #8]
 8017ade:	2200      	movs	r2, #0
 8017ae0:	701a      	strb	r2, [r3, #0]
 8017ae2:	e7d6      	b.n	8017a92 <sniprintf+0x16>
 8017ae4:	2400013c 	.word	0x2400013c

08017ae8 <memset>:
 8017ae8:	4402      	add	r2, r0
 8017aea:	4603      	mov	r3, r0
 8017aec:	4293      	cmp	r3, r2
 8017aee:	d100      	bne.n	8017af2 <memset+0xa>
 8017af0:	4770      	bx	lr
 8017af2:	f803 1b01 	strb.w	r1, [r3], #1
 8017af6:	e7f9      	b.n	8017aec <memset+0x4>

08017af8 <strncpy>:
 8017af8:	b510      	push	{r4, lr}
 8017afa:	3901      	subs	r1, #1
 8017afc:	4603      	mov	r3, r0
 8017afe:	b132      	cbz	r2, 8017b0e <strncpy+0x16>
 8017b00:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8017b04:	f803 4b01 	strb.w	r4, [r3], #1
 8017b08:	3a01      	subs	r2, #1
 8017b0a:	2c00      	cmp	r4, #0
 8017b0c:	d1f7      	bne.n	8017afe <strncpy+0x6>
 8017b0e:	441a      	add	r2, r3
 8017b10:	2100      	movs	r1, #0
 8017b12:	4293      	cmp	r3, r2
 8017b14:	d100      	bne.n	8017b18 <strncpy+0x20>
 8017b16:	bd10      	pop	{r4, pc}
 8017b18:	f803 1b01 	strb.w	r1, [r3], #1
 8017b1c:	e7f9      	b.n	8017b12 <strncpy+0x1a>
	...

08017b20 <__errno>:
 8017b20:	4b01      	ldr	r3, [pc, #4]	@ (8017b28 <__errno+0x8>)
 8017b22:	6818      	ldr	r0, [r3, #0]
 8017b24:	4770      	bx	lr
 8017b26:	bf00      	nop
 8017b28:	2400013c 	.word	0x2400013c

08017b2c <__libc_init_array>:
 8017b2c:	b570      	push	{r4, r5, r6, lr}
 8017b2e:	4d0d      	ldr	r5, [pc, #52]	@ (8017b64 <__libc_init_array+0x38>)
 8017b30:	4c0d      	ldr	r4, [pc, #52]	@ (8017b68 <__libc_init_array+0x3c>)
 8017b32:	1b64      	subs	r4, r4, r5
 8017b34:	10a4      	asrs	r4, r4, #2
 8017b36:	2600      	movs	r6, #0
 8017b38:	42a6      	cmp	r6, r4
 8017b3a:	d109      	bne.n	8017b50 <__libc_init_array+0x24>
 8017b3c:	4d0b      	ldr	r5, [pc, #44]	@ (8017b6c <__libc_init_array+0x40>)
 8017b3e:	4c0c      	ldr	r4, [pc, #48]	@ (8017b70 <__libc_init_array+0x44>)
 8017b40:	f000 fc64 	bl	801840c <_init>
 8017b44:	1b64      	subs	r4, r4, r5
 8017b46:	10a4      	asrs	r4, r4, #2
 8017b48:	2600      	movs	r6, #0
 8017b4a:	42a6      	cmp	r6, r4
 8017b4c:	d105      	bne.n	8017b5a <__libc_init_array+0x2e>
 8017b4e:	bd70      	pop	{r4, r5, r6, pc}
 8017b50:	f855 3b04 	ldr.w	r3, [r5], #4
 8017b54:	4798      	blx	r3
 8017b56:	3601      	adds	r6, #1
 8017b58:	e7ee      	b.n	8017b38 <__libc_init_array+0xc>
 8017b5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8017b5e:	4798      	blx	r3
 8017b60:	3601      	adds	r6, #1
 8017b62:	e7f2      	b.n	8017b4a <__libc_init_array+0x1e>
 8017b64:	08018a54 	.word	0x08018a54
 8017b68:	08018a54 	.word	0x08018a54
 8017b6c:	08018a54 	.word	0x08018a54
 8017b70:	08018a58 	.word	0x08018a58

08017b74 <__retarget_lock_acquire_recursive>:
 8017b74:	4770      	bx	lr

08017b76 <__retarget_lock_release_recursive>:
 8017b76:	4770      	bx	lr

08017b78 <memcpy>:
 8017b78:	440a      	add	r2, r1
 8017b7a:	4291      	cmp	r1, r2
 8017b7c:	f100 33ff 	add.w	r3, r0, #4294967295
 8017b80:	d100      	bne.n	8017b84 <memcpy+0xc>
 8017b82:	4770      	bx	lr
 8017b84:	b510      	push	{r4, lr}
 8017b86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017b8a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017b8e:	4291      	cmp	r1, r2
 8017b90:	d1f9      	bne.n	8017b86 <memcpy+0xe>
 8017b92:	bd10      	pop	{r4, pc}

08017b94 <_free_r>:
 8017b94:	b538      	push	{r3, r4, r5, lr}
 8017b96:	4605      	mov	r5, r0
 8017b98:	2900      	cmp	r1, #0
 8017b9a:	d041      	beq.n	8017c20 <_free_r+0x8c>
 8017b9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017ba0:	1f0c      	subs	r4, r1, #4
 8017ba2:	2b00      	cmp	r3, #0
 8017ba4:	bfb8      	it	lt
 8017ba6:	18e4      	addlt	r4, r4, r3
 8017ba8:	f000 f8e0 	bl	8017d6c <__malloc_lock>
 8017bac:	4a1d      	ldr	r2, [pc, #116]	@ (8017c24 <_free_r+0x90>)
 8017bae:	6813      	ldr	r3, [r2, #0]
 8017bb0:	b933      	cbnz	r3, 8017bc0 <_free_r+0x2c>
 8017bb2:	6063      	str	r3, [r4, #4]
 8017bb4:	6014      	str	r4, [r2, #0]
 8017bb6:	4628      	mov	r0, r5
 8017bb8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017bbc:	f000 b8dc 	b.w	8017d78 <__malloc_unlock>
 8017bc0:	42a3      	cmp	r3, r4
 8017bc2:	d908      	bls.n	8017bd6 <_free_r+0x42>
 8017bc4:	6820      	ldr	r0, [r4, #0]
 8017bc6:	1821      	adds	r1, r4, r0
 8017bc8:	428b      	cmp	r3, r1
 8017bca:	bf01      	itttt	eq
 8017bcc:	6819      	ldreq	r1, [r3, #0]
 8017bce:	685b      	ldreq	r3, [r3, #4]
 8017bd0:	1809      	addeq	r1, r1, r0
 8017bd2:	6021      	streq	r1, [r4, #0]
 8017bd4:	e7ed      	b.n	8017bb2 <_free_r+0x1e>
 8017bd6:	461a      	mov	r2, r3
 8017bd8:	685b      	ldr	r3, [r3, #4]
 8017bda:	b10b      	cbz	r3, 8017be0 <_free_r+0x4c>
 8017bdc:	42a3      	cmp	r3, r4
 8017bde:	d9fa      	bls.n	8017bd6 <_free_r+0x42>
 8017be0:	6811      	ldr	r1, [r2, #0]
 8017be2:	1850      	adds	r0, r2, r1
 8017be4:	42a0      	cmp	r0, r4
 8017be6:	d10b      	bne.n	8017c00 <_free_r+0x6c>
 8017be8:	6820      	ldr	r0, [r4, #0]
 8017bea:	4401      	add	r1, r0
 8017bec:	1850      	adds	r0, r2, r1
 8017bee:	4283      	cmp	r3, r0
 8017bf0:	6011      	str	r1, [r2, #0]
 8017bf2:	d1e0      	bne.n	8017bb6 <_free_r+0x22>
 8017bf4:	6818      	ldr	r0, [r3, #0]
 8017bf6:	685b      	ldr	r3, [r3, #4]
 8017bf8:	6053      	str	r3, [r2, #4]
 8017bfa:	4408      	add	r0, r1
 8017bfc:	6010      	str	r0, [r2, #0]
 8017bfe:	e7da      	b.n	8017bb6 <_free_r+0x22>
 8017c00:	d902      	bls.n	8017c08 <_free_r+0x74>
 8017c02:	230c      	movs	r3, #12
 8017c04:	602b      	str	r3, [r5, #0]
 8017c06:	e7d6      	b.n	8017bb6 <_free_r+0x22>
 8017c08:	6820      	ldr	r0, [r4, #0]
 8017c0a:	1821      	adds	r1, r4, r0
 8017c0c:	428b      	cmp	r3, r1
 8017c0e:	bf04      	itt	eq
 8017c10:	6819      	ldreq	r1, [r3, #0]
 8017c12:	685b      	ldreq	r3, [r3, #4]
 8017c14:	6063      	str	r3, [r4, #4]
 8017c16:	bf04      	itt	eq
 8017c18:	1809      	addeq	r1, r1, r0
 8017c1a:	6021      	streq	r1, [r4, #0]
 8017c1c:	6054      	str	r4, [r2, #4]
 8017c1e:	e7ca      	b.n	8017bb6 <_free_r+0x22>
 8017c20:	bd38      	pop	{r3, r4, r5, pc}
 8017c22:	bf00      	nop
 8017c24:	240040f4 	.word	0x240040f4

08017c28 <sbrk_aligned>:
 8017c28:	b570      	push	{r4, r5, r6, lr}
 8017c2a:	4e0f      	ldr	r6, [pc, #60]	@ (8017c68 <sbrk_aligned+0x40>)
 8017c2c:	460c      	mov	r4, r1
 8017c2e:	6831      	ldr	r1, [r6, #0]
 8017c30:	4605      	mov	r5, r0
 8017c32:	b911      	cbnz	r1, 8017c3a <sbrk_aligned+0x12>
 8017c34:	f000 fba4 	bl	8018380 <_sbrk_r>
 8017c38:	6030      	str	r0, [r6, #0]
 8017c3a:	4621      	mov	r1, r4
 8017c3c:	4628      	mov	r0, r5
 8017c3e:	f000 fb9f 	bl	8018380 <_sbrk_r>
 8017c42:	1c43      	adds	r3, r0, #1
 8017c44:	d103      	bne.n	8017c4e <sbrk_aligned+0x26>
 8017c46:	f04f 34ff 	mov.w	r4, #4294967295
 8017c4a:	4620      	mov	r0, r4
 8017c4c:	bd70      	pop	{r4, r5, r6, pc}
 8017c4e:	1cc4      	adds	r4, r0, #3
 8017c50:	f024 0403 	bic.w	r4, r4, #3
 8017c54:	42a0      	cmp	r0, r4
 8017c56:	d0f8      	beq.n	8017c4a <sbrk_aligned+0x22>
 8017c58:	1a21      	subs	r1, r4, r0
 8017c5a:	4628      	mov	r0, r5
 8017c5c:	f000 fb90 	bl	8018380 <_sbrk_r>
 8017c60:	3001      	adds	r0, #1
 8017c62:	d1f2      	bne.n	8017c4a <sbrk_aligned+0x22>
 8017c64:	e7ef      	b.n	8017c46 <sbrk_aligned+0x1e>
 8017c66:	bf00      	nop
 8017c68:	240040f0 	.word	0x240040f0

08017c6c <_malloc_r>:
 8017c6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017c70:	1ccd      	adds	r5, r1, #3
 8017c72:	f025 0503 	bic.w	r5, r5, #3
 8017c76:	3508      	adds	r5, #8
 8017c78:	2d0c      	cmp	r5, #12
 8017c7a:	bf38      	it	cc
 8017c7c:	250c      	movcc	r5, #12
 8017c7e:	2d00      	cmp	r5, #0
 8017c80:	4606      	mov	r6, r0
 8017c82:	db01      	blt.n	8017c88 <_malloc_r+0x1c>
 8017c84:	42a9      	cmp	r1, r5
 8017c86:	d904      	bls.n	8017c92 <_malloc_r+0x26>
 8017c88:	230c      	movs	r3, #12
 8017c8a:	6033      	str	r3, [r6, #0]
 8017c8c:	2000      	movs	r0, #0
 8017c8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017c92:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8017d68 <_malloc_r+0xfc>
 8017c96:	f000 f869 	bl	8017d6c <__malloc_lock>
 8017c9a:	f8d8 3000 	ldr.w	r3, [r8]
 8017c9e:	461c      	mov	r4, r3
 8017ca0:	bb44      	cbnz	r4, 8017cf4 <_malloc_r+0x88>
 8017ca2:	4629      	mov	r1, r5
 8017ca4:	4630      	mov	r0, r6
 8017ca6:	f7ff ffbf 	bl	8017c28 <sbrk_aligned>
 8017caa:	1c43      	adds	r3, r0, #1
 8017cac:	4604      	mov	r4, r0
 8017cae:	d158      	bne.n	8017d62 <_malloc_r+0xf6>
 8017cb0:	f8d8 4000 	ldr.w	r4, [r8]
 8017cb4:	4627      	mov	r7, r4
 8017cb6:	2f00      	cmp	r7, #0
 8017cb8:	d143      	bne.n	8017d42 <_malloc_r+0xd6>
 8017cba:	2c00      	cmp	r4, #0
 8017cbc:	d04b      	beq.n	8017d56 <_malloc_r+0xea>
 8017cbe:	6823      	ldr	r3, [r4, #0]
 8017cc0:	4639      	mov	r1, r7
 8017cc2:	4630      	mov	r0, r6
 8017cc4:	eb04 0903 	add.w	r9, r4, r3
 8017cc8:	f000 fb5a 	bl	8018380 <_sbrk_r>
 8017ccc:	4581      	cmp	r9, r0
 8017cce:	d142      	bne.n	8017d56 <_malloc_r+0xea>
 8017cd0:	6821      	ldr	r1, [r4, #0]
 8017cd2:	1a6d      	subs	r5, r5, r1
 8017cd4:	4629      	mov	r1, r5
 8017cd6:	4630      	mov	r0, r6
 8017cd8:	f7ff ffa6 	bl	8017c28 <sbrk_aligned>
 8017cdc:	3001      	adds	r0, #1
 8017cde:	d03a      	beq.n	8017d56 <_malloc_r+0xea>
 8017ce0:	6823      	ldr	r3, [r4, #0]
 8017ce2:	442b      	add	r3, r5
 8017ce4:	6023      	str	r3, [r4, #0]
 8017ce6:	f8d8 3000 	ldr.w	r3, [r8]
 8017cea:	685a      	ldr	r2, [r3, #4]
 8017cec:	bb62      	cbnz	r2, 8017d48 <_malloc_r+0xdc>
 8017cee:	f8c8 7000 	str.w	r7, [r8]
 8017cf2:	e00f      	b.n	8017d14 <_malloc_r+0xa8>
 8017cf4:	6822      	ldr	r2, [r4, #0]
 8017cf6:	1b52      	subs	r2, r2, r5
 8017cf8:	d420      	bmi.n	8017d3c <_malloc_r+0xd0>
 8017cfa:	2a0b      	cmp	r2, #11
 8017cfc:	d917      	bls.n	8017d2e <_malloc_r+0xc2>
 8017cfe:	1961      	adds	r1, r4, r5
 8017d00:	42a3      	cmp	r3, r4
 8017d02:	6025      	str	r5, [r4, #0]
 8017d04:	bf18      	it	ne
 8017d06:	6059      	strne	r1, [r3, #4]
 8017d08:	6863      	ldr	r3, [r4, #4]
 8017d0a:	bf08      	it	eq
 8017d0c:	f8c8 1000 	streq.w	r1, [r8]
 8017d10:	5162      	str	r2, [r4, r5]
 8017d12:	604b      	str	r3, [r1, #4]
 8017d14:	4630      	mov	r0, r6
 8017d16:	f000 f82f 	bl	8017d78 <__malloc_unlock>
 8017d1a:	f104 000b 	add.w	r0, r4, #11
 8017d1e:	1d23      	adds	r3, r4, #4
 8017d20:	f020 0007 	bic.w	r0, r0, #7
 8017d24:	1ac2      	subs	r2, r0, r3
 8017d26:	bf1c      	itt	ne
 8017d28:	1a1b      	subne	r3, r3, r0
 8017d2a:	50a3      	strne	r3, [r4, r2]
 8017d2c:	e7af      	b.n	8017c8e <_malloc_r+0x22>
 8017d2e:	6862      	ldr	r2, [r4, #4]
 8017d30:	42a3      	cmp	r3, r4
 8017d32:	bf0c      	ite	eq
 8017d34:	f8c8 2000 	streq.w	r2, [r8]
 8017d38:	605a      	strne	r2, [r3, #4]
 8017d3a:	e7eb      	b.n	8017d14 <_malloc_r+0xa8>
 8017d3c:	4623      	mov	r3, r4
 8017d3e:	6864      	ldr	r4, [r4, #4]
 8017d40:	e7ae      	b.n	8017ca0 <_malloc_r+0x34>
 8017d42:	463c      	mov	r4, r7
 8017d44:	687f      	ldr	r7, [r7, #4]
 8017d46:	e7b6      	b.n	8017cb6 <_malloc_r+0x4a>
 8017d48:	461a      	mov	r2, r3
 8017d4a:	685b      	ldr	r3, [r3, #4]
 8017d4c:	42a3      	cmp	r3, r4
 8017d4e:	d1fb      	bne.n	8017d48 <_malloc_r+0xdc>
 8017d50:	2300      	movs	r3, #0
 8017d52:	6053      	str	r3, [r2, #4]
 8017d54:	e7de      	b.n	8017d14 <_malloc_r+0xa8>
 8017d56:	230c      	movs	r3, #12
 8017d58:	6033      	str	r3, [r6, #0]
 8017d5a:	4630      	mov	r0, r6
 8017d5c:	f000 f80c 	bl	8017d78 <__malloc_unlock>
 8017d60:	e794      	b.n	8017c8c <_malloc_r+0x20>
 8017d62:	6005      	str	r5, [r0, #0]
 8017d64:	e7d6      	b.n	8017d14 <_malloc_r+0xa8>
 8017d66:	bf00      	nop
 8017d68:	240040f4 	.word	0x240040f4

08017d6c <__malloc_lock>:
 8017d6c:	4801      	ldr	r0, [pc, #4]	@ (8017d74 <__malloc_lock+0x8>)
 8017d6e:	f7ff bf01 	b.w	8017b74 <__retarget_lock_acquire_recursive>
 8017d72:	bf00      	nop
 8017d74:	240040ec 	.word	0x240040ec

08017d78 <__malloc_unlock>:
 8017d78:	4801      	ldr	r0, [pc, #4]	@ (8017d80 <__malloc_unlock+0x8>)
 8017d7a:	f7ff befc 	b.w	8017b76 <__retarget_lock_release_recursive>
 8017d7e:	bf00      	nop
 8017d80:	240040ec 	.word	0x240040ec

08017d84 <__ssputs_r>:
 8017d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017d88:	688e      	ldr	r6, [r1, #8]
 8017d8a:	461f      	mov	r7, r3
 8017d8c:	42be      	cmp	r6, r7
 8017d8e:	680b      	ldr	r3, [r1, #0]
 8017d90:	4682      	mov	sl, r0
 8017d92:	460c      	mov	r4, r1
 8017d94:	4690      	mov	r8, r2
 8017d96:	d82d      	bhi.n	8017df4 <__ssputs_r+0x70>
 8017d98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017d9c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8017da0:	d026      	beq.n	8017df0 <__ssputs_r+0x6c>
 8017da2:	6965      	ldr	r5, [r4, #20]
 8017da4:	6909      	ldr	r1, [r1, #16]
 8017da6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8017daa:	eba3 0901 	sub.w	r9, r3, r1
 8017dae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8017db2:	1c7b      	adds	r3, r7, #1
 8017db4:	444b      	add	r3, r9
 8017db6:	106d      	asrs	r5, r5, #1
 8017db8:	429d      	cmp	r5, r3
 8017dba:	bf38      	it	cc
 8017dbc:	461d      	movcc	r5, r3
 8017dbe:	0553      	lsls	r3, r2, #21
 8017dc0:	d527      	bpl.n	8017e12 <__ssputs_r+0x8e>
 8017dc2:	4629      	mov	r1, r5
 8017dc4:	f7ff ff52 	bl	8017c6c <_malloc_r>
 8017dc8:	4606      	mov	r6, r0
 8017dca:	b360      	cbz	r0, 8017e26 <__ssputs_r+0xa2>
 8017dcc:	6921      	ldr	r1, [r4, #16]
 8017dce:	464a      	mov	r2, r9
 8017dd0:	f7ff fed2 	bl	8017b78 <memcpy>
 8017dd4:	89a3      	ldrh	r3, [r4, #12]
 8017dd6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8017dda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017dde:	81a3      	strh	r3, [r4, #12]
 8017de0:	6126      	str	r6, [r4, #16]
 8017de2:	6165      	str	r5, [r4, #20]
 8017de4:	444e      	add	r6, r9
 8017de6:	eba5 0509 	sub.w	r5, r5, r9
 8017dea:	6026      	str	r6, [r4, #0]
 8017dec:	60a5      	str	r5, [r4, #8]
 8017dee:	463e      	mov	r6, r7
 8017df0:	42be      	cmp	r6, r7
 8017df2:	d900      	bls.n	8017df6 <__ssputs_r+0x72>
 8017df4:	463e      	mov	r6, r7
 8017df6:	6820      	ldr	r0, [r4, #0]
 8017df8:	4632      	mov	r2, r6
 8017dfa:	4641      	mov	r1, r8
 8017dfc:	f000 faa6 	bl	801834c <memmove>
 8017e00:	68a3      	ldr	r3, [r4, #8]
 8017e02:	1b9b      	subs	r3, r3, r6
 8017e04:	60a3      	str	r3, [r4, #8]
 8017e06:	6823      	ldr	r3, [r4, #0]
 8017e08:	4433      	add	r3, r6
 8017e0a:	6023      	str	r3, [r4, #0]
 8017e0c:	2000      	movs	r0, #0
 8017e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017e12:	462a      	mov	r2, r5
 8017e14:	f000 fac4 	bl	80183a0 <_realloc_r>
 8017e18:	4606      	mov	r6, r0
 8017e1a:	2800      	cmp	r0, #0
 8017e1c:	d1e0      	bne.n	8017de0 <__ssputs_r+0x5c>
 8017e1e:	6921      	ldr	r1, [r4, #16]
 8017e20:	4650      	mov	r0, sl
 8017e22:	f7ff feb7 	bl	8017b94 <_free_r>
 8017e26:	230c      	movs	r3, #12
 8017e28:	f8ca 3000 	str.w	r3, [sl]
 8017e2c:	89a3      	ldrh	r3, [r4, #12]
 8017e2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017e32:	81a3      	strh	r3, [r4, #12]
 8017e34:	f04f 30ff 	mov.w	r0, #4294967295
 8017e38:	e7e9      	b.n	8017e0e <__ssputs_r+0x8a>
	...

08017e3c <_svfiprintf_r>:
 8017e3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017e40:	4698      	mov	r8, r3
 8017e42:	898b      	ldrh	r3, [r1, #12]
 8017e44:	061b      	lsls	r3, r3, #24
 8017e46:	b09d      	sub	sp, #116	@ 0x74
 8017e48:	4607      	mov	r7, r0
 8017e4a:	460d      	mov	r5, r1
 8017e4c:	4614      	mov	r4, r2
 8017e4e:	d510      	bpl.n	8017e72 <_svfiprintf_r+0x36>
 8017e50:	690b      	ldr	r3, [r1, #16]
 8017e52:	b973      	cbnz	r3, 8017e72 <_svfiprintf_r+0x36>
 8017e54:	2140      	movs	r1, #64	@ 0x40
 8017e56:	f7ff ff09 	bl	8017c6c <_malloc_r>
 8017e5a:	6028      	str	r0, [r5, #0]
 8017e5c:	6128      	str	r0, [r5, #16]
 8017e5e:	b930      	cbnz	r0, 8017e6e <_svfiprintf_r+0x32>
 8017e60:	230c      	movs	r3, #12
 8017e62:	603b      	str	r3, [r7, #0]
 8017e64:	f04f 30ff 	mov.w	r0, #4294967295
 8017e68:	b01d      	add	sp, #116	@ 0x74
 8017e6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017e6e:	2340      	movs	r3, #64	@ 0x40
 8017e70:	616b      	str	r3, [r5, #20]
 8017e72:	2300      	movs	r3, #0
 8017e74:	9309      	str	r3, [sp, #36]	@ 0x24
 8017e76:	2320      	movs	r3, #32
 8017e78:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8017e7c:	f8cd 800c 	str.w	r8, [sp, #12]
 8017e80:	2330      	movs	r3, #48	@ 0x30
 8017e82:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8018020 <_svfiprintf_r+0x1e4>
 8017e86:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8017e8a:	f04f 0901 	mov.w	r9, #1
 8017e8e:	4623      	mov	r3, r4
 8017e90:	469a      	mov	sl, r3
 8017e92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017e96:	b10a      	cbz	r2, 8017e9c <_svfiprintf_r+0x60>
 8017e98:	2a25      	cmp	r2, #37	@ 0x25
 8017e9a:	d1f9      	bne.n	8017e90 <_svfiprintf_r+0x54>
 8017e9c:	ebba 0b04 	subs.w	fp, sl, r4
 8017ea0:	d00b      	beq.n	8017eba <_svfiprintf_r+0x7e>
 8017ea2:	465b      	mov	r3, fp
 8017ea4:	4622      	mov	r2, r4
 8017ea6:	4629      	mov	r1, r5
 8017ea8:	4638      	mov	r0, r7
 8017eaa:	f7ff ff6b 	bl	8017d84 <__ssputs_r>
 8017eae:	3001      	adds	r0, #1
 8017eb0:	f000 80a7 	beq.w	8018002 <_svfiprintf_r+0x1c6>
 8017eb4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017eb6:	445a      	add	r2, fp
 8017eb8:	9209      	str	r2, [sp, #36]	@ 0x24
 8017eba:	f89a 3000 	ldrb.w	r3, [sl]
 8017ebe:	2b00      	cmp	r3, #0
 8017ec0:	f000 809f 	beq.w	8018002 <_svfiprintf_r+0x1c6>
 8017ec4:	2300      	movs	r3, #0
 8017ec6:	f04f 32ff 	mov.w	r2, #4294967295
 8017eca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017ece:	f10a 0a01 	add.w	sl, sl, #1
 8017ed2:	9304      	str	r3, [sp, #16]
 8017ed4:	9307      	str	r3, [sp, #28]
 8017ed6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8017eda:	931a      	str	r3, [sp, #104]	@ 0x68
 8017edc:	4654      	mov	r4, sl
 8017ede:	2205      	movs	r2, #5
 8017ee0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017ee4:	484e      	ldr	r0, [pc, #312]	@ (8018020 <_svfiprintf_r+0x1e4>)
 8017ee6:	f7e8 fa13 	bl	8000310 <memchr>
 8017eea:	9a04      	ldr	r2, [sp, #16]
 8017eec:	b9d8      	cbnz	r0, 8017f26 <_svfiprintf_r+0xea>
 8017eee:	06d0      	lsls	r0, r2, #27
 8017ef0:	bf44      	itt	mi
 8017ef2:	2320      	movmi	r3, #32
 8017ef4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017ef8:	0711      	lsls	r1, r2, #28
 8017efa:	bf44      	itt	mi
 8017efc:	232b      	movmi	r3, #43	@ 0x2b
 8017efe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017f02:	f89a 3000 	ldrb.w	r3, [sl]
 8017f06:	2b2a      	cmp	r3, #42	@ 0x2a
 8017f08:	d015      	beq.n	8017f36 <_svfiprintf_r+0xfa>
 8017f0a:	9a07      	ldr	r2, [sp, #28]
 8017f0c:	4654      	mov	r4, sl
 8017f0e:	2000      	movs	r0, #0
 8017f10:	f04f 0c0a 	mov.w	ip, #10
 8017f14:	4621      	mov	r1, r4
 8017f16:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017f1a:	3b30      	subs	r3, #48	@ 0x30
 8017f1c:	2b09      	cmp	r3, #9
 8017f1e:	d94b      	bls.n	8017fb8 <_svfiprintf_r+0x17c>
 8017f20:	b1b0      	cbz	r0, 8017f50 <_svfiprintf_r+0x114>
 8017f22:	9207      	str	r2, [sp, #28]
 8017f24:	e014      	b.n	8017f50 <_svfiprintf_r+0x114>
 8017f26:	eba0 0308 	sub.w	r3, r0, r8
 8017f2a:	fa09 f303 	lsl.w	r3, r9, r3
 8017f2e:	4313      	orrs	r3, r2
 8017f30:	9304      	str	r3, [sp, #16]
 8017f32:	46a2      	mov	sl, r4
 8017f34:	e7d2      	b.n	8017edc <_svfiprintf_r+0xa0>
 8017f36:	9b03      	ldr	r3, [sp, #12]
 8017f38:	1d19      	adds	r1, r3, #4
 8017f3a:	681b      	ldr	r3, [r3, #0]
 8017f3c:	9103      	str	r1, [sp, #12]
 8017f3e:	2b00      	cmp	r3, #0
 8017f40:	bfbb      	ittet	lt
 8017f42:	425b      	neglt	r3, r3
 8017f44:	f042 0202 	orrlt.w	r2, r2, #2
 8017f48:	9307      	strge	r3, [sp, #28]
 8017f4a:	9307      	strlt	r3, [sp, #28]
 8017f4c:	bfb8      	it	lt
 8017f4e:	9204      	strlt	r2, [sp, #16]
 8017f50:	7823      	ldrb	r3, [r4, #0]
 8017f52:	2b2e      	cmp	r3, #46	@ 0x2e
 8017f54:	d10a      	bne.n	8017f6c <_svfiprintf_r+0x130>
 8017f56:	7863      	ldrb	r3, [r4, #1]
 8017f58:	2b2a      	cmp	r3, #42	@ 0x2a
 8017f5a:	d132      	bne.n	8017fc2 <_svfiprintf_r+0x186>
 8017f5c:	9b03      	ldr	r3, [sp, #12]
 8017f5e:	1d1a      	adds	r2, r3, #4
 8017f60:	681b      	ldr	r3, [r3, #0]
 8017f62:	9203      	str	r2, [sp, #12]
 8017f64:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8017f68:	3402      	adds	r4, #2
 8017f6a:	9305      	str	r3, [sp, #20]
 8017f6c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8018030 <_svfiprintf_r+0x1f4>
 8017f70:	7821      	ldrb	r1, [r4, #0]
 8017f72:	2203      	movs	r2, #3
 8017f74:	4650      	mov	r0, sl
 8017f76:	f7e8 f9cb 	bl	8000310 <memchr>
 8017f7a:	b138      	cbz	r0, 8017f8c <_svfiprintf_r+0x150>
 8017f7c:	9b04      	ldr	r3, [sp, #16]
 8017f7e:	eba0 000a 	sub.w	r0, r0, sl
 8017f82:	2240      	movs	r2, #64	@ 0x40
 8017f84:	4082      	lsls	r2, r0
 8017f86:	4313      	orrs	r3, r2
 8017f88:	3401      	adds	r4, #1
 8017f8a:	9304      	str	r3, [sp, #16]
 8017f8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017f90:	4824      	ldr	r0, [pc, #144]	@ (8018024 <_svfiprintf_r+0x1e8>)
 8017f92:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017f96:	2206      	movs	r2, #6
 8017f98:	f7e8 f9ba 	bl	8000310 <memchr>
 8017f9c:	2800      	cmp	r0, #0
 8017f9e:	d036      	beq.n	801800e <_svfiprintf_r+0x1d2>
 8017fa0:	4b21      	ldr	r3, [pc, #132]	@ (8018028 <_svfiprintf_r+0x1ec>)
 8017fa2:	bb1b      	cbnz	r3, 8017fec <_svfiprintf_r+0x1b0>
 8017fa4:	9b03      	ldr	r3, [sp, #12]
 8017fa6:	3307      	adds	r3, #7
 8017fa8:	f023 0307 	bic.w	r3, r3, #7
 8017fac:	3308      	adds	r3, #8
 8017fae:	9303      	str	r3, [sp, #12]
 8017fb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017fb2:	4433      	add	r3, r6
 8017fb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8017fb6:	e76a      	b.n	8017e8e <_svfiprintf_r+0x52>
 8017fb8:	fb0c 3202 	mla	r2, ip, r2, r3
 8017fbc:	460c      	mov	r4, r1
 8017fbe:	2001      	movs	r0, #1
 8017fc0:	e7a8      	b.n	8017f14 <_svfiprintf_r+0xd8>
 8017fc2:	2300      	movs	r3, #0
 8017fc4:	3401      	adds	r4, #1
 8017fc6:	9305      	str	r3, [sp, #20]
 8017fc8:	4619      	mov	r1, r3
 8017fca:	f04f 0c0a 	mov.w	ip, #10
 8017fce:	4620      	mov	r0, r4
 8017fd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017fd4:	3a30      	subs	r2, #48	@ 0x30
 8017fd6:	2a09      	cmp	r2, #9
 8017fd8:	d903      	bls.n	8017fe2 <_svfiprintf_r+0x1a6>
 8017fda:	2b00      	cmp	r3, #0
 8017fdc:	d0c6      	beq.n	8017f6c <_svfiprintf_r+0x130>
 8017fde:	9105      	str	r1, [sp, #20]
 8017fe0:	e7c4      	b.n	8017f6c <_svfiprintf_r+0x130>
 8017fe2:	fb0c 2101 	mla	r1, ip, r1, r2
 8017fe6:	4604      	mov	r4, r0
 8017fe8:	2301      	movs	r3, #1
 8017fea:	e7f0      	b.n	8017fce <_svfiprintf_r+0x192>
 8017fec:	ab03      	add	r3, sp, #12
 8017fee:	9300      	str	r3, [sp, #0]
 8017ff0:	462a      	mov	r2, r5
 8017ff2:	4b0e      	ldr	r3, [pc, #56]	@ (801802c <_svfiprintf_r+0x1f0>)
 8017ff4:	a904      	add	r1, sp, #16
 8017ff6:	4638      	mov	r0, r7
 8017ff8:	f3af 8000 	nop.w
 8017ffc:	1c42      	adds	r2, r0, #1
 8017ffe:	4606      	mov	r6, r0
 8018000:	d1d6      	bne.n	8017fb0 <_svfiprintf_r+0x174>
 8018002:	89ab      	ldrh	r3, [r5, #12]
 8018004:	065b      	lsls	r3, r3, #25
 8018006:	f53f af2d 	bmi.w	8017e64 <_svfiprintf_r+0x28>
 801800a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801800c:	e72c      	b.n	8017e68 <_svfiprintf_r+0x2c>
 801800e:	ab03      	add	r3, sp, #12
 8018010:	9300      	str	r3, [sp, #0]
 8018012:	462a      	mov	r2, r5
 8018014:	4b05      	ldr	r3, [pc, #20]	@ (801802c <_svfiprintf_r+0x1f0>)
 8018016:	a904      	add	r1, sp, #16
 8018018:	4638      	mov	r0, r7
 801801a:	f000 f879 	bl	8018110 <_printf_i>
 801801e:	e7ed      	b.n	8017ffc <_svfiprintf_r+0x1c0>
 8018020:	08018a18 	.word	0x08018a18
 8018024:	08018a22 	.word	0x08018a22
 8018028:	00000000 	.word	0x00000000
 801802c:	08017d85 	.word	0x08017d85
 8018030:	08018a1e 	.word	0x08018a1e

08018034 <_printf_common>:
 8018034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018038:	4616      	mov	r6, r2
 801803a:	4698      	mov	r8, r3
 801803c:	688a      	ldr	r2, [r1, #8]
 801803e:	690b      	ldr	r3, [r1, #16]
 8018040:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8018044:	4293      	cmp	r3, r2
 8018046:	bfb8      	it	lt
 8018048:	4613      	movlt	r3, r2
 801804a:	6033      	str	r3, [r6, #0]
 801804c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8018050:	4607      	mov	r7, r0
 8018052:	460c      	mov	r4, r1
 8018054:	b10a      	cbz	r2, 801805a <_printf_common+0x26>
 8018056:	3301      	adds	r3, #1
 8018058:	6033      	str	r3, [r6, #0]
 801805a:	6823      	ldr	r3, [r4, #0]
 801805c:	0699      	lsls	r1, r3, #26
 801805e:	bf42      	ittt	mi
 8018060:	6833      	ldrmi	r3, [r6, #0]
 8018062:	3302      	addmi	r3, #2
 8018064:	6033      	strmi	r3, [r6, #0]
 8018066:	6825      	ldr	r5, [r4, #0]
 8018068:	f015 0506 	ands.w	r5, r5, #6
 801806c:	d106      	bne.n	801807c <_printf_common+0x48>
 801806e:	f104 0a19 	add.w	sl, r4, #25
 8018072:	68e3      	ldr	r3, [r4, #12]
 8018074:	6832      	ldr	r2, [r6, #0]
 8018076:	1a9b      	subs	r3, r3, r2
 8018078:	42ab      	cmp	r3, r5
 801807a:	dc26      	bgt.n	80180ca <_printf_common+0x96>
 801807c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8018080:	6822      	ldr	r2, [r4, #0]
 8018082:	3b00      	subs	r3, #0
 8018084:	bf18      	it	ne
 8018086:	2301      	movne	r3, #1
 8018088:	0692      	lsls	r2, r2, #26
 801808a:	d42b      	bmi.n	80180e4 <_printf_common+0xb0>
 801808c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8018090:	4641      	mov	r1, r8
 8018092:	4638      	mov	r0, r7
 8018094:	47c8      	blx	r9
 8018096:	3001      	adds	r0, #1
 8018098:	d01e      	beq.n	80180d8 <_printf_common+0xa4>
 801809a:	6823      	ldr	r3, [r4, #0]
 801809c:	6922      	ldr	r2, [r4, #16]
 801809e:	f003 0306 	and.w	r3, r3, #6
 80180a2:	2b04      	cmp	r3, #4
 80180a4:	bf02      	ittt	eq
 80180a6:	68e5      	ldreq	r5, [r4, #12]
 80180a8:	6833      	ldreq	r3, [r6, #0]
 80180aa:	1aed      	subeq	r5, r5, r3
 80180ac:	68a3      	ldr	r3, [r4, #8]
 80180ae:	bf0c      	ite	eq
 80180b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80180b4:	2500      	movne	r5, #0
 80180b6:	4293      	cmp	r3, r2
 80180b8:	bfc4      	itt	gt
 80180ba:	1a9b      	subgt	r3, r3, r2
 80180bc:	18ed      	addgt	r5, r5, r3
 80180be:	2600      	movs	r6, #0
 80180c0:	341a      	adds	r4, #26
 80180c2:	42b5      	cmp	r5, r6
 80180c4:	d11a      	bne.n	80180fc <_printf_common+0xc8>
 80180c6:	2000      	movs	r0, #0
 80180c8:	e008      	b.n	80180dc <_printf_common+0xa8>
 80180ca:	2301      	movs	r3, #1
 80180cc:	4652      	mov	r2, sl
 80180ce:	4641      	mov	r1, r8
 80180d0:	4638      	mov	r0, r7
 80180d2:	47c8      	blx	r9
 80180d4:	3001      	adds	r0, #1
 80180d6:	d103      	bne.n	80180e0 <_printf_common+0xac>
 80180d8:	f04f 30ff 	mov.w	r0, #4294967295
 80180dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80180e0:	3501      	adds	r5, #1
 80180e2:	e7c6      	b.n	8018072 <_printf_common+0x3e>
 80180e4:	18e1      	adds	r1, r4, r3
 80180e6:	1c5a      	adds	r2, r3, #1
 80180e8:	2030      	movs	r0, #48	@ 0x30
 80180ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80180ee:	4422      	add	r2, r4
 80180f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80180f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80180f8:	3302      	adds	r3, #2
 80180fa:	e7c7      	b.n	801808c <_printf_common+0x58>
 80180fc:	2301      	movs	r3, #1
 80180fe:	4622      	mov	r2, r4
 8018100:	4641      	mov	r1, r8
 8018102:	4638      	mov	r0, r7
 8018104:	47c8      	blx	r9
 8018106:	3001      	adds	r0, #1
 8018108:	d0e6      	beq.n	80180d8 <_printf_common+0xa4>
 801810a:	3601      	adds	r6, #1
 801810c:	e7d9      	b.n	80180c2 <_printf_common+0x8e>
	...

08018110 <_printf_i>:
 8018110:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018114:	7e0f      	ldrb	r7, [r1, #24]
 8018116:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8018118:	2f78      	cmp	r7, #120	@ 0x78
 801811a:	4691      	mov	r9, r2
 801811c:	4680      	mov	r8, r0
 801811e:	460c      	mov	r4, r1
 8018120:	469a      	mov	sl, r3
 8018122:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8018126:	d807      	bhi.n	8018138 <_printf_i+0x28>
 8018128:	2f62      	cmp	r7, #98	@ 0x62
 801812a:	d80a      	bhi.n	8018142 <_printf_i+0x32>
 801812c:	2f00      	cmp	r7, #0
 801812e:	f000 80d1 	beq.w	80182d4 <_printf_i+0x1c4>
 8018132:	2f58      	cmp	r7, #88	@ 0x58
 8018134:	f000 80b8 	beq.w	80182a8 <_printf_i+0x198>
 8018138:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801813c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8018140:	e03a      	b.n	80181b8 <_printf_i+0xa8>
 8018142:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8018146:	2b15      	cmp	r3, #21
 8018148:	d8f6      	bhi.n	8018138 <_printf_i+0x28>
 801814a:	a101      	add	r1, pc, #4	@ (adr r1, 8018150 <_printf_i+0x40>)
 801814c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8018150:	080181a9 	.word	0x080181a9
 8018154:	080181bd 	.word	0x080181bd
 8018158:	08018139 	.word	0x08018139
 801815c:	08018139 	.word	0x08018139
 8018160:	08018139 	.word	0x08018139
 8018164:	08018139 	.word	0x08018139
 8018168:	080181bd 	.word	0x080181bd
 801816c:	08018139 	.word	0x08018139
 8018170:	08018139 	.word	0x08018139
 8018174:	08018139 	.word	0x08018139
 8018178:	08018139 	.word	0x08018139
 801817c:	080182bb 	.word	0x080182bb
 8018180:	080181e7 	.word	0x080181e7
 8018184:	08018275 	.word	0x08018275
 8018188:	08018139 	.word	0x08018139
 801818c:	08018139 	.word	0x08018139
 8018190:	080182dd 	.word	0x080182dd
 8018194:	08018139 	.word	0x08018139
 8018198:	080181e7 	.word	0x080181e7
 801819c:	08018139 	.word	0x08018139
 80181a0:	08018139 	.word	0x08018139
 80181a4:	0801827d 	.word	0x0801827d
 80181a8:	6833      	ldr	r3, [r6, #0]
 80181aa:	1d1a      	adds	r2, r3, #4
 80181ac:	681b      	ldr	r3, [r3, #0]
 80181ae:	6032      	str	r2, [r6, #0]
 80181b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80181b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80181b8:	2301      	movs	r3, #1
 80181ba:	e09c      	b.n	80182f6 <_printf_i+0x1e6>
 80181bc:	6833      	ldr	r3, [r6, #0]
 80181be:	6820      	ldr	r0, [r4, #0]
 80181c0:	1d19      	adds	r1, r3, #4
 80181c2:	6031      	str	r1, [r6, #0]
 80181c4:	0606      	lsls	r6, r0, #24
 80181c6:	d501      	bpl.n	80181cc <_printf_i+0xbc>
 80181c8:	681d      	ldr	r5, [r3, #0]
 80181ca:	e003      	b.n	80181d4 <_printf_i+0xc4>
 80181cc:	0645      	lsls	r5, r0, #25
 80181ce:	d5fb      	bpl.n	80181c8 <_printf_i+0xb8>
 80181d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80181d4:	2d00      	cmp	r5, #0
 80181d6:	da03      	bge.n	80181e0 <_printf_i+0xd0>
 80181d8:	232d      	movs	r3, #45	@ 0x2d
 80181da:	426d      	negs	r5, r5
 80181dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80181e0:	4858      	ldr	r0, [pc, #352]	@ (8018344 <_printf_i+0x234>)
 80181e2:	230a      	movs	r3, #10
 80181e4:	e011      	b.n	801820a <_printf_i+0xfa>
 80181e6:	6821      	ldr	r1, [r4, #0]
 80181e8:	6833      	ldr	r3, [r6, #0]
 80181ea:	0608      	lsls	r0, r1, #24
 80181ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80181f0:	d402      	bmi.n	80181f8 <_printf_i+0xe8>
 80181f2:	0649      	lsls	r1, r1, #25
 80181f4:	bf48      	it	mi
 80181f6:	b2ad      	uxthmi	r5, r5
 80181f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80181fa:	4852      	ldr	r0, [pc, #328]	@ (8018344 <_printf_i+0x234>)
 80181fc:	6033      	str	r3, [r6, #0]
 80181fe:	bf14      	ite	ne
 8018200:	230a      	movne	r3, #10
 8018202:	2308      	moveq	r3, #8
 8018204:	2100      	movs	r1, #0
 8018206:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801820a:	6866      	ldr	r6, [r4, #4]
 801820c:	60a6      	str	r6, [r4, #8]
 801820e:	2e00      	cmp	r6, #0
 8018210:	db05      	blt.n	801821e <_printf_i+0x10e>
 8018212:	6821      	ldr	r1, [r4, #0]
 8018214:	432e      	orrs	r6, r5
 8018216:	f021 0104 	bic.w	r1, r1, #4
 801821a:	6021      	str	r1, [r4, #0]
 801821c:	d04b      	beq.n	80182b6 <_printf_i+0x1a6>
 801821e:	4616      	mov	r6, r2
 8018220:	fbb5 f1f3 	udiv	r1, r5, r3
 8018224:	fb03 5711 	mls	r7, r3, r1, r5
 8018228:	5dc7      	ldrb	r7, [r0, r7]
 801822a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801822e:	462f      	mov	r7, r5
 8018230:	42bb      	cmp	r3, r7
 8018232:	460d      	mov	r5, r1
 8018234:	d9f4      	bls.n	8018220 <_printf_i+0x110>
 8018236:	2b08      	cmp	r3, #8
 8018238:	d10b      	bne.n	8018252 <_printf_i+0x142>
 801823a:	6823      	ldr	r3, [r4, #0]
 801823c:	07df      	lsls	r7, r3, #31
 801823e:	d508      	bpl.n	8018252 <_printf_i+0x142>
 8018240:	6923      	ldr	r3, [r4, #16]
 8018242:	6861      	ldr	r1, [r4, #4]
 8018244:	4299      	cmp	r1, r3
 8018246:	bfde      	ittt	le
 8018248:	2330      	movle	r3, #48	@ 0x30
 801824a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801824e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8018252:	1b92      	subs	r2, r2, r6
 8018254:	6122      	str	r2, [r4, #16]
 8018256:	f8cd a000 	str.w	sl, [sp]
 801825a:	464b      	mov	r3, r9
 801825c:	aa03      	add	r2, sp, #12
 801825e:	4621      	mov	r1, r4
 8018260:	4640      	mov	r0, r8
 8018262:	f7ff fee7 	bl	8018034 <_printf_common>
 8018266:	3001      	adds	r0, #1
 8018268:	d14a      	bne.n	8018300 <_printf_i+0x1f0>
 801826a:	f04f 30ff 	mov.w	r0, #4294967295
 801826e:	b004      	add	sp, #16
 8018270:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018274:	6823      	ldr	r3, [r4, #0]
 8018276:	f043 0320 	orr.w	r3, r3, #32
 801827a:	6023      	str	r3, [r4, #0]
 801827c:	4832      	ldr	r0, [pc, #200]	@ (8018348 <_printf_i+0x238>)
 801827e:	2778      	movs	r7, #120	@ 0x78
 8018280:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8018284:	6823      	ldr	r3, [r4, #0]
 8018286:	6831      	ldr	r1, [r6, #0]
 8018288:	061f      	lsls	r7, r3, #24
 801828a:	f851 5b04 	ldr.w	r5, [r1], #4
 801828e:	d402      	bmi.n	8018296 <_printf_i+0x186>
 8018290:	065f      	lsls	r7, r3, #25
 8018292:	bf48      	it	mi
 8018294:	b2ad      	uxthmi	r5, r5
 8018296:	6031      	str	r1, [r6, #0]
 8018298:	07d9      	lsls	r1, r3, #31
 801829a:	bf44      	itt	mi
 801829c:	f043 0320 	orrmi.w	r3, r3, #32
 80182a0:	6023      	strmi	r3, [r4, #0]
 80182a2:	b11d      	cbz	r5, 80182ac <_printf_i+0x19c>
 80182a4:	2310      	movs	r3, #16
 80182a6:	e7ad      	b.n	8018204 <_printf_i+0xf4>
 80182a8:	4826      	ldr	r0, [pc, #152]	@ (8018344 <_printf_i+0x234>)
 80182aa:	e7e9      	b.n	8018280 <_printf_i+0x170>
 80182ac:	6823      	ldr	r3, [r4, #0]
 80182ae:	f023 0320 	bic.w	r3, r3, #32
 80182b2:	6023      	str	r3, [r4, #0]
 80182b4:	e7f6      	b.n	80182a4 <_printf_i+0x194>
 80182b6:	4616      	mov	r6, r2
 80182b8:	e7bd      	b.n	8018236 <_printf_i+0x126>
 80182ba:	6833      	ldr	r3, [r6, #0]
 80182bc:	6825      	ldr	r5, [r4, #0]
 80182be:	6961      	ldr	r1, [r4, #20]
 80182c0:	1d18      	adds	r0, r3, #4
 80182c2:	6030      	str	r0, [r6, #0]
 80182c4:	062e      	lsls	r6, r5, #24
 80182c6:	681b      	ldr	r3, [r3, #0]
 80182c8:	d501      	bpl.n	80182ce <_printf_i+0x1be>
 80182ca:	6019      	str	r1, [r3, #0]
 80182cc:	e002      	b.n	80182d4 <_printf_i+0x1c4>
 80182ce:	0668      	lsls	r0, r5, #25
 80182d0:	d5fb      	bpl.n	80182ca <_printf_i+0x1ba>
 80182d2:	8019      	strh	r1, [r3, #0]
 80182d4:	2300      	movs	r3, #0
 80182d6:	6123      	str	r3, [r4, #16]
 80182d8:	4616      	mov	r6, r2
 80182da:	e7bc      	b.n	8018256 <_printf_i+0x146>
 80182dc:	6833      	ldr	r3, [r6, #0]
 80182de:	1d1a      	adds	r2, r3, #4
 80182e0:	6032      	str	r2, [r6, #0]
 80182e2:	681e      	ldr	r6, [r3, #0]
 80182e4:	6862      	ldr	r2, [r4, #4]
 80182e6:	2100      	movs	r1, #0
 80182e8:	4630      	mov	r0, r6
 80182ea:	f7e8 f811 	bl	8000310 <memchr>
 80182ee:	b108      	cbz	r0, 80182f4 <_printf_i+0x1e4>
 80182f0:	1b80      	subs	r0, r0, r6
 80182f2:	6060      	str	r0, [r4, #4]
 80182f4:	6863      	ldr	r3, [r4, #4]
 80182f6:	6123      	str	r3, [r4, #16]
 80182f8:	2300      	movs	r3, #0
 80182fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80182fe:	e7aa      	b.n	8018256 <_printf_i+0x146>
 8018300:	6923      	ldr	r3, [r4, #16]
 8018302:	4632      	mov	r2, r6
 8018304:	4649      	mov	r1, r9
 8018306:	4640      	mov	r0, r8
 8018308:	47d0      	blx	sl
 801830a:	3001      	adds	r0, #1
 801830c:	d0ad      	beq.n	801826a <_printf_i+0x15a>
 801830e:	6823      	ldr	r3, [r4, #0]
 8018310:	079b      	lsls	r3, r3, #30
 8018312:	d413      	bmi.n	801833c <_printf_i+0x22c>
 8018314:	68e0      	ldr	r0, [r4, #12]
 8018316:	9b03      	ldr	r3, [sp, #12]
 8018318:	4298      	cmp	r0, r3
 801831a:	bfb8      	it	lt
 801831c:	4618      	movlt	r0, r3
 801831e:	e7a6      	b.n	801826e <_printf_i+0x15e>
 8018320:	2301      	movs	r3, #1
 8018322:	4632      	mov	r2, r6
 8018324:	4649      	mov	r1, r9
 8018326:	4640      	mov	r0, r8
 8018328:	47d0      	blx	sl
 801832a:	3001      	adds	r0, #1
 801832c:	d09d      	beq.n	801826a <_printf_i+0x15a>
 801832e:	3501      	adds	r5, #1
 8018330:	68e3      	ldr	r3, [r4, #12]
 8018332:	9903      	ldr	r1, [sp, #12]
 8018334:	1a5b      	subs	r3, r3, r1
 8018336:	42ab      	cmp	r3, r5
 8018338:	dcf2      	bgt.n	8018320 <_printf_i+0x210>
 801833a:	e7eb      	b.n	8018314 <_printf_i+0x204>
 801833c:	2500      	movs	r5, #0
 801833e:	f104 0619 	add.w	r6, r4, #25
 8018342:	e7f5      	b.n	8018330 <_printf_i+0x220>
 8018344:	08018a29 	.word	0x08018a29
 8018348:	08018a3a 	.word	0x08018a3a

0801834c <memmove>:
 801834c:	4288      	cmp	r0, r1
 801834e:	b510      	push	{r4, lr}
 8018350:	eb01 0402 	add.w	r4, r1, r2
 8018354:	d902      	bls.n	801835c <memmove+0x10>
 8018356:	4284      	cmp	r4, r0
 8018358:	4623      	mov	r3, r4
 801835a:	d807      	bhi.n	801836c <memmove+0x20>
 801835c:	1e43      	subs	r3, r0, #1
 801835e:	42a1      	cmp	r1, r4
 8018360:	d008      	beq.n	8018374 <memmove+0x28>
 8018362:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018366:	f803 2f01 	strb.w	r2, [r3, #1]!
 801836a:	e7f8      	b.n	801835e <memmove+0x12>
 801836c:	4402      	add	r2, r0
 801836e:	4601      	mov	r1, r0
 8018370:	428a      	cmp	r2, r1
 8018372:	d100      	bne.n	8018376 <memmove+0x2a>
 8018374:	bd10      	pop	{r4, pc}
 8018376:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801837a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801837e:	e7f7      	b.n	8018370 <memmove+0x24>

08018380 <_sbrk_r>:
 8018380:	b538      	push	{r3, r4, r5, lr}
 8018382:	4d06      	ldr	r5, [pc, #24]	@ (801839c <_sbrk_r+0x1c>)
 8018384:	2300      	movs	r3, #0
 8018386:	4604      	mov	r4, r0
 8018388:	4608      	mov	r0, r1
 801838a:	602b      	str	r3, [r5, #0]
 801838c:	f7ec fa0c 	bl	80047a8 <_sbrk>
 8018390:	1c43      	adds	r3, r0, #1
 8018392:	d102      	bne.n	801839a <_sbrk_r+0x1a>
 8018394:	682b      	ldr	r3, [r5, #0]
 8018396:	b103      	cbz	r3, 801839a <_sbrk_r+0x1a>
 8018398:	6023      	str	r3, [r4, #0]
 801839a:	bd38      	pop	{r3, r4, r5, pc}
 801839c:	240040e8 	.word	0x240040e8

080183a0 <_realloc_r>:
 80183a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80183a4:	4607      	mov	r7, r0
 80183a6:	4614      	mov	r4, r2
 80183a8:	460d      	mov	r5, r1
 80183aa:	b921      	cbnz	r1, 80183b6 <_realloc_r+0x16>
 80183ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80183b0:	4611      	mov	r1, r2
 80183b2:	f7ff bc5b 	b.w	8017c6c <_malloc_r>
 80183b6:	b92a      	cbnz	r2, 80183c4 <_realloc_r+0x24>
 80183b8:	f7ff fbec 	bl	8017b94 <_free_r>
 80183bc:	4625      	mov	r5, r4
 80183be:	4628      	mov	r0, r5
 80183c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80183c4:	f000 f81a 	bl	80183fc <_malloc_usable_size_r>
 80183c8:	4284      	cmp	r4, r0
 80183ca:	4606      	mov	r6, r0
 80183cc:	d802      	bhi.n	80183d4 <_realloc_r+0x34>
 80183ce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80183d2:	d8f4      	bhi.n	80183be <_realloc_r+0x1e>
 80183d4:	4621      	mov	r1, r4
 80183d6:	4638      	mov	r0, r7
 80183d8:	f7ff fc48 	bl	8017c6c <_malloc_r>
 80183dc:	4680      	mov	r8, r0
 80183de:	b908      	cbnz	r0, 80183e4 <_realloc_r+0x44>
 80183e0:	4645      	mov	r5, r8
 80183e2:	e7ec      	b.n	80183be <_realloc_r+0x1e>
 80183e4:	42b4      	cmp	r4, r6
 80183e6:	4622      	mov	r2, r4
 80183e8:	4629      	mov	r1, r5
 80183ea:	bf28      	it	cs
 80183ec:	4632      	movcs	r2, r6
 80183ee:	f7ff fbc3 	bl	8017b78 <memcpy>
 80183f2:	4629      	mov	r1, r5
 80183f4:	4638      	mov	r0, r7
 80183f6:	f7ff fbcd 	bl	8017b94 <_free_r>
 80183fa:	e7f1      	b.n	80183e0 <_realloc_r+0x40>

080183fc <_malloc_usable_size_r>:
 80183fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018400:	1f18      	subs	r0, r3, #4
 8018402:	2b00      	cmp	r3, #0
 8018404:	bfbc      	itt	lt
 8018406:	580b      	ldrlt	r3, [r1, r0]
 8018408:	18c0      	addlt	r0, r0, r3
 801840a:	4770      	bx	lr

0801840c <_init>:
 801840c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801840e:	bf00      	nop
 8018410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018412:	bc08      	pop	{r3}
 8018414:	469e      	mov	lr, r3
 8018416:	4770      	bx	lr

08018418 <_fini>:
 8018418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801841a:	bf00      	nop
 801841c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801841e:	bc08      	pop	{r3}
 8018420:	469e      	mov	lr, r3
 8018422:	4770      	bx	lr
