Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 13:36:25
gem5 executing on mnemosyne.ecn.purdue.edu, pid 32241
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/facesim/lpbt_s_power_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec facesim -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/facesim --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_s_power_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_s_power_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_s_power_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c91feb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c923f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c930f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c939f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c942f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c8cbf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c8d5f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c8def28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c8e7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c8eff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c8f9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c901f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c88bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c893f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c89cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c8a6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c8aff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c8b8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c8c1f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c84bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c853f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c85df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c865f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c86ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c878f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c881f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c80af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c812f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c81cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c825f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c830f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c838f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c842f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c7caf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c7d3f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c7dcf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c7e4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c7eef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c7f6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c800f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c808f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c792f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c79bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c7a5f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c7aef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c7b7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c7c0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c7c9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c754f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c75cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c766f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c76ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c777f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c780f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c70af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c713f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c71cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c726f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c72ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c737f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c73ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c748f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c6d1f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c6daf28>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c6e3c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c6eb6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c6f5128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c6f5b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c6fd5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c707080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c707ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c68f550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c68ff98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c698a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c6a14a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c6a1ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c6a9978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c6b3400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c6b3e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c6bc8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c6c4358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c6c4da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c64e828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c6572b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c657cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c660780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c66a208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c66ac50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c6726d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c67c160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c67cba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c684630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c60d0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c60db00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c617588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c617fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c61fa58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c6294e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c629f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c6329b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c638438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c638e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c643908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c5cc390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c5ccdd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c5d5860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c5df2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c5dfd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c5e67b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c5f0240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c5f0c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c5f9710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c601198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c601be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c58b668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c5930f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c593b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c59c5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c5a6048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c5a6a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c5ae518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c5aef60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c5b89e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c5c2470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c5c2eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c54a940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c5533c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5c553e10>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c55b780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c55b9b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c55bbe0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c55be10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c567080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c5672b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c5674e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c567710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c567940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c567b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c567da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c567fd0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c571240>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c571470>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c5716a0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c5718d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c571b00>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c571d30>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c571f60>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c57d1d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c57d400>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c57d630>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c57d860>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c57da90>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c57dcc0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c57def0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c589160>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c589390>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c5895c0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c5897f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c589a20>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5c589c50>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f9d5c4ee630>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f9d5c4eec50>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_s_power_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_s_power_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_s_power_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_facesim
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/facesim/cpt.651008916637500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/facesim/cpt.651008916637500
Real time: 195.57s
Total real time: 195.57s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/facesim/lpbt_s_power_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 651011123221000.  Starting simulation...
build/X86/sim/simulate.cc:194: info: Entering event queue @ 651011123855979.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 651011123855979 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  651.011123855979  simulated seconds
Real time: 0.90s
Total real time: 196.48s
Dumping and resetting stats...
Switched CPUS @ tick 651011123855979
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 651011123856768.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 651011130961187 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  651.011130961187  simulated seconds
Real time: 11.48s
Total real time: 214.39s
Dumping and resetting stats...
Done with simulation! Completely exiting...
