#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Mar 25 10:31:11 2021
# Process ID: 29280
# Current directory: /home/christian/git/ReconROS/demos/reconf_sort_matrixmul
# Command line: vivado
# Log file: /home/christian/git/ReconROS/demos/reconf_sort_matrixmul/vivado.log
# Journal file: /home/christian/git/ReconROS/demos/reconf_sort_matrixmul/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/pcores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
update_compile_order -fileset sources_1
set_property synth_checkpoint_mode None [get_files  /home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  /home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/design_1.bd]
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- cs.upb.de:reconos:reconos_clock:1.0 - reconos_clock_0
Adding cell -- cs.upb.de:reconos:reconos_memif_arbiter:1.0 - reconos_memif_arbiter_0
Adding cell -- cs.upb.de:reconos:reconos_memif_memory_controller:1.0 - reconos_memif_memory_controller_0
Adding cell -- cs.upb.de:reconos:reconos_memif_mmu_zynq:1.0 - reconos_memif_mmu_zynq_0
Adding cell -- cs.upb.de:reconos:reconos_osif_intc:1.0 - reconos_osif_intc_0
Adding cell -- cs.upb.de:reconos:reconos_osif:1.0 - reconos_osif_0
Adding cell -- cs.upb.de:reconos:reconos_proc_control:1.0 - reconos_proc_control_0
Adding cell -- cs.upb.de:reconos:timer:1.0 - timer_0
Adding cell -- cs.upb.de:reconos:rt_reconf:1.0 - slot_0
Adding cell -- cs.upb.de:reconos:rt_reconf:1.0 - slot_1
Adding cell -- cs.upb.de:reconos:reconos_fifo_async:1.0 - reconos_fifo_osif_hw2sw_0
Adding cell -- cs.upb.de:reconos:reconos_fifo_async:1.0 - reconos_fifo_osif_sw2hw_0
Adding cell -- cs.upb.de:reconos:reconos_fifo_async:1.0 - reconos_fifo_memif_hwt2mem_0
Adding cell -- cs.upb.de:reconos:reconos_fifo_async:1.0 - reconos_fifo_memif_mem2hwt_0
Adding cell -- cs.upb.de:reconos:reconos_fifo_async:1.0 - reconos_fifo_osif_hw2sw_1
Adding cell -- cs.upb.de:reconos:reconos_fifo_async:1.0 - reconos_fifo_osif_sw2hw_1
Adding cell -- cs.upb.de:reconos:reconos_fifo_async:1.0 - reconos_fifo_memif_hwt2mem_1
Adding cell -- cs.upb.de:reconos:reconos_fifo_async:1.0 - reconos_fifo_memif_mem2hwt_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_clock_0/CLK1_Out(undef) and /reconos_fifo_osif_sw2hw_0/FIFO_S_Clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_clock_0/CLK1_Out(undef) and /reconos_fifo_memif_mem2hwt_0/FIFO_S_Clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_clock_0/CLK1_Out(undef) and /reconos_fifo_osif_hw2sw_0/FIFO_M_Clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_clock_0/CLK1_Out(undef) and /reconos_fifo_memif_hwt2mem_0/FIFO_M_Clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_clock_0/CLK1_Out(undef) and /reconos_fifo_osif_sw2hw_1/FIFO_S_Clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_clock_0/CLK1_Out(undef) and /reconos_fifo_memif_mem2hwt_1/FIFO_S_Clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_clock_0/CLK1_Out(undef) and /reconos_fifo_osif_hw2sw_1/FIFO_M_Clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_clock_0/CLK1_Out(undef) and /reconos_fifo_memif_hwt2mem_1/FIFO_M_Clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_clock_0/CLK1_Out(undef) and /slot_0/HWT_Clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_clock_0/CLK1_Out(undef) and /slot_1/HWT_Clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_0(undef) and /slot_0/HWT_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_0(undef) and /reconos_fifo_memif_mem2hwt_0/FIFO_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_0(undef) and /reconos_fifo_memif_hwt2mem_0/FIFO_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_0(undef) and /reconos_fifo_osif_hw2sw_0/FIFO_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_0(undef) and /reconos_fifo_osif_sw2hw_0/FIFO_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_1(undef) and /slot_1/HWT_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_1(undef) and /reconos_fifo_memif_mem2hwt_1/FIFO_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_1(undef) and /reconos_fifo_memif_hwt2mem_1/FIFO_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_1(undef) and /reconos_fifo_osif_hw2sw_1/FIFO_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_1(undef) and /reconos_fifo_osif_sw2hw_1/FIFO_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /reconos_clock_0/CLK_Ref(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <design_1> from BD file </home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/reconos_proc_control_0/MMU_Tlb_Hits
/reconos_proc_control_0/MMU_Tlb_Misses
/timer_0/T_RST

VHDL Output written to : /home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_clock_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_memif_arbiter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_memif_memory_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_memif_mmu_zynq_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_osif_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_osif_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_proc_control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slot_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slot_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_fifo_osif_hw2sw_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_fifo_osif_sw2hw_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_fifo_memif_hwt2mem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_fifo_memif_mem2hwt_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_fifo_osif_hw2sw_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_fifo_osif_sw2hw_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_fifo_memif_hwt2mem_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_fifo_memif_mem2hwt_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hwt/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hwt/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem/s00_couplers/auto_us .
Exporting to file /home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 6189.531 ; gain = 119.172 ; free physical = 515 ; free virtual = 6904
export_ip_user_files -of_objects [get_files /home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.ip_user_files/sim_scripts -ip_user_files_dir /home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.ip_user_files -ipstatic_source_dir /home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.cache/compile_simlib/modelsim} {questa=/home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.cache/compile_simlib/questa} {ies=/home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.cache/compile_simlib/ies} {vcs=/home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.cache/compile_simlib/vcs} {riviera=/home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 25 10:32:07 2021...
