{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1633401357354 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AD7864Drv EP1C3T100C8 " "Selected device EP1C3T100C8 for design \"AD7864Drv\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1633401357393 ""}
{ "Info" "ICUT_CUT_YGR_PLL_CAN_ACHIEVE_RATIO_AND_PHASE_SHIFT" "pll:inst4\|altpll:altpll_component\|pll " "Implementing parameter values for PLL \"pll:inst4\|altpll:altpll_component\|pll\"" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:inst4\|altpll:altpll_component\|_clk0 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:inst4\|altpll:altpll_component\|_clk0 port" {  } {  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1633401357556 ""}  } { { "altpll.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "pll.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/pll.v" 90 0 0 } } { "basicfunctions.bdf" "" { Schematic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/basicfunctions.bdf" { { 16 88 328 168 "inst4" "" } } } }  } 0 15081 "Implementing parameter values for PLL \"%1!s!\"" 0 0 "Fitter" 0 -1 1633401357556 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_BAD_FANOUT_CLK3" "clk0 pll:inst4\|altpll:altpll_component\|pll " "Output port clk0 of PLL \"pll:inst4\|altpll:altpll_component\|pll\" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "pll.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/pll.v" 90 0 0 } } { "basicfunctions.bdf" "" { Schematic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/basicfunctions.bdf" { { 16 88 328 168 "inst4" "" } } } }  } 0 15579 "Output port %1!s! of PLL \"%2!s!\" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1633401357681 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1633401357699 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T100A8 " "Device EP1C3T100A8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633401357995 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1633401357995 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 6 " "Pin ~nCSO~ is reserved at location 6" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633401357997 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 17 " "Pin ~ASDO~ is reserved at location 17" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633401357997 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1633401357997 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AD7864Drv.sdc " "Synopsys Design Constraints File file not found: 'AD7864Drv.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1633401358136 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1633401358138 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1633401358142 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1633401358152 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633401358157 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633401358161 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1633401358311 ""}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "DQS I/O pins require 0 global routing resources" {  } {  } 0 186363 "DQS I/O pins require %1!d! global routing resources" 0 0 "Fitter" 0 -1 1633401358313 ""}
{ "Info" "IFYGR_FYGR_PLL_CLK_PROMOTION" "" "Promoted PLL clock signals" { { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "CLOCKPIN " "Promoted signal \"CLOCKPIN\" to use global clock (user assigned)" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCKPIN" } { 0 "CLOCKPIN" } } } } { "basicfunctions.bdf" "" { Schematic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/basicfunctions.bdf" { { 72 -96 80 88 "CLOCKPIN" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCKPIN } "NODE_NAME" } } { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCKPIN } } } { "temporary_test_loc" "" { Generic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 186369 "Promoted signal \"%1!s!\" to use global clock (user assigned)" 0 0 "Quartus II" 0 -1 1633401358315 ""} { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "pll:inst4\|altpll:altpll_component\|_clk0 " "Promoted signal \"pll:inst4\|altpll:altpll_component\|_clk0\" to use global clock (user assigned)" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pll:inst4\|altpll:altpll_component\|_clk0" } } } } { "basicfunctions.bdf" "" { Schematic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/basicfunctions.bdf" { { 16 88 328 168 "inst4" "" } } } } { "altpll.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 607 3 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:inst4|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 186369 "Promoted signal \"%1!s!\" to use global clock (user assigned)" 0 0 "Quartus II" 0 -1 1633401358315 ""}  } {  } 0 186365 "Promoted PLL clock signals" 0 0 "Fitter" 0 -1 1633401358315 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "PLL Placement Operation " "Completed PLL Placement Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1633401358316 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[1\] Global clock " "Automatically promoted some destinations of signal \"lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[1\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|counter_cella1 " "Destination \"lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_oeh.tdf" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/db/cntr_oeh.tdf" 226 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1633401358330 ""}  } { { "db/cntr_oeh.tdf" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/db/cntr_oeh.tdf" 226 8 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1633401358330 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Parallel2Serial4OneAD7265New:inst17\|rd_bar Global clock " "Automatically promoted some destinations of signal \"Parallel2Serial4OneAD7265New:inst17\|rd_bar\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Parallel2Serial4OneAD7265New:inst17\|rd_bar " "Destination \"Parallel2Serial4OneAD7265New:inst17\|rd_bar\" may be non-global or may not use global clock" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 20 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1633401358331 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Parallel2Serial4OneAD7265New:inst17\|cs_bar\[3\]~0 " "Destination \"Parallel2Serial4OneAD7265New:inst17\|cs_bar\[3\]~0\" may be non-global or may not use global clock" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 19 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1633401358331 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Parallel2Serial4OneAD7265New:inst17\|cs_bar\[2\]~1 " "Destination \"Parallel2Serial4OneAD7265New:inst17\|cs_bar\[2\]~1\" may be non-global or may not use global clock" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 19 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1633401358331 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Parallel2Serial4OneAD7265New:inst17\|cs_bar\[1\]~2 " "Destination \"Parallel2Serial4OneAD7265New:inst17\|cs_bar\[1\]~2\" may be non-global or may not use global clock" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 19 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1633401358331 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Parallel2Serial4OneAD7265New:inst17\|cs_bar\[0\]~3 " "Destination \"Parallel2Serial4OneAD7265New:inst17\|cs_bar\[0\]~3\" may be non-global or may not use global clock" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 19 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1633401358331 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ADC_RD " "Destination \"ADC_RD\" may be non-global or may not use global clock" {  } { { "basicfunctions.bdf" "" { Schematic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/basicfunctions.bdf" { { 592 400 576 608 "ADC_RD" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1633401358331 ""}  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 20 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1633401358331 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Parallel2Serial4OneAD7265New:inst17\|spi_rdy Global clock " "Automatically promoted some destinations of signal \"Parallel2Serial4OneAD7265New:inst17\|spi_rdy\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Parallel2Serial4OneAD7265New:inst17\|spi_rdy " "Destination \"Parallel2Serial4OneAD7265New:inst17\|spi_rdy\" may be non-global or may not use global clock" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 30 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1633401358332 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Parallel2Serial4OneAD7265New:inst17\|tmpcnter\[0\] " "Destination \"Parallel2Serial4OneAD7265New:inst17\|tmpcnter\[0\]\" may be non-global or may not use global clock" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 79 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1633401358332 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Parallel2Serial4OneAD7265New:inst17\|tmpcnter\[1\] " "Destination \"Parallel2Serial4OneAD7265New:inst17\|tmpcnter\[1\]\" may be non-global or may not use global clock" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 79 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1633401358332 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Parallel2Serial4OneAD7265New:inst17\|tmpcnter\[2\] " "Destination \"Parallel2Serial4OneAD7265New:inst17\|tmpcnter\[2\]\" may be non-global or may not use global clock" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 79 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1633401358332 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Parallel2Serial4OneAD7265New:inst17\|enable_channel~0 " "Destination \"Parallel2Serial4OneAD7265New:inst17\|enable_channel~0\" may be non-global or may not use global clock" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1633401358332 ""}  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 30 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1633401358332 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1633401358333 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1633401358337 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633401358364 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633401358365 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1633401358377 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 176242 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1633401358378 ""}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 176243 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "Fitter" 0 -1 1633401358405 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1633401358406 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633401358469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1633401358756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633401358956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1633401358972 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1633401359801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633401359802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1633401359847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1633401360402 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1633401360402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633401360796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1633401360800 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1633401360800 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1633401360816 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Completed Fixed Delay Chain Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1633401360819 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633401360821 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633401361202 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Completed Auto Delay Chain Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1633401361315 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633401361318 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/output_files/AD7864Drv.fit.smsg " "Generated suppressed messages file D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/output_files/AD7864Drv.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1633401361566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633401361862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 04 23:36:01 2021 " "Processing ended: Mon Oct 04 23:36:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633401361862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633401361862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633401361862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1633401361862 ""}
