
*** Running vivado
    with args -log design_1_ilmb_v10_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ilmb_v10_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Jan  9 02:31:23 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_ilmb_v10_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 627.855 ; gain = 199.090
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ilmb_v10_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 946579cc9e208a21 to dir: C:/Users/User/FPGA_Baremetal/FPGA_Baremetal.runs/design_1_ilmb_v10_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/User/FPGA_Baremetal/FPGA_Baremetal.cache/ip/2024.1/9/4/946579cc9e208a21/design_1_dlmb_v10_0.dcp to C:/Users/User/FPGA_Baremetal/FPGA_Baremetal.runs/design_1_ilmb_v10_0_synth_1/design_1_ilmb_v10_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/User/FPGA_Baremetal/FPGA_Baremetal.cache/ip/2024.1/9/4/946579cc9e208a21/design_1_dlmb_v10_0_sim_netlist.v to C:/Users/User/FPGA_Baremetal/FPGA_Baremetal.runs/design_1_ilmb_v10_0_synth_1/design_1_ilmb_v10_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/User/FPGA_Baremetal/FPGA_Baremetal.cache/ip/2024.1/9/4/946579cc9e208a21/design_1_dlmb_v10_0_sim_netlist.vhdl to C:/Users/User/FPGA_Baremetal/FPGA_Baremetal.runs/design_1_ilmb_v10_0_synth_1/design_1_ilmb_v10_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/User/FPGA_Baremetal/FPGA_Baremetal.cache/ip/2024.1/9/4/946579cc9e208a21/design_1_dlmb_v10_0_stub.v to C:/Users/User/FPGA_Baremetal/FPGA_Baremetal.runs/design_1_ilmb_v10_0_synth_1/design_1_ilmb_v10_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/User/FPGA_Baremetal/FPGA_Baremetal.cache/ip/2024.1/9/4/946579cc9e208a21/design_1_dlmb_v10_0_stub.vhdl to C:/Users/User/FPGA_Baremetal/FPGA_Baremetal.runs/design_1_ilmb_v10_0_synth_1/design_1_ilmb_v10_0_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_ilmb_v10_0, cache-ID = 946579cc9e208a21.
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 02:31:38 2025...
