m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab4_Aufgabe3
Edigilock
Z0 w1498665711
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 dC:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab5_Aufgabe1
Z4 8C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab5_Aufgabe1/digilock.vhd
Z5 FC:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab5_Aufgabe1/digilock.vhd
l0
L4
VB7cl`WnZV;iK:i7261[Ro1
!s100 mN`ZeYH[7_6AcDlemQYHA2
Z6 OV;C;10.5b;63
32
Z7 !s110 1498665715
!i10b 1
Z8 !s108 1498665715.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab5_Aufgabe1/digilock.vhd|
Z10 !s107 C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab5_Aufgabe1/digilock.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Abehave
R1
R2
DEx4 work 8 digilock 0 22 B7cl`WnZV;iK:i7261[Ro1
l19
L15
VK;c?E@^L[cS]H0WbPD_1A1
!s100 znO_E:IWBaZYCEV6X;HdP2
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Psharedcounter
w1498649910
R3
R4
R5
l0
L1
V3J83ReFEG;cT8S<<QM;0F3
!s100 8=TF>ec7=JI`Q3e[N2Jmn2
R6
32
!s110 1498649914
!i10b 1
!s108 1498649914.000000
R9
R10
!i113 1
R11
R12
Etb_digilock
Z13 w1498664693
R1
R2
R3
Z14 8C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab5_Aufgabe1/tb_digilock.vhd
Z15 FC:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab5_Aufgabe1/tb_digilock.vhd
l0
L4
VcebZR?GdXbz6D4SiTVXI11
!s100 8V1NR0kWNmn8=R`n0`LSg1
R6
32
R7
!i10b 1
R8
Z16 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab5_Aufgabe1/tb_digilock.vhd|
Z17 !s107 C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab5_Aufgabe1/tb_digilock.vhd|
!i113 1
R11
R12
Atestbench
R1
R2
Z18 DEx4 work 11 tb_digilock 0 22 cebZR?GdXbz6D4SiTVXI11
l22
L7
Z19 VM[AOSR]=fFVIAESAfi7Y]0
Z20 !s100 aRXRC@kY[bL3?T@2gDo7<2
R6
32
R7
!i10b 1
R8
R16
R17
!i113 1
R11
R12
