set_property SRC_FILE_INFO {cfile:/home/risc-v/Documents/freedom/pynq/pynq.srcs/sources_1/ip/processing_system7_0/processing_system7_0.xdc rfile:../pynq/pynq.srcs/sources_1/ip/processing_system7_0/processing_system7_0.xdc id:1 order:EARLY scoped_inst:ps7/inst} [current_design]
current_instance ps7/inst
set_property src_info {type:SCOPED_XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter clk_fpga_0 0.6
set_property src_info {type:SCOPED_XDC file:1 line:717 export:INPUT save:INPUT read:READ} [current_design]
set_property iostandard "LVCMOS18" [get_ports "PS_SRSTB"]
set_property src_info {type:SCOPED_XDC file:1 line:718 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN "B10" [get_ports "PS_SRSTB"]
set_property src_info {type:SCOPED_XDC file:1 line:719 export:INPUT save:INPUT read:READ} [current_design]
set_property slew "fast" [get_ports "PS_SRSTB"]
