#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\Reform\Programs\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Reform\Programs\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Reform\Programs\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Reform\Programs\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Reform\Programs\iverilog\lib\ivl\va_math.vpi";
S_000001a41019bfd0 .scope module, "reg_file_tb" "reg_file_tb" 2 5;
 .timescale -9 -12;
v000001a4101e3fd0_0 .var "D1", 31 0;
v000001a4101e4070_0 .net "Out1", 31 0, v000001a4101b3180_0;  1 drivers
v000001a4101e4110_0 .net "Out2", 31 0, v000001a4101e6c40_0;  1 drivers
v000001a4101e41b0_0 .var "R1", 4 0;
v000001a4101e4250_0 .var "R2", 4 0;
v000001a4101e42f0_0 .var "W1", 4 0;
S_000001a4101e68e0 .scope module, "register_file" "reg_file" 2 13, 3 1 0, S_000001a41019bfd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "R1";
    .port_info 1 /INPUT 5 "R2";
    .port_info 2 /INPUT 5 "W1";
    .port_info 3 /INPUT 32 "D1";
    .port_info 4 /OUTPUT 32 "Out1";
    .port_info 5 /OUTPUT 32 "Out2";
v000001a4101e6ba0_0 .net "D1", 31 0, v000001a4101e3fd0_0;  1 drivers
v000001a4101b3180_0 .var "Out1", 31 0;
v000001a4101e6c40_0 .var "Out2", 31 0;
v000001a4101e6ce0_0 .net "R1", 4 0, v000001a4101e41b0_0;  1 drivers
v000001a4101e3c40_0 .net "R2", 4 0, v000001a4101e4250_0;  1 drivers
v000001a4101e3ce0_0 .net "W1", 4 0, v000001a4101e42f0_0;  1 drivers
o000001a4101ec0f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001a4101e3d80_0 .net "WE", 0 0, o000001a4101ec0f8;  0 drivers
v000001a4101e3e20 .array "rf", 0 31, 31 0;
v000001a4101e3e20_0 .array/port v000001a4101e3e20, 0;
E_000001a4101d6860/0 .event anyedge, v000001a4101e6ba0_0, v000001a4101e3ce0_0, v000001a4101e6ce0_0, v000001a4101e3e20_0;
v000001a4101e3e20_1 .array/port v000001a4101e3e20, 1;
v000001a4101e3e20_2 .array/port v000001a4101e3e20, 2;
v000001a4101e3e20_3 .array/port v000001a4101e3e20, 3;
v000001a4101e3e20_4 .array/port v000001a4101e3e20, 4;
E_000001a4101d6860/1 .event anyedge, v000001a4101e3e20_1, v000001a4101e3e20_2, v000001a4101e3e20_3, v000001a4101e3e20_4;
v000001a4101e3e20_5 .array/port v000001a4101e3e20, 5;
v000001a4101e3e20_6 .array/port v000001a4101e3e20, 6;
v000001a4101e3e20_7 .array/port v000001a4101e3e20, 7;
v000001a4101e3e20_8 .array/port v000001a4101e3e20, 8;
E_000001a4101d6860/2 .event anyedge, v000001a4101e3e20_5, v000001a4101e3e20_6, v000001a4101e3e20_7, v000001a4101e3e20_8;
v000001a4101e3e20_9 .array/port v000001a4101e3e20, 9;
v000001a4101e3e20_10 .array/port v000001a4101e3e20, 10;
v000001a4101e3e20_11 .array/port v000001a4101e3e20, 11;
v000001a4101e3e20_12 .array/port v000001a4101e3e20, 12;
E_000001a4101d6860/3 .event anyedge, v000001a4101e3e20_9, v000001a4101e3e20_10, v000001a4101e3e20_11, v000001a4101e3e20_12;
v000001a4101e3e20_13 .array/port v000001a4101e3e20, 13;
v000001a4101e3e20_14 .array/port v000001a4101e3e20, 14;
v000001a4101e3e20_15 .array/port v000001a4101e3e20, 15;
v000001a4101e3e20_16 .array/port v000001a4101e3e20, 16;
E_000001a4101d6860/4 .event anyedge, v000001a4101e3e20_13, v000001a4101e3e20_14, v000001a4101e3e20_15, v000001a4101e3e20_16;
v000001a4101e3e20_17 .array/port v000001a4101e3e20, 17;
v000001a4101e3e20_18 .array/port v000001a4101e3e20, 18;
v000001a4101e3e20_19 .array/port v000001a4101e3e20, 19;
v000001a4101e3e20_20 .array/port v000001a4101e3e20, 20;
E_000001a4101d6860/5 .event anyedge, v000001a4101e3e20_17, v000001a4101e3e20_18, v000001a4101e3e20_19, v000001a4101e3e20_20;
v000001a4101e3e20_21 .array/port v000001a4101e3e20, 21;
v000001a4101e3e20_22 .array/port v000001a4101e3e20, 22;
v000001a4101e3e20_23 .array/port v000001a4101e3e20, 23;
v000001a4101e3e20_24 .array/port v000001a4101e3e20, 24;
E_000001a4101d6860/6 .event anyedge, v000001a4101e3e20_21, v000001a4101e3e20_22, v000001a4101e3e20_23, v000001a4101e3e20_24;
v000001a4101e3e20_25 .array/port v000001a4101e3e20, 25;
v000001a4101e3e20_26 .array/port v000001a4101e3e20, 26;
v000001a4101e3e20_27 .array/port v000001a4101e3e20, 27;
v000001a4101e3e20_28 .array/port v000001a4101e3e20, 28;
E_000001a4101d6860/7 .event anyedge, v000001a4101e3e20_25, v000001a4101e3e20_26, v000001a4101e3e20_27, v000001a4101e3e20_28;
v000001a4101e3e20_29 .array/port v000001a4101e3e20, 29;
v000001a4101e3e20_30 .array/port v000001a4101e3e20, 30;
v000001a4101e3e20_31 .array/port v000001a4101e3e20, 31;
E_000001a4101d6860/8 .event anyedge, v000001a4101e3e20_29, v000001a4101e3e20_30, v000001a4101e3e20_31, v000001a4101e3c40_0;
E_000001a4101d6860 .event/or E_000001a4101d6860/0, E_000001a4101d6860/1, E_000001a4101d6860/2, E_000001a4101d6860/3, E_000001a4101d6860/4, E_000001a4101d6860/5, E_000001a4101d6860/6, E_000001a4101d6860/7, E_000001a4101d6860/8;
    .scope S_000001a4101e68e0;
T_0 ;
    %wait E_000001a4101d6860;
    %load/vec4 v000001a4101e6ba0_0;
    %load/vec4 v000001a4101e3ce0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a4101e3e20, 0, 4;
    %load/vec4 v000001a4101e6ce0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001a4101e3e20, 4;
    %assign/vec4 v000001a4101b3180_0, 0;
    %load/vec4 v000001a4101e3c40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001a4101e3e20, 4;
    %assign/vec4 v000001a4101e6c40_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001a41019bfd0;
T_1 ;
    %vpi_call 2 17 "$dumpfile", "reg_file_tb.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a41019bfd0 {0 0 0};
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001a4101e41b0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001a4101e4250_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001a4101e42f0_0, 0, 5;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v000001a4101e3fd0_0, 0, 32;
    %vpi_call 2 20 "$display", "%d %d %d %d %d", v000001a4101e41b0_0, v000001a4101e4250_0, v000001a4101e42f0_0, v000001a4101e4070_0, v000001a4101e4110_0 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001a4101e41b0_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001a4101e4250_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001a4101e42f0_0, 0, 5;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001a4101e3fd0_0, 0, 32;
    %vpi_call 2 23 "$display", "%d %d %d %d %d", v000001a4101e41b0_0, v000001a4101e4250_0, v000001a4101e42f0_0, v000001a4101e4070_0, v000001a4101e4110_0 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001a4101e41b0_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001a4101e4250_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001a4101e42f0_0, 0, 5;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001a4101e3fd0_0, 0, 32;
    %vpi_call 2 26 "$display", "%d %d %d %d %d", v000001a4101e41b0_0, v000001a4101e4250_0, v000001a4101e42f0_0, v000001a4101e4070_0, v000001a4101e4110_0 {0 0 0};
    %delay 15000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_file_tb.v";
    "./reg_file.v";
