{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544137867332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544137867348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 17:11:07 2018 " "Processing started: Thu Dec 06 17:11:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544137867348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137867348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off newfinal -c newfinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off newfinal -c newfinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137867348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544137868614 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544137868614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newfinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file newfinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 newfinal " "Found entity 1: newfinal" {  } { { "newfinal.bdf" "" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137877221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137877221 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "newfinal " "Elaborating entity \"newfinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544137877721 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "finitestatemachine inst2 " "Block or symbol \"finitestatemachine\" of instance \"inst2\" overlaps another block or symbol" {  } { { "newfinal.bdf" "" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 600 1560 1656 728 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1544137877768 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "newfinal.bdf" "" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 1192 2680 2760 1209 "out3" "" } { 1208 2680 2760 1225 "out2" "" } { 1224 2680 2760 1241 "out1" "" } { 1240 2680 2760 1257 "out0" "" } { 1208 2680 2680 1224 "" "" } { 1224 2680 2680 1240 "" "" } { 1240 2680 2680 1256 "" "" } { 1256 2664 2681 1424 "out\[3..0\]" "" } { 1192 3352 3384 1209 "out7" "" } { 1208 3352 3384 1225 "out6" "" } { 1224 3352 3384 1241 "out5" "" } { 1240 3352 3384 1257 "out4" "" } { 1208 3352 3352 1224 "" "" } { 1224 3352 3352 1240 "" "" } { 1240 3352 3352 1256 "" "" } { 1256 3336 3353 1424 "out\[7..4\]" "" } { 1424 2680 3352 1424 "" "" } { 1408 2424 2680 1425 "out\[7..0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1544137877768 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/newfinal/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137877862 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137877862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst26 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst26\"" {  } { { "newfinal.bdf" "inst26" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 1176 2760 2880 1352 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137877878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst24 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst24\"" {  } { { "newfinal.bdf" "inst24" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 1376 2312 2424 1464 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137877940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst24 " "Elaborated megafunction instantiation \"BUSMUX:inst24\"" {  } { { "newfinal.bdf" "" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 1376 2312 2424 1464 "inst24" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137877956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst24 " "Instantiated megafunction \"BUSMUX:inst24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544137877956 ""}  } { { "newfinal.bdf" "" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 1376 2312 2424 1464 "inst24" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544137877956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst24\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst24\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137878034 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst24\|lpm_mux:\$00000 BUSMUX:inst24 " "Elaborated megafunction instantiation \"BUSMUX:inst24\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst24\"" {  } { { "busmux.tdf" "" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "newfinal.bdf" "" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 1376 2312 2424 1464 "inst24" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137878049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "U:/CPRE281/newfinal/db/mux_erc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137878143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137878143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc BUSMUX:inst24\|lpm_mux:\$00000\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"BUSMUX:inst24\|lpm_mux:\$00000\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137878143 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sixteenbitstotwoeightbits.v 1 1 " "Using design file sixteenbitstotwoeightbits.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sixteenbitstotwoeightbits " "Found entity 1: sixteenbitstotwoeightbits" {  } { { "sixteenbitstotwoeightbits.v" "" { Text "U:/CPRE281/newfinal/sixteenbitstotwoeightbits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137878393 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137878393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteenbitstotwoeightbits sixteenbitstotwoeightbits:inst23 " "Elaborating entity \"sixteenbitstotwoeightbits\" for hierarchy \"sixteenbitstotwoeightbits:inst23\"" {  } { { "newfinal.bdf" "inst23" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 1384 2040 2224 1464 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137878393 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eightbitsto16bit.v 1 1 " "Using design file eightbitsto16bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eightbitsto16bit " "Found entity 1: eightbitsto16bit" {  } { { "eightbitsto16bit.v" "" { Text "U:/CPRE281/newfinal/eightbitsto16bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137878581 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137878581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbitsto16bit eightbitsto16bit:inst10 " "Elaborating entity \"eightbitsto16bit\" for hierarchy \"eightbitsto16bit:inst10\"" {  } { { "newfinal.bdf" "inst10" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 528 1536 1728 608 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137878581 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registerfile.bdf 1 1 " "Using design file registerfile.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.bdf" "" { Schematic "U:/CPRE281/newfinal/registerfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137878690 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137878690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile registerfile:inst " "Elaborating entity \"registerfile\" for hierarchy \"registerfile:inst\"" {  } { { "newfinal.bdf" "inst" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 560 1192 1488 880 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137878706 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.bdf 1 1 " "Using design file register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/newfinal/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137878831 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137878831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register registerfile:inst\|register:inst10 " "Elaborating entity \"register\" for hierarchy \"registerfile:inst\|register:inst10\"" {  } { { "registerfile.bdf" "inst10" { Schematic "U:/CPRE281/newfinal/registerfile.bdf" { { 832 984 1080 960 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137878847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux registerfile:inst\|register:inst10\|21mux:inst1 " "Elaborating entity \"21mux\" for hierarchy \"registerfile:inst\|register:inst10\|21mux:inst1\"" {  } { { "register.bdf" "inst1" { Schematic "U:/CPRE281/newfinal/register.bdf" { { 240 320 440 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137878893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "registerfile:inst\|register:inst10\|21mux:inst1 " "Elaborated megafunction instantiation \"registerfile:inst\|register:inst10\|21mux:inst1\"" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/newfinal/register.bdf" { { 240 320 440 320 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137878925 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder2to4.v 1 1 " "Using design file decoder2to4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2to4 " "Found entity 1: Decoder2to4" {  } { { "decoder2to4.v" "" { Text "U:/CPRE281/newfinal/decoder2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137879003 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137879003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 registerfile:inst\|decoder2to4:inst14 " "Elaborating entity \"decoder2to4\" for hierarchy \"registerfile:inst\|decoder2to4:inst14\"" {  } { { "registerfile.bdf" "inst14" { Schematic "U:/CPRE281/newfinal/registerfile.bdf" { { 240 280 408 352 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137879003 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bitregister.bdf 1 1 " "Using design file 8bitregister.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bitregister " "Found entity 1: 8bitregister" {  } { { "8bitregister.bdf" "" { Schematic "U:/CPRE281/newfinal/8bitregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137879206 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137879206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitregister registerfile:inst\|8bitregister:inst7 " "Elaborating entity \"8bitregister\" for hierarchy \"registerfile:inst\|8bitregister:inst7\"" {  } { { "registerfile.bdf" "inst7" { Schematic "U:/CPRE281/newfinal/registerfile.bdf" { { 576 1024 1176 704 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137879206 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4to1withen.v 1 1 " "Using design file mux4to1withen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1withEN " "Found entity 1: mux4to1withEN" {  } { { "mux4to1withen.v" "" { Text "U:/CPRE281/newfinal/mux4to1withen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137879456 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137879456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1withEN registerfile:inst\|mux4to1withEN:inst3 " "Elaborating entity \"mux4to1withEN\" for hierarchy \"registerfile:inst\|mux4to1withEN:inst3\"" {  } { { "registerfile.bdf" "inst3" { Schematic "U:/CPRE281/newfinal/registerfile.bdf" { { 184 1456 1616 360 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137879472 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ctrlreadandwrite.v 1 1 " "Using design file ctrlreadandwrite.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ctrlreadandwrite " "Found entity 1: ctrlreadandwrite" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137879690 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137879690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrlreadandwrite ctrlreadandwrite:inst48 " "Elaborating entity \"ctrlreadandwrite\" for hierarchy \"ctrlreadandwrite:inst48\"" {  } { { "newfinal.bdf" "inst48" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 656 912 1056 832 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137879690 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WR_En ctrlreadandwrite.v(6) " "Verilog HDL Always Construct warning at ctrlreadandwrite.v(6): inferring latch(es) for variable \"WR_En\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544137879706 "|newfinal|ctrlreadandwrite:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WA_1 ctrlreadandwrite.v(6) " "Verilog HDL Always Construct warning at ctrlreadandwrite.v(6): inferring latch(es) for variable \"WA_1\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544137879706 "|newfinal|ctrlreadandwrite:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WA_0 ctrlreadandwrite.v(6) " "Verilog HDL Always Construct warning at ctrlreadandwrite.v(6): inferring latch(es) for variable \"WA_0\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544137879706 "|newfinal|ctrlreadandwrite:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RP_1 ctrlreadandwrite.v(6) " "Verilog HDL Always Construct warning at ctrlreadandwrite.v(6): inferring latch(es) for variable \"RP_1\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544137879706 "|newfinal|ctrlreadandwrite:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RP_0 ctrlreadandwrite.v(6) " "Verilog HDL Always Construct warning at ctrlreadandwrite.v(6): inferring latch(es) for variable \"RP_0\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544137879722 "|newfinal|ctrlreadandwrite:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RQ_1 ctrlreadandwrite.v(6) " "Verilog HDL Always Construct warning at ctrlreadandwrite.v(6): inferring latch(es) for variable \"RQ_1\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544137879722 "|newfinal|ctrlreadandwrite:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RQ_0 ctrlreadandwrite.v(6) " "Verilog HDL Always Construct warning at ctrlreadandwrite.v(6): inferring latch(es) for variable \"RQ_0\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544137879722 "|newfinal|ctrlreadandwrite:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R_EN ctrlreadandwrite.v(6) " "Verilog HDL Always Construct warning at ctrlreadandwrite.v(6): inferring latch(es) for variable \"R_EN\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544137879722 "|newfinal|ctrlreadandwrite:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_EN ctrlreadandwrite.v(20) " "Inferred latch for \"R_EN\" at ctrlreadandwrite.v(20)" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137879722 "|newfinal|ctrlreadandwrite:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RQ_0 ctrlreadandwrite.v(20) " "Inferred latch for \"RQ_0\" at ctrlreadandwrite.v(20)" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137879722 "|newfinal|ctrlreadandwrite:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RQ_1 ctrlreadandwrite.v(20) " "Inferred latch for \"RQ_1\" at ctrlreadandwrite.v(20)" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137879722 "|newfinal|ctrlreadandwrite:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RP_0 ctrlreadandwrite.v(20) " "Inferred latch for \"RP_0\" at ctrlreadandwrite.v(20)" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137879722 "|newfinal|ctrlreadandwrite:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RP_1 ctrlreadandwrite.v(20) " "Inferred latch for \"RP_1\" at ctrlreadandwrite.v(20)" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137879722 "|newfinal|ctrlreadandwrite:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WA_0 ctrlreadandwrite.v(20) " "Inferred latch for \"WA_0\" at ctrlreadandwrite.v(20)" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137879722 "|newfinal|ctrlreadandwrite:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WA_1 ctrlreadandwrite.v(20) " "Inferred latch for \"WA_1\" at ctrlreadandwrite.v(20)" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137879722 "|newfinal|ctrlreadandwrite:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WR_En ctrlreadandwrite.v(20) " "Inferred latch for \"WR_En\" at ctrlreadandwrite.v(20)" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137879722 "|newfinal|ctrlreadandwrite:inst4"}
{ "Warning" "WSGN_SEARCH_FILE" "decoder3to8.v 1 1 " "Using design file decoder3to8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "decoder3to8.v" "" { Text "U:/CPRE281/newfinal/decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137879831 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137879831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3to8 Decoder3to8:inst3 " "Elaborating entity \"Decoder3to8\" for hierarchy \"Decoder3to8:inst3\"" {  } { { "newfinal.bdf" "inst3" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 1136 1560 1688 1312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137879831 ""}
{ "Warning" "WSGN_SEARCH_FILE" "finitestatemachine.bdf 1 1 " "Using design file finitestatemachine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 finitestatemachine " "Found entity 1: finitestatemachine" {  } { { "finitestatemachine.bdf" "" { Schematic "U:/CPRE281/newfinal/finitestatemachine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137880003 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137880003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finitestatemachine finitestatemachine:inst2 " "Elaborating entity \"finitestatemachine\" for hierarchy \"finitestatemachine:inst2\"" {  } { { "newfinal.bdf" "inst2" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 600 1560 1656 728 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137880003 ""}
{ "Warning" "WSGN_SEARCH_FILE" "finitestatemachinealgorithm.v 1 1 " "Using design file finitestatemachinealgorithm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 finitestatemachinealgorithm " "Found entity 1: finitestatemachinealgorithm" {  } { { "finitestatemachinealgorithm.v" "" { Text "U:/CPRE281/newfinal/finitestatemachinealgorithm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137880128 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137880128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finitestatemachinealgorithm finitestatemachine:inst2\|finitestatemachinealgorithm:inst " "Elaborating entity \"finitestatemachinealgorithm\" for hierarchy \"finitestatemachine:inst2\|finitestatemachinealgorithm:inst\"" {  } { { "finitestatemachine.bdf" "inst" { Schematic "U:/CPRE281/newfinal/finitestatemachine.bdf" { { 224 1208 1336 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137880144 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.bdf 1 1 " "Using design file counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "U:/CPRE281/newfinal/counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137880284 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137880284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst34 " "Elaborating entity \"counter\" for hierarchy \"counter:inst34\"" {  } { { "newfinal.bdf" "inst34" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 1016 672 784 1112 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137880300 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/newfinal/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137880487 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137880487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 clock_divider_1024:inst1 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"clock_divider_1024:inst1\"" {  } { { "newfinal.bdf" "inst1" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 1168 624 776 1232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137880503 ""}
{ "Warning" "WSGN_SEARCH_FILE" "17b_parallel_shift.bdf 1 1 " "Using design file 17b_parallel_shift.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 17b_Parallel_Shift " "Found entity 1: 17b_Parallel_Shift" {  } { { "17b_parallel_shift.bdf" "" { Schematic "U:/CPRE281/newfinal/17b_parallel_shift.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137880800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137880800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "17b_Parallel_Shift 17b_Parallel_Shift:inst29 " "Elaborating entity \"17b_Parallel_Shift\" for hierarchy \"17b_Parallel_Shift:inst29\"" {  } { { "newfinal.bdf" "inst29" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 520 2200 2400 616 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137880816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst8 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst8\"" {  } { { "newfinal.bdf" "inst8" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 432 1800 1912 520 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137880862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst8 " "Elaborated megafunction instantiation \"BUSMUX:inst8\"" {  } { { "newfinal.bdf" "" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 432 1800 1912 520 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137880878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst8 " "Instantiated megafunction \"BUSMUX:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544137880878 ""}  } { { "newfinal.bdf" "" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 432 1800 1912 520 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544137880878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst8\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst8\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137880894 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst8\|lpm_mux:\$00000 BUSMUX:inst8 " "Elaborated megafunction instantiation \"BUSMUX:inst8\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst8\"" {  } { { "busmux.tdf" "" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "newfinal.bdf" "" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 432 1800 1912 520 "inst8" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137881034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "U:/CPRE281/newfinal/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137881128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137881128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc BUSMUX:inst8\|lpm_mux:\$00000\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"BUSMUX:inst8\|lpm_mux:\$00000\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137881144 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adderorsub.bdf 1 1 " "Using design file adderorsub.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adderOrSub " "Found entity 1: adderOrSub" {  } { { "adderorsub.bdf" "" { Schematic "U:/CPRE281/newfinal/adderorsub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137881425 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137881425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderOrSub adderOrSub:inst36 " "Elaborating entity \"adderOrSub\" for hierarchy \"adderOrSub:inst36\"" {  } { { "newfinal.bdf" "inst36" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 648 2264 2432 840 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137881441 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.bdf 1 1 " "Using design file fulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.bdf" "" { Schematic "U:/CPRE281/newfinal/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137881644 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137881644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder adderOrSub:inst36\|fulladder:inst18 " "Elaborating entity \"fulladder\" for hierarchy \"adderOrSub:inst36\|fulladder:inst18\"" {  } { { "adderorsub.bdf" "inst18" { Schematic "U:/CPRE281/newfinal/adderorsub.bdf" { { -112 648 744 -16 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137881644 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544137883395 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544137885493 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137885493 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "240 " "Implemented 240 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544137886430 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544137886430 ""} { "Info" "ICUT_CUT_TM_LCELLS" "190 " "Implemented 190 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544137886430 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544137886430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "684 " "Peak virtual memory: 684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544137886696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 17:11:26 2018 " "Processing ended: Thu Dec 06 17:11:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544137886696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544137886696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544137886696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137886696 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1544137889027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544137889027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 17:11:28 2018 " "Processing started: Thu Dec 06 17:11:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544137889027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1544137889027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off newfinal -c newfinal " "Command: quartus_fit --read_settings_files=off --write_settings_files=off newfinal -c newfinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1544137889027 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1544137889137 ""}
{ "Info" "0" "" "Project  = newfinal" {  } {  } 0 0 "Project  = newfinal" 0 0 "Fitter" 0 0 1544137889137 ""}
{ "Info" "0" "" "Revision = newfinal" {  } {  } 0 0 "Revision = newfinal" 0 0 "Fitter" 0 0 1544137889137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1544137889449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1544137889465 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "newfinal EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"newfinal\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544137889561 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544137889608 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544137889608 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544137890030 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544137890248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544137890248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544137890248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544137890248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544137890248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544137890248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544137890248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544137890248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544137890248 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1544137890248 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/newfinal/" { { 0 { 0 ""} 0 594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544137890248 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/newfinal/" { { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544137890248 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/newfinal/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544137890248 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/newfinal/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544137890248 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/newfinal/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544137890248 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1544137890248 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544137890264 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1544137891264 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "newfinal.sdc " "Synopsys Design Constraints File file not found: 'newfinal.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1544137891264 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1544137891264 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1544137891280 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1544137891280 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1544137891280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544137891296 ""}  } { { "newfinal.bdf" "" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 1192 184 352 1208 "clk" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/newfinal/" { { 0 { 0 ""} 0 589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544137891296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "21mux:inst21\|5  " "Automatically promoted node 21mux:inst21\|5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544137891296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst22 " "Destination node inst22" {  } { { "newfinal.bdf" "" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 760 1528 1576 824 "inst22" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/newfinal/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544137891296 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544137891296 ""}  } { { "21mux.bdf" "" { Schematic "c:/altera/intelfpga/18.0/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/newfinal/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544137891296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst22  " "Automatically promoted node inst22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544137891296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finitestatemachine:inst2\|inst1 " "Destination node finitestatemachine:inst2\|inst1" {  } { { "finitestatemachine.bdf" "" { Schematic "U:/CPRE281/newfinal/finitestatemachine.bdf" { { 160 1544 1608 240 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/newfinal/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544137891296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finitestatemachine:inst2\|inst2 " "Destination node finitestatemachine:inst2\|inst2" {  } { { "finitestatemachine.bdf" "" { Schematic "U:/CPRE281/newfinal/finitestatemachine.bdf" { { 328 1552 1616 408 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/newfinal/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544137891296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finitestatemachine:inst2\|inst3 " "Destination node finitestatemachine:inst2\|inst3" {  } { { "finitestatemachine.bdf" "" { Schematic "U:/CPRE281/newfinal/finitestatemachine.bdf" { { 496 1552 1616 576 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/newfinal/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544137891296 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544137891296 ""}  } { { "newfinal.bdf" "" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 760 1528 1576 824 "inst22" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/newfinal/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544137891296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider_1024:inst4\|inst10  " "Automatically promoted node clock_divider_1024:inst4\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544137891296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider_1024:inst4\|inst10~0 " "Destination node clock_divider_1024:inst4\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/newfinal/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/newfinal/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544137891296 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544137891296 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/newfinal/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/newfinal/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544137891296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter:inst34\|21mux:inst\|7  " "Automatically promoted node counter:inst34\|21mux:inst\|7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544137891296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:inst34\|inst1 " "Destination node counter:inst34\|inst1" {  } { { "counter.bdf" "" { Schematic "U:/CPRE281/newfinal/counter.bdf" { { 272 544 608 352 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/newfinal/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544137891296 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544137891296 ""}  } { { "21mux.bdf" "" { Schematic "c:/altera/intelfpga/18.0/quartus/libraries/others/maxplus2/21mux.bdf" { { 168 280 344 208 "7" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/newfinal/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544137891296 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544137891811 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544137891811 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544137891811 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544137891811 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544137891811 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1544137891811 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1544137891811 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544137891811 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544137891842 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1544137891842 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544137891842 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544137891905 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1544137892327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544137894760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544137894950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544137894983 ""}
