--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n 3
-fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23747 paths analyzed, 826 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.135ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_52 (SLICE_X45Y64.C5), 718 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.979ns (Levels of Logic = 13)
  Clock Path Skew:      -0.121ns (1.168 - 1.289)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y13.DOBDO1  Trcko_DOB             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X60Y69.D1      net (fanout=4)        0.891   doutb<1>
    SLICE_X60Y69.D       Tilo                  0.053   U11/_n0245<31>
                                                       U11/_n0245<31>1
    SLICE_X60Y69.C5      net (fanout=1)        0.203   U11/_n0245<31>
    SLICE_X60Y69.C       Tilo                  0.053   U11/_n0245<31>
                                                       U11/_n0245<31>2
    SLICE_X56Y69.B4      net (fanout=1)        0.510   U11/_n0245<31>1
    SLICE_X56Y69.B       Tilo                  0.053   U11/_n0245<31>2
                                                       U11/_n0245<31>3
    SLICE_X56Y69.A4      net (fanout=1)        0.309   U11/_n0245<31>2
    SLICE_X56Y69.A       Tilo                  0.053   U11/_n0245<31>2
                                                       U11/_n0245<31>4
    SLICE_X52Y65.D2      net (fanout=1)        0.810   U11/_n0245<31>3
    SLICE_X52Y65.D       Tilo                  0.053   U7/LED<3>
                                                       U11/_n0245<31>5
    SLICE_X52Y65.C5      net (fanout=1)        0.203   U11/_n0245<31>4
    SLICE_X52Y65.C       Tilo                  0.053   U7/LED<3>
                                                       U11/_n0245<31>6
    SLICE_X48Y66.B4      net (fanout=8)        0.563   U11/_n0245
    SLICE_X48Y66.B       Tilo                  0.053   Green_1_OBUF
                                                       U11/Mmux_green21
    SLICE_X48Y66.C6      net (fanout=2)        0.143   Green_1_OBUF
    SLICE_X48Y66.CMUX    Tilo                  0.296   Green_1_OBUF
                                                       U5/MUX1_DispData/Mmux_o_327
                                                       U5/MUX1_DispData/Mmux_o_2_f7_26
    SLICE_X46Y64.A1      net (fanout=12)       0.859   Disp_num<5>
    SLICE_X46Y64.A       Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_6
    SLICE_X47Y63.D2      net (fanout=2)        0.562   U6/SM1/HTS6/MSEG/XLXN_26
    SLICE_X47Y63.D       Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X47Y63.C5      net (fanout=1)        0.194   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X47Y63.C       Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X45Y64.D2      net (fanout=1)        0.561   U6/XLXN_390<52>
    SLICE_X45Y64.D       Tilo                  0.053   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X45Y64.C5      net (fanout=1)        0.194   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X45Y64.CLK     Tas                   0.018   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      8.979ns (2.977ns logic, 6.002ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.925ns (Levels of Logic = 13)
  Clock Path Skew:      -0.115ns (1.168 - 1.283)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO12 Trcko_DOB             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X60Y69.D2      net (fanout=3)        0.837   doutb<29>
    SLICE_X60Y69.D       Tilo                  0.053   U11/_n0245<31>
                                                       U11/_n0245<31>1
    SLICE_X60Y69.C5      net (fanout=1)        0.203   U11/_n0245<31>
    SLICE_X60Y69.C       Tilo                  0.053   U11/_n0245<31>
                                                       U11/_n0245<31>2
    SLICE_X56Y69.B4      net (fanout=1)        0.510   U11/_n0245<31>1
    SLICE_X56Y69.B       Tilo                  0.053   U11/_n0245<31>2
                                                       U11/_n0245<31>3
    SLICE_X56Y69.A4      net (fanout=1)        0.309   U11/_n0245<31>2
    SLICE_X56Y69.A       Tilo                  0.053   U11/_n0245<31>2
                                                       U11/_n0245<31>4
    SLICE_X52Y65.D2      net (fanout=1)        0.810   U11/_n0245<31>3
    SLICE_X52Y65.D       Tilo                  0.053   U7/LED<3>
                                                       U11/_n0245<31>5
    SLICE_X52Y65.C5      net (fanout=1)        0.203   U11/_n0245<31>4
    SLICE_X52Y65.C       Tilo                  0.053   U7/LED<3>
                                                       U11/_n0245<31>6
    SLICE_X48Y66.B4      net (fanout=8)        0.563   U11/_n0245
    SLICE_X48Y66.B       Tilo                  0.053   Green_1_OBUF
                                                       U11/Mmux_green21
    SLICE_X48Y66.C6      net (fanout=2)        0.143   Green_1_OBUF
    SLICE_X48Y66.CMUX    Tilo                  0.296   Green_1_OBUF
                                                       U5/MUX1_DispData/Mmux_o_327
                                                       U5/MUX1_DispData/Mmux_o_2_f7_26
    SLICE_X46Y64.A1      net (fanout=12)       0.859   Disp_num<5>
    SLICE_X46Y64.A       Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_6
    SLICE_X47Y63.D2      net (fanout=2)        0.562   U6/SM1/HTS6/MSEG/XLXN_26
    SLICE_X47Y63.D       Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X47Y63.C5      net (fanout=1)        0.194   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X47Y63.C       Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X45Y64.D2      net (fanout=1)        0.561   U6/XLXN_390<52>
    SLICE_X45Y64.D       Tilo                  0.053   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X45Y64.C5      net (fanout=1)        0.194   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X45Y64.CLK     Tas                   0.018   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      8.925ns (2.977ns logic, 5.948ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.925ns (Levels of Logic = 13)
  Clock Path Skew:      -0.115ns (1.168 - 1.283)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO12 Trcko_DOB             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X60Y69.D2      net (fanout=3)        0.837   doutb<29>
    SLICE_X60Y69.D       Tilo                  0.053   U11/_n0245<31>
                                                       U11/_n0245<31>1
    SLICE_X60Y69.C5      net (fanout=1)        0.203   U11/_n0245<31>
    SLICE_X60Y69.C       Tilo                  0.053   U11/_n0245<31>
                                                       U11/_n0245<31>2
    SLICE_X56Y69.B4      net (fanout=1)        0.510   U11/_n0245<31>1
    SLICE_X56Y69.B       Tilo                  0.053   U11/_n0245<31>2
                                                       U11/_n0245<31>3
    SLICE_X56Y69.A4      net (fanout=1)        0.309   U11/_n0245<31>2
    SLICE_X56Y69.A       Tilo                  0.053   U11/_n0245<31>2
                                                       U11/_n0245<31>4
    SLICE_X52Y65.D2      net (fanout=1)        0.810   U11/_n0245<31>3
    SLICE_X52Y65.D       Tilo                  0.053   U7/LED<3>
                                                       U11/_n0245<31>5
    SLICE_X52Y65.C5      net (fanout=1)        0.203   U11/_n0245<31>4
    SLICE_X52Y65.C       Tilo                  0.053   U7/LED<3>
                                                       U11/_n0245<31>6
    SLICE_X48Y66.B4      net (fanout=8)        0.563   U11/_n0245
    SLICE_X48Y66.B       Tilo                  0.053   Green_1_OBUF
                                                       U11/Mmux_green21
    SLICE_X48Y66.C6      net (fanout=2)        0.143   Green_1_OBUF
    SLICE_X48Y66.CMUX    Tilo                  0.296   Green_1_OBUF
                                                       U5/MUX1_DispData/Mmux_o_327
                                                       U5/MUX1_DispData/Mmux_o_2_f7_26
    SLICE_X46Y64.A1      net (fanout=12)       0.859   Disp_num<5>
    SLICE_X46Y64.A       Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_6
    SLICE_X47Y63.D2      net (fanout=2)        0.562   U6/SM1/HTS6/MSEG/XLXN_26
    SLICE_X47Y63.D       Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X47Y63.C5      net (fanout=1)        0.194   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X47Y63.C       Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X45Y64.D2      net (fanout=1)        0.561   U6/XLXN_390<52>
    SLICE_X45Y64.D       Tilo                  0.053   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X45Y64.C5      net (fanout=1)        0.194   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X45Y64.CLK     Tas                   0.018   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      8.925ns (2.977ns logic, 5.948ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_55 (SLICE_X46Y65.A4), 1002 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.802ns (Levels of Logic = 12)
  Clock Path Skew:      -0.122ns (1.167 - 1.289)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y13.DOBDO1  Trcko_DOB             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X60Y69.D1      net (fanout=4)        0.891   doutb<1>
    SLICE_X60Y69.D       Tilo                  0.053   U11/_n0245<31>
                                                       U11/_n0245<31>1
    SLICE_X60Y69.C5      net (fanout=1)        0.203   U11/_n0245<31>
    SLICE_X60Y69.C       Tilo                  0.053   U11/_n0245<31>
                                                       U11/_n0245<31>2
    SLICE_X56Y69.B4      net (fanout=1)        0.510   U11/_n0245<31>1
    SLICE_X56Y69.B       Tilo                  0.053   U11/_n0245<31>2
                                                       U11/_n0245<31>3
    SLICE_X56Y69.A4      net (fanout=1)        0.309   U11/_n0245<31>2
    SLICE_X56Y69.A       Tilo                  0.053   U11/_n0245<31>2
                                                       U11/_n0245<31>4
    SLICE_X52Y65.D2      net (fanout=1)        0.810   U11/_n0245<31>3
    SLICE_X52Y65.D       Tilo                  0.053   U7/LED<3>
                                                       U11/_n0245<31>5
    SLICE_X52Y65.C5      net (fanout=1)        0.203   U11/_n0245<31>4
    SLICE_X52Y65.C       Tilo                  0.053   U7/LED<3>
                                                       U11/_n0245<31>6
    SLICE_X49Y65.B1      net (fanout=8)        0.615   U11/_n0245
    SLICE_X49Y65.B       Tilo                  0.053   Green_0_OBUF
                                                       U11/Mmux_green11
    SLICE_X49Y65.C6      net (fanout=2)        0.139   Green_0_OBUF
    SLICE_X49Y65.CMUX    Tilo                  0.296   Green_0_OBUF
                                                       U5/MUX1_DispData/Mmux_o_326
                                                       U5/MUX1_DispData/Mmux_o_2_f7_25
    SLICE_X47Y64.A2      net (fanout=13)       0.763   Disp_num<4>
    SLICE_X47Y64.A       Tilo                  0.053   U6/XLXN_390<55>
                                                       U6/SM1/HTS6/MSEG/XLXI_7
    SLICE_X47Y64.D3      net (fanout=2)        0.591   U6/SM1/HTS6/MSEG/XLXN_27
    SLICE_X47Y64.D       Tilo                  0.053   U6/XLXN_390<55>
                                                       U6/SM1/HTS6/MSEG/XLXI_47
    SLICE_X46Y65.B1      net (fanout=1)        0.561   U6/XLXN_390<55>
    SLICE_X46Y65.B       Tilo                  0.053   U6/M2/buffer<56>
                                                       U6/M2/mux11411
    SLICE_X46Y65.A4      net (fanout=1)        0.319   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<55>
    SLICE_X46Y65.CLK     Tas                  -0.018   U6/M2/buffer<56>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      8.802ns (2.888ns logic, 5.914ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.748ns (Levels of Logic = 12)
  Clock Path Skew:      -0.116ns (1.167 - 1.283)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO12 Trcko_DOB             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X60Y69.D2      net (fanout=3)        0.837   doutb<29>
    SLICE_X60Y69.D       Tilo                  0.053   U11/_n0245<31>
                                                       U11/_n0245<31>1
    SLICE_X60Y69.C5      net (fanout=1)        0.203   U11/_n0245<31>
    SLICE_X60Y69.C       Tilo                  0.053   U11/_n0245<31>
                                                       U11/_n0245<31>2
    SLICE_X56Y69.B4      net (fanout=1)        0.510   U11/_n0245<31>1
    SLICE_X56Y69.B       Tilo                  0.053   U11/_n0245<31>2
                                                       U11/_n0245<31>3
    SLICE_X56Y69.A4      net (fanout=1)        0.309   U11/_n0245<31>2
    SLICE_X56Y69.A       Tilo                  0.053   U11/_n0245<31>2
                                                       U11/_n0245<31>4
    SLICE_X52Y65.D2      net (fanout=1)        0.810   U11/_n0245<31>3
    SLICE_X52Y65.D       Tilo                  0.053   U7/LED<3>
                                                       U11/_n0245<31>5
    SLICE_X52Y65.C5      net (fanout=1)        0.203   U11/_n0245<31>4
    SLICE_X52Y65.C       Tilo                  0.053   U7/LED<3>
                                                       U11/_n0245<31>6
    SLICE_X49Y65.B1      net (fanout=8)        0.615   U11/_n0245
    SLICE_X49Y65.B       Tilo                  0.053   Green_0_OBUF
                                                       U11/Mmux_green11
    SLICE_X49Y65.C6      net (fanout=2)        0.139   Green_0_OBUF
    SLICE_X49Y65.CMUX    Tilo                  0.296   Green_0_OBUF
                                                       U5/MUX1_DispData/Mmux_o_326
                                                       U5/MUX1_DispData/Mmux_o_2_f7_25
    SLICE_X47Y64.A2      net (fanout=13)       0.763   Disp_num<4>
    SLICE_X47Y64.A       Tilo                  0.053   U6/XLXN_390<55>
                                                       U6/SM1/HTS6/MSEG/XLXI_7
    SLICE_X47Y64.D3      net (fanout=2)        0.591   U6/SM1/HTS6/MSEG/XLXN_27
    SLICE_X47Y64.D       Tilo                  0.053   U6/XLXN_390<55>
                                                       U6/SM1/HTS6/MSEG/XLXI_47
    SLICE_X46Y65.B1      net (fanout=1)        0.561   U6/XLXN_390<55>
    SLICE_X46Y65.B       Tilo                  0.053   U6/M2/buffer<56>
                                                       U6/M2/mux11411
    SLICE_X46Y65.A4      net (fanout=1)        0.319   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<55>
    SLICE_X46Y65.CLK     Tas                  -0.018   U6/M2/buffer<56>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      8.748ns (2.888ns logic, 5.860ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.748ns (Levels of Logic = 12)
  Clock Path Skew:      -0.116ns (1.167 - 1.283)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO12 Trcko_DOB             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X60Y69.D2      net (fanout=3)        0.837   doutb<29>
    SLICE_X60Y69.D       Tilo                  0.053   U11/_n0245<31>
                                                       U11/_n0245<31>1
    SLICE_X60Y69.C5      net (fanout=1)        0.203   U11/_n0245<31>
    SLICE_X60Y69.C       Tilo                  0.053   U11/_n0245<31>
                                                       U11/_n0245<31>2
    SLICE_X56Y69.B4      net (fanout=1)        0.510   U11/_n0245<31>1
    SLICE_X56Y69.B       Tilo                  0.053   U11/_n0245<31>2
                                                       U11/_n0245<31>3
    SLICE_X56Y69.A4      net (fanout=1)        0.309   U11/_n0245<31>2
    SLICE_X56Y69.A       Tilo                  0.053   U11/_n0245<31>2
                                                       U11/_n0245<31>4
    SLICE_X52Y65.D2      net (fanout=1)        0.810   U11/_n0245<31>3
    SLICE_X52Y65.D       Tilo                  0.053   U7/LED<3>
                                                       U11/_n0245<31>5
    SLICE_X52Y65.C5      net (fanout=1)        0.203   U11/_n0245<31>4
    SLICE_X52Y65.C       Tilo                  0.053   U7/LED<3>
                                                       U11/_n0245<31>6
    SLICE_X49Y65.B1      net (fanout=8)        0.615   U11/_n0245
    SLICE_X49Y65.B       Tilo                  0.053   Green_0_OBUF
                                                       U11/Mmux_green11
    SLICE_X49Y65.C6      net (fanout=2)        0.139   Green_0_OBUF
    SLICE_X49Y65.CMUX    Tilo                  0.296   Green_0_OBUF
                                                       U5/MUX1_DispData/Mmux_o_326
                                                       U5/MUX1_DispData/Mmux_o_2_f7_25
    SLICE_X47Y64.A2      net (fanout=13)       0.763   Disp_num<4>
    SLICE_X47Y64.A       Tilo                  0.053   U6/XLXN_390<55>
                                                       U6/SM1/HTS6/MSEG/XLXI_7
    SLICE_X47Y64.D3      net (fanout=2)        0.591   U6/SM1/HTS6/MSEG/XLXN_27
    SLICE_X47Y64.D       Tilo                  0.053   U6/XLXN_390<55>
                                                       U6/SM1/HTS6/MSEG/XLXI_47
    SLICE_X46Y65.B1      net (fanout=1)        0.561   U6/XLXN_390<55>
    SLICE_X46Y65.B       Tilo                  0.053   U6/M2/buffer<56>
                                                       U6/M2/mux11411
    SLICE_X46Y65.A4      net (fanout=1)        0.319   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<55>
    SLICE_X46Y65.CLK     Tas                  -0.018   U6/M2/buffer<56>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      8.748ns (2.888ns logic, 5.860ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_58 (SLICE_X48Y60.C5), 534 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_58 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.691ns (Levels of Logic = 12)
  Clock Path Skew:      -0.123ns (1.166 - 1.289)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y13.DOBDO1  Trcko_DOB             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X60Y69.D1      net (fanout=4)        0.891   doutb<1>
    SLICE_X60Y69.D       Tilo                  0.053   U11/_n0245<31>
                                                       U11/_n0245<31>1
    SLICE_X60Y69.C5      net (fanout=1)        0.203   U11/_n0245<31>
    SLICE_X60Y69.C       Tilo                  0.053   U11/_n0245<31>
                                                       U11/_n0245<31>2
    SLICE_X56Y69.B4      net (fanout=1)        0.510   U11/_n0245<31>1
    SLICE_X56Y69.B       Tilo                  0.053   U11/_n0245<31>2
                                                       U11/_n0245<31>3
    SLICE_X56Y69.A4      net (fanout=1)        0.309   U11/_n0245<31>2
    SLICE_X56Y69.A       Tilo                  0.053   U11/_n0245<31>2
                                                       U11/_n0245<31>4
    SLICE_X52Y65.D2      net (fanout=1)        0.810   U11/_n0245<31>3
    SLICE_X52Y65.D       Tilo                  0.053   U7/LED<3>
                                                       U11/_n0245<31>5
    SLICE_X52Y65.C5      net (fanout=1)        0.203   U11/_n0245<31>4
    SLICE_X52Y65.C       Tilo                  0.053   U7/LED<3>
                                                       U11/_n0245<31>6
    SLICE_X52Y63.B1      net (fanout=8)        0.705   U11/_n0245
    SLICE_X52Y63.B       Tilo                  0.053   Blue_2_OBUF
                                                       U11/Mmux_blue31
    SLICE_X52Y63.C6      net (fanout=2)        0.143   Blue_2_OBUF
    SLICE_X52Y63.CMUX    Tilo                  0.296   Blue_2_OBUF
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X50Y59.C1      net (fanout=13)       0.877   Disp_num<2>
    SLICE_X50Y59.C       Tilo                  0.053   U6/XLXN_390<58>
                                                       U6/SM1/HTS7/MSEG/XLXI_7
    SLICE_X50Y59.D4      net (fanout=2)        0.342   U6/SM1/HTS7/MSEG/XLXN_27
    SLICE_X50Y59.D       Tilo                  0.053   U6/XLXN_390<58>
                                                       U6/SM1/HTS7/MSEG/XLXI_52
    SLICE_X48Y60.D2      net (fanout=1)        0.571   U6/XLXN_390<58>
    SLICE_X48Y60.D       Tilo                  0.053   U6/M2/buffer<58>
                                                       U6/M2/mux11711
    SLICE_X48Y60.C5      net (fanout=1)        0.203   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<58>
    SLICE_X48Y60.CLK     Tas                   0.018   U6/M2/buffer<58>
                                                       U6/M2/buffer_58_rstpot
                                                       U6/M2/buffer_58
    -------------------------------------------------  ---------------------------
    Total                                      8.691ns (2.924ns logic, 5.767ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_58 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.637ns (Levels of Logic = 12)
  Clock Path Skew:      -0.117ns (1.166 - 1.283)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO12 Trcko_DOB             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X60Y69.D2      net (fanout=3)        0.837   doutb<29>
    SLICE_X60Y69.D       Tilo                  0.053   U11/_n0245<31>
                                                       U11/_n0245<31>1
    SLICE_X60Y69.C5      net (fanout=1)        0.203   U11/_n0245<31>
    SLICE_X60Y69.C       Tilo                  0.053   U11/_n0245<31>
                                                       U11/_n0245<31>2
    SLICE_X56Y69.B4      net (fanout=1)        0.510   U11/_n0245<31>1
    SLICE_X56Y69.B       Tilo                  0.053   U11/_n0245<31>2
                                                       U11/_n0245<31>3
    SLICE_X56Y69.A4      net (fanout=1)        0.309   U11/_n0245<31>2
    SLICE_X56Y69.A       Tilo                  0.053   U11/_n0245<31>2
                                                       U11/_n0245<31>4
    SLICE_X52Y65.D2      net (fanout=1)        0.810   U11/_n0245<31>3
    SLICE_X52Y65.D       Tilo                  0.053   U7/LED<3>
                                                       U11/_n0245<31>5
    SLICE_X52Y65.C5      net (fanout=1)        0.203   U11/_n0245<31>4
    SLICE_X52Y65.C       Tilo                  0.053   U7/LED<3>
                                                       U11/_n0245<31>6
    SLICE_X52Y63.B1      net (fanout=8)        0.705   U11/_n0245
    SLICE_X52Y63.B       Tilo                  0.053   Blue_2_OBUF
                                                       U11/Mmux_blue31
    SLICE_X52Y63.C6      net (fanout=2)        0.143   Blue_2_OBUF
    SLICE_X52Y63.CMUX    Tilo                  0.296   Blue_2_OBUF
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X50Y59.C1      net (fanout=13)       0.877   Disp_num<2>
    SLICE_X50Y59.C       Tilo                  0.053   U6/XLXN_390<58>
                                                       U6/SM1/HTS7/MSEG/XLXI_7
    SLICE_X50Y59.D4      net (fanout=2)        0.342   U6/SM1/HTS7/MSEG/XLXN_27
    SLICE_X50Y59.D       Tilo                  0.053   U6/XLXN_390<58>
                                                       U6/SM1/HTS7/MSEG/XLXI_52
    SLICE_X48Y60.D2      net (fanout=1)        0.571   U6/XLXN_390<58>
    SLICE_X48Y60.D       Tilo                  0.053   U6/M2/buffer<58>
                                                       U6/M2/mux11711
    SLICE_X48Y60.C5      net (fanout=1)        0.203   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<58>
    SLICE_X48Y60.CLK     Tas                   0.018   U6/M2/buffer<58>
                                                       U6/M2/buffer_58_rstpot
                                                       U6/M2/buffer_58
    -------------------------------------------------  ---------------------------
    Total                                      8.637ns (2.924ns logic, 5.713ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_58 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.637ns (Levels of Logic = 12)
  Clock Path Skew:      -0.117ns (1.166 - 1.283)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO12 Trcko_DOB             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X60Y69.D2      net (fanout=3)        0.837   doutb<29>
    SLICE_X60Y69.D       Tilo                  0.053   U11/_n0245<31>
                                                       U11/_n0245<31>1
    SLICE_X60Y69.C5      net (fanout=1)        0.203   U11/_n0245<31>
    SLICE_X60Y69.C       Tilo                  0.053   U11/_n0245<31>
                                                       U11/_n0245<31>2
    SLICE_X56Y69.B4      net (fanout=1)        0.510   U11/_n0245<31>1
    SLICE_X56Y69.B       Tilo                  0.053   U11/_n0245<31>2
                                                       U11/_n0245<31>3
    SLICE_X56Y69.A4      net (fanout=1)        0.309   U11/_n0245<31>2
    SLICE_X56Y69.A       Tilo                  0.053   U11/_n0245<31>2
                                                       U11/_n0245<31>4
    SLICE_X52Y65.D2      net (fanout=1)        0.810   U11/_n0245<31>3
    SLICE_X52Y65.D       Tilo                  0.053   U7/LED<3>
                                                       U11/_n0245<31>5
    SLICE_X52Y65.C5      net (fanout=1)        0.203   U11/_n0245<31>4
    SLICE_X52Y65.C       Tilo                  0.053   U7/LED<3>
                                                       U11/_n0245<31>6
    SLICE_X52Y63.B1      net (fanout=8)        0.705   U11/_n0245
    SLICE_X52Y63.B       Tilo                  0.053   Blue_2_OBUF
                                                       U11/Mmux_blue31
    SLICE_X52Y63.C6      net (fanout=2)        0.143   Blue_2_OBUF
    SLICE_X52Y63.CMUX    Tilo                  0.296   Blue_2_OBUF
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X50Y59.C1      net (fanout=13)       0.877   Disp_num<2>
    SLICE_X50Y59.C       Tilo                  0.053   U6/XLXN_390<58>
                                                       U6/SM1/HTS7/MSEG/XLXI_7
    SLICE_X50Y59.D4      net (fanout=2)        0.342   U6/SM1/HTS7/MSEG/XLXN_27
    SLICE_X50Y59.D       Tilo                  0.053   U6/XLXN_390<58>
                                                       U6/SM1/HTS7/MSEG/XLXI_52
    SLICE_X48Y60.D2      net (fanout=1)        0.571   U6/XLXN_390<58>
    SLICE_X48Y60.D       Tilo                  0.053   U6/M2/buffer<58>
                                                       U6/M2/mux11711
    SLICE_X48Y60.C5      net (fanout=1)        0.203   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<58>
    SLICE_X48Y60.CLK     Tas                   0.018   U6/M2/buffer<58>
                                                       U6/M2/buffer_58_rstpot
                                                       U6/M2/buffer_58
    -------------------------------------------------  ---------------------------
    Total                                      8.637ns (2.924ns logic, 5.713ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ps2/negedge_ps2_clk_shift (SLICE_X52Y48.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ps2/ps2_clk_sign0 (FF)
  Destination:          ps2/negedge_ps2_clk_shift (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ps2/ps2_clk_sign0 to ps2/negedge_ps2_clk_shift
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y48.BQ      Tcko                  0.100   ps2/ps2_clk_sign3
                                                       ps2/ps2_clk_sign0
    SLICE_X52Y48.D6      net (fanout=2)        0.069   ps2/ps2_clk_sign0
    SLICE_X52Y48.CLK     Tah         (-Th)     0.033   ps2/negedge_ps2_clk_shift
                                                       ps2/_n0077_inv21
                                                       ps2/negedge_ps2_clk_shift
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.067ns logic, 0.069ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point ps2/negedge_ps2_clk_shift (SLICE_X52Y48.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ps2/ps2_clk_sign3 (FF)
  Destination:          ps2/negedge_ps2_clk_shift (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.151ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ps2/ps2_clk_sign3 to ps2/negedge_ps2_clk_shift
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y48.DQ      Tcko                  0.100   ps2/ps2_clk_sign3
                                                       ps2/ps2_clk_sign3
    SLICE_X52Y48.D5      net (fanout=1)        0.084   ps2/ps2_clk_sign3
    SLICE_X52Y48.CLK     Tah         (-Th)     0.033   ps2/negedge_ps2_clk_shift
                                                       ps2/_n0077_inv21
                                                       ps2/negedge_ps2_clk_shift
    -------------------------------------------------  ---------------------------
    Total                                      0.151ns (0.067ns logic, 0.084ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point ps2/negedge_ps2_clk_shift (SLICE_X52Y48.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.185ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ps2/ps2_clk_sign2 (FF)
  Destination:          ps2/negedge_ps2_clk_shift (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.196ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ps2/ps2_clk_sign2 to ps2/negedge_ps2_clk_shift
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y48.CQ      Tcko                  0.100   ps2/ps2_clk_sign3
                                                       ps2/ps2_clk_sign2
    SLICE_X52Y48.D4      net (fanout=2)        0.129   ps2/ps2_clk_sign2
    SLICE_X52Y48.CLK     Tah         (-Th)     0.033   ps2/negedge_ps2_clk_shift
                                                       ps2/_n0077_inv21
                                                       ps2/negedge_ps2_clk_shift
    -------------------------------------------------  ---------------------------
    Total                                      0.196ns (0.067ns logic, 0.129ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y13.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y13.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y13.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    9.135|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 23747 paths, 0 nets, and 2437 connections

Design statistics:
   Minimum period:   9.135ns{1}   (Maximum frequency: 109.469MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 21 00:38:47 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5119 MB



