<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PLL_20190608.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="PLL_EXM.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PLL_EXM.cmd_log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="PLL_EXM.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PLL_EXM.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PLL_EXM.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PLL_EXM.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="PLL_EXM.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PLL_EXM.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="PLL_EXM.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="PLL_EXM.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="PLL_EXM.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PLL_EXM.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="PLL_EXM.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PLL_EXM.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PLL_EXM.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="PLL_EXM.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="PLL_EXM.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="PLL_EXM.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="PLL_EXM.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="PLL_EXM.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PLL_EXM.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PLL_EXM_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="PLL_EXM_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PLL_EXM_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PLL_EXM_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PLL_EXM_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="PLL_EXM_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PLL_EXM_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PLL_EXM_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="PLL_EXM_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="PLL_EXM_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PLL_EXM_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PLL_EXM_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="PLL_EXM_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="PLL_EXM_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PLL_EXM_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="PLL_TB.fdo"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="pll_exm.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="pll_exm.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="pll_exm.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="pll_test_tb.fdo"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="src/PLL_20190608.v" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="src/coregen.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1559925549" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1559925549">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1559926583" xil_pn:in_ck="-2460972056154048638" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1559926583">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PLL_TB.v"/>
      <outfile xil_pn:name="src/PLL_20190608.v"/>
      <outfile xil_pn:name="src/PLL_EXM_20190608.v"/>
    </transform>
    <transform xil_pn:end_ts="1559926583" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5297132963263778483" xil_pn:start_ts="1559926583">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559926583" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2291809428955507825" xil_pn:start_ts="1559926583">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559926381" xil_pn:in_ck="4875175343253570000" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7528083207173785134" xil_pn:start_ts="1559926381">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="src/PLL_20190608.v"/>
    </transform>
    <transform xil_pn:end_ts="1559926583" xil_pn:in_ck="-2460972056154048638" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1559926583">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PLL_TB.v"/>
      <outfile xil_pn:name="src/PLL_20190608.v"/>
      <outfile xil_pn:name="src/PLL_EXM_20190608.v"/>
    </transform>
    <transform xil_pn:end_ts="1559926585" xil_pn:in_ck="-2460972056154048638" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-7585867988192137513" xil_pn:start_ts="1559926583">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="pll_test_tb.fdo"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1559925354" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1559925354">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1559925354" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1284223380195806822" xil_pn:start_ts="1559925354">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559926226" xil_pn:in_ck="4875175343253570000" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7528083207173785134" xil_pn:start_ts="1559926226">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="src/PLL_20190608.v"/>
    </transform>
    <transform xil_pn:end_ts="1559925354" xil_pn:in_ck="-5139910336018147777" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1559925354">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559925354" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6055920188669704232" xil_pn:start_ts="1559925354">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559925354" xil_pn:in_ck="-5139910336018147777" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745411629038" xil_pn:start_ts="1559925354">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559925354" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5614919715767936840" xil_pn:start_ts="1559925354">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559926267" xil_pn:in_ck="7327732207090932801" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7259534745291032957" xil_pn:start_ts="1559926259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PLL_EXM.lso"/>
      <outfile xil_pn:name="PLL_EXM.ngc"/>
      <outfile xil_pn:name="PLL_EXM.ngr"/>
      <outfile xil_pn:name="PLL_EXM.prj"/>
      <outfile xil_pn:name="PLL_EXM.stx"/>
      <outfile xil_pn:name="PLL_EXM.syr"/>
      <outfile xil_pn:name="PLL_EXM.xst"/>
      <outfile xil_pn:name="PLL_EXM_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1559926282" xil_pn:in_ck="-1278977802746604783" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981236330482899" xil_pn:start_ts="1559926282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559926288" xil_pn:in_ck="8375611104402705028" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4338610629621765359" xil_pn:start_ts="1559926282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PLL_EXM.bld"/>
      <outfile xil_pn:name="PLL_EXM.ngd"/>
      <outfile xil_pn:name="PLL_EXM_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1559926294" xil_pn:in_ck="8375611104402705029" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="111412226054857016" xil_pn:start_ts="1559926288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PLL_EXM.pcf"/>
      <outfile xil_pn:name="PLL_EXM_map.map"/>
      <outfile xil_pn:name="PLL_EXM_map.mrp"/>
      <outfile xil_pn:name="PLL_EXM_map.ncd"/>
      <outfile xil_pn:name="PLL_EXM_map.ngm"/>
      <outfile xil_pn:name="PLL_EXM_map.xrpt"/>
      <outfile xil_pn:name="PLL_EXM_summary.xml"/>
      <outfile xil_pn:name="PLL_EXM_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1559926305" xil_pn:in_ck="-2270639124309470178" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1559926294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PLL_EXM.ncd"/>
      <outfile xil_pn:name="PLL_EXM.pad"/>
      <outfile xil_pn:name="PLL_EXM.par"/>
      <outfile xil_pn:name="PLL_EXM.ptwx"/>
      <outfile xil_pn:name="PLL_EXM.unroutes"/>
      <outfile xil_pn:name="PLL_EXM.xpi"/>
      <outfile xil_pn:name="PLL_EXM_pad.csv"/>
      <outfile xil_pn:name="PLL_EXM_pad.txt"/>
      <outfile xil_pn:name="PLL_EXM_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1559926317" xil_pn:in_ck="126164620091070100" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1559926307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PLL_EXM.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="pll_exm.bgn"/>
      <outfile xil_pn:name="pll_exm.bit"/>
      <outfile xil_pn:name="pll_exm.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1559926305" xil_pn:in_ck="8375611104402704897" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1559926301">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PLL_EXM.twr"/>
      <outfile xil_pn:name="PLL_EXM.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
