{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699681859733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699681859733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 16:50:59 2023 " "Processing started: Sat Nov 11 16:50:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699681859733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681859733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off smolprocee -c smolprocee " "Command: quartus_map --read_settings_files=on --write_settings_files=off smolprocee -c smolprocee" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681859733 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699681859868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699681859869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/clock_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/clock_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SystemClockDomainManager " "Found entity 1: SystemClockDomainManager" {  } { { "../../rtl/src/clock_manager.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/clock_manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699681865858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681865858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/main_quartus.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/main_quartus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smolprocee " "Found entity 1: smolprocee" {  } { { "../../rtl/src/main_quartus.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/main_quartus.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699681865859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681865859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../../rtl/src/regfile.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699681865859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681865859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/opcode_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/opcode_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 opcode_rom " "Found entity 1: opcode_rom" {  } { { "../../rtl/src/opcode_rom.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/opcode_rom.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699681865860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681865860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../../rtl/src/memory.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699681865860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681865860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "../../rtl/src/fetch.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699681865861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681865861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "../../rtl/src/execute.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699681865861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681865861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "../../rtl/src/decode.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699681865862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681865862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../../rtl/src/cpu.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699681865862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681865862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../rtl/src/alu.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699681865863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681865863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/Projects/Quartus/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699681865863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681865863 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "smolprocee " "Elaborating entity \"smolprocee\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699681865898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SystemClockDomainManager SystemClockDomainManager:clk_manager " "Elaborating entity \"SystemClockDomainManager\" for hierarchy \"SystemClockDomainManager:clk_manager\"" {  } { { "../../rtl/src/main_quartus.sv" "clk_manager" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/main_quartus.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699681865902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll SystemClockDomainManager:clk_manager\|pll:pll " "Elaborating entity \"pll\" for hierarchy \"SystemClockDomainManager:clk_manager\|pll:pll\"" {  } { { "../../rtl/src/clock_manager.sv" "pll" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/clock_manager.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699681865909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SystemClockDomainManager:clk_manager\|pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SystemClockDomainManager:clk_manager\|pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/Projects/Quartus/pll.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699681865933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SystemClockDomainManager:clk_manager\|pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"SystemClockDomainManager:clk_manager\|pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/Projects/Quartus/pll.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699681865934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SystemClockDomainManager:clk_manager\|pll:pll\|altpll:altpll_component " "Instantiated megafunction \"SystemClockDomainManager:clk_manager\|pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699681865935 ""}  } { { "pll.v" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/Projects/Quartus/pll.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699681865935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/Projects/Quartus/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699681865967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681865967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll SystemClockDomainManager:clk_manager\|pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"SystemClockDomainManager:clk_manager\|pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/emm312/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699681865968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "../../rtl/src/main_quartus.sv" "cpu" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/main_quartus.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699681865970 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "addr_write 0 cpu.sv(9) " "Net \"addr_write\" at cpu.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/src/cpu.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/cpu.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699681865971 "|smolprocee|cpu:cpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_in 0 cpu.sv(11) " "Net \"data_in\" at cpu.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/src/cpu.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/cpu.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699681865971 "|smolprocee|cpu:cpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_wr_addr 0 cpu.sv(17) " "Net \"mem_wr_addr\" at cpu.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/src/cpu.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/cpu.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699681865971 "|smolprocee|cpu:cpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_data_addr 0 cpu.sv(18) " "Net \"mem_data_addr\" at cpu.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/src/cpu.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/cpu.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699681865971 "|smolprocee|cpu:cpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "branch_wr 0 cpu.sv(20) " "Net \"branch_wr\" at cpu.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/src/cpu.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/cpu.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699681865971 "|smolprocee|cpu:cpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_en 0 cpu.sv(8) " "Net \"write_en\" at cpu.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/src/cpu.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/cpu.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699681865971 "|smolprocee|cpu:cpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_read_en 0 cpu.sv(14) " "Net \"mem_read_en\" at cpu.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/src/cpu.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/cpu.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699681865971 "|smolprocee|cpu:cpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_write 0 cpu.sv(16) " "Net \"mem_write\" at cpu.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/src/cpu.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/cpu.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699681865971 "|smolprocee|cpu:cpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "branch_wr_en 0 cpu.sv(21) " "Net \"branch_wr_en\" at cpu.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/src/cpu.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/cpu.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699681865971 "|smolprocee|cpu:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory cpu:cpu\|memory:ram " "Elaborating entity \"memory\" for hierarchy \"cpu:cpu\|memory:ram\"" {  } { { "../../rtl/src/cpu.sv" "ram" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/cpu.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699681865974 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 255 memory.sv(16) " "Verilog HDL warning at memory.sv(16): number of words (4) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../../rtl/src/memory.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/memory.sv" 16 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1699681865975 "|smolprocee|cpu:cpu|memory:ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch cpu:cpu\|fetch:fetch_stage " "Elaborating entity \"fetch\" for hierarchy \"cpu:cpu\|fetch:fetch_stage\"" {  } { { "../../rtl/src/cpu.sv" "fetch_stage" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/cpu.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699681865975 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fetch.sv(20) " "Verilog HDL assignment warning at fetch.sv(20): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/src/fetch.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/fetch.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699681865976 "|smolprocee|cpu:cpu|fetch:fetch_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:cpu\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"cpu:cpu\|regfile:regfile\"" {  } { { "../../rtl/src/cpu.sv" "regfile" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/cpu.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699681865976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode cpu:cpu\|decode:decode_stage " "Elaborating entity \"decode\" for hierarchy \"cpu:cpu\|decode:decode_stage\"" {  } { { "../../rtl/src/cpu.sv" "decode_stage" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/cpu.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699681865977 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "decode.sv(35) " "Verilog HDL Case Statement warning at decode.sv(35): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../../rtl/src/decode.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/decode.sv" 35 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1699681865978 "|smolprocee|cpu:cpu|decode:decode_stage"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decode.sv(35) " "Verilog HDL Case Statement warning at decode.sv(35): incomplete case statement has no default case item" {  } { { "../../rtl/src/decode.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/decode.sv" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1699681865978 "|smolprocee|cpu:cpu|decode:decode_stage"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "stall_en decode.sv(6) " "Output port \"stall_en\" at decode.sv(6) has no driver" {  } { { "../../rtl/src/decode.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/decode.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699681865979 "|smolprocee|cpu:cpu|decode:decode_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst\[0\] decode.sv(76) " "Inferred latch for \"dst\[0\]\" at decode.sv(76)" {  } { { "../../rtl/src/decode.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/decode.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681865979 "|smolprocee|cpu:cpu|decode:decode_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst\[1\] decode.sv(76) " "Inferred latch for \"dst\[1\]\" at decode.sv(76)" {  } { { "../../rtl/src/decode.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/decode.sv" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681865979 "|smolprocee|cpu:cpu|decode:decode_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_en_B decode.sv(62) " "Inferred latch for \"read_en_B\" at decode.sv(62)" {  } { { "../../rtl/src/decode.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/decode.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681865979 "|smolprocee|cpu:cpu|decode:decode_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_en_A decode.sv(62) " "Inferred latch for \"read_en_A\" at decode.sv(62)" {  } { { "../../rtl/src/decode.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/decode.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681865979 "|smolprocee|cpu:cpu|decode:decode_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "has_imm decode.sv(62) " "Inferred latch for \"has_imm\" at decode.sv(62)" {  } { { "../../rtl/src/decode.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/decode.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681865979 "|smolprocee|cpu:cpu|decode:decode_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inner_opc\[0\] decode.sv(62) " "Inferred latch for \"inner_opc\[0\]\" at decode.sv(62)" {  } { { "../../rtl/src/decode.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/decode.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681865979 "|smolprocee|cpu:cpu|decode:decode_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inner_opc\[1\] decode.sv(62) " "Inferred latch for \"inner_opc\[1\]\" at decode.sv(62)" {  } { { "../../rtl/src/decode.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/decode.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681865979 "|smolprocee|cpu:cpu|decode:decode_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inner_opc\[2\] decode.sv(62) " "Inferred latch for \"inner_opc\[2\]\" at decode.sv(62)" {  } { { "../../rtl/src/decode.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/decode.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681865979 "|smolprocee|cpu:cpu|decode:decode_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inner_opc\[3\] decode.sv(62) " "Inferred latch for \"inner_opc\[3\]\" at decode.sv(62)" {  } { { "../../rtl/src/decode.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/decode.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681865979 "|smolprocee|cpu:cpu|decode:decode_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inner_opc\[4\] decode.sv(62) " "Inferred latch for \"inner_opc\[4\]\" at decode.sv(62)" {  } { { "../../rtl/src/decode.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/decode.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681865980 "|smolprocee|cpu:cpu|decode:decode_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inner_opc\[5\] decode.sv(62) " "Inferred latch for \"inner_opc\[5\]\" at decode.sv(62)" {  } { { "../../rtl/src/decode.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/decode.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681865980 "|smolprocee|cpu:cpu|decode:decode_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inner_opc\[6\] decode.sv(62) " "Inferred latch for \"inner_opc\[6\]\" at decode.sv(62)" {  } { { "../../rtl/src/decode.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/decode.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681865980 "|smolprocee|cpu:cpu|decode:decode_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inner_opc\[7\] decode.sv(62) " "Inferred latch for \"inner_opc\[7\]\" at decode.sv(62)" {  } { { "../../rtl/src/decode.sv" "" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/decode.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681865980 "|smolprocee|cpu:cpu|decode:decode_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_rom cpu:cpu\|decode:decode_stage\|opcode_rom:op_rom " "Elaborating entity \"opcode_rom\" for hierarchy \"cpu:cpu\|decode:decode_stage\|opcode_rom:op_rom\"" {  } { { "../../rtl/src/decode.sv" "op_rom" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/decode.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699681865983 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu:cpu\|mem_data_out_B\[7\] cpu:cpu\|fetch:fetch_stage\|mem_data_in\[7\] " "Net \"cpu:cpu\|mem_data_out_B\[7\]\", which fans out to \"cpu:cpu\|fetch:fetch_stage\|mem_data_in\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:cpu\|memory:ram\|data_out_A\[7\] " "Net is fed by \"cpu:cpu\|memory:ram\|data_out_A\[7\]\"" {  } { { "../../rtl/src/memory.sv" "data_out_A\[7\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/memory.sv" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699681866030 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:cpu\|memory:ram\|data_out_B\[7\] " "Net is fed by \"cpu:cpu\|memory:ram\|data_out_B\[7\]\"" {  } { { "../../rtl/src/memory.sv" "data_out_B\[7\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/memory.sv" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699681866030 ""}  } { { "../../rtl/src/cpu.sv" "mem_data_out_B\[7\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/cpu.sv" 15 -1 0 } } { "../../rtl/src/fetch.sv" "mem_data_in\[7\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/fetch.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699681866030 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu:cpu\|mem_data_out_B\[6\] cpu:cpu\|fetch:fetch_stage\|mem_data_in\[6\] " "Net \"cpu:cpu\|mem_data_out_B\[6\]\", which fans out to \"cpu:cpu\|fetch:fetch_stage\|mem_data_in\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:cpu\|memory:ram\|data_out_A\[6\] " "Net is fed by \"cpu:cpu\|memory:ram\|data_out_A\[6\]\"" {  } { { "../../rtl/src/memory.sv" "data_out_A\[6\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/memory.sv" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699681866031 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:cpu\|memory:ram\|data_out_B\[6\] " "Net is fed by \"cpu:cpu\|memory:ram\|data_out_B\[6\]\"" {  } { { "../../rtl/src/memory.sv" "data_out_B\[6\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/memory.sv" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699681866031 ""}  } { { "../../rtl/src/cpu.sv" "mem_data_out_B\[6\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/cpu.sv" 15 -1 0 } } { "../../rtl/src/fetch.sv" "mem_data_in\[6\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/fetch.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699681866031 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu:cpu\|mem_data_out_B\[5\] cpu:cpu\|fetch:fetch_stage\|mem_data_in\[5\] " "Net \"cpu:cpu\|mem_data_out_B\[5\]\", which fans out to \"cpu:cpu\|fetch:fetch_stage\|mem_data_in\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:cpu\|memory:ram\|data_out_A\[5\] " "Net is fed by \"cpu:cpu\|memory:ram\|data_out_A\[5\]\"" {  } { { "../../rtl/src/memory.sv" "data_out_A\[5\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/memory.sv" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699681866031 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:cpu\|memory:ram\|data_out_B\[5\] " "Net is fed by \"cpu:cpu\|memory:ram\|data_out_B\[5\]\"" {  } { { "../../rtl/src/memory.sv" "data_out_B\[5\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/memory.sv" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699681866031 ""}  } { { "../../rtl/src/cpu.sv" "mem_data_out_B\[5\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/cpu.sv" 15 -1 0 } } { "../../rtl/src/fetch.sv" "mem_data_in\[5\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/fetch.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699681866031 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu:cpu\|mem_data_out_B\[4\] cpu:cpu\|fetch:fetch_stage\|mem_data_in\[4\] " "Net \"cpu:cpu\|mem_data_out_B\[4\]\", which fans out to \"cpu:cpu\|fetch:fetch_stage\|mem_data_in\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:cpu\|memory:ram\|data_out_A\[4\] " "Net is fed by \"cpu:cpu\|memory:ram\|data_out_A\[4\]\"" {  } { { "../../rtl/src/memory.sv" "data_out_A\[4\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/memory.sv" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699681866031 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:cpu\|memory:ram\|data_out_B\[4\] " "Net is fed by \"cpu:cpu\|memory:ram\|data_out_B\[4\]\"" {  } { { "../../rtl/src/memory.sv" "data_out_B\[4\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/memory.sv" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699681866031 ""}  } { { "../../rtl/src/cpu.sv" "mem_data_out_B\[4\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/cpu.sv" 15 -1 0 } } { "../../rtl/src/fetch.sv" "mem_data_in\[4\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/fetch.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699681866031 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu:cpu\|mem_data_out_B\[3\] cpu:cpu\|fetch:fetch_stage\|mem_data_in\[3\] " "Net \"cpu:cpu\|mem_data_out_B\[3\]\", which fans out to \"cpu:cpu\|fetch:fetch_stage\|mem_data_in\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:cpu\|memory:ram\|data_out_A\[3\] " "Net is fed by \"cpu:cpu\|memory:ram\|data_out_A\[3\]\"" {  } { { "../../rtl/src/memory.sv" "data_out_A\[3\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/memory.sv" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699681866031 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:cpu\|memory:ram\|data_out_B\[3\] " "Net is fed by \"cpu:cpu\|memory:ram\|data_out_B\[3\]\"" {  } { { "../../rtl/src/memory.sv" "data_out_B\[3\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/memory.sv" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699681866031 ""}  } { { "../../rtl/src/cpu.sv" "mem_data_out_B\[3\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/cpu.sv" 15 -1 0 } } { "../../rtl/src/fetch.sv" "mem_data_in\[3\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/fetch.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699681866031 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu:cpu\|mem_data_out_B\[2\] cpu:cpu\|fetch:fetch_stage\|mem_data_in\[2\] " "Net \"cpu:cpu\|mem_data_out_B\[2\]\", which fans out to \"cpu:cpu\|fetch:fetch_stage\|mem_data_in\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:cpu\|memory:ram\|data_out_A\[2\] " "Net is fed by \"cpu:cpu\|memory:ram\|data_out_A\[2\]\"" {  } { { "../../rtl/src/memory.sv" "data_out_A\[2\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/memory.sv" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699681866031 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:cpu\|memory:ram\|data_out_B\[2\] " "Net is fed by \"cpu:cpu\|memory:ram\|data_out_B\[2\]\"" {  } { { "../../rtl/src/memory.sv" "data_out_B\[2\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/memory.sv" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699681866031 ""}  } { { "../../rtl/src/cpu.sv" "mem_data_out_B\[2\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/cpu.sv" 15 -1 0 } } { "../../rtl/src/fetch.sv" "mem_data_in\[2\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/fetch.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699681866031 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu:cpu\|mem_data_out_B\[1\] cpu:cpu\|fetch:fetch_stage\|mem_data_in\[1\] " "Net \"cpu:cpu\|mem_data_out_B\[1\]\", which fans out to \"cpu:cpu\|fetch:fetch_stage\|mem_data_in\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:cpu\|memory:ram\|data_out_A\[1\] " "Net is fed by \"cpu:cpu\|memory:ram\|data_out_A\[1\]\"" {  } { { "../../rtl/src/memory.sv" "data_out_A\[1\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/memory.sv" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699681866031 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:cpu\|memory:ram\|data_out_B\[1\] " "Net is fed by \"cpu:cpu\|memory:ram\|data_out_B\[1\]\"" {  } { { "../../rtl/src/memory.sv" "data_out_B\[1\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/memory.sv" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699681866031 ""}  } { { "../../rtl/src/cpu.sv" "mem_data_out_B\[1\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/cpu.sv" 15 -1 0 } } { "../../rtl/src/fetch.sv" "mem_data_in\[1\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/fetch.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699681866031 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu:cpu\|mem_data_out_B\[0\] cpu:cpu\|fetch:fetch_stage\|mem_data_in\[0\] " "Net \"cpu:cpu\|mem_data_out_B\[0\]\", which fans out to \"cpu:cpu\|fetch:fetch_stage\|mem_data_in\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:cpu\|memory:ram\|data_out_A\[0\] " "Net is fed by \"cpu:cpu\|memory:ram\|data_out_A\[0\]\"" {  } { { "../../rtl/src/memory.sv" "data_out_A\[0\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/memory.sv" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699681866031 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:cpu\|memory:ram\|data_out_B\[0\] " "Net is fed by \"cpu:cpu\|memory:ram\|data_out_B\[0\]\"" {  } { { "../../rtl/src/memory.sv" "data_out_B\[0\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/memory.sv" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699681866031 ""}  } { { "../../rtl/src/cpu.sv" "mem_data_out_B\[0\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/cpu.sv" 15 -1 0 } } { "../../rtl/src/fetch.sv" "mem_data_in\[0\]" { Text "/home/emm312/Desktop/coding/systemverilog/smolproc-emm-edition/rtl/src/fetch.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699681866031 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1699681866031 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 24 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 24 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "566 " "Peak virtual memory: 566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699681866077 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 11 16:51:06 2023 " "Processing ended: Sat Nov 11 16:51:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699681866077 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699681866077 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699681866077 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681866077 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 26 s 16 s " "Quartus Prime Full Compilation was unsuccessful. 26 errors, 16 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699681866672 ""}
