set ::env(PDK) {sky130A}
set ::env(PDKPATH) {/home/nikhil/Desktop/OpenLane/pdks/sky130A}
set ::env(STD_CELL_LIBRARY) {sky130_fd_sc_hd}
set ::env(SCLPATH) {/home/nikhil/Desktop/OpenLane/pdks/sky130A/sky130_fd_sc_hd}
set ::env(DESIGN_DIR) {/openlane/designs/toast_top}
set ::env(DESIGN_NAME) {toast_top}
set ::env(VERILOG_FILES) {/openlane/designs/toast_top/src/toast_decoder.v /openlane/designs/toast_top/src/toast_MEM_stage.v /openlane/designs/toast_top/src/toast_control.v /openlane/designs/toast_top/src/toast_branchgen.v /openlane/designs/toast_top/src/toast_alu.v /openlane/designs/toast_top/src/toast_IF_stage.v /openlane/designs/toast_top/src/toast_top.v /openlane/designs/toast_top/src/toast_EX_stage.v /openlane/designs/toast_top/src/toast_ID_stage.v /openlane/designs/toast_top/src/toast_WB_stage.v /openlane/designs/toast_top/src/toast_regfile.v}
set ::env(CLOCK_PORT) {clk_i}
set ::env(CLOCK_PERIOD) {10.0}
set ::env(DESIGN_IS_CORE) {1}
set ::env(SYNTH_MAX_FANOUT) {17}
set ::env(SYNTH_STRATEGY) {DELAY 4}
set ::env(PL_TARGET_DENSITY) {0.52}
