Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c32e8f8610f54857a6fcdce29529c47d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fifo_test_tb_behav xil_defaultlib.Fifo_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port rd_ptr [C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Fifo_test
Compiling module xil_defaultlib.Fifo_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fifo_test_tb_behav
