// Seed: 4128722892
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    output id_3,
    output logic id_4
);
  assign id_0 = id_1;
  reg id_5;
  initial begin
    SystemTFIdentifier(id_2);
    id_5 <= 1;
  end
endmodule
