0.6
2019.1
May 24 2019
15:06:07
D:/USTC/CA2021_labs/new_lab4/new_lab4.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sim_1/imports/Simulation/cpu_tb.v,1619248232,verilog,,,,cpu_tb,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/CacheSrcCode/cache.sv,1619248232,systemVerilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/CacheSrcCode/main_mem.sv,,cache,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/CacheSrcCode/main_mem.sv,1619248232,systemVerilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/CacheSrcCode/mem.sv,,main_mem,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/CacheSrcCode/mem.sv,1622968187,systemVerilog,,,,mem,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/ALU.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/AddrEx.v,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/Parameters.v,ALU,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/BranchDecision.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/CSRRegister.v,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/Parameters.v,BranchDecision,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/CSRRegister.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/ControllerDecoder.v,,CSRRegisterFile,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/Cache/InstructionCache.v,1622968157,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/NPCGenerator.v,,InstructionCache,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/ControllerDecoder.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/CtrlEx.v,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/Parameters.v,ControllerDecoder,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/DataExtend.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/GeneralRegister.v,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/Parameters.v,DataExtend,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/ExMemSegReg/AddrMem.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/MemWbSegReg/AddrWb.v,,Addr_MEM,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/ExMemSegReg/CtrlMem.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/MemWbSegReg/CtrlWb.v,,Ctrl_MEM,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/ExMemSegReg/Reg2Mem.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/ExMemSegReg/Result.v,,Reg2_MEM,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/ExMemSegReg/Result.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/MemWbSegReg/WbData.v,,Result_MEM,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/ExMemSegReg/csrAex.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/csrAid.v,,csrAddrex,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/ExMemSegReg/csrDex.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/csrDid.v,,csrDex,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/ExMemSegReg/csrex.v,1619248232,verilog,,,,csrex,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/GeneralRegister.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/Hazard.v,,RegisterFile,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/Hazard.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/IfIdSegReg/IR.v,,HarzardUnit,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/AddrEx.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/ExMemSegReg/AddrMem.v,,Addr_EX,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/BrTarget.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/BranchDecision.v,,BR_Target_EX,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/CtrlEx.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/ExMemSegReg/CtrlMem.v,,Ctrl_EX,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/Op1.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/Op2.v,,Op1_EX,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/Op2.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/PC.v,,Op2_EX,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/PcEx.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/IfIdSegReg/PcId.v,,PC_EX,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/Reg2Ex.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/ExMemSegReg/Reg2Mem.v,,Reg2_EX,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/csrAid.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/ExMemSegReg/csrDex.v,,csrAddrid,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/csrDid.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/MemWbSegReg/csrDwb.v,,csrDid,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/IfIdSegReg/IR.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/ImmExtend.v,,IR_ID,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/IfIdSegReg/PcId.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/RV32ICore.v,,PC_ID,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/ImmExtend.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/Cache/InstructionCache.v,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/Parameters.v,ImmExtend,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/MemWbSegReg/AddrWb.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/BrTarget.v,,Addr_WB,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/MemWbSegReg/CtrlWb.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/DataExtend.v,,Ctrl_WB,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/MemWbSegReg/WbData.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/csrALU.v,,WB_Data_WB,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/MemWbSegReg/csrAddrwb.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/ExMemSegReg/csrAex.v,,csrAddrwb,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/MemWbSegReg/csrDwb.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/ExMemSegReg/csrex.v,,csrDwb,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/NPCGenerator.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/Op1.v,,NPC_Generator,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/PC.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/PcEx.v,,PC_IF,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/Parameters.v,1619248232,verilog,,,,,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/RV32ICore.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/IdExSegReg/Reg2Ex.v,,RV32ICore,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/bht.sv,1619248232,systemVerilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/btb.sv,,bht,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/btb.sv,1619248232,systemVerilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/CacheSrcCode/cache.sv,,btb,,,,,,,,
D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/csrALU.v,1619248232,verilog,,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/MemWbSegReg/csrAddrwb.v,D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/Parameters.v,csrALU,,,,,,,,
