/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  wire [21:0] _02_;
  wire [6:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [11:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  wire [16:0] celloutsig_0_21z;
  wire [16:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [11:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [5:0] celloutsig_0_31z;
  wire [13:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire [12:0] celloutsig_0_35z;
  wire [18:0] celloutsig_0_36z;
  wire [4:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [3:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [3:0] celloutsig_0_42z;
  wire [12:0] celloutsig_0_43z;
  wire [4:0] celloutsig_0_44z;
  wire [9:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire [11:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire [7:0] celloutsig_0_65z;
  wire [19:0] celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire celloutsig_0_69z;
  wire [11:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire [9:0] celloutsig_0_72z;
  wire [2:0] celloutsig_0_7z;
  wire [12:0] celloutsig_0_85z;
  wire [20:0] celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_16z[2] ? celloutsig_1_15z : celloutsig_1_6z;
  assign celloutsig_0_8z = ~(celloutsig_0_5z & celloutsig_0_4z[5]);
  assign celloutsig_1_6z = ~(celloutsig_1_0z[0] | celloutsig_1_5z[8]);
  assign celloutsig_0_67z = ~celloutsig_0_6z[3];
  assign celloutsig_0_69z = ~_00_;
  assign celloutsig_0_5z = celloutsig_0_1z[6] | celloutsig_0_0z[2];
  assign celloutsig_0_71z = celloutsig_0_66z[19] | celloutsig_0_38z[4];
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 4'h0;
    else _01_ <= celloutsig_0_2z[5:2];
  reg [21:0] _11_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 22'h000000;
    else _11_ <= { in_data[74:69], celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_8z };
  assign { _02_[21:1], _00_ } = _11_;
  assign celloutsig_0_4z = { celloutsig_0_1z[4:2], celloutsig_0_0z } & in_data[31:22];
  assign celloutsig_0_16z = celloutsig_0_1z[10:0] & { celloutsig_0_14z[3:1], celloutsig_0_10z, _01_ };
  assign celloutsig_0_2z = { celloutsig_0_0z[4:0], celloutsig_0_0z } & celloutsig_0_1z;
  assign celloutsig_0_30z = { celloutsig_0_5z, _01_ } & { celloutsig_0_15z, celloutsig_0_12z };
  assign celloutsig_0_60z = { celloutsig_0_11z[2], celloutsig_0_42z } <= celloutsig_0_23z[4:0];
  assign celloutsig_0_39z = { celloutsig_0_21z[13:11], celloutsig_0_22z } && { celloutsig_0_27z, celloutsig_0_34z, celloutsig_0_30z, celloutsig_0_29z, celloutsig_0_9z, celloutsig_0_25z, celloutsig_0_10z, celloutsig_0_15z };
  assign celloutsig_0_41z = ! _02_[8:6];
  assign celloutsig_0_62z = ! { celloutsig_0_40z, celloutsig_0_29z };
  assign celloutsig_0_15z = ! { celloutsig_0_2z[9], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_9z, _01_, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_29z = ! { celloutsig_0_24z[3], celloutsig_0_15z, celloutsig_0_25z };
  assign celloutsig_0_33z = in_data[25:17] < { celloutsig_0_23z[6:4], celloutsig_0_28z, celloutsig_0_15z, celloutsig_0_5z };
  assign celloutsig_0_25z = celloutsig_0_20z < celloutsig_0_22z[12:0];
  assign celloutsig_0_52z = celloutsig_0_31z[4:1] * celloutsig_0_1z[3:0];
  assign celloutsig_0_65z = { celloutsig_0_32z[4:1], celloutsig_0_12z } * { celloutsig_0_44z[3:0], celloutsig_0_34z };
  assign celloutsig_0_85z = celloutsig_0_36z[16:4] * { celloutsig_0_41z, celloutsig_0_72z, celloutsig_0_71z, celloutsig_0_25z };
  assign celloutsig_0_11z = celloutsig_0_2z[6:4] * { celloutsig_0_0z[4:3], celloutsig_0_8z };
  assign celloutsig_0_43z = celloutsig_0_22z[8] ? { celloutsig_0_0z[3:0], celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_24z } : { celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_6z = celloutsig_0_4z[6] ? { celloutsig_0_0z[0], _01_, celloutsig_0_0z } : { celloutsig_0_4z[8:7], 1'h0, celloutsig_0_4z[5:2], _01_, celloutsig_0_5z };
  assign celloutsig_0_9z = in_data[52] ? celloutsig_0_1z[6:4] : celloutsig_0_4z[7:5];
  assign celloutsig_0_21z = celloutsig_0_11z[0] ? in_data[30:14] : { celloutsig_0_1z[11:8], celloutsig_0_2z, celloutsig_0_15z };
  assign celloutsig_0_28z = _01_[0] ? { celloutsig_0_12z[2:0], celloutsig_0_15z } : { celloutsig_0_22z[8:6], celloutsig_0_5z };
  assign celloutsig_0_44z = - { celloutsig_0_21z[16:13], celloutsig_0_39z };
  assign celloutsig_0_66z = - { celloutsig_0_22z[15], celloutsig_0_54z, celloutsig_0_42z, celloutsig_0_60z, celloutsig_0_42z, celloutsig_0_14z, celloutsig_0_40z };
  assign celloutsig_1_16z = - celloutsig_1_5z[7:3];
  assign celloutsig_0_12z = - _01_;
  assign celloutsig_0_36z = ~ { celloutsig_0_14z[4:3], celloutsig_0_34z, celloutsig_0_6z, celloutsig_0_33z };
  assign celloutsig_1_0z = ~ in_data[153:147];
  assign celloutsig_1_7z = ~ { celloutsig_1_3z[9:5], celloutsig_1_0z };
  assign celloutsig_0_22z = ~ { celloutsig_0_20z[9:6], celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_15z };
  assign celloutsig_0_23z = ~ _02_[10:4];
  assign celloutsig_1_15z = | { celloutsig_1_3z[9:2], celloutsig_1_3z[10], celloutsig_1_3z[0] };
  assign celloutsig_0_27z = | in_data[91:87];
  assign celloutsig_0_54z = ~^ { celloutsig_0_12z, celloutsig_0_44z };
  assign celloutsig_0_0z = in_data[57:51] >> in_data[53:47];
  assign celloutsig_0_40z = celloutsig_0_0z[6:3] >> { celloutsig_0_10z[2:0], celloutsig_0_27z };
  assign celloutsig_0_7z = celloutsig_0_2z[11:9] >> in_data[17:15];
  assign celloutsig_1_2z = in_data[153:140] >> { in_data[161:158], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_31z = celloutsig_0_17z[5:0] >> { celloutsig_0_0z[4:3], _01_ };
  assign celloutsig_0_34z = { in_data[71], celloutsig_0_9z } << { celloutsig_0_32z[6], celloutsig_0_9z };
  assign celloutsig_0_1z = { celloutsig_0_0z[4:0], celloutsig_0_0z } << in_data[44:33];
  assign celloutsig_0_42z = celloutsig_0_32z[6:3] <<< celloutsig_0_28z;
  assign celloutsig_1_1z = celloutsig_1_0z[5:3] <<< celloutsig_1_0z[5:3];
  assign celloutsig_1_5z = { celloutsig_1_3z[9:7], celloutsig_1_0z } <<< celloutsig_1_2z[9:0];
  assign celloutsig_0_35z = { celloutsig_0_21z[16:11], celloutsig_0_0z } - _02_[16:4];
  assign celloutsig_0_38z = celloutsig_0_0z[5:1] - celloutsig_0_36z[5:1];
  assign celloutsig_0_59z = { celloutsig_0_35z[9:3], celloutsig_0_33z, celloutsig_0_52z } - celloutsig_0_43z[11:0];
  assign celloutsig_0_70z = { celloutsig_0_4z[3], celloutsig_0_62z, celloutsig_0_5z } - { _01_[3:2], celloutsig_0_69z };
  assign celloutsig_0_72z = { celloutsig_0_65z[5:0], celloutsig_0_70z, celloutsig_0_25z } - { _02_[13:7], celloutsig_0_70z };
  assign celloutsig_0_86z = { celloutsig_0_43z[11:9], celloutsig_0_59z, celloutsig_0_38z, celloutsig_0_67z } - { _02_[13:1], _00_, celloutsig_0_0z };
  assign celloutsig_1_18z = { in_data[111], celloutsig_1_3z[10:2], celloutsig_1_3z[10], celloutsig_1_3z[0] } - celloutsig_1_7z;
  assign celloutsig_0_10z = celloutsig_0_6z[5:2] - { celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_14z = celloutsig_0_2z[6:2] - { celloutsig_0_13z[0], _01_ };
  assign celloutsig_0_17z = { celloutsig_0_6z[3:0], celloutsig_0_13z } - { celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_1z[8:0], _01_ } - { celloutsig_0_2z[11:2], celloutsig_0_7z };
  assign celloutsig_0_24z = celloutsig_0_2z[5:2] - { in_data[21], celloutsig_0_11z };
  assign celloutsig_0_32z = { celloutsig_0_20z[7:1], celloutsig_0_0z } - { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_13z = { _01_[3:1], celloutsig_0_5z } ^ celloutsig_0_2z[7:4];
  assign { celloutsig_1_3z[2], celloutsig_1_3z[10], celloutsig_1_3z[0], celloutsig_1_3z[9:3] } = ~ { celloutsig_1_1z, celloutsig_1_0z };
  assign _02_[0] = _00_;
  assign celloutsig_1_3z[1] = celloutsig_1_3z[10];
  assign { out_data[139:128], out_data[96], out_data[44:32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z, celloutsig_0_86z };
endmodule
